// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Sat Jan  2 15:38:28 2021
// Host        : FilipeLinux running 64-bit Ubuntu 20.04.1 LTS
// Command     : write_verilog -force synth_system.v
// Design      : top_system
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module boot_ctr
   (sram_valid_reg_0,
    cpu_rst_reg_0,
    DOADO,
    cpu_ready,
    boot,
    boot_reg_0,
    sys_rst_int_reg,
    addr_b,
    ADDRBWRADDR,
    sram_valid_reg_1,
    sram_valid_reg_2,
    SR,
    cpu_rst_reg_1,
    mem_do_rinst0,
    cpu_rst_reg_2,
    cpu_rst_reg_3,
    \ram_w_addr_reg[9]_0 ,
    cpu_rst_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    boot_ctr_req,
    boot_reg_1,
    q_a,
    cpu_instr,
    \mem_rdata_word_reg[0]_i_3 ,
    \mem_rdata_word_reg[0]_i_3_0 ,
    ram_r_req0,
    ram_reg_0_7,
    ram_reg_0_7_0,
    pcpi_ready0,
    mem_do_rinst_reg,
    \mem_wstrb_reg[0] ,
    \cpu_state_reg[5] );
  output sram_valid_reg_0;
  output cpu_rst_reg_0;
  output [31:0]DOADO;
  output cpu_ready;
  output boot;
  output boot_reg_0;
  output sys_rst_int_reg;
  output [4:0]addr_b;
  output [4:0]ADDRBWRADDR;
  output [4:0]sram_valid_reg_1;
  output [4:0]sram_valid_reg_2;
  output [0:0]SR;
  output [0:0]cpu_rst_reg_1;
  output mem_do_rinst0;
  output cpu_rst_reg_2;
  output [0:0]cpu_rst_reg_3;
  output [9:0]\ram_w_addr_reg[9]_0 ;
  input cpu_rst_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [0:0]boot_ctr_req;
  input boot_reg_1;
  input [0:0]q_a;
  input cpu_instr;
  input \mem_rdata_word_reg[0]_i_3 ;
  input \mem_rdata_word_reg[0]_i_3_0 ;
  input [4:0]ram_r_req0;
  input ram_reg_0_7;
  input ram_reg_0_7_0;
  input pcpi_ready0;
  input mem_do_rinst_reg;
  input \mem_wstrb_reg[0] ;
  input [0:0]\cpu_state_reg[5] ;

  wire \<const1> ;
  wire [4:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire [0:0]SR;
  wire [4:0]addr_b;
  wire boot;
  wire [0:0]boot_ctr_req;
  wire boot_reg_0;
  wire boot_reg_1;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire cpu_ready;
  wire cpu_rst0;
  wire cpu_rst_reg_0;
  wire [0:0]cpu_rst_reg_1;
  wire cpu_rst_reg_2;
  wire [0:0]cpu_rst_reg_3;
  wire cpu_rst_req;
  wire cpu_rst_req_reg_n_1;
  wire [0:0]\cpu_state_reg[5] ;
  wire mem_do_rinst0;
  wire mem_do_rinst_reg;
  wire \mem_rdata_word_reg[0]_i_3 ;
  wire \mem_rdata_word_reg[0]_i_3_0 ;
  wire \mem_wstrb_reg[0] ;
  wire p_0_in;
  wire pcpi_ready0;
  wire [0:0]q_a;
  wire [4:0]ram_r_req0;
  wire ram_reg_0_7;
  wire ram_reg_0_7_0;
  wire [14:14]ram_w_addr;
  wire [9:0]\ram_w_addr_reg[9]_0 ;
  wire reboot_rst;
  wire [9:0]rom_r_addr;
  wire \rom_r_addr[9]_i_1_n_1 ;
  wire [9:0]rom_r_addr_reg;
  wire \rom_r_addr_rep[0]_i_1_n_1 ;
  wire \rom_r_addr_rep[1]_i_1_n_1 ;
  wire \rom_r_addr_rep[2]_i_1_n_1 ;
  wire \rom_r_addr_rep[3]_i_1_n_1 ;
  wire \rom_r_addr_rep[4]_i_1_n_1 ;
  wire \rom_r_addr_rep[5]_i_1_n_1 ;
  wire \rom_r_addr_rep[6]_i_1_n_1 ;
  wire \rom_r_addr_rep[7]_i_1_n_1 ;
  wire \rom_r_addr_rep[8]_i_1_n_1 ;
  wire \rom_r_addr_rep[9]_i_1_n_1 ;
  wire \rom_r_addr_rep[9]_i_2_n_1 ;
  wire \rom_r_addr_rep[9]_i_3_n_1 ;
  wire rom_r_valid;
  wire rom_r_valid_i_1_n_1;
  wire sram_valid_reg_0;
  wire [4:0]sram_valid_reg_1;
  wire [4:0]sram_valid_reg_2;
  wire sys_rst_int;
  wire sys_rst_int_reg;

  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'hE)) 
    \active[1]_i_1 
       (.I0(cpu_rst_reg_0),
        .I1(sys_rst_int),
        .O(SR));
  FDPE boot_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(boot_reg_1),
        .PRE(sys_rst_int),
        .Q(boot));
  FDCE cpu_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(boot_ctr_req),
        .Q(cpu_ready));
  LUT2 #(
    .INIT(4'hE)) 
    cpu_rst_i_1
       (.I0(sram_valid_reg_0),
        .I1(cpu_rst_req_reg_n_1),
        .O(cpu_rst0));
  FDPE cpu_rst_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(cpu_rst0),
        .PRE(sys_rst_int),
        .Q(cpu_rst_reg_0));
  FDCE cpu_rst_req_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(cpu_rst_req),
        .Q(cpu_rst_req_reg_n_1));
  LUT3 #(
    .INIT(8'h10)) 
    \cpu_state[5]_i_1 
       (.I0(cpu_rst_reg_0),
        .I1(sys_rst_int),
        .I2(\cpu_state_reg[5] ),
        .O(cpu_rst_reg_3));
  LUT3 #(
    .INIT(8'h01)) 
    \mem_addr[31]_i_3 
       (.I0(cpu_rst_reg_0),
        .I1(sys_rst_int),
        .I2(\mem_wstrb_reg[0] ),
        .O(cpu_rst_reg_2));
  LUT3 #(
    .INIT(8'hEF)) 
    mem_do_rdata_i_3
       (.I0(cpu_rst_reg_0),
        .I1(sys_rst_int),
        .I2(mem_do_rinst_reg),
        .O(mem_do_rinst0));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \mem_rdata_word_reg[0]_i_5 
       (.I0(boot),
        .I1(q_a),
        .I2(cpu_instr),
        .I3(\mem_rdata_word_reg[0]_i_3 ),
        .I4(\mem_rdata_word_reg[0]_i_3_0 ),
        .O(boot_reg_0));
  LUT3 #(
    .INIT(8'h01)) 
    \quotient_msk[31]_i_2 
       (.I0(cpu_rst_reg_0),
        .I1(sys_rst_int),
        .I2(pcpi_ready0),
        .O(cpu_rst_reg_1));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_13
       (.I0(ram_r_req0[4]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(addr_b[4]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_13__0
       (.I0(ram_r_req0[4]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_13__1
       (.I0(ram_r_req0[4]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_1[4]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_14
       (.I0(ram_r_req0[3]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(addr_b[3]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_14__0
       (.I0(ram_r_req0[3]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_14__1
       (.I0(ram_r_req0[3]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_1[3]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_15
       (.I0(ram_r_req0[2]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(addr_b[2]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_15__0
       (.I0(ram_r_req0[2]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_15__1
       (.I0(ram_r_req0[2]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_1[2]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_16
       (.I0(ram_r_req0[1]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(addr_b[1]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_16__0
       (.I0(ram_r_req0[1]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_16__1
       (.I0(ram_r_req0[1]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_1[1]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_17
       (.I0(ram_r_req0[0]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(addr_b[0]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_17__0
       (.I0(ram_r_req0[0]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_0_i_17__1
       (.I0(ram_r_req0[0]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_1[0]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_6_i_12
       (.I0(ram_r_req0[4]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_2[4]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_6_i_13
       (.I0(ram_r_req0[3]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_2[3]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_6_i_14
       (.I0(ram_r_req0[2]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_2[2]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_6_i_15
       (.I0(ram_r_req0[1]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_2[1]));
  LUT5 #(
    .INIT(32'hEFEA202A)) 
    ram_reg_0_6_i_16
       (.I0(ram_r_req0[0]),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(ram_w_addr),
        .O(sram_valid_reg_2[0]));
  FDCE \ram_w_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[0]),
        .Q(\ram_w_addr_reg[9]_0 [0]));
  FDCE \ram_w_addr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(\<const1> ),
        .Q(ram_w_addr));
  FDCE \ram_w_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[1]),
        .Q(\ram_w_addr_reg[9]_0 [1]));
  FDCE \ram_w_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[2]),
        .Q(\ram_w_addr_reg[9]_0 [2]));
  FDCE \ram_w_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[3]),
        .Q(\ram_w_addr_reg[9]_0 [3]));
  FDCE \ram_w_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[4]),
        .Q(\ram_w_addr_reg[9]_0 [4]));
  FDCE \ram_w_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[5]),
        .Q(\ram_w_addr_reg[9]_0 [5]));
  FDCE \ram_w_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[6]),
        .Q(\ram_w_addr_reg[9]_0 [6]));
  FDCE \ram_w_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[7]),
        .Q(\ram_w_addr_reg[9]_0 [7]));
  FDCE \ram_w_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[8]),
        .Q(\ram_w_addr_reg[9]_0 [8]));
  FDCE \ram_w_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[9]),
        .Q(\ram_w_addr_reg[9]_0 [9]));
  LUT2 #(
    .INIT(4'h1)) 
    rd0_i_21
       (.I0(sys_rst_int),
        .I1(cpu_rst_reg_0),
        .O(sys_rst_int_reg));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \rom_r_addr[9]_i_1 
       (.I0(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I1(rom_r_addr_reg[6]),
        .I2(rom_r_addr_reg[7]),
        .I3(rom_r_addr_reg[5]),
        .I4(rom_r_addr_reg[9]),
        .I5(rom_r_addr_reg[8]),
        .O(\rom_r_addr[9]_i_1_n_1 ));
  FDCE \rom_r_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[0]_i_1_n_1 ),
        .Q(rom_r_addr_reg[0]));
  FDCE \rom_r_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[1]_i_1_n_1 ),
        .Q(rom_r_addr_reg[1]));
  FDCE \rom_r_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[2]_i_1_n_1 ),
        .Q(rom_r_addr_reg[2]));
  FDCE \rom_r_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[3]_i_1_n_1 ),
        .Q(rom_r_addr_reg[3]));
  FDCE \rom_r_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[4]_i_1_n_1 ),
        .Q(rom_r_addr_reg[4]));
  FDCE \rom_r_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[5]_i_1_n_1 ),
        .Q(rom_r_addr_reg[5]));
  FDCE \rom_r_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[6]_i_1_n_1 ),
        .Q(rom_r_addr_reg[6]));
  FDCE \rom_r_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[7]_i_1_n_1 ),
        .Q(rom_r_addr_reg[7]));
  FDCE \rom_r_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[8]_i_1_n_1 ),
        .Q(rom_r_addr_reg[8]));
  FDCE \rom_r_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[9]_i_2_n_1 ),
        .Q(rom_r_addr_reg[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[0]_i_1_n_1 ),
        .Q(rom_r_addr[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[1]_i_1_n_1 ),
        .Q(rom_r_addr[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[2]_i_1_n_1 ),
        .Q(rom_r_addr[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[3]_i_1_n_1 ),
        .Q(rom_r_addr[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[4]_i_1_n_1 ),
        .Q(rom_r_addr[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[5]_i_1_n_1 ),
        .Q(rom_r_addr[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[6]_i_1_n_1 ),
        .Q(rom_r_addr[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[7]_i_1_n_1 ),
        .Q(rom_r_addr[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[8]_i_1_n_1 ),
        .Q(rom_r_addr[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[9]_i_2_n_1 ),
        .Q(rom_r_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rom_r_addr_rep[0]_i_1 
       (.I0(rom_r_addr_reg[0]),
        .O(\rom_r_addr_rep[0]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rom_r_addr_rep[1]_i_1 
       (.I0(rom_r_addr_reg[0]),
        .I1(rom_r_addr_reg[1]),
        .O(\rom_r_addr_rep[1]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \rom_r_addr_rep[2]_i_1 
       (.I0(rom_r_addr_reg[1]),
        .I1(rom_r_addr_reg[0]),
        .I2(rom_r_addr_reg[2]),
        .O(\rom_r_addr_rep[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \rom_r_addr_rep[3]_i_1 
       (.I0(rom_r_addr_reg[2]),
        .I1(rom_r_addr_reg[0]),
        .I2(rom_r_addr_reg[1]),
        .I3(rom_r_addr_reg[3]),
        .O(\rom_r_addr_rep[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rom_r_addr_rep[4]_i_1 
       (.I0(rom_r_addr_reg[3]),
        .I1(rom_r_addr_reg[1]),
        .I2(rom_r_addr_reg[0]),
        .I3(rom_r_addr_reg[2]),
        .I4(rom_r_addr_reg[4]),
        .O(\rom_r_addr_rep[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rom_r_addr_rep[5]_i_1 
       (.I0(rom_r_addr_reg[4]),
        .I1(rom_r_addr_reg[2]),
        .I2(rom_r_addr_reg[0]),
        .I3(rom_r_addr_reg[1]),
        .I4(rom_r_addr_reg[3]),
        .I5(rom_r_addr_reg[5]),
        .O(\rom_r_addr_rep[5]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \rom_r_addr_rep[6]_i_1 
       (.I0(rom_r_addr_reg[5]),
        .I1(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I2(rom_r_addr_reg[6]),
        .O(\rom_r_addr_rep[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rom_r_addr_rep[7]_i_1 
       (.I0(rom_r_addr_reg[6]),
        .I1(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I2(rom_r_addr_reg[5]),
        .I3(rom_r_addr_reg[7]),
        .O(\rom_r_addr_rep[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \rom_r_addr_rep[8]_i_1 
       (.I0(rom_r_addr_reg[7]),
        .I1(rom_r_addr_reg[5]),
        .I2(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I3(rom_r_addr_reg[6]),
        .I4(rom_r_addr_reg[8]),
        .O(\rom_r_addr_rep[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \rom_r_addr_rep[9]_i_1 
       (.I0(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I1(rom_r_addr_reg[5]),
        .I2(rom_r_addr_reg[6]),
        .I3(rom_r_addr_reg[7]),
        .I4(rom_r_addr_reg[9]),
        .I5(rom_r_addr_reg[8]),
        .O(\rom_r_addr_rep[9]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \rom_r_addr_rep[9]_i_2 
       (.I0(rom_r_addr_reg[8]),
        .I1(rom_r_addr_reg[6]),
        .I2(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I3(rom_r_addr_reg[5]),
        .I4(rom_r_addr_reg[7]),
        .I5(rom_r_addr_reg[9]),
        .O(\rom_r_addr_rep[9]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rom_r_addr_rep[9]_i_3 
       (.I0(rom_r_addr_reg[3]),
        .I1(rom_r_addr_reg[1]),
        .I2(rom_r_addr_reg[0]),
        .I3(rom_r_addr_reg[2]),
        .I4(rom_r_addr_reg[4]),
        .O(\rom_r_addr_rep[9]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    rom_r_valid_i_1
       (.I0(rom_r_valid),
        .I1(p_0_in),
        .O(rom_r_valid_i_1_n_1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    rom_r_valid_i_2
       (.I0(rom_r_addr_reg[8]),
        .I1(rom_r_addr_reg[9]),
        .I2(rom_r_addr_reg[7]),
        .I3(rom_r_addr_reg[6]),
        .I4(rom_r_addr_reg[5]),
        .I5(\rom_r_addr_rep[9]_i_3_n_1 ),
        .O(p_0_in));
  FDPE rom_r_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rom_r_valid_i_1_n_1),
        .PRE(reboot_rst),
        .Q(rom_r_valid));
  sp_rom sp_rom0
       (.DOADO(DOADO),
        .Q(rom_r_addr),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pwropt(\rom_r_addr_rep[9]_i_1_n_1 ),
        .pwropt_2(sys_rst_int),
        .pwropt_3(cpu_rst_req_reg_n_1),
        .rom_r_valid(rom_r_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sram_valid_i_1
       (.I0(sys_rst_int),
        .I1(cpu_rst_req_reg_n_1),
        .O(reboot_rst));
  FDPE sram_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rom_r_valid),
        .PRE(reboot_rst),
        .Q(sram_valid_reg_0));
endmodule

module int_mem
   (sram_valid_reg,
    boot_reset,
    DOADO,
    sel_reg,
    sel,
    \s_sel_reg_reg[0] ,
    boot,
    sel_en_reg,
    \mem_wstrb_reg[0] ,
    cpu_d_req__0,
    cpu_ready_reg,
    mem_instr_reg,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_0,
    ram_reg_0_1_0,
    ram_reg_0_2_0,
    ram_reg_0_3_0,
    ram_reg_0_4_0,
    ram_reg_0_5_0,
    ram_reg_0_6_0,
    ram_reg_0_7_0,
    ram_reg_0_0_0,
    ram_reg_0_1_1,
    ram_reg_0_2_1,
    ram_reg_0_3_1,
    ram_reg_0_4_1,
    ram_reg_0_5_1,
    ram_reg_0_6_1,
    ram_reg_0_7_1,
    ram_reg_0_0_1,
    ram_reg_0_1_2,
    ram_reg_0_2_2,
    ram_reg_0_3_2,
    ram_reg_0_4_2,
    ram_reg_0_5_2,
    ram_reg_0_6_2,
    ram_reg_0_7_2,
    sys_rst_int_reg,
    \ram_w_addr_reg[9] ,
    SR,
    cpu_rst_reg,
    mem_do_rinst0,
    cpu_rst_reg_0,
    cpu_rst_reg_1,
    cpu_rst_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    ram_reg_0_7_3,
    d_ready_reg,
    boot_ctr_req,
    \s_sel_reg_reg[0]_0 ,
    ram_reg_0_7_4,
    ram_reg_0_7_5,
    ram_reg_0_7_6,
    DI,
    ram_reg_0_0_2,
    S,
    boot_reg,
    cpu_instr,
    ram_reg_0_7_7,
    \TIMER_RESET_reg[0] ,
    cpu_valid,
    mem_valid_reg,
    mem_valid_reg_0,
    \mem_rdata_q_reg[0] ,
    s_sel_reg,
    \mem_rdata_word_reg[0]_i_3 ,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[2] ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[4] ,
    \mem_rdata_q_reg[5] ,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[7] ,
    pbus_resp,
    \mem_rdata_q_reg[8]_0 ,
    Q,
    slaves_resp,
    sel_en_reg_0,
    pcpi_ready0,
    mem_do_rinst_reg,
    \mem_wstrb_reg[0]_0 ,
    \cpu_state_reg[5] ,
    ram_reg_0_7_8,
    ram_reg_0_4_3,
    ram_reg_0_4_4,
    data_a,
    ram_reg_0_2_3,
    ram_reg_0_2_4,
    ram_reg_0_2_5,
    ram_reg_0_7_9,
    ram_reg_0_7_10,
    addr_a,
    addr_b,
    en_a,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0_7_11,
    ram_reg_0_2_6,
    ram_reg_0_2_7,
    ram_reg_0_7_12,
    ram_reg_0_7_13,
    ram_reg_0_1_3,
    ram_reg_0_0_3,
    ram_reg_0_0_4,
    ram_reg_0_7_14,
    ram_reg_0_2_8,
    ram_reg_0_2_9,
    ram_reg_0_7_15,
    ram_reg_0_7_16,
    ram_reg_0_7_17,
    WEA,
    WEBWE,
    ram_reg_0_7_18,
    ram_reg_0_7_19);
  output sram_valid_reg;
  output boot_reset;
  output [31:0]DOADO;
  output sel_reg;
  output sel;
  output \s_sel_reg_reg[0] ;
  output boot;
  output sel_en_reg;
  output \mem_wstrb_reg[0] ;
  output [0:0]cpu_d_req__0;
  output cpu_ready_reg;
  output mem_instr_reg;
  output ram_reg_0_1;
  output ram_reg_0_2;
  output ram_reg_0_3;
  output ram_reg_0_4;
  output ram_reg_0_5;
  output ram_reg_0_6;
  output ram_reg_0_7;
  output ram_reg_0_0;
  output ram_reg_0_1_0;
  output ram_reg_0_2_0;
  output ram_reg_0_3_0;
  output ram_reg_0_4_0;
  output ram_reg_0_5_0;
  output ram_reg_0_6_0;
  output ram_reg_0_7_0;
  output ram_reg_0_0_0;
  output ram_reg_0_1_1;
  output ram_reg_0_2_1;
  output ram_reg_0_3_1;
  output ram_reg_0_4_1;
  output ram_reg_0_5_1;
  output ram_reg_0_6_1;
  output ram_reg_0_7_1;
  output ram_reg_0_0_1;
  output ram_reg_0_1_2;
  output ram_reg_0_2_2;
  output ram_reg_0_3_2;
  output ram_reg_0_4_2;
  output ram_reg_0_5_2;
  output ram_reg_0_6_2;
  output ram_reg_0_7_2;
  output sys_rst_int_reg;
  output [9:0]\ram_w_addr_reg[9] ;
  output [0:0]SR;
  output [0:0]cpu_rst_reg;
  output mem_do_rinst0;
  output cpu_rst_reg_0;
  output [0:0]cpu_rst_reg_1;
  input cpu_rst_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [31:0]ram_reg_0_7_3;
  input d_ready_reg;
  input [0:0]boot_ctr_req;
  input \s_sel_reg_reg[0]_0 ;
  input [2:0]ram_reg_0_7_4;
  input [3:0]ram_reg_0_7_5;
  input [0:0]ram_reg_0_7_6;
  input [2:0]DI;
  input [3:0]ram_reg_0_0_2;
  input [0:0]S;
  input boot_reg;
  input cpu_instr;
  input [0:0]ram_reg_0_7_7;
  input [0:0]\TIMER_RESET_reg[0] ;
  input cpu_valid;
  input mem_valid_reg;
  input mem_valid_reg_0;
  input \mem_rdata_q_reg[0] ;
  input [0:0]s_sel_reg;
  input \mem_rdata_word_reg[0]_i_3 ;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_q_reg[1] ;
  input \mem_rdata_q_reg[2] ;
  input \mem_rdata_q_reg[3] ;
  input \mem_rdata_q_reg[4] ;
  input \mem_rdata_q_reg[5] ;
  input \mem_rdata_q_reg[6] ;
  input \mem_rdata_q_reg[7] ;
  input [7:0]pbus_resp;
  input \mem_rdata_q_reg[8]_0 ;
  input [1:0]Q;
  input [0:0]slaves_resp;
  input sel_en_reg_0;
  input pcpi_ready0;
  input mem_do_rinst_reg;
  input \mem_wstrb_reg[0]_0 ;
  input [0:0]\cpu_state_reg[5] ;
  input ram_reg_0_7_8;
  input [9:0]ram_reg_0_4_3;
  input [9:0]ram_reg_0_4_4;
  input [7:0]data_a;
  input [1:0]ram_reg_0_2_3;
  input [1:0]ram_reg_0_2_4;
  input ram_reg_0_2_5;
  input [1:0]ram_reg_0_7_9;
  input [1:0]ram_reg_0_7_10;
  input [9:0]addr_a;
  input [9:0]addr_b;
  input en_a;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0_7_11;
  input [1:0]ram_reg_0_2_6;
  input [1:0]ram_reg_0_2_7;
  input [1:0]ram_reg_0_7_12;
  input [1:0]ram_reg_0_7_13;
  input ram_reg_0_1_3;
  input [9:0]ram_reg_0_0_3;
  input [9:0]ram_reg_0_0_4;
  input [7:0]ram_reg_0_7_14;
  input [1:0]ram_reg_0_2_8;
  input [1:0]ram_reg_0_2_9;
  input [1:0]ram_reg_0_7_15;
  input [1:0]ram_reg_0_7_16;
  input [7:0]ram_reg_0_7_17;
  input [1:0]WEA;
  input [1:0]WEBWE;
  input [1:0]ram_reg_0_7_18;
  input [1:0]ram_reg_0_7_19;

  wire \<const0> ;
  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [2:0]DI;
  wire [31:0]DOADO;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\TIMER_RESET_reg[0] ;
  wire [1:0]WEA;
  wire [1:0]WEBWE;
  wire [9:0]addr_a;
  wire [9:0]addr_b;
  wire boot;
  wire boot_ctr0_n_37;
  wire boot_ctr0_n_39;
  wire boot_ctr0_n_40;
  wire boot_ctr0_n_41;
  wire boot_ctr0_n_42;
  wire boot_ctr0_n_43;
  wire boot_ctr0_n_44;
  wire boot_ctr0_n_45;
  wire boot_ctr0_n_46;
  wire boot_ctr0_n_47;
  wire boot_ctr0_n_48;
  wire boot_ctr0_n_49;
  wire boot_ctr0_n_50;
  wire boot_ctr0_n_51;
  wire boot_ctr0_n_52;
  wire boot_ctr0_n_53;
  wire boot_ctr0_n_54;
  wire boot_ctr0_n_55;
  wire boot_ctr0_n_56;
  wire boot_ctr0_n_57;
  wire boot_ctr0_n_58;
  wire [0:0]boot_ctr_req;
  wire boot_reg;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire [0:0]cpu_d_req__0;
  wire cpu_instr;
  wire cpu_ready;
  wire cpu_ready_reg;
  wire [0:0]cpu_rst_reg;
  wire cpu_rst_reg_0;
  wire [0:0]cpu_rst_reg_1;
  wire cpu_rst_req;
  wire [0:0]\cpu_state_reg[5] ;
  wire cpu_valid;
  wire d_ready_reg;
  wire [7:0]data_a;
  wire en_a;
  wire ibus_merge_n_10;
  wire ibus_merge_n_6;
  wire ibus_merge_n_7;
  wire ibus_merge_n_8;
  wire ibus_merge_n_9;
  wire int_sram_n_38;
  wire int_sram_n_5;
  wire mem_do_rinst0;
  wire mem_do_rinst_reg;
  wire mem_instr_reg;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[2] ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[5] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_word_reg[0]_i_3 ;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire \mem_wstrb_reg[0] ;
  wire \mem_wstrb_reg[0]_0 ;
  wire [7:0]pbus_resp;
  wire pcpi_ready0;
  wire [14:10]ram_d_addr;
  wire ram_d_addr0__0_carry_n_1;
  wire [68:68]ram_i_req;
  wire [1:0]ram_i_resp;
  wire [16:12]ram_r_req0;
  wire ram_r_req1__0_carry_n_1;
  wire ram_reg_0_0;
  wire ram_reg_0_0_0;
  wire ram_reg_0_0_1;
  wire [3:0]ram_reg_0_0_2;
  wire [9:0]ram_reg_0_0_3;
  wire [9:0]ram_reg_0_0_4;
  wire ram_reg_0_1;
  wire ram_reg_0_1_0;
  wire ram_reg_0_1_1;
  wire ram_reg_0_1_2;
  wire ram_reg_0_1_3;
  wire ram_reg_0_2;
  wire ram_reg_0_2_0;
  wire ram_reg_0_2_1;
  wire ram_reg_0_2_2;
  wire [1:0]ram_reg_0_2_3;
  wire [1:0]ram_reg_0_2_4;
  wire ram_reg_0_2_5;
  wire [1:0]ram_reg_0_2_6;
  wire [1:0]ram_reg_0_2_7;
  wire [1:0]ram_reg_0_2_8;
  wire [1:0]ram_reg_0_2_9;
  wire ram_reg_0_3;
  wire ram_reg_0_3_0;
  wire ram_reg_0_3_1;
  wire ram_reg_0_3_2;
  wire ram_reg_0_4;
  wire ram_reg_0_4_0;
  wire ram_reg_0_4_1;
  wire ram_reg_0_4_2;
  wire [9:0]ram_reg_0_4_3;
  wire [9:0]ram_reg_0_4_4;
  wire ram_reg_0_5;
  wire ram_reg_0_5_0;
  wire ram_reg_0_5_1;
  wire ram_reg_0_5_2;
  wire ram_reg_0_6;
  wire ram_reg_0_6_0;
  wire ram_reg_0_6_1;
  wire ram_reg_0_6_2;
  wire ram_reg_0_7;
  wire ram_reg_0_7_0;
  wire ram_reg_0_7_1;
  wire [1:0]ram_reg_0_7_10;
  wire [7:0]ram_reg_0_7_11;
  wire [1:0]ram_reg_0_7_12;
  wire [1:0]ram_reg_0_7_13;
  wire [7:0]ram_reg_0_7_14;
  wire [1:0]ram_reg_0_7_15;
  wire [1:0]ram_reg_0_7_16;
  wire [7:0]ram_reg_0_7_17;
  wire [1:0]ram_reg_0_7_18;
  wire [1:0]ram_reg_0_7_19;
  wire ram_reg_0_7_2;
  wire [31:0]ram_reg_0_7_3;
  wire [2:0]ram_reg_0_7_4;
  wire [3:0]ram_reg_0_7_5;
  wire [0:0]ram_reg_0_7_6;
  wire [0:0]ram_reg_0_7_7;
  wire ram_reg_0_7_8;
  wire [1:0]ram_reg_0_7_9;
  wire [9:0]\ram_w_addr_reg[9] ;
  wire [0:0]s_sel_reg;
  wire \s_sel_reg_reg[0] ;
  wire \s_sel_reg_reg[0]_0 ;
  wire sel;
  wire sel_en_reg;
  wire sel_en_reg_0;
  wire sel_reg;
  wire [0:0]slaves_resp;
  wire sram_valid_reg;
  wire sys_rst_int;
  wire sys_rst_int_reg;
  wire [3:0]NLW_ram_d_addr0__0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ram_r_req1__0_carry_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  boot_ctr boot_ctr0
       (.ADDRBWRADDR({boot_ctr0_n_44,boot_ctr0_n_45,boot_ctr0_n_46,boot_ctr0_n_47,boot_ctr0_n_48}),
        .DOADO(DOADO),
        .SR(SR),
        .addr_b({boot_ctr0_n_39,boot_ctr0_n_40,boot_ctr0_n_41,boot_ctr0_n_42,boot_ctr0_n_43}),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg_0(boot_ctr0_n_37),
        .boot_reg_1(boot_reg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .cpu_ready(cpu_ready),
        .cpu_rst_reg_0(boot_reset),
        .cpu_rst_reg_1(cpu_rst_reg),
        .cpu_rst_reg_2(cpu_rst_reg_0),
        .cpu_rst_reg_3(cpu_rst_reg_1),
        .cpu_rst_req(cpu_rst_req),
        .\cpu_state_reg[5] (\cpu_state_reg[5] ),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_rinst_reg(mem_do_rinst_reg),
        .\mem_rdata_word_reg[0]_i_3 (\mem_rdata_word_reg[0]_i_3 ),
        .\mem_rdata_word_reg[0]_i_3_0 (\s_sel_reg_reg[0] ),
        .\mem_wstrb_reg[0] (\mem_wstrb_reg[0]_0 ),
        .pcpi_ready0(pcpi_ready0),
        .q_a(int_sram_n_38),
        .ram_r_req0(ram_r_req0),
        .ram_reg_0_7(sel_en_reg),
        .ram_reg_0_7_0(sel_reg),
        .\ram_w_addr_reg[9]_0 (\ram_w_addr_reg[9] ),
        .sram_valid_reg_0(sram_valid_reg),
        .sram_valid_reg_1({boot_ctr0_n_49,boot_ctr0_n_50,boot_ctr0_n_51,boot_ctr0_n_52,boot_ctr0_n_53}),
        .sram_valid_reg_2({boot_ctr0_n_54,boot_ctr0_n_55,boot_ctr0_n_56,boot_ctr0_n_57,boot_ctr0_n_58}),
        .sys_rst_int(sys_rst_int),
        .sys_rst_int_reg(sys_rst_int_reg));
  split__parameterized2 data_bootctr_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\s_sel_reg_reg[0]_0 (\s_sel_reg_reg[0] ),
        .\s_sel_reg_reg[0]_1 (\s_sel_reg_reg[0]_0 ),
        .sys_rst_int(sys_rst_int));
  merge ibus_merge
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .en_b(ibus_merge_n_7),
        .mem_instr_reg(mem_instr_reg),
        .mem_instr_reg_0(ibus_merge_n_8),
        .mem_instr_reg_1(ibus_merge_n_9),
        .mem_instr_reg_2(ibus_merge_n_10),
        .\mem_rdata_q_reg[0] (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[0]_0 (boot_ctr0_n_37),
        .ram_i_req(ram_i_req),
        .ram_i_resp(ram_i_resp),
        .ram_reg_0_7(ram_reg_0_7_7),
        .ram_reg_0_7_0(sram_valid_reg),
        .s_sel_reg(s_sel_reg),
        .sel(sel),
        .sel_en_reg_0(sel_en_reg),
        .sel_en_reg_1(int_sram_n_5),
        .sel_en_reg_2(sel_en_reg_0),
        .\sel_reg_reg[0]_0 (sel_reg),
        .\sel_reg_reg[0]_1 (ibus_merge_n_6),
        .sys_rst_int(sys_rst_int));
  sram int_sram
       (.ADDRARDADDR({ram_d_addr,ram_reg_0_0_3}),
        .ADDRBWRADDR({boot_ctr0_n_49,boot_ctr0_n_50,boot_ctr0_n_51,boot_ctr0_n_52,boot_ctr0_n_53,ram_reg_0_4_4}),
        .Q(Q),
        .\TIMER_RESET_reg[0] (\TIMER_RESET_reg[0] ),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .addr_a(addr_a),
        .addr_b({boot_ctr0_n_54,boot_ctr0_n_55,boot_ctr0_n_56,boot_ctr0_n_57,boot_ctr0_n_58,addr_b}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_req__0(cpu_d_req__0),
        .cpu_instr(cpu_instr),
        .cpu_ready(cpu_ready),
        .cpu_ready_reg(cpu_ready_reg),
        .cpu_valid(cpu_valid),
        .d_ready_reg_0(d_ready_reg),
        .data_a(data_a),
        .en_a(en_a),
        .en_b(ibus_merge_n_10),
        .\mem_rdata_q_reg[15] (ibus_merge_n_6),
        .\mem_rdata_q_reg[1] (\mem_rdata_q_reg[1] ),
        .\mem_rdata_q_reg[24] (sel_reg),
        .\mem_rdata_q_reg[2] (\mem_rdata_q_reg[2] ),
        .\mem_rdata_q_reg[3] (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[4] (\mem_rdata_q_reg[4] ),
        .\mem_rdata_q_reg[5] (\mem_rdata_q_reg[5] ),
        .\mem_rdata_q_reg[6] (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[7] (\mem_rdata_q_reg[7] ),
        .\mem_rdata_q_reg[8] (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8]_0 ),
        .mem_valid_reg(int_sram_n_5),
        .mem_valid_reg_0(mem_valid_reg),
        .mem_valid_reg_1(\s_sel_reg_reg[0] ),
        .mem_valid_reg_2(mem_valid_reg_0),
        .\mem_wstrb_reg[0] (\mem_wstrb_reg[0] ),
        .pbus_resp(pbus_resp),
        .q_a(int_sram_n_38),
        .ram_i_req(ram_i_req),
        .ram_reg_0_0(ram_i_resp),
        .ram_reg_0_0_0(ram_reg_0_0),
        .ram_reg_0_0_1(ram_reg_0_0_0),
        .ram_reg_0_0_2(ram_reg_0_0_1),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_1_0(ram_reg_0_1_0),
        .ram_reg_0_1_1(ram_reg_0_1_1),
        .ram_reg_0_1_2(ram_reg_0_1_2),
        .ram_reg_0_1_3(ram_reg_0_1_3),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_2_0(ram_reg_0_2_0),
        .ram_reg_0_2_1(ram_reg_0_2_1),
        .ram_reg_0_2_10(ram_reg_0_2_9),
        .ram_reg_0_2_2(ram_reg_0_2_2),
        .ram_reg_0_2_3(ram_reg_0_2_3),
        .ram_reg_0_2_4(ram_reg_0_2_4),
        .ram_reg_0_2_5(ram_reg_0_2_5),
        .ram_reg_0_2_6(ADDRARDADDR),
        .ram_reg_0_2_7(ram_reg_0_2_6),
        .ram_reg_0_2_8(ram_reg_0_2_7),
        .ram_reg_0_2_9(ram_reg_0_2_8),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_3_0(ram_reg_0_3_0),
        .ram_reg_0_3_1(ram_reg_0_3_1),
        .ram_reg_0_3_2(ram_reg_0_3_2),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_4_0(ram_reg_0_4_0),
        .ram_reg_0_4_1(ram_reg_0_4_1),
        .ram_reg_0_4_2(ram_reg_0_4_2),
        .ram_reg_0_4_3(ram_reg_0_4_3),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_5_0(ram_reg_0_5_0),
        .ram_reg_0_5_1(ram_reg_0_5_1),
        .ram_reg_0_5_2(ram_reg_0_5_2),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_6_0(ram_reg_0_6_0),
        .ram_reg_0_6_1(ram_reg_0_6_1),
        .ram_reg_0_6_2(ram_reg_0_6_2),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_7_0(ram_reg_0_7_0),
        .ram_reg_0_7_1(ram_reg_0_7_1),
        .ram_reg_0_7_10(ram_reg_0_7_11),
        .ram_reg_0_7_11(ram_reg_0_7_12[0]),
        .ram_reg_0_7_12(ram_reg_0_7_13[0]),
        .ram_reg_0_7_13(ibus_merge_n_7),
        .ram_reg_0_7_14({boot_ctr0_n_39,boot_ctr0_n_40,boot_ctr0_n_41,boot_ctr0_n_42,boot_ctr0_n_43,ram_reg_0_0_4}),
        .ram_reg_0_7_15(ram_reg_0_7_14),
        .ram_reg_0_7_16(ram_reg_0_7_15[0]),
        .ram_reg_0_7_17(ram_reg_0_7_16[0]),
        .ram_reg_0_7_18(ram_reg_0_7_17),
        .ram_reg_0_7_19(ram_reg_0_7_18[0]),
        .ram_reg_0_7_2(ram_reg_0_7_2),
        .ram_reg_0_7_20(ram_reg_0_7_19[0]),
        .ram_reg_0_7_3(ram_reg_0_7_8),
        .ram_reg_0_7_4(ibus_merge_n_9),
        .ram_reg_0_7_5(ram_reg_0_7_3),
        .ram_reg_0_7_6(ram_reg_0_7_9[0]),
        .ram_reg_0_7_7(ram_reg_0_7_10[0]),
        .ram_reg_0_7_8(ibus_merge_n_8),
        .ram_reg_0_7_9({boot_ctr0_n_44,boot_ctr0_n_45,boot_ctr0_n_46,boot_ctr0_n_47,boot_ctr0_n_48,ADDRBWRADDR}),
        .s_sel_reg(s_sel_reg),
        .slaves_resp(slaves_resp),
        .sys_rst_int(sys_rst_int));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 ram_d_addr0__0_carry
       (.CI(\<const0> ),
        .CO({ram_d_addr0__0_carry_n_1,NLW_ram_d_addr0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({DI,\<const0> }),
        .O(ram_d_addr[13:10]),
        .S(ram_reg_0_0_2));
  CARRY4 ram_d_addr0__0_carry__0
       (.CI(ram_d_addr0__0_carry_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(ram_d_addr[14]),
        .S({\<const0> ,\<const0> ,\<const0> ,S}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 ram_r_req1__0_carry
       (.CI(\<const0> ),
        .CO({ram_r_req1__0_carry_n_1,NLW_ram_r_req1__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({ram_reg_0_7_4,\<const0> }),
        .O(ram_r_req0[15:12]),
        .S(ram_reg_0_7_5));
  CARRY4 ram_r_req1__0_carry__0
       (.CI(ram_r_req1__0_carry_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(ram_r_req0[16]),
        .S({\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_6}));
endmodule

module iob_knn
   (slaves_resp,
    Q,
    slaves_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    E,
    CONTROL1,
    \XX_reg[15]_0 ,
    \YY_reg[15]_0 ,
    \DATA_X_reg[15]_0 ,
    \DATA_Y_reg[15]_0 ,
    \DATA_LABEL_reg[7]_0 );
  output [0:0]slaves_resp;
  output [4:0]Q;
  input [16:0]slaves_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [0:0]E;
  input [0:0]CONTROL1;
  input [0:0]\XX_reg[15]_0 ;
  input [0:0]\YY_reg[15]_0 ;
  input [0:0]\DATA_X_reg[15]_0 ;
  input [0:0]\DATA_Y_reg[15]_0 ;
  input [0:0]\DATA_LABEL_reg[7]_0 ;

  wire \<const1> ;
  wire [0:0]CONTROL1;
  wire [2:0]CONTROL_BITS;
  wire \CONTROL_reg[1]_rep__0_n_1 ;
  wire \CONTROL_reg[1]_rep_n_1 ;
  wire \CONTROL_reg[2]_rep__0_n_1 ;
  wire \CONTROL_reg[2]_rep_n_1 ;
  wire \CONTROL_reg[3]_rep__0_n_1 ;
  wire \CONTROL_reg[3]_rep_n_1 ;
  wire \CONTROL_reg_n_1_[0] ;
  wire [7:0]DATA_LABEL;
  wire [0:0]\DATA_LABEL_reg[7]_0 ;
  wire [15:0]DATA_X;
  wire [0:0]\DATA_X_reg[15]_0 ;
  wire [15:0]DATA_Y;
  wire [0:0]\DATA_Y_reg[15]_0 ;
  wire [0:0]E;
  wire [7:0]NK;
  wire [4:0]Q;
  wire [15:0]XX;
  wire [0:0]\XX_reg[15]_0 ;
  wire [15:0]YY;
  wire [0:0]\YY_reg[15]_0 ;
  wire clk_IBUF_BUFG;
  wire [16:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_rst_int;

  FDCE \CONTROL_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(\CONTROL_reg_n_1_[0] ));
  (* ORIG_CELL_NAME = "CONTROL_reg[1]" *) 
  FDCE \CONTROL_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(CONTROL_BITS[0]));
  (* ORIG_CELL_NAME = "CONTROL_reg[1]" *) 
  FDCE \CONTROL_reg[1]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(\CONTROL_reg[1]_rep_n_1 ));
  (* ORIG_CELL_NAME = "CONTROL_reg[1]" *) 
  FDCE \CONTROL_reg[1]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(\CONTROL_reg[1]_rep__0_n_1 ));
  (* ORIG_CELL_NAME = "CONTROL_reg[2]" *) 
  FDCE \CONTROL_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(CONTROL_BITS[1]));
  (* ORIG_CELL_NAME = "CONTROL_reg[2]" *) 
  FDCE \CONTROL_reg[2]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(\CONTROL_reg[2]_rep_n_1 ));
  (* ORIG_CELL_NAME = "CONTROL_reg[2]" *) 
  FDCE \CONTROL_reg[2]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(\CONTROL_reg[2]_rep__0_n_1 ));
  (* ORIG_CELL_NAME = "CONTROL_reg[3]" *) 
  FDCE \CONTROL_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(CONTROL_BITS[2]));
  (* ORIG_CELL_NAME = "CONTROL_reg[3]" *) 
  FDCE \CONTROL_reg[3]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(\CONTROL_reg[3]_rep_n_1 ));
  (* ORIG_CELL_NAME = "CONTROL_reg[3]" *) 
  FDCE \CONTROL_reg[3]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(CONTROL1),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(\CONTROL_reg[3]_rep__0_n_1 ));
  FDCE \DATA_LABEL_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_LABEL_reg[7]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(DATA_LABEL[0]));
  FDCE \DATA_LABEL_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_LABEL_reg[7]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(DATA_LABEL[1]));
  FDCE \DATA_LABEL_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_LABEL_reg[7]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(DATA_LABEL[2]));
  FDCE \DATA_LABEL_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_LABEL_reg[7]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(DATA_LABEL[3]));
  FDCE \DATA_LABEL_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_LABEL_reg[7]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[4]),
        .Q(DATA_LABEL[4]));
  FDCE \DATA_LABEL_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_LABEL_reg[7]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[5]),
        .Q(DATA_LABEL[5]));
  FDCE \DATA_LABEL_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_LABEL_reg[7]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[6]),
        .Q(DATA_LABEL[6]));
  FDCE \DATA_LABEL_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_LABEL_reg[7]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[7]),
        .Q(DATA_LABEL[7]));
  FDCE \DATA_X_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(DATA_X[0]));
  FDCE \DATA_X_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[10]),
        .Q(DATA_X[10]));
  FDCE \DATA_X_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[11]),
        .Q(DATA_X[11]));
  FDCE \DATA_X_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[12]),
        .Q(DATA_X[12]));
  FDCE \DATA_X_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[13]),
        .Q(DATA_X[13]));
  FDCE \DATA_X_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[14]),
        .Q(DATA_X[14]));
  FDCE \DATA_X_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[15]),
        .Q(DATA_X[15]));
  FDCE \DATA_X_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(DATA_X[1]));
  FDCE \DATA_X_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(DATA_X[2]));
  FDCE \DATA_X_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(DATA_X[3]));
  FDCE \DATA_X_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[4]),
        .Q(DATA_X[4]));
  FDCE \DATA_X_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[5]),
        .Q(DATA_X[5]));
  FDCE \DATA_X_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[6]),
        .Q(DATA_X[6]));
  FDCE \DATA_X_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[7]),
        .Q(DATA_X[7]));
  FDCE \DATA_X_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[8]),
        .Q(DATA_X[8]));
  FDCE \DATA_X_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_X_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[9]),
        .Q(DATA_X[9]));
  FDCE \DATA_Y_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(DATA_Y[0]));
  FDCE \DATA_Y_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[10]),
        .Q(DATA_Y[10]));
  FDCE \DATA_Y_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[11]),
        .Q(DATA_Y[11]));
  FDCE \DATA_Y_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[12]),
        .Q(DATA_Y[12]));
  FDCE \DATA_Y_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[13]),
        .Q(DATA_Y[13]));
  FDCE \DATA_Y_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[14]),
        .Q(DATA_Y[14]));
  FDCE \DATA_Y_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[15]),
        .Q(DATA_Y[15]));
  FDCE \DATA_Y_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(DATA_Y[1]));
  FDCE \DATA_Y_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(DATA_Y[2]));
  FDCE \DATA_Y_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(DATA_Y[3]));
  FDCE \DATA_Y_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[4]),
        .Q(DATA_Y[4]));
  FDCE \DATA_Y_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[5]),
        .Q(DATA_Y[5]));
  FDCE \DATA_Y_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[6]),
        .Q(DATA_Y[6]));
  FDCE \DATA_Y_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[7]),
        .Q(DATA_Y[7]));
  FDCE \DATA_Y_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[8]),
        .Q(DATA_Y[8]));
  FDCE \DATA_Y_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_Y_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[9]),
        .Q(DATA_Y[9]));
  FDCE \NK_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(NK[0]));
  FDCE \NK_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(NK[1]));
  FDCE \NK_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(NK[2]));
  FDCE \NK_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(NK[3]));
  FDCE \NK_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[4]),
        .Q(NK[4]));
  FDCE \NK_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[5]),
        .Q(NK[5]));
  FDCE \NK_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[6]),
        .Q(NK[6]));
  FDCE \NK_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[7]),
        .Q(NK[7]));
  VCC VCC
       (.P(\<const1> ));
  FDCE \XX_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(XX[0]));
  FDCE \XX_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[10]),
        .Q(XX[10]));
  FDCE \XX_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[11]),
        .Q(XX[11]));
  FDCE \XX_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[12]),
        .Q(XX[12]));
  FDCE \XX_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[13]),
        .Q(XX[13]));
  FDCE \XX_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[14]),
        .Q(XX[14]));
  FDCE \XX_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[15]),
        .Q(XX[15]));
  FDCE \XX_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(XX[1]));
  FDCE \XX_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(XX[2]));
  FDCE \XX_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(XX[3]));
  FDCE \XX_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[4]),
        .Q(XX[4]));
  FDCE \XX_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[5]),
        .Q(XX[5]));
  FDCE \XX_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[6]),
        .Q(XX[6]));
  FDCE \XX_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[7]),
        .Q(XX[7]));
  FDCE \XX_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[8]),
        .Q(XX[8]));
  FDCE \XX_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\XX_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[9]),
        .Q(XX[9]));
  FDCE \YY_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(YY[0]));
  FDCE \YY_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[10]),
        .Q(YY[10]));
  FDCE \YY_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[11]),
        .Q(YY[11]));
  FDCE \YY_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[12]),
        .Q(YY[12]));
  FDCE \YY_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[13]),
        .Q(YY[13]));
  FDCE \YY_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[14]),
        .Q(YY[14]));
  FDCE \YY_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[15]),
        .Q(YY[15]));
  FDCE \YY_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(YY[1]));
  FDCE \YY_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(YY[2]));
  FDCE \YY_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(YY[3]));
  FDCE \YY_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[4]),
        .Q(YY[4]));
  FDCE \YY_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[5]),
        .Q(YY[5]));
  FDCE \YY_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[6]),
        .Q(YY[6]));
  FDCE \YY_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[7]),
        .Q(YY[7]));
  FDCE \YY_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[8]),
        .Q(YY[8]));
  FDCE \YY_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\YY_reg[15]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[9]),
        .Q(YY[9]));
  knn_core knn0
       (.\CONTROL_reg[1] (Q),
        .Q(NK),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .d_aux0_0(YY),
        .d_aux0_1(DATA_Y),
        .d_aux1_0(XX),
        .d_aux1_1(DATA_X),
        .\label1_reg[7]_0 (DATA_LABEL),
        .\min3_reg[31]_0 ({CONTROL_BITS,\CONTROL_reg_n_1_[0] }),
        .\min3_reg[7]_0 (\CONTROL_reg[3]_rep__0_n_1 ),
        .\min3_reg[7]_1 (\CONTROL_reg[1]_rep__0_n_1 ),
        .\min3_reg[7]_2 (\CONTROL_reg[2]_rep__0_n_1 ),
        .\min4_reg[19]_0 (\CONTROL_reg[2]_rep_n_1 ),
        .\min4_reg[19]_1 (\CONTROL_reg[1]_rep_n_1 ),
        .\min4_reg[19]_2 (\CONTROL_reg[3]_rep_n_1 ));
  FDCE \ready_int_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(slaves_req[16]),
        .Q(slaves_resp));
endmodule

module iob_picorv32
   (trap_reg,
    cpu_instr,
    Q,
    cpu_valid,
    rst_soft,
    \mem_addr_reg[31] ,
    boot_ctr_req,
    E,
    \mem_wstrb_reg[0] ,
    \mem_addr_reg[4] ,
    CONTROL1,
    \mem_addr_reg[3] ,
    \mem_addr_reg[2] ,
    \mem_addr_reg[3]_0 ,
    \mem_addr_reg[3]_1 ,
    \mem_addr_reg[4]_0 ,
    \mem_wstrb_reg[2] ,
    slaves_req,
    D,
    data_write_en5_out,
    \send_bitcnt_reg[0] ,
    \mem_addr_reg[31]_0 ,
    cpu_rst_req,
    mem_instr_reg,
    mem_instr_reg_0,
    \mem_addr_reg[3]_2 ,
    \mem_addr_reg[4]_1 ,
    \counter_reg_reg[1] ,
    \counter_reg_reg[2] ,
    \counter_reg_reg[3] ,
    \counter_reg_reg[4] ,
    \counter_reg_reg[5] ,
    \counter_reg_reg[6] ,
    \counter_reg_reg[7] ,
    mem_instr_reg_1,
    S,
    data_a,
    \mem_wdata_reg[15] ,
    \mem_wdata_reg[23] ,
    \mem_wdata_reg[31] ,
    DI,
    \mem_addr_reg[30] ,
    cpu_d_req,
    ram_i_req,
    \mem_addr_reg[15] ,
    \mem_addr_reg[14] ,
    \mem_addr_reg[31]_1 ,
    cpu_i_req,
    WEBWE,
    \mem_wstrb_reg[3] ,
    WEA,
    \mem_wstrb_reg[3]_0 ,
    \mem_wstrb_reg[2]_0 ,
    \mem_wstrb_reg[2]_1 ,
    \mem_wstrb_reg[2]_2 ,
    \mem_wstrb_reg[2]_3 ,
    \mem_wstrb_reg[1] ,
    \mem_wstrb_reg[1]_0 ,
    \mem_wstrb_reg[1]_1 ,
    \mem_wstrb_reg[1]_2 ,
    \mem_wstrb_reg[0]_0 ,
    \mem_wstrb_reg[0]_1 ,
    \mem_wstrb_reg[0]_2 ,
    \mem_wstrb_reg[0]_3 ,
    addr_b,
    ADDRBWRADDR,
    \ram_w_addr_reg[9] ,
    \ram_w_addr_reg[9]_0 ,
    addr_a,
    ADDRARDADDR,
    \mem_addr_reg[11] ,
    \mem_addr_reg[11]_0 ,
    en_a,
    \mem_addr_reg[31]_2 ,
    \mem_addr_reg[31]_3 ,
    \mem_addr_reg[31]_4 ,
    \mem_addr_reg[14]_0 ,
    \mem_addr_reg[14]_1 ,
    \mem_state_reg[0] ,
    \mem_wdata_reg[0] ,
    recv_buf_valid_reg,
    tx_en_reg,
    \mem_wdata_reg[0]_0 ,
    \mem_wdata_reg[0]_1 ,
    \mem_wdata_reg[0]_2 ,
    pcpi_ready0,
    n_0_1040_BUFG_inst_n_1,
    clk_IBUF_BUFG,
    SR,
    mem_do_rinst0,
    cpu_d_req__0,
    \send_pattern_reg[7] ,
    \send_bitcnt_reg[0]_0 ,
    \mem_rdata_q_reg[31] ,
    \mem_rdata_q_reg[16] ,
    \mem_rdata_q_reg[17] ,
    \mem_rdata_q_reg[18] ,
    \mem_rdata_q_reg[19] ,
    \mem_rdata_q_reg[20] ,
    \mem_rdata_q_reg[21] ,
    \mem_rdata_q_reg[22] ,
    \mem_rdata_q_reg[23] ,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_q_reg[25] ,
    \mem_rdata_q_reg[26] ,
    \mem_rdata_q_reg[27] ,
    \mem_rdata_q_reg[28] ,
    \mem_rdata_q_reg[29] ,
    \mem_rdata_q_reg[30] ,
    \mem_rdata_q_reg[31]_0 ,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_word_reg[0]_i_3 ,
    Xlabel,
    \mem_rdata_q_reg[7] ,
    \mem_rdata_word_reg[1]_i_3 ,
    \mem_rdata_word_reg[2]_i_3 ,
    \mem_rdata_word_reg[3]_i_3 ,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_q_reg[7]_1 ,
    \mem_rdata_q[15]_i_4 ,
    \mem_rdata_word_reg[4]_i_4 ,
    \mem_rdata_q[7]_i_2 ,
    \mem_rdata_q_reg[31]_1 ,
    boot,
    DOADO,
    sel,
    ram_reg_0_7,
    ram_reg_0_7_0,
    sel_reg,
    ram_reg_0_6,
    boot_reset,
    sys_rst_int,
    \cpu_state_reg[7] ,
    recv_buf_valid_reg_0,
    recv_buf_valid,
    tx_en,
    \TIMER_RESET_reg[0] ,
    \TIMER_SAMPLE_reg[0] ,
    TIMER_ENABLE,
    TIMER_RESET,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[0] ,
    mem_valid_reg,
    \mem_rdata_q_reg[2] ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[4] ,
    \mem_rdata_q_reg[5] ,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[7]_2 ,
    \mem_rdata_q_reg[8]_1 ,
    \mem_rdata_q_reg[9] ,
    \mem_rdata_q_reg[10] ,
    \mem_rdata_q_reg[11] ,
    \decoded_imm_uj_reg[12] ,
    \decoded_imm_uj_reg[13] ,
    \decoded_imm_uj_reg[14] ,
    \mem_rdata_q_reg[15] ,
    \mem_wstrb_reg[0]_4 ,
    \cpu_state_reg[5] ,
    \quotient_msk_reg[31] ,
    \mem_wstrb_reg[3]_1 );
  output trap_reg;
  output cpu_instr;
  output [0:0]Q;
  output cpu_valid;
  output rst_soft;
  output [0:0]\mem_addr_reg[31] ;
  output [0:0]boot_ctr_req;
  output [0:0]E;
  output [0:0]\mem_wstrb_reg[0] ;
  output [0:0]\mem_addr_reg[4] ;
  output [0:0]CONTROL1;
  output [0:0]\mem_addr_reg[3] ;
  output [0:0]\mem_addr_reg[2] ;
  output [0:0]\mem_addr_reg[3]_0 ;
  output [0:0]\mem_addr_reg[3]_1 ;
  output [0:0]\mem_addr_reg[4]_0 ;
  output \mem_wstrb_reg[2] ;
  output [37:0]slaves_req;
  output [7:0]D;
  output data_write_en5_out;
  output [0:0]\send_bitcnt_reg[0] ;
  output \mem_addr_reg[31]_0 ;
  output cpu_rst_req;
  output mem_instr_reg;
  output mem_instr_reg_0;
  output \mem_addr_reg[3]_2 ;
  output \mem_addr_reg[4]_1 ;
  output \counter_reg_reg[1] ;
  output \counter_reg_reg[2] ;
  output \counter_reg_reg[3] ;
  output \counter_reg_reg[4] ;
  output \counter_reg_reg[5] ;
  output \counter_reg_reg[6] ;
  output \counter_reg_reg[7] ;
  output [1:0]mem_instr_reg_1;
  output [0:0]S;
  output [7:0]data_a;
  output [7:0]\mem_wdata_reg[15] ;
  output [7:0]\mem_wdata_reg[23] ;
  output [7:0]\mem_wdata_reg[31] ;
  output [2:0]DI;
  output \mem_addr_reg[30] ;
  output [0:0]cpu_d_req;
  output [31:0]ram_i_req;
  output [0:0]\mem_addr_reg[15] ;
  output [2:0]\mem_addr_reg[14] ;
  output \mem_addr_reg[31]_1 ;
  output [0:0]cpu_i_req;
  output [1:0]WEBWE;
  output [1:0]\mem_wstrb_reg[3] ;
  output [1:0]WEA;
  output [1:0]\mem_wstrb_reg[3]_0 ;
  output [1:0]\mem_wstrb_reg[2]_0 ;
  output [1:0]\mem_wstrb_reg[2]_1 ;
  output [1:0]\mem_wstrb_reg[2]_2 ;
  output [1:0]\mem_wstrb_reg[2]_3 ;
  output [1:0]\mem_wstrb_reg[1] ;
  output [1:0]\mem_wstrb_reg[1]_0 ;
  output [1:0]\mem_wstrb_reg[1]_1 ;
  output [1:0]\mem_wstrb_reg[1]_2 ;
  output [1:0]\mem_wstrb_reg[0]_0 ;
  output [1:0]\mem_wstrb_reg[0]_1 ;
  output [1:0]\mem_wstrb_reg[0]_2 ;
  output [1:0]\mem_wstrb_reg[0]_3 ;
  output [9:0]addr_b;
  output [9:0]ADDRBWRADDR;
  output [9:0]\ram_w_addr_reg[9] ;
  output [9:0]\ram_w_addr_reg[9]_0 ;
  output [9:0]addr_a;
  output [9:0]ADDRARDADDR;
  output [9:0]\mem_addr_reg[11] ;
  output [9:0]\mem_addr_reg[11]_0 ;
  output en_a;
  output \mem_addr_reg[31]_2 ;
  output \mem_addr_reg[31]_3 ;
  output \mem_addr_reg[31]_4 ;
  output [3:0]\mem_addr_reg[14]_0 ;
  output [3:0]\mem_addr_reg[14]_1 ;
  output \mem_state_reg[0] ;
  output \mem_wdata_reg[0] ;
  output recv_buf_valid_reg;
  output tx_en_reg;
  output \mem_wdata_reg[0]_0 ;
  output \mem_wdata_reg[0]_1 ;
  output \mem_wdata_reg[0]_2 ;
  output pcpi_ready0;
  output n_0_1040_BUFG_inst_n_1;
  input clk_IBUF_BUFG;
  input [0:0]SR;
  input mem_do_rinst0;
  input [0:0]cpu_d_req__0;
  input [6:0]\send_pattern_reg[7] ;
  input [0:0]\send_bitcnt_reg[0]_0 ;
  input [44:0]\mem_rdata_q_reg[31] ;
  input \mem_rdata_q_reg[16] ;
  input \mem_rdata_q_reg[17] ;
  input \mem_rdata_q_reg[18] ;
  input \mem_rdata_q_reg[19] ;
  input \mem_rdata_q_reg[20] ;
  input \mem_rdata_q_reg[21] ;
  input \mem_rdata_q_reg[22] ;
  input \mem_rdata_q_reg[23] ;
  input \mem_rdata_q_reg[24] ;
  input \mem_rdata_q_reg[25] ;
  input \mem_rdata_q_reg[26] ;
  input \mem_rdata_q_reg[27] ;
  input \mem_rdata_q_reg[28] ;
  input \mem_rdata_q_reg[29] ;
  input \mem_rdata_q_reg[30] ;
  input \mem_rdata_q_reg[31]_0 ;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_q_reg[8]_0 ;
  input \mem_rdata_word_reg[0]_i_3 ;
  input [4:0]Xlabel;
  input \mem_rdata_q_reg[7] ;
  input \mem_rdata_word_reg[1]_i_3 ;
  input \mem_rdata_word_reg[2]_i_3 ;
  input \mem_rdata_word_reg[3]_i_3 ;
  input [3:0]\mem_rdata_q_reg[7]_0 ;
  input \mem_rdata_q_reg[7]_1 ;
  input [1:0]\mem_rdata_q[15]_i_4 ;
  input \mem_rdata_word_reg[4]_i_4 ;
  input [3:0]\mem_rdata_q[7]_i_2 ;
  input \mem_rdata_q_reg[31]_1 ;
  input boot;
  input [31:0]DOADO;
  input sel;
  input ram_reg_0_7;
  input ram_reg_0_7_0;
  input sel_reg;
  input [9:0]ram_reg_0_6;
  input boot_reset;
  input sys_rst_int;
  input \cpu_state_reg[7] ;
  input [0:0]recv_buf_valid_reg_0;
  input recv_buf_valid;
  input tx_en;
  input \TIMER_RESET_reg[0] ;
  input [0:0]\TIMER_SAMPLE_reg[0] ;
  input TIMER_ENABLE;
  input TIMER_RESET;
  input \mem_rdata_q_reg[1] ;
  input \mem_rdata_q_reg[0] ;
  input mem_valid_reg;
  input \mem_rdata_q_reg[2] ;
  input \mem_rdata_q_reg[3] ;
  input \mem_rdata_q_reg[4] ;
  input \mem_rdata_q_reg[5] ;
  input \mem_rdata_q_reg[6] ;
  input \mem_rdata_q_reg[7]_2 ;
  input \mem_rdata_q_reg[8]_1 ;
  input \mem_rdata_q_reg[9] ;
  input \mem_rdata_q_reg[10] ;
  input \mem_rdata_q_reg[11] ;
  input \decoded_imm_uj_reg[12] ;
  input \decoded_imm_uj_reg[13] ;
  input \decoded_imm_uj_reg[14] ;
  input \mem_rdata_q_reg[15] ;
  input \mem_wstrb_reg[0]_4 ;
  input [0:0]\cpu_state_reg[5] ;
  input [0:0]\quotient_msk_reg[31] ;
  input [0:0]\mem_wstrb_reg[3]_1 ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [0:0]CONTROL1;
  wire [7:0]D;
  wire [2:0]DI;
  wire [31:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire TIMER_ENABLE;
  wire TIMER_RESET;
  wire \TIMER_RESET_reg[0] ;
  wire [0:0]\TIMER_SAMPLE_reg[0] ;
  wire [1:0]WEA;
  wire [1:0]WEBWE;
  wire [4:0]Xlabel;
  wire \active[0]_i_5_n_1 ;
  wire [9:0]addr_a;
  wire [9:0]addr_b;
  wire boot;
  wire [0:0]boot_ctr_req;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire \counter_reg_reg[1] ;
  wire \counter_reg_reg[2] ;
  wire \counter_reg_reg[3] ;
  wire \counter_reg_reg[4] ;
  wire \counter_reg_reg[5] ;
  wire \counter_reg_reg[6] ;
  wire \counter_reg_reg[7] ;
  wire [0:0]cpu_d_req;
  wire [0:0]cpu_d_req__0;
  wire [0:0]cpu_i_req;
  wire cpu_instr;
  wire cpu_rst_req;
  wire [0:0]\cpu_state_reg[5] ;
  wire \cpu_state_reg[7] ;
  wire cpu_valid;
  wire [7:0]data_a;
  wire data_write_en5_out;
  wire \decoded_imm_uj_reg[12] ;
  wire \decoded_imm_uj_reg[13] ;
  wire \decoded_imm_uj_reg[14] ;
  wire en_a;
  wire instr_add;
  wire instr_addi;
  wire instr_ecall_ebreak;
  wire instr_jalr;
  wire instr_lh;
  wire instr_sub;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_lbu_lhu_lw;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_1;
  wire latched_branch_i_1_n_1;
  wire latched_is_lh_i_1_n_1;
  wire latched_is_lu;
  wire latched_is_lu_i_1_n_1;
  wire latched_stalu_i_1_n_1;
  wire latched_store_i_1_n_1;
  wire [9:0]\mem_addr_reg[11] ;
  wire [9:0]\mem_addr_reg[11]_0 ;
  wire [2:0]\mem_addr_reg[14] ;
  wire [3:0]\mem_addr_reg[14]_0 ;
  wire [3:0]\mem_addr_reg[14]_1 ;
  wire [0:0]\mem_addr_reg[15] ;
  wire [0:0]\mem_addr_reg[2] ;
  wire \mem_addr_reg[30] ;
  wire [0:0]\mem_addr_reg[31] ;
  wire \mem_addr_reg[31]_0 ;
  wire \mem_addr_reg[31]_1 ;
  wire \mem_addr_reg[31]_2 ;
  wire \mem_addr_reg[31]_3 ;
  wire \mem_addr_reg[31]_4 ;
  wire [0:0]\mem_addr_reg[3] ;
  wire [0:0]\mem_addr_reg[3]_0 ;
  wire [0:0]\mem_addr_reg[3]_1 ;
  wire \mem_addr_reg[3]_2 ;
  wire [0:0]\mem_addr_reg[4] ;
  wire [0:0]\mem_addr_reg[4]_0 ;
  wire \mem_addr_reg[4]_1 ;
  wire mem_do_rdata;
  wire mem_do_rdata_i_1_n_1;
  wire mem_do_rinst0;
  wire mem_do_wdata;
  wire mem_do_wdata_i_1_n_1;
  wire mem_instr_reg;
  wire mem_instr_reg_0;
  wire [1:0]mem_instr_reg_1;
  wire [1:0]\mem_rdata_q[15]_i_4 ;
  wire [3:0]\mem_rdata_q[7]_i_2 ;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[10] ;
  wire \mem_rdata_q_reg[11] ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[16] ;
  wire \mem_rdata_q_reg[17] ;
  wire \mem_rdata_q_reg[18] ;
  wire \mem_rdata_q_reg[19] ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[20] ;
  wire \mem_rdata_q_reg[21] ;
  wire \mem_rdata_q_reg[22] ;
  wire \mem_rdata_q_reg[23] ;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[25] ;
  wire \mem_rdata_q_reg[26] ;
  wire \mem_rdata_q_reg[27] ;
  wire \mem_rdata_q_reg[28] ;
  wire \mem_rdata_q_reg[29] ;
  wire \mem_rdata_q_reg[2] ;
  wire \mem_rdata_q_reg[30] ;
  wire [44:0]\mem_rdata_q_reg[31] ;
  wire \mem_rdata_q_reg[31]_0 ;
  wire \mem_rdata_q_reg[31]_1 ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[5] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire [3:0]\mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[7]_2 ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[8]_1 ;
  wire \mem_rdata_q_reg[9] ;
  wire \mem_rdata_word_reg[0]_i_3 ;
  wire \mem_rdata_word_reg[1]_i_3 ;
  wire \mem_rdata_word_reg[2]_i_3 ;
  wire \mem_rdata_word_reg[3]_i_3 ;
  wire \mem_rdata_word_reg[4]_i_4 ;
  wire \mem_state_reg[0] ;
  wire mem_valid_reg;
  wire \mem_wdata_reg[0] ;
  wire \mem_wdata_reg[0]_0 ;
  wire \mem_wdata_reg[0]_1 ;
  wire \mem_wdata_reg[0]_2 ;
  wire [7:0]\mem_wdata_reg[15] ;
  wire [7:0]\mem_wdata_reg[23] ;
  wire [7:0]\mem_wdata_reg[31] ;
  wire [0:0]\mem_wstrb_reg[0] ;
  wire [1:0]\mem_wstrb_reg[0]_0 ;
  wire [1:0]\mem_wstrb_reg[0]_1 ;
  wire [1:0]\mem_wstrb_reg[0]_2 ;
  wire [1:0]\mem_wstrb_reg[0]_3 ;
  wire \mem_wstrb_reg[0]_4 ;
  wire [1:0]\mem_wstrb_reg[1] ;
  wire [1:0]\mem_wstrb_reg[1]_0 ;
  wire [1:0]\mem_wstrb_reg[1]_1 ;
  wire [1:0]\mem_wstrb_reg[1]_2 ;
  wire \mem_wstrb_reg[2] ;
  wire [1:0]\mem_wstrb_reg[2]_0 ;
  wire [1:0]\mem_wstrb_reg[2]_1 ;
  wire [1:0]\mem_wstrb_reg[2]_2 ;
  wire [1:0]\mem_wstrb_reg[2]_3 ;
  wire [1:0]\mem_wstrb_reg[3] ;
  wire [1:0]\mem_wstrb_reg[3]_0 ;
  wire [0:0]\mem_wstrb_reg[3]_1 ;
  wire n_0_1040_BUFG_inst_n_1;
  wire pcpi_ready0;
  wire pcpi_timeout;
  wire pcpi_valid_i_1_n_1;
  wire picorv32_core_n_1;
  wire picorv32_core_n_17;
  wire picorv32_core_n_18;
  wire picorv32_core_n_19;
  wire picorv32_core_n_20;
  wire picorv32_core_n_21;
  wire picorv32_core_n_22;
  wire picorv32_core_n_300;
  wire picorv32_core_n_301;
  wire picorv32_core_n_302;
  wire picorv32_core_n_304;
  wire picorv32_core_n_312;
  wire picorv32_core_n_313;
  wire picorv32_core_n_314;
  wire picorv32_core_n_318;
  wire picorv32_core_n_319;
  wire picorv32_core_n_320;
  wire picorv32_core_n_321;
  wire picorv32_core_n_322;
  wire picorv32_core_n_324;
  wire [0:0]\quotient_msk_reg[31] ;
  wire [31:0]ram_i_req;
  wire [9:0]ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_7_0;
  wire [9:0]\ram_w_addr_reg[9] ;
  wire [9:0]\ram_w_addr_reg[9]_0 ;
  wire recv_buf_valid;
  wire recv_buf_valid_reg;
  wire [0:0]recv_buf_valid_reg_0;
  wire rst_soft;
  wire sel;
  wire sel_reg;
  wire [0:0]\send_bitcnt_reg[0] ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire [6:0]\send_pattern_reg[7] ;
  wire set_mem_do_rdata4_out;
  wire set_mem_do_wdata16_out;
  wire [37:0]slaves_req;
  wire sys_rst_int;
  wire trap_reg;
  wire tx_en;
  wire tx_en_reg;

  LUT2 #(
    .INIT(4'h7)) 
    \active[0]_i_5 
       (.I0(picorv32_core_n_313),
        .I1(picorv32_core_n_314),
        .O(\active[0]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    is_lui_auipc_jal_jalr_addi_add_sub_i_1
       (.I0(instr_add),
        .I1(instr_addi),
        .I2(instr_sub),
        .I3(instr_jalr),
        .I4(picorv32_core_n_1),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_1));
  LUT5 #(
    .INIT(32'hFBBF0880)) 
    latched_branch_i_1
       (.I0(picorv32_core_n_320),
        .I1(picorv32_core_n_312),
        .I2(Q),
        .I3(picorv32_core_n_301),
        .I4(picorv32_core_n_18),
        .O(latched_branch_i_1_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    latched_is_lh_i_1
       (.I0(instr_lh),
        .I1(Q),
        .I2(latched_is_lu),
        .I3(picorv32_core_n_20),
        .O(latched_is_lh_i_1_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    latched_is_lu_i_1
       (.I0(is_lbu_lhu_lw),
        .I1(Q),
        .I2(latched_is_lu),
        .I3(picorv32_core_n_21),
        .O(latched_is_lu_i_1_n_1));
  LUT5 #(
    .INIT(32'hF7F70020)) 
    latched_stalu_i_1
       (.I0(picorv32_core_n_312),
        .I1(Q),
        .I2(picorv32_core_n_301),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(picorv32_core_n_19),
        .O(latched_stalu_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFFFFBFB0000F8C8)) 
    latched_store_i_1
       (.I0(picorv32_core_n_321),
        .I1(picorv32_core_n_324),
        .I2(picorv32_core_n_304),
        .I3(picorv32_core_n_300),
        .I4(picorv32_core_n_322),
        .I5(picorv32_core_n_17),
        .O(latched_store_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    mem_do_rdata_i_1
       (.I0(set_mem_do_rdata4_out),
        .I1(mem_do_rinst0),
        .I2(mem_do_rdata),
        .O(mem_do_rdata_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    mem_do_wdata_i_1
       (.I0(mem_do_rinst0),
        .I1(set_mem_do_wdata16_out),
        .I2(mem_do_wdata),
        .O(mem_do_wdata_i_1_n_1));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    pcpi_valid_i_1
       (.I0(picorv32_core_n_319),
        .I1(pcpi_timeout),
        .I2(instr_ecall_ebreak),
        .I3(picorv32_core_n_318),
        .I4(picorv32_core_n_302),
        .I5(picorv32_core_n_22),
        .O(pcpi_valid_i_1_n_1));
  picorv32 picorv32_core
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CONTROL1(CONTROL1),
        .D(D),
        .DI(DI),
        .DOADO(DOADO),
        .E(E),
        .Q(\mem_addr_reg[31] ),
        .S(S),
        .SR(SR),
        .TIMER_ENABLE(TIMER_ENABLE),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_RESET_reg[0] (\TIMER_RESET_reg[0] ),
        .\TIMER_SAMPLE_reg[0] (\TIMER_SAMPLE_reg[0] ),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .Xlabel(Xlabel),
        .\active[0]_i_2 (\active[0]_i_5_n_1 ),
        .addr_a(addr_a),
        .addr_b(addr_b),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg_reg[1] (\counter_reg_reg[1] ),
        .\counter_reg_reg[2] (\counter_reg_reg[2] ),
        .\counter_reg_reg[3] (\counter_reg_reg[3] ),
        .\counter_reg_reg[4] (\counter_reg_reg[4] ),
        .\counter_reg_reg[5] (\counter_reg_reg[5] ),
        .\counter_reg_reg[6] (\counter_reg_reg[6] ),
        .\counter_reg_reg[7] (\counter_reg_reg[7] ),
        .cpu_d_req(cpu_d_req),
        .cpu_d_req__0(cpu_d_req__0),
        .cpu_i_req(cpu_i_req),
        .cpu_rst_req(cpu_rst_req),
        .\cpu_state_reg[0]_0 (picorv32_core_n_318),
        .\cpu_state_reg[0]_1 (picorv32_core_n_321),
        .\cpu_state_reg[0]_2 (picorv32_core_n_324),
        .\cpu_state_reg[1]_0 (picorv32_core_n_312),
        .\cpu_state_reg[3]_0 (picorv32_core_n_304),
        .\cpu_state_reg[5]_0 (\cpu_state_reg[5] ),
        .\cpu_state_reg[6]_0 ({Q,picorv32_core_n_300,picorv32_core_n_301}),
        .\cpu_state_reg[7]_0 (picorv32_core_n_322),
        .\cpu_state_reg[7]_1 (\cpu_state_reg[7] ),
        .cpu_valid(cpu_valid),
        .data_a(data_a),
        .\decoded_imm_uj_reg[12]_0 (\decoded_imm_uj_reg[12] ),
        .\decoded_imm_uj_reg[13]_0 (\decoded_imm_uj_reg[13] ),
        .\decoded_imm_uj_reg[14]_0 (\decoded_imm_uj_reg[14] ),
        .en_a(en_a),
        .instr_add(instr_add),
        .instr_addi(instr_addi),
        .instr_ecall_ebreak(instr_ecall_ebreak),
        .instr_jal_reg_0(picorv32_core_n_1),
        .instr_jalr(instr_jalr),
        .instr_jalr_reg_0(picorv32_core_n_302),
        .instr_jalr_reg_1(picorv32_core_n_320),
        .instr_lh(instr_lh),
        .instr_sub(instr_sub),
        .is_beq_bne_blt_bge_bltu_bgeu(is_beq_bne_blt_bge_bltu_bgeu),
        .is_lbu_lhu_lw(is_lbu_lhu_lw),
        .is_lui_auipc_jal_jalr_addi_add_sub0(is_lui_auipc_jal_jalr_addi_add_sub0),
        .is_lui_auipc_jal_jalr_addi_add_sub_reg_0(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_1),
        .latched_branch_reg_0(picorv32_core_n_18),
        .latched_branch_reg_1(latched_branch_i_1_n_1),
        .latched_is_lh_reg_0(picorv32_core_n_20),
        .latched_is_lh_reg_1(latched_is_lh_i_1_n_1),
        .latched_is_lu(latched_is_lu),
        .latched_is_lu_reg_0(picorv32_core_n_21),
        .latched_is_lu_reg_1(latched_is_lu_i_1_n_1),
        .latched_stalu_reg_0(picorv32_core_n_19),
        .latched_stalu_reg_1(latched_stalu_i_1_n_1),
        .latched_store_reg_0(picorv32_core_n_17),
        .latched_store_reg_1(latched_store_i_1_n_1),
        .\mem_addr_reg[11]_0 (\mem_addr_reg[11] ),
        .\mem_addr_reg[11]_1 (\mem_addr_reg[11]_0 ),
        .\mem_addr_reg[14]_0 (\mem_addr_reg[14] ),
        .\mem_addr_reg[14]_1 (\mem_addr_reg[14]_0 ),
        .\mem_addr_reg[14]_2 (\mem_addr_reg[14]_1 ),
        .\mem_addr_reg[15]_0 (\mem_addr_reg[15] ),
        .\mem_addr_reg[2]_0 (\mem_addr_reg[2] ),
        .\mem_addr_reg[30]_0 (\mem_addr_reg[30] ),
        .\mem_addr_reg[31]_0 (\mem_addr_reg[31]_0 ),
        .\mem_addr_reg[31]_1 (\mem_addr_reg[31]_1 ),
        .\mem_addr_reg[31]_2 (\mem_addr_reg[31]_2 ),
        .\mem_addr_reg[31]_3 (\mem_addr_reg[31]_3 ),
        .\mem_addr_reg[31]_4 (\mem_addr_reg[31]_4 ),
        .\mem_addr_reg[3]_0 (\mem_addr_reg[3] ),
        .\mem_addr_reg[3]_1 (\mem_addr_reg[3]_0 ),
        .\mem_addr_reg[3]_2 (\mem_addr_reg[3]_1 ),
        .\mem_addr_reg[3]_3 (\mem_addr_reg[3]_2 ),
        .\mem_addr_reg[4]_0 (\mem_addr_reg[4] ),
        .\mem_addr_reg[4]_1 (\mem_addr_reg[4]_0 ),
        .\mem_addr_reg[4]_2 (data_write_en5_out),
        .\mem_addr_reg[4]_3 (\mem_addr_reg[4]_1 ),
        .mem_do_rdata(mem_do_rdata),
        .mem_do_rdata_reg_0(mem_do_rdata_i_1_n_1),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_wdata(mem_do_wdata),
        .mem_do_wdata_reg_0(mem_do_wdata_i_1_n_1),
        .mem_instr_reg_0(cpu_instr),
        .mem_instr_reg_1(slaves_req[19]),
        .mem_instr_reg_2(mem_instr_reg),
        .mem_instr_reg_3(mem_instr_reg_0),
        .mem_instr_reg_4(mem_instr_reg_1),
        .\mem_rdata_q[15]_i_4 (\mem_rdata_q[15]_i_4 ),
        .\mem_rdata_q[7]_i_2_0 (\mem_rdata_q[7]_i_2 ),
        .\mem_rdata_q_reg[0]_0 (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[10]_0 (\mem_rdata_q_reg[10] ),
        .\mem_rdata_q_reg[11]_0 (\mem_rdata_q_reg[11] ),
        .\mem_rdata_q_reg[15]_0 (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[16]_0 (\mem_rdata_q_reg[16] ),
        .\mem_rdata_q_reg[17]_0 (\mem_rdata_q_reg[17] ),
        .\mem_rdata_q_reg[18]_0 (\mem_rdata_q_reg[18] ),
        .\mem_rdata_q_reg[19]_0 (\mem_rdata_q_reg[19] ),
        .\mem_rdata_q_reg[1]_0 (\mem_rdata_q_reg[1] ),
        .\mem_rdata_q_reg[20]_0 (\mem_rdata_q_reg[20] ),
        .\mem_rdata_q_reg[21]_0 (\mem_rdata_q_reg[21] ),
        .\mem_rdata_q_reg[22]_0 (\mem_rdata_q_reg[22] ),
        .\mem_rdata_q_reg[23]_0 (\mem_rdata_q_reg[23] ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[25]_0 (\mem_rdata_q_reg[25] ),
        .\mem_rdata_q_reg[26]_0 (\mem_rdata_q_reg[26] ),
        .\mem_rdata_q_reg[27]_0 (\mem_rdata_q_reg[27] ),
        .\mem_rdata_q_reg[28]_0 (\mem_rdata_q_reg[28] ),
        .\mem_rdata_q_reg[29]_0 (\mem_rdata_q_reg[29] ),
        .\mem_rdata_q_reg[2]_0 (\mem_rdata_q_reg[2] ),
        .\mem_rdata_q_reg[30]_0 (\mem_rdata_q_reg[30] ),
        .\mem_rdata_q_reg[31]_0 (\mem_rdata_q_reg[31] ),
        .\mem_rdata_q_reg[31]_1 (\mem_rdata_q_reg[31]_0 ),
        .\mem_rdata_q_reg[31]_2 (\mem_rdata_q_reg[31]_1 ),
        .\mem_rdata_q_reg[3]_0 (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[4]_0 (\mem_rdata_q_reg[4] ),
        .\mem_rdata_q_reg[5]_0 (\mem_rdata_q_reg[5] ),
        .\mem_rdata_q_reg[6]_0 (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[7]_0 (\mem_rdata_q_reg[7] ),
        .\mem_rdata_q_reg[7]_1 (\mem_rdata_q_reg[7]_0 ),
        .\mem_rdata_q_reg[7]_2 (\mem_rdata_q_reg[7]_1 ),
        .\mem_rdata_q_reg[7]_3 (\mem_rdata_q_reg[7]_2 ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_1 (\mem_rdata_q_reg[8]_0 ),
        .\mem_rdata_q_reg[8]_2 (\mem_rdata_q_reg[8]_1 ),
        .\mem_rdata_q_reg[9]_0 (\mem_rdata_q_reg[9] ),
        .\mem_rdata_word_reg[0]_i_3 (\mem_rdata_word_reg[0]_i_3 ),
        .\mem_rdata_word_reg[1]_i_3 (\mem_rdata_word_reg[1]_i_3 ),
        .\mem_rdata_word_reg[2]_i_3 (\mem_rdata_word_reg[2]_i_3 ),
        .\mem_rdata_word_reg[3]_i_3 (\mem_rdata_word_reg[3]_i_3 ),
        .\mem_rdata_word_reg[4]_i_4_0 (\mem_rdata_word_reg[4]_i_4 ),
        .\mem_state_reg[0]_0 (\mem_state_reg[0] ),
        .mem_valid_reg_0(mem_valid_reg),
        .\mem_wdata_reg[0]_0 (\mem_wdata_reg[0] ),
        .\mem_wdata_reg[0]_1 (\mem_wdata_reg[0]_0 ),
        .\mem_wdata_reg[0]_2 (\mem_wdata_reg[0]_1 ),
        .\mem_wdata_reg[0]_3 (\mem_wdata_reg[0]_2 ),
        .\mem_wdata_reg[15]_0 (\mem_wdata_reg[15] ),
        .\mem_wdata_reg[23]_0 (\mem_wdata_reg[23] ),
        .\mem_wdata_reg[31]_0 (\mem_wdata_reg[31] ),
        .\mem_wstrb_reg[0]_0 (\mem_wstrb_reg[0] ),
        .\mem_wstrb_reg[0]_1 (\mem_wstrb_reg[0]_0 ),
        .\mem_wstrb_reg[0]_2 (\mem_wstrb_reg[0]_1 [0]),
        .\mem_wstrb_reg[0]_3 (\mem_wstrb_reg[0]_2 ),
        .\mem_wstrb_reg[0]_4 (\mem_wstrb_reg[0]_3 [0]),
        .\mem_wstrb_reg[0]_5 (\mem_wstrb_reg[0]_4 ),
        .\mem_wstrb_reg[1]_0 (\mem_wstrb_reg[1] ),
        .\mem_wstrb_reg[1]_1 (\mem_wstrb_reg[1]_0 [0]),
        .\mem_wstrb_reg[1]_2 (\mem_wstrb_reg[1]_1 ),
        .\mem_wstrb_reg[1]_3 (\mem_wstrb_reg[1]_2 [0]),
        .\mem_wstrb_reg[2]_0 (\mem_wstrb_reg[2] ),
        .\mem_wstrb_reg[2]_1 (\mem_wstrb_reg[2]_0 ),
        .\mem_wstrb_reg[2]_2 (\mem_wstrb_reg[2]_1 [0]),
        .\mem_wstrb_reg[2]_3 (\mem_wstrb_reg[2]_2 ),
        .\mem_wstrb_reg[2]_4 (\mem_wstrb_reg[2]_3 [0]),
        .\mem_wstrb_reg[3]_0 (\mem_wstrb_reg[3] [0]),
        .\mem_wstrb_reg[3]_1 (\mem_wstrb_reg[3]_0 [0]),
        .\mem_wstrb_reg[3]_2 (\mem_wstrb_reg[3]_1 ),
        .n_0_1040_BUFG_inst_n_1(n_0_1040_BUFG_inst_n_1),
        .\pcpi_insn_reg[1]_0 ({picorv32_core_n_313,picorv32_core_n_314}),
        .pcpi_ready_reg(picorv32_core_n_319),
        .pcpi_timeout(pcpi_timeout),
        .pcpi_valid_reg_0(picorv32_core_n_22),
        .pcpi_valid_reg_1(pcpi_valid_i_1_n_1),
        .\quotient_msk_reg[16] (pcpi_ready0),
        .\quotient_msk_reg[31] (\quotient_msk_reg[31] ),
        .ram_i_req(ram_i_req),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_7_0(ram_reg_0_7_0),
        .\ram_w_addr_reg[9] (\ram_w_addr_reg[9] ),
        .\ram_w_addr_reg[9]_0 (\ram_w_addr_reg[9]_0 ),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg(recv_buf_valid_reg),
        .recv_buf_valid_reg_0(recv_buf_valid_reg_0),
        .rst_soft(rst_soft),
        .sel(sel),
        .sel_reg(sel_reg),
        .\send_bitcnt_reg[0] (\send_bitcnt_reg[0] ),
        .\send_bitcnt_reg[0]_0 (\send_bitcnt_reg[0]_0 ),
        .\send_pattern_reg[7] (\send_pattern_reg[7] ),
        .set_mem_do_rdata4_out(set_mem_do_rdata4_out),
        .set_mem_do_wdata16_out(set_mem_do_wdata16_out),
        .slaves_req({slaves_req[37:20],slaves_req[18:0]}),
        .sys_rst_int(sys_rst_int),
        .trap_reg_0(trap_reg),
        .tx_en(tx_en),
        .tx_en_reg(tx_en_reg));
endmodule

module iob_tdp_ram
   (mem_valid_reg,
    ram_reg_0_1_0,
    ram_reg_0_2_0,
    ram_reg_0_3_0,
    ram_reg_0_4_0,
    ram_reg_0_5_0,
    ram_reg_0_6_0,
    ram_reg_0_7_0,
    q_a,
    ram_reg_0_0_0,
    sel_en_reg,
    cpu_valid,
    \mem_rdata_q_reg[7] ,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[2] ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[4] ,
    \mem_rdata_q_reg[5] ,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[7]_1 ,
    clk_IBUF_BUFG,
    ram_reg_0_3_1,
    ram_reg_0_5_1,
    addr_a,
    ram_reg_0_0_1,
    ADDRBWRADDR,
    data_a,
    ram_reg_0_7_1,
    ram_reg_0_2_1,
    ram_reg_0_2_2,
    ram_reg_0_7_2,
    ram_reg_0_7_3,
    ram_reg_0_7_4,
    en_b,
    addr_b);
  output mem_valid_reg;
  output ram_reg_0_1_0;
  output ram_reg_0_2_0;
  output ram_reg_0_3_0;
  output ram_reg_0_4_0;
  output ram_reg_0_5_0;
  output ram_reg_0_6_0;
  output ram_reg_0_7_0;
  output [0:0]q_a;
  output [0:0]ram_reg_0_0_0;
  input sel_en_reg;
  input cpu_valid;
  input \mem_rdata_q_reg[7] ;
  input \mem_rdata_q_reg[7]_0 ;
  input \mem_rdata_q_reg[1] ;
  input \mem_rdata_q_reg[2] ;
  input \mem_rdata_q_reg[3] ;
  input \mem_rdata_q_reg[4] ;
  input \mem_rdata_q_reg[5] ;
  input \mem_rdata_q_reg[6] ;
  input \mem_rdata_q_reg[7]_1 ;
  input clk_IBUF_BUFG;
  input ram_reg_0_3_1;
  input ram_reg_0_5_1;
  input [14:0]addr_a;
  input [9:0]ram_reg_0_0_1;
  input [14:0]ADDRBWRADDR;
  input [7:0]data_a;
  input [7:0]ram_reg_0_7_1;
  input [1:0]ram_reg_0_2_1;
  input [1:0]ram_reg_0_2_2;
  input ram_reg_0_7_2;
  input [1:0]ram_reg_0_7_3;
  input [1:0]ram_reg_0_7_4;
  input en_b;
  input [14:0]addr_b;

  wire \<const0> ;
  wire \<const1> ;
  wire [14:0]ADDRBWRADDR;
  wire GND_2;
  wire [14:0]addr_a;
  wire [14:0]addr_b;
  wire clk_IBUF_BUFG;
  wire cpu_valid;
  wire [7:0]data_a;
  wire en_b;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[2] ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[5] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire mem_valid_reg;
  wire [0:0]q_a;
  wire [8:2]ram_i_resp;
  wire [0:0]ram_reg_0_0_0;
  wire [9:0]ram_reg_0_0_1;
  wire ram_reg_0_1_0;
  wire ram_reg_0_1_n_36;
  wire ram_reg_0_2_0;
  wire [1:0]ram_reg_0_2_1;
  wire [1:0]ram_reg_0_2_2;
  wire ram_reg_0_2_n_36;
  wire ram_reg_0_3_0;
  wire ram_reg_0_3_1;
  wire ram_reg_0_3_n_36;
  wire ram_reg_0_4_0;
  wire ram_reg_0_4_n_36;
  wire ram_reg_0_5_0;
  wire ram_reg_0_5_1;
  wire ram_reg_0_5_n_36;
  wire ram_reg_0_6_0;
  wire ram_reg_0_6_n_36;
  wire ram_reg_0_7_0;
  wire [7:0]ram_reg_0_7_1;
  wire ram_reg_0_7_2;
  wire [1:0]ram_reg_0_7_3;
  wire [1:0]ram_reg_0_7_4;
  wire ram_reg_0_7_n_36;
  wire sel_en_reg;
  wire [7:0]NLW_ram_reg_0_0_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_1_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_2_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_3_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_4_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_5_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_6_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[7]_i_1 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(ram_reg_0_7_n_36),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(ram_i_resp[8]),
        .I4(\mem_rdata_q_reg[7]_1 ),
        .O(ram_reg_0_7_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[1]_i_3 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(ram_reg_0_1_n_36),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(ram_i_resp[2]),
        .I4(\mem_rdata_q_reg[1] ),
        .O(ram_reg_0_1_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[2]_i_3 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(ram_reg_0_2_n_36),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(ram_i_resp[3]),
        .I4(\mem_rdata_q_reg[2] ),
        .O(ram_reg_0_2_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[3]_i_3 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(ram_reg_0_3_n_36),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(ram_i_resp[4]),
        .I4(\mem_rdata_q_reg[3] ),
        .O(ram_reg_0_3_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[4]_i_3 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(ram_reg_0_4_n_36),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(ram_i_resp[5]),
        .I4(\mem_rdata_q_reg[4] ),
        .O(ram_reg_0_4_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[5]_i_3 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(ram_reg_0_5_n_36),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(ram_i_resp[6]),
        .I4(\mem_rdata_q_reg[5] ),
        .O(ram_reg_0_5_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[6]_i_3 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(ram_reg_0_6_n_36),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(ram_i_resp[7]),
        .I4(\mem_rdata_q_reg[6] ),
        .O(ram_reg_0_6_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'h0000000000000000000000000000000000000000008521440900A3849B5D0000),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF325CF00000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000215FFFFFFFFFF),
    .INIT_08(256'hFFFEFC0A9642FFFFFFF42800000007FFF80792141C42838590A8000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000002C85FFFFFFFFF),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_0
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[0]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(q_a),
        .DOBDO(ram_reg_0_0_0),
        .ENARDEN(ram_reg_0_3_1),
        .ENBWREN(ram_reg_0_5_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_0_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_0_i_33
       (.I0(sel_en_reg),
        .I1(cpu_valid),
        .O(mem_valid_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'h0000000000000000000000000000000000000000006C1B14D621054152800000),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA54E640000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000001B1FFFFFFFFFF),
    .INIT_08(256'hFFFEFC1252367FFFFFF36000000007FFFFF811B0143602948D88000000000000),
    .INIT_09(256'h000000000000000000000000000000000000000000000000000A46CFFFFFFFFF),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_1
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[1]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[1]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_1_n_36),
        .DOBDO(ram_i_resp[2]),
        .ENARDEN(ram_reg_0_3_1),
        .ENBWREN(ram_reg_0_5_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_1_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h6292A0608C05A3022B4146E402808880500008021B00200020022E00000D0015),
    .INIT_01(256'h0000C02C0C0080100020002AC2109040C94C61A80860606618631980C1832034),
    .INIT_02(256'hA000000000046000000000000088C0000000000004800009000200D800043800),
    .INIT_03(256'h000000008C000000000004460000000000002409004000020000000000460010),
    .INIT_04(256'h00000000000000000000000000008040800120080000400000000008C0021400),
    .INIT_05(256'h000000000000000000000000000000000000000000B82E00941DA4BDF6550000),
    .INIT_06(256'h844000488C00407B5063800000100400000001E8A02A09A11700043A88780000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000002E10421084210),
    .INIT_08(256'h2010A90C005C6C020005C000000007FFFFFFE2E1805C00001718000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000000000000000B8C00000400),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_2
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[2]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_2_n_36),
        .DOBDO(ram_i_resp[3]),
        .ENARDEN(ram_reg_0_3_1),
        .ENBWREN(ram_reg_0_5_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_2_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2292A0008805A1022B40066002808880500008021B00200000020000000D0004),
    .INIT_01(256'h00004020000080000000002A02101000480000A0082040000000000041832034),
    .INIT_02(256'h2000000000040000000000000008400000000000000000080000000000000000),
    .INIT_03(256'h0000000080000000000000420000000000000009000000000000000000420000),
    .INIT_04(256'h0000000000000000000000000000000000012000000000000000000840000400),
    .INIT_05(256'h0000000000000000000000000000000000000000008020001620024061080000),
    .INIT_06(256'h8400004888004059104100000010040000000160A02A0121110000951A540000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000002010421084210),
    .INIT_08(256'h2000320000406C00000407FFFFFFF8000000020050400A001008000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000080C00000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_3
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[3]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[3]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_3_n_36),
        .DOBDO(ram_i_resp[4]),
        .ENARDEN(ram_reg_0_3_1),
        .ENBWREN(ram_reg_0_5_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_3_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD56D477352825EBDD487C99F1116626F218FE42444455294D0007E02005284DB),
    .INIT_01(256'h00A6A6492A065EFDC4DFFFD5A1EFC082A18945544150914450521102B064980B),
    .INIT_02(256'h9F37FF37FFFADEF37FF37FFBBAE5BCDFFCDFFFDDF5BFEFB673F777D2F3ADF641),
    .INIT_03(256'hFFE6FFFF5B9BFF9BFFDDD72DE6FFE6FFFEEFADF6BFCEFFFFCDFFCDFFFFADAEFE),
    .INIT_04(256'h0000000000000000000000000000389939ECD7F9DFFFF9BFF9BFFFF5B5DFD3E6),
    .INIT_05(256'h000000000000000000000000000000000000000000681A1ECA14012000900000),
    .INIT_06(256'h21B00026754F27A6CDBE9B9CB76EE00FFD1AFE9A1CC1FEDEE600072840280000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000001A04908421084),
    .INIT_08(256'hCF9AC3F4723413A55393400000000000000001A1F1340E3C8D08000000000000),
    .INIT_09(256'h000000000000000000000000000000000000000000000000000E46829399FA29),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_4
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[4]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_4_n_36),
        .DOBDO(ram_i_resp[5]),
        .ENARDEN(ram_reg_0_7_2),
        .ENBWREN(ram_reg_0_5_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_4_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h6E92B8ECBC05A3572B7976F6E2E0CC975C761B4B1B8AAD6920032FFDFFAD1375),
    .INIT_01(256'hF518D9BECC8CE5163B390C2AC2109F4CCF6E79A88E6F64671E6399FDC39B2034),
    .INIT_02(256'hFADB4EDD26FD7F4DB4EDAE0F35DAD36D3B7517F5AEC377C9EFE648DDE0773806),
    .INIT_03(256'h69DB68DFAE6DA76DB079AED69B69DBA8BFCD76095D7BF756B6D3B6D8DFD6DAB5),
    .INIT_04(256'h0000000000000000000000000000C566F5932BAF7EEAD6D2F6DA3EFADB96BF5B),
    .INIT_05(256'h000000000000000000000000000000000000000000E4391CFB1EBEBEFF450000),
    .INIT_06(256'hCE4000588E90C07B7063E263261107E6910501EDE37E09A11FFFFC7AFCF80000),
    .INIT_07(256'h00000000000000000000000000000000000000000000000000039196739CE739),
    .INIT_08(256'h3074FFF272726EDA0C67200000000000000003910072101C9C88000000000000),
    .INIT_09(256'h000000000000000000000000000000000000000000000000000E4E4D56F58C06),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_5
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[5]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[5]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_5_n_36),
        .DOBDO(ram_i_resp[6]),
        .ENARDEN(ram_reg_0_7_2),
        .ENBWREN(ram_reg_0_5_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_3[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_5_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_4[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2A92A0008C05A1422B4006608280889054300A021B0AAD6920030000000D1044),
    .INIT_01(256'h800040240400A1020020002A42101040484420A80C2064230A21888043832034),
    .INIT_02(256'h60C800C80005210C800C8004051A4320032000200A4010490400000C00000800),
    .INIT_03(256'h00190000A4640064002028D21900190001005209403100003200320000525001),
    .INIT_04(256'h0000000000000000000000000000C162C0132806200006400640000A4A002C19),
    .INIT_05(256'h000000000000000000000000000000000000000000A52948C51D273D3F980000),
    .INIT_06(256'h8E4000588A104059304140220011042000040164A22A012111000038DCF80000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000295146318C631),
    .INIT_08(256'h2000FC42A252EC1A0405280000000000000002940052900894B8000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000000000000044A5C04200402),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_6
       (.ADDRARDADDR({\<const1> ,addr_a}),
        .ADDRBWRADDR({\<const1> ,addr_b}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[6]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_6_n_36),
        .DOBDO(ram_i_resp[7]),
        .ENARDEN(ram_reg_0_7_2),
        .ENBWREN(en_b),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_3[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_6_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_4[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2692A600594DA92BBB4282310C853387A08E60142918000A455616000044400C),
    .INIT_01(256'h8025C4081873868084800180175A50119918C361596005CD72C6D3028B8185B5),
    .INIT_02(256'h8A1344011CE94E935B925E09D2E7804DD850F5CEF4156380402527A6138D2091),
    .INIT_03(256'h48A4C7282001440071D100110048C2A4D2980C3057247ED8499D84CF4BB8440C),
    .INIT_04(256'h0000000000000000000000000000622063284D1C80A9509D4004C727090183C2),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h330AAAD99B6A4D597BC55F243035441EFF665364AEAA37A95300020000000000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000000798C6318C6),
    .INIT_08(256'hE490000000001724210000000000000000000000000030000018000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000000000000000000A52F3890),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_7
       (.ADDRARDADDR({\<const1> ,addr_a}),
        .ADDRBWRADDR({\<const1> ,addr_b}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[7]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[7]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_7_n_36),
        .DOBDO(ram_i_resp[8]),
        .ENARDEN(ram_reg_0_7_2),
        .ENBWREN(en_b),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_3[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_7_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_4[0]}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized0
   (ram_reg_0_0_0,
    ram_reg_0_1_0,
    ram_reg_0_2_0,
    ram_reg_0_3_0,
    ram_reg_0_4_0,
    ram_reg_0_5_0,
    ram_reg_0_6_0,
    ram_reg_0_7_0,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[15] ,
    pbus_resp,
    \mem_rdata_q_reg[8]_0 ,
    clk_IBUF_BUFG,
    en_a,
    ram_reg_0_3_1,
    addr_a,
    ram_reg_0_0_1,
    ram_reg_0_3_2,
    ram_reg_0_7_1,
    ram_reg_0_7_2,
    ram_reg_0_2_1,
    ram_reg_0_2_2,
    ram_reg_0_2_3,
    ram_reg_0_7_3,
    ADDRBWRADDR,
    ram_reg_0_7_4,
    ram_reg_0_7_5);
  output ram_reg_0_0_0;
  output ram_reg_0_1_0;
  output ram_reg_0_2_0;
  output ram_reg_0_3_0;
  output ram_reg_0_4_0;
  output ram_reg_0_5_0;
  output ram_reg_0_6_0;
  output ram_reg_0_7_0;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_q_reg[15] ;
  input [7:0]pbus_resp;
  input \mem_rdata_q_reg[8]_0 ;
  input clk_IBUF_BUFG;
  input en_a;
  input ram_reg_0_3_1;
  input [14:0]addr_a;
  input [9:0]ram_reg_0_0_1;
  input [14:0]ram_reg_0_3_2;
  input [7:0]ram_reg_0_7_1;
  input [7:0]ram_reg_0_7_2;
  input [1:0]ram_reg_0_2_1;
  input [1:0]ram_reg_0_2_2;
  input ram_reg_0_2_3;
  input ram_reg_0_7_3;
  input [14:0]ADDRBWRADDR;
  input [1:0]ram_reg_0_7_4;
  input [1:0]ram_reg_0_7_5;

  wire \<const0> ;
  wire \<const1> ;
  wire [14:0]ADDRBWRADDR;
  wire GND_2;
  wire [14:0]addr_a;
  wire clk_IBUF_BUFG;
  wire en_a;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire [7:0]pbus_resp;
  wire [16:9]ram_i_resp;
  wire ram_reg_0_0_0;
  wire [9:0]ram_reg_0_0_1;
  wire ram_reg_0_0_n_36;
  wire ram_reg_0_1_0;
  wire ram_reg_0_1_n_36;
  wire ram_reg_0_2_0;
  wire [1:0]ram_reg_0_2_1;
  wire [1:0]ram_reg_0_2_2;
  wire ram_reg_0_2_3;
  wire ram_reg_0_2_n_36;
  wire ram_reg_0_3_0;
  wire ram_reg_0_3_1;
  wire [14:0]ram_reg_0_3_2;
  wire ram_reg_0_3_n_36;
  wire ram_reg_0_4_0;
  wire ram_reg_0_4_n_36;
  wire ram_reg_0_5_0;
  wire ram_reg_0_5_n_36;
  wire ram_reg_0_6_0;
  wire ram_reg_0_6_n_36;
  wire ram_reg_0_7_0;
  wire [7:0]ram_reg_0_7_1;
  wire [7:0]ram_reg_0_7_2;
  wire ram_reg_0_7_3;
  wire [1:0]ram_reg_0_7_4;
  wire [1:0]ram_reg_0_7_5;
  wire ram_reg_0_7_n_36;
  wire [7:0]NLW_ram_reg_0_0_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_1_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_2_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_3_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_4_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_5_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_6_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[10]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_reg_0_2_n_36),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(ram_i_resp[11]),
        .I4(pbus_resp[2]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_0_2_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[11]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_reg_0_3_n_36),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(ram_i_resp[12]),
        .I4(pbus_resp[3]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_0_3_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[15]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_reg_0_7_n_36),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(ram_i_resp[16]),
        .I4(pbus_resp[7]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_0_7_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[8]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_reg_0_0_n_36),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(ram_i_resp[9]),
        .I4(pbus_resp[0]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_0_0_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[9]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_reg_0_1_n_36),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(ram_i_resp[10]),
        .I4(pbus_resp[1]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_0_1_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[12]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_reg_0_4_n_36),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(ram_i_resp[13]),
        .I4(pbus_resp[4]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_0_4_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[13]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_reg_0_5_n_36),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(ram_i_resp[14]),
        .I4(pbus_resp[5]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_0_5_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[14]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_reg_0_6_n_36),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(ram_i_resp[15]),
        .I4(pbus_resp[6]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_0_6_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h556D456112E25A884087C99D1D1D736F2286C4B4E47552925660E40200508893),
    .INIT_01(256'h0A61A0493A115EC4C0D756D5A18C80B3A199C71640C09ADCF1DE7702B0445E0B),
    .INIT_02(256'h9F378B36FCD2DEF24CE12B3B7A853C93385DEAD575A8238673E9F7B0FEA0A748),
    .INIT_03(256'hF166BF9E5B08FF9AA8CAD52DC23FE6FC3667A1A6B3C07917CD7F84F4FCADAFFE),
    .INIT_04(256'h0000000000000000000000000000329133C4D6780930B09CB9B9DC05B5FFD3E6),
    .INIT_05(256'h0000000000000000000000000000000000000000002008024513A5A5A0D80000),
    .INIT_06(256'h313CCC2354611E26CF94838C316C680EFF72DC9B11518ED8C6000774B6F40000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000080698C6318C6),
    .INIT_08(256'h8D1203B00A9013A541910000000007FFF807988010101202A418000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000000000000015202A99F5B21),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_0
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_3_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[0]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_0_n_36),
        .DOBDO(ram_i_resp[9]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_3_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_0_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h88001882100004480028200374733307869F23F560DFDEB7C7805196AD601218),
    .INIT_01(256'h9BCF91193891094FE388A9C000622D03873BC700404A07CDF3C6F35F82100000),
    .INIT_02(256'hD5ADFFBFA7A2C3177FFBF7D7FA95A5DFFEFF969FF7BB64945594FF72F58FF001),
    .INIT_03(256'hDFD373DC08BBFF4DFE7F95A82EFFD3CFA4DBBD227FDECF6AA6F3EFE7BBAC5FDE),
    .INIT_04(256'h00000000000000000000000000005BBB5AFC0AFBD9FD5DFFF4DFFFA08ABA5977),
    .INIT_05(256'h000000000000000000000000000000000000000000A629840102B282C1480000),
    .INIT_06(256'h7B80F0002073A000010A57C6C7A34249F2A7C806190156042EAAA80108800000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000298E9DE779DE7),
    .INIT_08(256'hD220002B9253002C01C53000000007FFFFF812980453108494D8000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000000000000024A62938FE801),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_1
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_3_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[1]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[1]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_1_n_36),
        .DOBDO(ram_i_resp[10]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_3_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_1_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD96D5F5651925EBDD49F219F7D7F776FA36FF7F5E4F7CFBB48198BD9E4C22F00),
    .INIT_01(256'hEBF79689F9577FFFFE99FFD599EFEB3F8719C751E7591FDDF7DEF72E9478C94B),
    .INIT_02(256'hCBBFFE9F7FF2DEFFFFFBFFEBFF979FFFFEFBFCFFF79B77D677FDFFF3FFEDF2EF),
    .INIT_03(256'hFFF7FFDA7BF767DFFEFFF5BDFDD9F7FF97FFBEA49FDFFF7FEFFFEFF7FFADB7FF),
    .INIT_04(256'h00000000000000000000000000006908696ADEFFF9EDFDFFFDFFEFA5BFFFFBF7),
    .INIT_05(256'h00000000000000000000000000000000000000000004010205100320298D0000),
    .INIT_06(256'h339F032777733FA6863CFFBFF7EE6BEFFFF2F69C05C0225EE6999E12BE500000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000010699CE319CE),
    .INIT_08(256'hDE9C55228C0213A4D3E02000000007FFFFFFE011980233030098000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000000000000018042BFAFF8EB),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_2
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_3_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[2]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_2_n_36),
        .DOBDO(ram_i_resp[11]),
        .ENARDEN(ram_reg_0_2_3),
        .ENBWREN(ram_reg_0_3_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_2_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h040008AC006000400038D0004040040005C011000000080C8FE174E1A3A01018),
    .INIT_01(256'hF4002000C00000000B0000000000070004000002828004010200806102000600),
    .INIT_02(256'h00480048012B81019304800009620064C1200520081C9C700C02000000000106),
    .INIT_03(256'h00090021000400250100021001000900490040500C0002821280128B20000000),
    .INIT_04(256'h000000000000000000000000000001220012098406424242025201D008000009),
    .INIT_05(256'h00000000000000000000000000000000000000000000000040010E0540080000),
    .INIT_06(256'h080FFC10001C078069A2481108019010000C3E021901DC800087802598240000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000000105294A421),
    .INIT_08(256'h11649A3080000000000007FFFFFFF800000000009C0003800008000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000340100),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_3
       (.ADDRARDADDR({\<const1> ,addr_a[14:10],ram_reg_0_0_1}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_3_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[3]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[3]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_3_n_36),
        .DOBDO(ram_i_resp[12]),
        .ENARDEN(ram_reg_0_2_3),
        .ENBWREN(ram_reg_0_3_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_3_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h496D206080002248C04146F68200884F54060A021308200100012E0000081004),
    .INIT_01(256'h8A404020000200188000F1AA00021000C90841A0086050441252910082020004),
    .INIT_02(256'h2488F88A7DFC02288F8897E415580A23E229FDC0EA4030C800A0268400040240),
    .INIT_03(256'h1F111FBF81447C447F20AAC0511F114FEE0752094F2508F1223E223FBDC2902D),
    .INIT_04(256'h00000000000000000000000000004020400129E4A11E244DC447DFB85205A491),
    .INIT_05(256'h000000000000000000000000000000000000000000F63D9C1C02A08281400000),
    .INIT_06(256'h8E0000100210980060004162181100206EE40005435408A10000000004400000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000003D9146318C631),
    .INIT_08(256'h0000E3EBF47B68180407B00000000000000003D80C7B019D1EC0000000000000),
    .INIT_09(256'h000000000000000000000000000000000000000000000000000E8F6C04300802),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_4
       (.ADDRARDADDR({\<const1> ,addr_a}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[4]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_4_n_36),
        .DOBDO(ram_i_resp[13]),
        .ENARDEN(ram_reg_0_2_3),
        .ENBWREN(ram_reg_0_7_3),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_4_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0049388C81782015007836626E698D5AD24419D333B020400FFC01FDFFA86320),
    .INIT_01(256'h7519D9BAD9F921023B00002A1C00BF3D5E329AA3BAAF1A98A59C667D0C1A07C4),
    .INIT_02(256'h70CA08CC2205024C908CA400050A1324233102002A8020888CAA88710C5621BE),
    .INIT_03(256'h411920C0A26484649000285099211988100154094511005432423240C252C015),
    .INIT_04(256'h00000000000000000000000000000000001128A2200A86504648224A5802AE19),
    .INIT_05(256'h000000000000000000000000000000000000000000E739DC5A1FBFBFBFC50000),
    .INIT_06(256'hD40FFFC988A0405B1263240140901FF000010168A06A01211BFFF87A7CF80000),
    .INIT_07(256'h00000000000000000000000000000000000000000000000000039DA6B5AD6B5A),
    .INIT_08(256'h3074FFDB7273E800A4673800000000000000039C8C73919C9CE0000000000000),
    .INIT_09(256'h000000000000000000000000000000000000000000000000000E4E7C002009D2),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_5
       (.ADDRARDADDR({\<const1> ,addr_a}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[5]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[5]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_5_n_36),
        .DOBDO(ram_i_resp[14]),
        .ENARDEN(ram_reg_0_2_3),
        .ENBWREN(ram_reg_0_7_3),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_4[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_5_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_5[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h016D200080002015004006728200985E54040802930020420000800000080800),
    .INIT_01(256'h00004020000021020000C1AA80029000480000A00C2010000000000000024004),
    .INIT_02(256'h70CA68CC7795004C968CA7A0554A1325A331DA828A00904804000480E0040200),
    .INIT_03(256'h4D192EF2A264B464BD02AA50992D198ED4145009451508F4325A3256F6D34121),
    .INIT_04(256'h00000000000000000000000000000000001128A2A11E8658C64BABDA68242E19),
    .INIT_05(256'h0000000000000000000000000000000000000000004611904513B7A7A9DD0000),
    .INIT_06(256'h840000488800405910410002001004204AE00160A06A0121110000769EF40000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000001190421084210),
    .INIT_08(256'h2000FC3B42A368100402300000000000000001188C231190A8C0000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000008546C2C320802),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_6
       (.ADDRARDADDR({\<const1> ,addr_a}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[6]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_6_n_36),
        .DOBDO(ram_i_resp[15]),
        .ENARDEN(ram_reg_0_2_3),
        .ENBWREN(ram_reg_0_7_3),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_4[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_6_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_5[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0C002200F480245580400672DB5CAA0FD03D09A2D36AAD282000000000080000),
    .INIT_01(256'h75194436D40202008020082A40C1907D4C76BAE80CA02BBAEDADAE810002C004),
    .INIT_02(256'h6BFD49219B5D282D9B12776F154807F9FFE6EA74626912498041270F3C8C980E),
    .INIT_03(256'hA900421E8400C092F04300402489FF18A6581BA9170D7AC0499FB6872F525829),
    .INIT_04(256'h0000000000000000000000000000A240A3012917002116DB001C8CAA58052FFF),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'hA540006A8B40D8599A417D4140100436FF4B4364B3BE77211900000000000000),
    .INIT_07(256'h00000000000000000000000000000000000000000000000000000145294A5294),
    .INIT_08(256'h64080000000068420E0000000000000000000000800010000010000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000C86230402),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_7
       (.ADDRARDADDR({\<const1> ,addr_a}),
        .ADDRBWRADDR({\<const1> ,ADDRBWRADDR}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[7]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[7]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_7_n_36),
        .DOBDO(ram_i_resp[16]),
        .ENARDEN(ram_reg_0_2_3),
        .ENBWREN(ram_reg_0_7_3),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_4[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_7_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_5[0]}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized1
   (ram_reg_0_0_0,
    ram_reg_0_1_0,
    ram_reg_0_2_0,
    ram_reg_0_3_0,
    ram_reg_0_4_0,
    ram_reg_0_5_0,
    ram_reg_0_6_0,
    ram_reg_0_7_0,
    \mem_rdata_q_reg[16] ,
    s_sel_reg,
    cpu_instr,
    \mem_rdata_q_reg[16]_0 ,
    clk_IBUF_BUFG,
    ram_reg_0_1_1,
    ram_reg_0_1_2,
    ADDRARDADDR,
    ram_reg_0_1_3,
    ram_reg_0_7_1,
    ram_reg_0_7_2,
    ram_reg_0_2_1,
    ram_reg_0_2_2,
    ram_reg_0_7_3,
    ram_reg_0_7_4,
    ram_reg_0_2_3,
    ram_reg_0_7_5,
    ram_reg_0_7_6,
    ram_reg_0_7_7);
  output ram_reg_0_0_0;
  output ram_reg_0_1_0;
  output ram_reg_0_2_0;
  output ram_reg_0_3_0;
  output ram_reg_0_4_0;
  output ram_reg_0_5_0;
  output ram_reg_0_6_0;
  output ram_reg_0_7_0;
  input \mem_rdata_q_reg[16] ;
  input [0:0]s_sel_reg;
  input cpu_instr;
  input \mem_rdata_q_reg[16]_0 ;
  input clk_IBUF_BUFG;
  input ram_reg_0_1_1;
  input ram_reg_0_1_2;
  input [14:0]ADDRARDADDR;
  input [14:0]ram_reg_0_1_3;
  input [7:0]ram_reg_0_7_1;
  input [7:0]ram_reg_0_7_2;
  input [1:0]ram_reg_0_2_1;
  input [1:0]ram_reg_0_2_2;
  input ram_reg_0_7_3;
  input ram_reg_0_7_4;
  input [9:0]ram_reg_0_2_3;
  input [14:0]ram_reg_0_7_5;
  input [1:0]ram_reg_0_7_6;
  input [1:0]ram_reg_0_7_7;

  wire \<const0> ;
  wire \<const1> ;
  wire [14:0]ADDRARDADDR;
  wire GND_2;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire \mem_rdata_q_reg[16] ;
  wire \mem_rdata_q_reg[16]_0 ;
  wire [24:17]ram_i_resp;
  wire ram_reg_0_0_0;
  wire ram_reg_0_0_n_36;
  wire ram_reg_0_1_0;
  wire ram_reg_0_1_1;
  wire ram_reg_0_1_2;
  wire [14:0]ram_reg_0_1_3;
  wire ram_reg_0_1_n_36;
  wire ram_reg_0_2_0;
  wire [1:0]ram_reg_0_2_1;
  wire [1:0]ram_reg_0_2_2;
  wire [9:0]ram_reg_0_2_3;
  wire ram_reg_0_2_n_36;
  wire ram_reg_0_3_0;
  wire ram_reg_0_3_n_36;
  wire ram_reg_0_4_0;
  wire ram_reg_0_4_n_36;
  wire ram_reg_0_5_0;
  wire ram_reg_0_5_n_36;
  wire ram_reg_0_6_0;
  wire ram_reg_0_6_n_36;
  wire ram_reg_0_7_0;
  wire [7:0]ram_reg_0_7_1;
  wire [7:0]ram_reg_0_7_2;
  wire ram_reg_0_7_3;
  wire ram_reg_0_7_4;
  wire [14:0]ram_reg_0_7_5;
  wire [1:0]ram_reg_0_7_6;
  wire [1:0]ram_reg_0_7_7;
  wire ram_reg_0_7_n_36;
  wire [0:0]s_sel_reg;
  wire [7:0]NLW_ram_reg_0_0_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_1_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_2_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_3_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_4_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_5_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_6_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[16]_i_2 
       (.I0(ram_i_resp[17]),
        .I1(\mem_rdata_q_reg[16] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_0_n_36),
        .I5(\mem_rdata_q_reg[16]_0 ),
        .O(ram_reg_0_0_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[17]_i_2 
       (.I0(ram_i_resp[18]),
        .I1(\mem_rdata_q_reg[16] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_1_n_36),
        .I5(\mem_rdata_q_reg[16]_0 ),
        .O(ram_reg_0_1_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[18]_i_2 
       (.I0(ram_i_resp[19]),
        .I1(\mem_rdata_q_reg[16] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_2_n_36),
        .I5(\mem_rdata_q_reg[16]_0 ),
        .O(ram_reg_0_2_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[19]_i_2 
       (.I0(ram_i_resp[20]),
        .I1(\mem_rdata_q_reg[16] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_3_n_36),
        .I5(\mem_rdata_q_reg[16]_0 ),
        .O(ram_reg_0_3_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[20]_i_2 
       (.I0(ram_i_resp[21]),
        .I1(\mem_rdata_q_reg[16] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_4_n_36),
        .I5(\mem_rdata_q_reg[16]_0 ),
        .O(ram_reg_0_4_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[21]_i_2 
       (.I0(ram_i_resp[22]),
        .I1(\mem_rdata_q_reg[16] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_5_n_36),
        .I5(\mem_rdata_q_reg[16]_0 ),
        .O(ram_reg_0_5_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[22]_i_2 
       (.I0(ram_i_resp[23]),
        .I1(\mem_rdata_q_reg[16] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_6_n_36),
        .I5(\mem_rdata_q_reg[16]_0 ),
        .O(ram_reg_0_6_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[23]_i_2 
       (.I0(ram_i_resp[24]),
        .I1(\mem_rdata_q_reg[16] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_7_n_36),
        .I5(\mem_rdata_q_reg[16]_0 ),
        .O(ram_reg_0_7_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00483F9FB3783818547EBF7ABF3DFA6F5C360AFBF3FAAD6F9FFD81FFFFF8F7A2),
    .INIT_01(256'h75197DF2D371230EBB575CEBBC65FFBD7EB29AA7BABF9D99E79CE67D2E1E17C7),
    .INIT_02(256'hFEDB87FFB65408D25CFFC6096488149F3B7D52436720025EA7A5EF21DCF397FE),
    .INIT_03(256'h70FFFACA83F6FFFE38482640FDBFDBCC9383303993F5733EFF7FFF74CE431BCC),
    .INIT_04(256'h000000000000000000000000000036953795327EA83EFFEAF6D0A48863B99FDB),
    .INIT_05(256'h00000000000000000000000000000000000000000012048CC5123A220B810000),
    .INIT_06(256'hFD2FFFFA98F0605D9AC527A361193FF6FD0F4973E06AF72399FFF94010800000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000049F7FFFFFFFF),
    .INIT_08(256'h3D6EFE2130096851AE709000000007FFF80790488809110C0250000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000006012F8C3B7BD2),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_1_3}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[0]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_0_n_36),
        .DOBDO(ram_i_resp[17]),
        .ENARDEN(ram_reg_0_1_1),
        .ENBWREN(ram_reg_0_1_2),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_0_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00002000A0002010004006601A18AA0F541D0AA2D36ABD6E8000800000080021),
    .INIT_01(256'hFFD94232D000230E8488AF2A8002103D4C329AA008A00F99E78CE60100020004),
    .INIT_02(256'h3526FFFEC2A400BEFFFFF987641A0FB7FFFB97B7E95D100CE374FF27FCDED00E),
    .INIT_03(256'hFFDB764A80F7FFFFFC7B22D03DFFFFF61A5F4AC95FBFCD09FFF3B6EB73D2DBED),
    .INIT_04(256'h00000000000000000000000000005D3E5CC322F7F9B91FFFFFFFB6BA48BCA57F),
    .INIT_05(256'h00000000000000000000000000000000000000000020080A491883B4B0D80000),
    .INIT_06(256'hA780005ACA40405910517708AE180418F00B2167EE2A35211900005400940000),
    .INIT_07(256'h00000000000000000000000000000000000000000000000000008145294A5294),
    .INIT_08(256'h208001982B90680804810000000007FFFFF818809410128AE400000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000005720FEE666002),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_1_3}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[1]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[1]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_1_n_36),
        .DOBDO(ram_i_resp[18]),
        .ENARDEN(ram_reg_0_1_1),
        .ENBWREN(ram_reg_0_1_2),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_1_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8D6D2312E080345DD444877ADA58EF7ED67F1BA2D36AAD6900010002000A1C00),
    .INIT_01(256'hFFDF6632D08E77AE8499FFEB81E7D03D4C329AE00CB01F99E79CE67D0202C006),
    .INIT_02(256'h6BFFFFFFF6F4087EFFFFFF8F641A1FBFFFFEC7F7EB7D125EE7F5FF27FCFFD24E),
    .INIT_03(256'hFFFFFECA8393E7FFF47B22D0E4F9FFFA9BDF5AF9DFBFFF3DFFFFFFFFFFD3DBED),
    .INIT_04(256'h00000000000000000000000000006BAB6B5732F7F9A7BFFFFFFFB6BA6BBDAFFF),
    .INIT_05(256'h00000000000000000000000000000000000000000010040808030F0734010000),
    .INIT_06(256'hAF80004D9950D85D35453F5BEA912436FF430370B1FE15311900002C346C0000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000041556B5AD6B5),
    .INIT_08(256'h6588552822886A584E808000000007FFFFFFE04080081008A210000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000004510FFEE7E026),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[14:10],ram_reg_0_2_3}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_5}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[2]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_2_n_36),
        .DOBDO(ram_i_resp[19]),
        .ENARDEN(ram_reg_0_7_3),
        .ENBWREN(ram_reg_0_7_4),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_2_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000024009000280000420660030498115800080A130030000000000000080020),
    .INIT_01(256'h00004020000000000000002A80001000480000A08A2000000000000000020005),
    .INIT_02(256'h2000000009AD010D8300016011480360C000AC80001080080808000000040000),
    .INIT_03(256'h00000135A00800000300884002000001640001094C0008C80080008210428000),
    .INIT_04(256'h00000000000000000000000000000000000129800741000009224B4850000400),
    .INIT_05(256'h00000000000000000000000000000000000000000002008C0E05B589AD400000),
    .INIT_06(256'h8400007ACA0060599F5148741498840802EC6167EE2AE3211100000482040000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000090421084210),
    .INIT_08(256'h2000982130816800000017FFFFFFF800000000088001100C2040000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000006102C00180800),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[14:10],ram_reg_0_2_3}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_5}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[3]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[3]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_3_n_36),
        .DOBDO(ram_i_resp[20]),
        .ENARDEN(ram_reg_0_7_3),
        .ENBWREN(ram_reg_0_7_4),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_3_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08497880D000600000E826724200CC5A7180980E17046243C0004194AD2A026C),
    .INIT_01(256'hA0105120208EED4EE380083A000295024A0104F0C82A5000001000760052800C),
    .INIT_02(256'h6AF906F902950847106F881E276A03EC09D402B5D801CB0E41A4490601225002),
    .INIT_03(256'h299528CD8054241130801140154995A8BA028009D081F75CBEC1BE404243622F),
    .INIT_04(256'h00000000000000000000000000003C1C3C7931B064CB0110C10236686C85CC04),
    .INIT_05(256'h000000000000000000000000000000000000000000E0381A401090A480500000),
    .INIT_06(256'hE48000000AC542D020017240A201262681048140A22A016111AAA83806780000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000381DF79DE779D),
    .INIT_08(256'h3220E1986BF06B680047000000000000000003808470109AFC00000000000000),
    .INIT_09(256'h000000000000000000000000000000000000000000000000000D7E0F92B54802),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_4
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[14:10],ram_reg_0_2_3}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_5}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[4]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_4_n_36),
        .DOBDO(ram_i_resp[21]),
        .ENARDEN(ram_reg_0_7_3),
        .ENBWREN(ram_reg_0_7_4),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_2_1[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_4_WEBWE_UNCONNECTED[3:1],ram_reg_0_2_2[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1849500820024081008030136062645D08848149008E8F650000012496200008),
    .INIT_01(256'h3DA80813408A4408B00104000002880404020810800410000400007510200808),
    .INIT_02(256'h19A8012502F91E5224DAAE073300148936B117F4D8018F80FF656805615C1000),
    .INIT_03(256'h0024605220998091803998102660B58015CEC000CD82400C48D36AD8DD905AAB),
    .INIT_04(256'h00000000000000000000000000000C0C0DF019B0120109122D483CB20B956335),
    .INIT_05(256'h000000000000000000000000000000000000000000E238964E1FBFBFBFC90000),
    .INIT_06(256'h4200000001868B0020000B40320183868385940741D5000008CCC07E3EFC0000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000388921084A528),
    .INIT_08(256'hC040FFB95B7102CC05871000000000000000038880711016DC40000000000000),
    .INIT_09(256'h000000000000000000000000000000000000000000000000000B6E2352058000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_5
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[14:10],ram_reg_0_2_3}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_5}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[5]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[5]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_5_n_36),
        .DOBDO(ram_i_resp[22]),
        .ENARDEN(ram_reg_0_7_3),
        .ENBWREN(ram_reg_0_7_4),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_6[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_5_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_7[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h22CBA5008948B8022A02023236B1E6DF88CEB1796FDAC57145561138D8604020),
    .INIT_01(256'h9F81400250F84020001808001602B01518128AA198A010882084266408E025A3),
    .INIT_02(256'h59AB4DA924F90C5BB0122807334256EC16B405F5BB03EA005C915E21B8A7809B),
    .INIT_03(256'h60B5005F22DD82D580311A02B76024A02FC5D801DDBB2758FE93FE58DF909A67),
    .INIT_04(256'h00000000000000000000000000000C083DE03AB776EB8D52ED5A2AD21B08EA24),
    .INIT_05(256'h00000000000000000000000000000000000000000082208E411B17371F980000),
    .INIT_06(256'hD40AAA8EE18704480C192A430C01D0149105D126A8EAC260190F027CF6FC0000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000208B2349DA348),
    .INIT_08(256'h4600FE293B4104682484100000000000000002088441108ED040000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000007682616858092),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_6
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[14:10],ram_reg_0_2_3}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_5}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[6]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_6_n_36),
        .DOBDO(ram_i_resp[23]),
        .ENARDEN(ram_reg_0_7_3),
        .ENBWREN(ram_reg_0_7_4),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_6[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_6_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_7[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05DDA584B858B95D8976077366E3CFDFC3CEA15B2B9BADE10CCE113D01A06104),
    .INIT_01(256'hBF1401B341BDEFC679190C260E02BE1514128A80B4231800040000750F8B04F7),
    .INIT_02(256'h59AB4DAD26FF1A5BB4DAAE073B4616ED249517F5BB03EF80FFF55825E0F3C03A),
    .INIT_03(256'h60B5605F62D502D58039DA30B540B5A03FCDD800D5BB675CFED3FED0D6F2DAE7),
    .INIT_04(256'h0000000000000000000000000000080C39F13BB764EB8D52ED5A3EFE1B9CEF35),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h4F0999F00288800480C1667366031B8691078D7167371024B9F0300000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000009E34B4E76B),
    .INIT_08(256'h6C24000000004EECA4A000000000000000000000800010000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000F56B78852),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_7
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[14:10],ram_reg_0_2_3}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_5}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_1[7]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_2[7]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_7_n_36),
        .DOBDO(ram_i_resp[24]),
        .ENARDEN(ram_reg_0_7_3),
        .ENBWREN(ram_reg_0_7_4),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_6[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_7_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_7[0]}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized2
   (ram_reg_0_0_0,
    ram_reg_0_1_0,
    ram_reg_0_2_0,
    ram_reg_0_3_0,
    ram_reg_0_4_0,
    ram_reg_0_5_0,
    ram_reg_0_6_0,
    ram_reg_0_7_0,
    \mem_rdata_q_reg[24] ,
    s_sel_reg,
    cpu_instr,
    \mem_rdata_q_reg[24]_0 ,
    clk_IBUF_BUFG,
    en_a,
    ram_reg_0_7_1,
    ADDRARDADDR,
    ram_reg_0_7_2,
    ram_reg_0_7_3,
    ram_reg_0_7_4,
    WEA,
    WEBWE,
    ram_reg_0_7_5,
    ram_reg_0_7_6);
  output ram_reg_0_0_0;
  output ram_reg_0_1_0;
  output ram_reg_0_2_0;
  output ram_reg_0_3_0;
  output ram_reg_0_4_0;
  output ram_reg_0_5_0;
  output ram_reg_0_6_0;
  output ram_reg_0_7_0;
  input \mem_rdata_q_reg[24] ;
  input [0:0]s_sel_reg;
  input cpu_instr;
  input \mem_rdata_q_reg[24]_0 ;
  input clk_IBUF_BUFG;
  input en_a;
  input ram_reg_0_7_1;
  input [14:0]ADDRARDADDR;
  input [14:0]ram_reg_0_7_2;
  input [7:0]ram_reg_0_7_3;
  input [7:0]ram_reg_0_7_4;
  input [1:0]WEA;
  input [1:0]WEBWE;
  input [1:0]ram_reg_0_7_5;
  input [1:0]ram_reg_0_7_6;

  wire \<const0> ;
  wire \<const1> ;
  wire [14:0]ADDRARDADDR;
  wire GND_2;
  wire [1:0]WEA;
  wire [1:0]WEBWE;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire en_a;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire [32:25]ram_i_resp;
  wire ram_reg_0_0_0;
  wire ram_reg_0_0_n_36;
  wire ram_reg_0_1_0;
  wire ram_reg_0_1_n_36;
  wire ram_reg_0_2_0;
  wire ram_reg_0_2_n_36;
  wire ram_reg_0_3_0;
  wire ram_reg_0_3_n_36;
  wire ram_reg_0_4_0;
  wire ram_reg_0_4_n_36;
  wire ram_reg_0_5_0;
  wire ram_reg_0_5_n_36;
  wire ram_reg_0_6_0;
  wire ram_reg_0_6_n_36;
  wire ram_reg_0_7_0;
  wire ram_reg_0_7_1;
  wire [14:0]ram_reg_0_7_2;
  wire [7:0]ram_reg_0_7_3;
  wire [7:0]ram_reg_0_7_4;
  wire [1:0]ram_reg_0_7_5;
  wire [1:0]ram_reg_0_7_6;
  wire ram_reg_0_7_n_36;
  wire [0:0]s_sel_reg;
  wire [7:0]NLW_ram_reg_0_0_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_1_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_2_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_3_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_4_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_5_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_6_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[24]_i_2 
       (.I0(ram_i_resp[25]),
        .I1(\mem_rdata_q_reg[24] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_0_n_36),
        .I5(\mem_rdata_q_reg[24]_0 ),
        .O(ram_reg_0_0_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[25]_i_2 
       (.I0(ram_i_resp[26]),
        .I1(\mem_rdata_q_reg[24] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_1_n_36),
        .I5(\mem_rdata_q_reg[24]_0 ),
        .O(ram_reg_0_1_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[26]_i_2 
       (.I0(ram_i_resp[27]),
        .I1(\mem_rdata_q_reg[24] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_2_n_36),
        .I5(\mem_rdata_q_reg[24]_0 ),
        .O(ram_reg_0_2_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[27]_i_2 
       (.I0(ram_i_resp[28]),
        .I1(\mem_rdata_q_reg[24] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_3_n_36),
        .I5(\mem_rdata_q_reg[24]_0 ),
        .O(ram_reg_0_3_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[28]_i_2 
       (.I0(ram_i_resp[29]),
        .I1(\mem_rdata_q_reg[24] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_4_n_36),
        .I5(\mem_rdata_q_reg[24]_0 ),
        .O(ram_reg_0_4_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[29]_i_2 
       (.I0(ram_i_resp[30]),
        .I1(\mem_rdata_q_reg[24] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_5_n_36),
        .I5(\mem_rdata_q_reg[24]_0 ),
        .O(ram_reg_0_5_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[30]_i_2 
       (.I0(ram_i_resp[31]),
        .I1(\mem_rdata_q_reg[24] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_6_n_36),
        .I5(\mem_rdata_q_reg[24]_0 ),
        .O(ram_reg_0_6_0));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \mem_rdata_q[31]_i_5 
       (.I0(ram_i_resp[32]),
        .I1(\mem_rdata_q_reg[24] ),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(ram_reg_0_7_n_36),
        .I5(\mem_rdata_q_reg[24]_0 ),
        .O(ram_reg_0_7_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0BEBB108813DB10A434430600280ABE88A083400010540800C3C10C1DE0580A4),
    .INIT_01(256'h0A0C4860016012000006F18A1C0280212890820400A4919860842200218503E2),
    .INIT_02(256'h0770FB727D02C0371B3711E9160D8DC6CDC8E800100088001009060000084648),
    .INIT_03(256'h1F6E1FA059B07FFC7F40306C6C1F6E4FC0008009928699A96A3F6A37A06E0002),
    .INIT_04(256'h0000000000000000000000000000080808601250C9353FCDFFD7C30DC00044EE),
    .INIT_05(256'h000000000000000000000000000000000000000000661988531D043F14880000),
    .INIT_06(256'h0A28786088000001A0C140A04B1004606C008164A060850091FFC14C660C0000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000001980446290E31),
    .INIT_08(256'h4440018B2133640100933000000007FFF8079198883311084CC0000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000004266E000211D0),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_3[0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_4[0]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_0_n_36),
        .DOBDO(ram_i_resp[25]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_7_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_0_WEBWE_UNCONNECTED[3:1],WEBWE[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h22C900010A0111002B400A3282003AF80818040A0D0DCB7953FF40007F990080),
    .INIT_01(256'h0A01405012000220004B0004220000810C908210040094010200800043863002),
    .INIT_02(256'h212149212405001224920E00824A448924851008134088081024000400085000),
    .INIT_03(256'h2924488000912491302412522449242880209801C0B096084892489080405442),
    .INIT_04(256'h000000000000000000000000000048284863181612C10902C91202084A484424),
    .INIT_05(256'h000000000000000000000000000000000000000000521486CB0220022F000000),
    .INIT_06(256'h8207F8506000401030594000021246828004C9240F60D224387F834090800000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000148A2A0004200),
    .INIT_08(256'hF264FFA91829203805929000000007FFFFF81948802910060A40000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000003052A041419D2),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_3[1]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_4[1]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_1_n_36),
        .DOBDO(ram_i_resp[26]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_7_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_1_WEBWE_UNCONNECTED[3:1],WEBWE[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2AC90401000018400146090843C4B748DA48190E1A0F4791100240FC00690080),
    .INIT_01(256'h8A040060000012A00042000500109080408000B0082094010200800042840035),
    .INIT_02(256'h01200120000000120012000403004480048000001A00880818191824008C9000),
    .INIT_03(256'h00240000A090009000001802240024000000D00080A000084800480000124003),
    .INIT_04(256'h0000000000000000000000000000482848603014000109000900000248006024),
    .INIT_05(256'h00000000000000000000000000000000000000000040100B82071D0D2F990000),
    .INIT_06(256'hD4200798E2A0404930584021480042A00004C8140B0A462210007A006A000000),
    .INIT_07(256'h000000000000000000000000000000000000000000000000000101B6B4A5295A),
    .INIT_08(256'h400255002820280000920000000007FFFFFFE1008020100A0800000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000005040600260200),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_3[2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_4[2]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_2_n_36),
        .DOBDO(ram_i_resp[27]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_7_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_2_WEBWE_UNCONNECTED[3:1],WEBWE[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h22C921018805810001000E6042C0BFC8CA48190A1308200800020000001C0084),
    .INIT_01(256'h8A014070100082000042002E0010108048800080000094010200800003072032),
    .INIT_02(256'h61200120000000120012000403004480048000001B408808181818240084D000),
    .INIT_03(256'h002400000090009000201802240024000000DA09C0A000084800480000524042),
    .INIT_04(256'h0000000000000000000000000000482848613814000109000900000A48084C24),
    .INIT_05(256'h000000000000000000000000000000000000000000601808001A20303F080000),
    .INIT_06(256'h002FFFFA82100054A40164A141110420000480240F00902009FFF82C94AC0000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000001811420000000),
    .INIT_08(256'h4402980021306C00009307FFFFFFF80000000180803010084C00000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000004260604260000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_3[3]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_4[3]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_3_n_36),
        .DOBDO(ram_i_resp[28]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_7_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_3_WEBWE_UNCONNECTED[3:1],WEBWE[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001280018805A10001400A200000AA00500808021A08A0280002000000180080),
    .INIT_01(256'h8A004060000002200042002E020410814C9082A008A084892284A20102060000),
    .INIT_02(256'h412001200005001200120000000A0480048000000100880810010004020C5000),
    .INIT_03(256'h00240000A0900090000000502400240000000808C08000084800480000500040),
    .INIT_04(256'h0000000000000000000000000000482848611810000109000900000A00080824),
    .INIT_05(256'h000000000000000000000000000000000000000000D234868808101000100000),
    .INIT_06(256'h800000100A00001930412421401100200004C044A32AC30101000300B8000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000003480001084210),
    .INIT_08(256'h4402E1B918696800009690000000000000000348806910061A40000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000000000000030D2E04260000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_4
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_3[4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_4[4]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_4_n_36),
        .DOBDO(ram_i_resp[29]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_7_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_4_WEBWE_UNCONNECTED[3:1],WEBWE[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000001800000022A000C400384AA80500808021B0820080002000000180080),
    .INIT_01(256'h8A044060000082000042002F02101080488000A00820C4010200800002060000),
    .INIT_02(256'h212001200005001200120000000A0480048000000040880810000004000C0000),
    .INIT_03(256'h00240000A0900090000000502400240000000200808000084800480000524000),
    .INIT_04(256'h0000000000000000000000000000482848601010000109000900000A48000424),
    .INIT_05(256'h000000000000000000000000000000000000000000B22C8E4C1F9FBFBFC90000),
    .INIT_06(256'h860000100E0000602001E42140110000000480E4AF2A11001100037CFE7C0000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000002C91421084210),
    .INIT_08(256'h6402FFB9395968000095900000000000000002C88059100E5640000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000000000000072B2E04260000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_5
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_3[5]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_4[5]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_5_n_36),
        .DOBDO(ram_i_resp[30]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_7_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_5[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_5_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_6[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000025018000380000460F684240BF00DA48190A1308200800000000001D0090),
    .INIT_01(256'h8A014070100002240042CC2A020210814C9082A008A0C4892284A20102060007),
    .INIT_02(256'h2920052000051C120052000A000A0480148000100003CF083010100400808200),
    .INIT_03(256'h00A40000A0900290005000502400A40000800009C0A001084801480000524800),
    .INIT_04(256'h0000000000000000000000000000482848613814002109002900000A49000524),
    .INIT_05(256'h000000000000000000000000000000000000000000721C8A530B1D171F910000),
    .INIT_06(256'h8600007882004009B0406421401104005904C124A32AC3001C00016CAE2C0000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000001C91421084210),
    .INIT_08(256'h6002FE11293968800093900000000000000001C88039100A4E40000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000005272E06260000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_6
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_3[6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_4[6]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_6_n_36),
        .DOBDO(ram_i_resp[31]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_7_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_5[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_6_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_6[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000020018000200000400E600200AA0050080802130820080000000000180080),
    .INIT_01(256'h8A014070100002000042002A00001080488000A0082084010200800002060004),
    .INIT_02(256'h212001200005001200120000000A04800480000000008808101110040080D000),
    .INIT_03(256'h00240000A0900090000000502400240000000009C0A000084800480000524000),
    .INIT_04(256'h0000000000000000000000000000482848613814000109000900000A48000424),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h8600005ACE00407D3451E42140110400000481F4A32A01211D00050000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000011421084210),
    .INIT_08(256'h6002000000006800009000000000000000000000800010000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000E04260000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_7
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR}),
        .ADDRBWRADDR({\<const1> ,ram_reg_0_7_2}),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_3[7]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_0_7_4[7]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_0_7_n_36),
        .DOBDO(ram_i_resp[32]),
        .ENARDEN(en_a),
        .ENBWREN(ram_reg_0_7_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_reg_0_7_5[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_7_WEBWE_UNCONNECTED[3:1],ram_reg_0_7_6[0]}));
endmodule

module iob_timer
   (slaves_resp,
    TIMER_ENABLE,
    E,
    TIMER_RESET,
    Q,
    slaves_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    \TIMER_SAMPLE_reg[0]_0 ,
    \TIMER_ENABLE_reg[0]_0 ,
    \TIMER_RESET_reg[0]_0 );
  output [0:0]slaves_resp;
  output TIMER_ENABLE;
  output [0:0]E;
  output TIMER_RESET;
  output [63:0]Q;
  input [0:0]slaves_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input \TIMER_SAMPLE_reg[0]_0 ;
  input \TIMER_ENABLE_reg[0]_0 ;
  input \TIMER_RESET_reg[0]_0 ;

  wire \<const1> ;
  wire [0:0]E;
  wire [63:0]Q;
  wire TIMER_ENABLE;
  wire \TIMER_ENABLE_reg[0]_0 ;
  wire TIMER_RESET;
  wire \TIMER_RESET_reg[0]_0 ;
  wire \TIMER_SAMPLE_reg[0]_0 ;
  wire clk_IBUF_BUFG;
  wire [0:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_rst_int;

  FDCE \TIMER_ENABLE_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\TIMER_ENABLE_reg[0]_0 ),
        .Q(TIMER_ENABLE));
  FDCE \TIMER_RESET_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\TIMER_RESET_reg[0]_0 ),
        .Q(TIMER_RESET));
  FDCE \TIMER_SAMPLE_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\TIMER_SAMPLE_reg[0]_0 ),
        .Q(E));
  VCC VCC
       (.P(\<const1> ));
  FDCE \ready_int_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(slaves_req),
        .Q(slaves_resp));
  timer_core timer0
       (.E(E),
        .Q(Q),
        .TIMER_RESET(TIMER_RESET),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .sys_rst_int(sys_rst_int),
        .\time_counter_reg[0]_0 (TIMER_ENABLE));
endmodule

module iob_uart
   (wstrb_reg,
    slaves_resp,
    recv_buf_valid,
    tx_en,
    Q,
    pbus_resp,
    \address_reg_reg[2]_0 ,
    \bit_duration_reg[7]_0 ,
    \recv_buf_data_reg[1]_0 ,
    \address_reg_reg[2]_1 ,
    \recv_buf_data_reg[7]_0 ,
    \recv_buf_data_reg[2]_0 ,
    \recv_buf_data_reg[3]_0 ,
    \address_reg_reg[1]_0 ,
    E,
    uart_txd_OBUF,
    \send_pattern_reg[8]_0 ,
    wstrb_reg_reg_0,
    clk_IBUF_BUFG,
    slaves_req,
    sys_rst_int,
    rst_soft,
    recv_buf_valid_reg_0,
    tx_en_reg_0,
    data_write_en5_out,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[15] ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_word_reg[4]_i_4 ,
    D,
    \bit_duration_reg[15]_0 ,
    \send_bitcnt_reg[0]_0 ,
    \send_pattern_reg[8]_1 );
  output wstrb_reg;
  output [0:0]slaves_resp;
  output recv_buf_valid;
  output tx_en;
  output [0:0]Q;
  output [7:0]pbus_resp;
  output \address_reg_reg[2]_0 ;
  output [3:0]\bit_duration_reg[7]_0 ;
  output \recv_buf_data_reg[1]_0 ;
  output \address_reg_reg[2]_1 ;
  output [3:0]\recv_buf_data_reg[7]_0 ;
  output \recv_buf_data_reg[2]_0 ;
  output \recv_buf_data_reg[3]_0 ;
  output \address_reg_reg[1]_0 ;
  output [0:0]E;
  output uart_txd_OBUF;
  output [6:0]\send_pattern_reg[8]_0 ;
  input wstrb_reg_reg_0;
  input clk_IBUF_BUFG;
  input [19:0]slaves_req;
  input sys_rst_int;
  input rst_soft;
  input recv_buf_valid_reg_0;
  input tx_en_reg_0;
  input data_write_en5_out;
  input \mem_rdata_q_reg[8] ;
  input [18:0]\mem_rdata_q_reg[15] ;
  input \mem_rdata_q_reg[8]_0 ;
  input \mem_rdata_word_reg[4]_i_4 ;
  input [0:0]D;
  input [0:0]\bit_duration_reg[15]_0 ;
  input [0:0]\send_bitcnt_reg[0]_0 ;
  input [7:0]\send_pattern_reg[8]_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]address_reg;
  wire \address_reg_reg[1]_0 ;
  wire \address_reg_reg[2]_0 ;
  wire \address_reg_reg[2]_1 ;
  wire [15:0]bit_duration;
  wire [0:0]\bit_duration_reg[15]_0 ;
  wire [3:0]\bit_duration_reg[7]_0 ;
  wire clk_IBUF_BUFG;
  wire data1;
  wire data_write_en5_out;
  wire i__carry__0_i_1_n_1;
  wire i__carry__0_i_2_n_1;
  wire i__carry_i_1_n_1;
  wire i__carry_i_2_n_1;
  wire i__carry_i_3_n_1;
  wire i__carry_i_4_n_1;
  wire [18:0]\mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_word_reg[0]_i_8_n_1 ;
  wire \mem_rdata_word_reg[0]_i_9_n_1 ;
  wire \mem_rdata_word_reg[4]_i_4 ;
  wire [3:0]p_0_in;
  wire [7:0]pbus_resp;
  wire [3:0]recv_buf_data;
  wire \recv_buf_data_reg[1]_0 ;
  wire \recv_buf_data_reg[2]_0 ;
  wire \recv_buf_data_reg[3]_0 ;
  wire [3:0]\recv_buf_data_reg[7]_0 ;
  wire recv_buf_valid;
  wire recv_buf_valid_reg_0;
  wire [15:0]recv_counter;
  wire recv_counter0_carry__0_n_1;
  wire recv_counter0_carry__0_n_5;
  wire recv_counter0_carry__0_n_6;
  wire recv_counter0_carry__0_n_7;
  wire recv_counter0_carry__0_n_8;
  wire recv_counter0_carry__1_n_1;
  wire recv_counter0_carry__1_n_5;
  wire recv_counter0_carry__1_n_6;
  wire recv_counter0_carry__1_n_7;
  wire recv_counter0_carry__1_n_8;
  wire recv_counter0_carry__2_n_6;
  wire recv_counter0_carry__2_n_7;
  wire recv_counter0_carry__2_n_8;
  wire recv_counter0_carry_n_1;
  wire recv_counter0_carry_n_5;
  wire recv_counter0_carry_n_6;
  wire recv_counter0_carry_n_7;
  wire recv_counter0_carry_n_8;
  wire \recv_counter[0]_i_2_n_1 ;
  wire \recv_counter[0]_i_3_n_1 ;
  wire \recv_counter[15]_i_2_n_1 ;
  wire \recv_counter_reg_n_1_[0] ;
  wire \recv_counter_reg_n_1_[10] ;
  wire \recv_counter_reg_n_1_[11] ;
  wire \recv_counter_reg_n_1_[12] ;
  wire \recv_counter_reg_n_1_[13] ;
  wire \recv_counter_reg_n_1_[14] ;
  wire \recv_counter_reg_n_1_[15] ;
  wire \recv_counter_reg_n_1_[1] ;
  wire \recv_counter_reg_n_1_[2] ;
  wire \recv_counter_reg_n_1_[3] ;
  wire \recv_counter_reg_n_1_[4] ;
  wire \recv_counter_reg_n_1_[5] ;
  wire \recv_counter_reg_n_1_[6] ;
  wire \recv_counter_reg_n_1_[7] ;
  wire \recv_counter_reg_n_1_[8] ;
  wire \recv_counter_reg_n_1_[9] ;
  wire [7:0]recv_pattern;
  wire \recv_pattern[7]_i_1_n_1 ;
  wire recv_state;
  wire recv_state0_carry__0_i_1_n_1;
  wire recv_state0_carry__0_i_2_n_1;
  wire recv_state0_carry__0_n_3;
  wire recv_state0_carry_i_1_n_1;
  wire recv_state0_carry_i_2_n_1;
  wire recv_state0_carry_i_3_n_1;
  wire recv_state0_carry_i_4_n_1;
  wire recv_state0_carry_n_1;
  wire \recv_state0_inferred__0/i__carry_n_1 ;
  wire \recv_state[3]_i_3_n_1 ;
  wire \recv_state_reg_n_1_[0] ;
  wire \recv_state_reg_n_1_[1] ;
  wire \recv_state_reg_n_1_[2] ;
  wire \recv_state_reg_n_1_[3] ;
  wire rst_int;
  wire rst_soft;
  wire rst_soft_reg_n_1;
  wire [3:1]send_bitcnt;
  wire \send_bitcnt[1]_i_1_n_1 ;
  wire \send_bitcnt[2]_i_1_n_1 ;
  wire \send_bitcnt[3]_i_1_n_1 ;
  wire \send_bitcnt[3]_i_2_n_1 ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire [15:0]send_counter;
  wire [15:1]send_counter0;
  wire send_counter0_carry__0_n_1;
  wire send_counter0_carry__1_n_1;
  wire send_counter0_carry_n_1;
  wire send_counter1;
  wire send_counter1_carry__0_i_1_n_1;
  wire send_counter1_carry__0_i_2_n_1;
  wire send_counter1_carry_i_1_n_1;
  wire send_counter1_carry_i_2_n_1;
  wire send_counter1_carry_i_3_n_1;
  wire send_counter1_carry_i_4_n_1;
  wire send_counter1_carry_n_1;
  wire \send_counter[0]_i_1_n_1 ;
  wire \send_counter[10]_i_1_n_1 ;
  wire \send_counter[11]_i_1_n_1 ;
  wire \send_counter[12]_i_1_n_1 ;
  wire \send_counter[13]_i_1_n_1 ;
  wire \send_counter[14]_i_1_n_1 ;
  wire \send_counter[15]_i_1_n_1 ;
  wire \send_counter[15]_i_2_n_1 ;
  wire \send_counter[15]_i_4_n_1 ;
  wire \send_counter[15]_i_5_n_1 ;
  wire \send_counter[15]_i_6_n_1 ;
  wire \send_counter[1]_i_1_n_1 ;
  wire \send_counter[2]_i_1_n_1 ;
  wire \send_counter[3]_i_1_n_1 ;
  wire \send_counter[4]_i_1_n_1 ;
  wire \send_counter[5]_i_1_n_1 ;
  wire \send_counter[6]_i_1_n_1 ;
  wire \send_counter[7]_i_1_n_1 ;
  wire \send_counter[8]_i_1_n_1 ;
  wire \send_counter[9]_i_1_n_1 ;
  wire \send_pattern[0]_i_1_n_1 ;
  wire [6:0]\send_pattern_reg[8]_0 ;
  wire [7:0]\send_pattern_reg[8]_1 ;
  wire \send_pattern_reg_n_1_[0] ;
  wire \send_pattern_reg_n_1_[1] ;
  wire [19:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_rst_int;
  wire tx_en;
  wire tx_en_reg_0;
  wire uart_txd_OBUF;
  wire wstrb_reg;
  wire wstrb_reg_reg_0;
  wire [3:0]NLW_recv_counter0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_recv_counter0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_recv_counter0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_recv_state0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_recv_state0_carry__0_CO_UNCONNECTED;
  wire [3:0]\NLW_recv_state0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_recv_state0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]NLW_send_counter0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_send_counter0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_send_counter0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_send_counter1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_send_counter1_carry__0_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE \address_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[16]),
        .Q(address_reg[0]),
        .R(\<const0> ));
  FDRE \address_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[17]),
        .Q(address_reg[1]),
        .R(\<const0> ));
  FDRE \address_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[18]),
        .Q(address_reg[2]),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \bit_duration[15]_i_1 
       (.I0(sys_rst_int),
        .I1(rst_soft_reg_n_1),
        .O(rst_int));
  FDSE \bit_duration_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[0]),
        .Q(bit_duration[0]),
        .S(rst_int));
  FDRE \bit_duration_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[10]),
        .Q(bit_duration[10]),
        .R(rst_int));
  FDRE \bit_duration_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[11]),
        .Q(bit_duration[11]),
        .R(rst_int));
  FDRE \bit_duration_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[12]),
        .Q(bit_duration[12]),
        .R(rst_int));
  FDRE \bit_duration_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[13]),
        .Q(bit_duration[13]),
        .R(rst_int));
  FDRE \bit_duration_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[14]),
        .Q(bit_duration[14]),
        .R(rst_int));
  FDRE \bit_duration_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[15]),
        .Q(bit_duration[15]),
        .R(rst_int));
  FDRE \bit_duration_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[1]),
        .Q(bit_duration[1]),
        .R(rst_int));
  FDRE \bit_duration_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[2]),
        .Q(bit_duration[2]),
        .R(rst_int));
  FDRE \bit_duration_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[3]),
        .Q(bit_duration[3]),
        .R(rst_int));
  FDRE \bit_duration_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[4]),
        .Q(\bit_duration_reg[7]_0 [0]),
        .R(rst_int));
  FDRE \bit_duration_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[5]),
        .Q(\bit_duration_reg[7]_0 [1]),
        .R(rst_int));
  FDRE \bit_duration_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[6]),
        .Q(\bit_duration_reg[7]_0 [2]),
        .R(rst_int));
  FDRE \bit_duration_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[7]),
        .Q(\bit_duration_reg[7]_0 [3]),
        .R(rst_int));
  FDRE \bit_duration_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[8]),
        .Q(bit_duration[8]),
        .R(rst_int));
  FDRE \bit_duration_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[9]),
        .Q(bit_duration[9]),
        .R(rst_int));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\recv_counter_reg_n_1_[15] ),
        .O(i__carry__0_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\recv_counter_reg_n_1_[12] ),
        .I1(bit_duration[13]),
        .I2(\recv_counter_reg_n_1_[14] ),
        .I3(bit_duration[15]),
        .I4(bit_duration[14]),
        .I5(\recv_counter_reg_n_1_[13] ),
        .O(i__carry__0_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\recv_counter_reg_n_1_[9] ),
        .I1(bit_duration[10]),
        .I2(\recv_counter_reg_n_1_[11] ),
        .I3(bit_duration[12]),
        .I4(bit_duration[11]),
        .I5(\recv_counter_reg_n_1_[10] ),
        .O(i__carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\recv_counter_reg_n_1_[6] ),
        .I1(\bit_duration_reg[7]_0 [3]),
        .I2(\recv_counter_reg_n_1_[8] ),
        .I3(bit_duration[9]),
        .I4(bit_duration[8]),
        .I5(\recv_counter_reg_n_1_[7] ),
        .O(i__carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\recv_counter_reg_n_1_[3] ),
        .I1(\bit_duration_reg[7]_0 [0]),
        .I2(\recv_counter_reg_n_1_[5] ),
        .I3(\bit_duration_reg[7]_0 [2]),
        .I4(\bit_duration_reg[7]_0 [1]),
        .I5(\recv_counter_reg_n_1_[4] ),
        .O(i__carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\recv_counter_reg_n_1_[0] ),
        .I1(bit_duration[1]),
        .I2(\recv_counter_reg_n_1_[2] ),
        .I3(bit_duration[3]),
        .I4(bit_duration[2]),
        .I5(\recv_counter_reg_n_1_[1] ),
        .O(i__carry_i_4_n_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[10]_i_2 
       (.I0(\address_reg_reg[2]_0 ),
        .I1(bit_duration[10]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(\mem_rdata_q_reg[15] [2]),
        .I4(\mem_rdata_q_reg[15] [13]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(pbus_resp[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[11]_i_2 
       (.I0(\address_reg_reg[2]_0 ),
        .I1(bit_duration[11]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(\mem_rdata_q_reg[15] [3]),
        .I4(\mem_rdata_q_reg[15] [14]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(pbus_resp[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[15]_i_4 
       (.I0(\address_reg_reg[2]_0 ),
        .I1(bit_duration[15]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(\mem_rdata_q_reg[15] [7]),
        .I4(\mem_rdata_q_reg[15] [18]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(pbus_resp[7]));
  LUT4 #(
    .INIT(16'h0020)) 
    \mem_rdata_q[15]_i_6 
       (.I0(\mem_rdata_word_reg[4]_i_4 ),
        .I1(address_reg[2]),
        .I2(address_reg[0]),
        .I3(address_reg[1]),
        .O(\address_reg_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \mem_rdata_q[7]_i_4 
       (.I0(\mem_rdata_word_reg[4]_i_4 ),
        .I1(address_reg[2]),
        .I2(address_reg[0]),
        .I3(address_reg[1]),
        .O(\address_reg_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[8]_i_2 
       (.I0(\address_reg_reg[2]_0 ),
        .I1(bit_duration[8]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(\mem_rdata_q_reg[15] [0]),
        .I4(\mem_rdata_q_reg[15] [11]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(pbus_resp[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[9]_i_2 
       (.I0(\address_reg_reg[2]_0 ),
        .I1(bit_duration[9]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(\mem_rdata_q_reg[15] [1]),
        .I4(\mem_rdata_q_reg[15] [12]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(pbus_resp[1]));
  LUT6 #(
    .INIT(64'h03AA00AA00000000)) 
    \mem_rdata_word_reg[0]_i_7 
       (.I0(\mem_rdata_word_reg[0]_i_8_n_1 ),
        .I1(address_reg[1]),
        .I2(address_reg[0]),
        .I3(address_reg[2]),
        .I4(recv_buf_valid),
        .I5(\mem_rdata_word_reg[4]_i_4 ),
        .O(\address_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \mem_rdata_word_reg[0]_i_8 
       (.I0(\mem_rdata_word_reg[0]_i_9_n_1 ),
        .I1(recv_buf_data[0]),
        .I2(bit_duration[0]),
        .I3(address_reg[0]),
        .I4(address_reg[1]),
        .O(\mem_rdata_word_reg[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_rdata_word_reg[0]_i_9 
       (.I0(send_bitcnt[2]),
        .I1(Q),
        .I2(send_bitcnt[1]),
        .I3(send_bitcnt[3]),
        .O(\mem_rdata_word_reg[0]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[12]_i_3 
       (.I0(\address_reg_reg[2]_0 ),
        .I1(bit_duration[12]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(\mem_rdata_q_reg[15] [4]),
        .I4(\mem_rdata_q_reg[15] [15]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(pbus_resp[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[13]_i_3 
       (.I0(\address_reg_reg[2]_0 ),
        .I1(bit_duration[13]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(\mem_rdata_q_reg[15] [5]),
        .I4(\mem_rdata_q_reg[15] [16]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(pbus_resp[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[14]_i_3 
       (.I0(\address_reg_reg[2]_0 ),
        .I1(bit_duration[14]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(\mem_rdata_q_reg[15] [6]),
        .I4(\mem_rdata_q_reg[15] [17]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(pbus_resp[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[1]_i_5 
       (.I0(\address_reg_reg[2]_1 ),
        .I1(recv_buf_data[1]),
        .I2(\address_reg_reg[2]_0 ),
        .I3(bit_duration[1]),
        .I4(\mem_rdata_q_reg[15] [8]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(\recv_buf_data_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[2]_i_5 
       (.I0(\address_reg_reg[2]_1 ),
        .I1(recv_buf_data[2]),
        .I2(\address_reg_reg[2]_0 ),
        .I3(bit_duration[2]),
        .I4(\mem_rdata_q_reg[15] [9]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(\recv_buf_data_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[3]_i_6 
       (.I0(\address_reg_reg[2]_1 ),
        .I1(recv_buf_data[3]),
        .I2(\address_reg_reg[2]_0 ),
        .I3(bit_duration[3]),
        .I4(\mem_rdata_q_reg[15] [10]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(\recv_buf_data_reg[3]_0 ));
  FDCE ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(slaves_req[19]),
        .Q(slaves_resp));
  LUT5 #(
    .INIT(32'h02000000)) 
    \recv_buf_data[7]_i_1 
       (.I0(recv_state0_carry__0_n_3),
        .I1(\recv_state_reg_n_1_[0] ),
        .I2(\recv_state_reg_n_1_[2] ),
        .I3(\recv_state_reg_n_1_[3] ),
        .I4(\recv_state_reg_n_1_[1] ),
        .O(E));
  FDCE \recv_buf_data_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[0]),
        .Q(recv_buf_data[0]));
  FDCE \recv_buf_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[1]),
        .Q(recv_buf_data[1]));
  FDCE \recv_buf_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[2]),
        .Q(recv_buf_data[2]));
  FDCE \recv_buf_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[3]),
        .Q(recv_buf_data[3]));
  FDCE \recv_buf_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[4]),
        .Q(\recv_buf_data_reg[7]_0 [0]));
  FDCE \recv_buf_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[5]),
        .Q(\recv_buf_data_reg[7]_0 [1]));
  FDCE \recv_buf_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[6]),
        .Q(\recv_buf_data_reg[7]_0 [2]));
  FDCE \recv_buf_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[7]),
        .Q(\recv_buf_data_reg[7]_0 [3]));
  FDCE recv_buf_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_buf_valid_reg_0),
        .Q(recv_buf_valid));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_counter0_carry
       (.CI(\<const0> ),
        .CO({recv_counter0_carry_n_1,NLW_recv_counter0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\recv_counter_reg_n_1_[0] ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({recv_counter0_carry_n_5,recv_counter0_carry_n_6,recv_counter0_carry_n_7,recv_counter0_carry_n_8}),
        .S({\recv_counter_reg_n_1_[4] ,\recv_counter_reg_n_1_[3] ,\recv_counter_reg_n_1_[2] ,\recv_counter_reg_n_1_[1] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_counter0_carry__0
       (.CI(recv_counter0_carry_n_1),
        .CO({recv_counter0_carry__0_n_1,NLW_recv_counter0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({recv_counter0_carry__0_n_5,recv_counter0_carry__0_n_6,recv_counter0_carry__0_n_7,recv_counter0_carry__0_n_8}),
        .S({\recv_counter_reg_n_1_[8] ,\recv_counter_reg_n_1_[7] ,\recv_counter_reg_n_1_[6] ,\recv_counter_reg_n_1_[5] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_counter0_carry__1
       (.CI(recv_counter0_carry__0_n_1),
        .CO({recv_counter0_carry__1_n_1,NLW_recv_counter0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({recv_counter0_carry__1_n_5,recv_counter0_carry__1_n_6,recv_counter0_carry__1_n_7,recv_counter0_carry__1_n_8}),
        .S({\recv_counter_reg_n_1_[12] ,\recv_counter_reg_n_1_[11] ,\recv_counter_reg_n_1_[10] ,\recv_counter_reg_n_1_[9] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_counter0_carry__2
       (.CI(recv_counter0_carry__1_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({recv_counter0_carry__2_n_6,recv_counter0_carry__2_n_7,recv_counter0_carry__2_n_8}),
        .S({\<const0> ,\recv_counter_reg_n_1_[15] ,\recv_counter_reg_n_1_[14] ,\recv_counter_reg_n_1_[13] }));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \recv_counter[0]_i_1 
       (.I0(\recv_counter[0]_i_2_n_1 ),
        .I1(data1),
        .I2(\recv_counter[0]_i_3_n_1 ),
        .I3(\recv_state_reg_n_1_[3] ),
        .I4(\recv_state_reg_n_1_[0] ),
        .I5(recv_state0_carry__0_n_3),
        .O(recv_counter[0]));
  LUT6 #(
    .INIT(64'hFFFF00FF3DFF01FF)) 
    \recv_counter[0]_i_2 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(\recv_state_reg_n_1_[1] ),
        .I2(\recv_state_reg_n_1_[3] ),
        .I3(\recv_counter_reg_n_1_[0] ),
        .I4(recv_state0_carry__0_n_3),
        .I5(\recv_state_reg_n_1_[2] ),
        .O(\recv_counter[0]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[0]_i_3 
       (.I0(\recv_state_reg_n_1_[1] ),
        .I1(\recv_state_reg_n_1_[3] ),
        .I2(\recv_state_reg_n_1_[2] ),
        .O(\recv_counter[0]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[10]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__1_n_7),
        .O(recv_counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[11]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__1_n_6),
        .O(recv_counter[11]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[12]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__1_n_5),
        .O(recv_counter[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[13]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__2_n_8),
        .O(recv_counter[13]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[14]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__2_n_7),
        .O(recv_counter[14]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[15]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__2_n_6),
        .O(recv_counter[15]));
  LUT6 #(
    .INIT(64'h00000818FFFFEEFE)) 
    \recv_counter[15]_i_2 
       (.I0(\recv_state_reg_n_1_[1] ),
        .I1(\recv_state_reg_n_1_[3] ),
        .I2(\recv_state_reg_n_1_[0] ),
        .I3(data1),
        .I4(\recv_state_reg_n_1_[2] ),
        .I5(recv_state0_carry__0_n_3),
        .O(\recv_counter[15]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[1]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry_n_8),
        .O(recv_counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[2]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry_n_7),
        .O(recv_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[3]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry_n_6),
        .O(recv_counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[4]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry_n_5),
        .O(recv_counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[5]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__0_n_8),
        .O(recv_counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[6]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__0_n_7),
        .O(recv_counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[7]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__0_n_6),
        .O(recv_counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[8]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__0_n_5),
        .O(recv_counter[8]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_counter[9]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(recv_counter0_carry__1_n_8),
        .O(recv_counter[9]));
  FDCE \recv_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[0]),
        .Q(\recv_counter_reg_n_1_[0] ));
  FDCE \recv_counter_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[10]),
        .Q(\recv_counter_reg_n_1_[10] ));
  FDCE \recv_counter_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[11]),
        .Q(\recv_counter_reg_n_1_[11] ));
  FDCE \recv_counter_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[12]),
        .Q(\recv_counter_reg_n_1_[12] ));
  FDCE \recv_counter_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[13]),
        .Q(\recv_counter_reg_n_1_[13] ));
  FDCE \recv_counter_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[14]),
        .Q(\recv_counter_reg_n_1_[14] ));
  FDCE \recv_counter_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[15]),
        .Q(\recv_counter_reg_n_1_[15] ));
  FDCE \recv_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[1]),
        .Q(\recv_counter_reg_n_1_[1] ));
  FDCE \recv_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[2]),
        .Q(\recv_counter_reg_n_1_[2] ));
  FDCE \recv_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[3]),
        .Q(\recv_counter_reg_n_1_[3] ));
  FDCE \recv_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[4]),
        .Q(\recv_counter_reg_n_1_[4] ));
  FDCE \recv_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[5]),
        .Q(\recv_counter_reg_n_1_[5] ));
  FDCE \recv_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[6]),
        .Q(\recv_counter_reg_n_1_[6] ));
  FDCE \recv_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[7]),
        .Q(\recv_counter_reg_n_1_[7] ));
  FDCE \recv_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[8]),
        .Q(\recv_counter_reg_n_1_[8] ));
  FDCE \recv_counter_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[9]),
        .Q(\recv_counter_reg_n_1_[9] ));
  LUT5 #(
    .INIT(32'hFEF60000)) 
    \recv_pattern[7]_i_1 
       (.I0(\recv_state_reg_n_1_[1] ),
        .I1(\recv_state_reg_n_1_[3] ),
        .I2(\recv_state_reg_n_1_[2] ),
        .I3(\recv_state_reg_n_1_[0] ),
        .I4(recv_state0_carry__0_n_3),
        .O(\recv_pattern[7]_i_1_n_1 ));
  FDCE \recv_pattern_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[1]),
        .Q(recv_pattern[0]));
  FDCE \recv_pattern_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[2]),
        .Q(recv_pattern[1]));
  FDCE \recv_pattern_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[3]),
        .Q(recv_pattern[2]));
  FDCE \recv_pattern_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[4]),
        .Q(recv_pattern[3]));
  FDCE \recv_pattern_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[5]),
        .Q(recv_pattern[4]));
  FDCE \recv_pattern_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[6]),
        .Q(recv_pattern[5]));
  FDCE \recv_pattern_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[7]),
        .Q(recv_pattern[6]));
  FDCE \recv_pattern_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(D),
        .Q(recv_pattern[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_state0_carry
       (.CI(\<const0> ),
        .CO({recv_state0_carry_n_1,NLW_recv_state0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({recv_state0_carry_i_1_n_1,recv_state0_carry_i_2_n_1,recv_state0_carry_i_3_n_1,recv_state0_carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 recv_state0_carry__0
       (.CI(recv_state0_carry_n_1),
        .CO({recv_state0_carry__0_n_3,NLW_recv_state0_carry__0_CO_UNCONNECTED[0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,recv_state0_carry__0_i_1_n_1,recv_state0_carry__0_i_2_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    recv_state0_carry__0_i_1
       (.I0(bit_duration[15]),
        .I1(\recv_counter_reg_n_1_[15] ),
        .O(recv_state0_carry__0_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry__0_i_2
       (.I0(\recv_counter_reg_n_1_[12] ),
        .I1(bit_duration[12]),
        .I2(\recv_counter_reg_n_1_[14] ),
        .I3(bit_duration[14]),
        .I4(bit_duration[13]),
        .I5(\recv_counter_reg_n_1_[13] ),
        .O(recv_state0_carry__0_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry_i_1
       (.I0(\recv_counter_reg_n_1_[9] ),
        .I1(bit_duration[9]),
        .I2(\recv_counter_reg_n_1_[11] ),
        .I3(bit_duration[11]),
        .I4(bit_duration[10]),
        .I5(\recv_counter_reg_n_1_[10] ),
        .O(recv_state0_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry_i_2
       (.I0(\recv_counter_reg_n_1_[6] ),
        .I1(\bit_duration_reg[7]_0 [2]),
        .I2(\recv_counter_reg_n_1_[8] ),
        .I3(bit_duration[8]),
        .I4(\bit_duration_reg[7]_0 [3]),
        .I5(\recv_counter_reg_n_1_[7] ),
        .O(recv_state0_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry_i_3
       (.I0(\recv_counter_reg_n_1_[3] ),
        .I1(bit_duration[3]),
        .I2(\recv_counter_reg_n_1_[5] ),
        .I3(\bit_duration_reg[7]_0 [1]),
        .I4(\bit_duration_reg[7]_0 [0]),
        .I5(\recv_counter_reg_n_1_[4] ),
        .O(recv_state0_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    recv_state0_carry_i_4
       (.I0(\recv_counter_reg_n_1_[0] ),
        .I1(bit_duration[0]),
        .I2(\recv_counter_reg_n_1_[2] ),
        .I3(bit_duration[2]),
        .I4(bit_duration[1]),
        .I5(\recv_counter_reg_n_1_[1] ),
        .O(recv_state0_carry_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_state0_inferred__0/i__carry 
       (.CI(\<const0> ),
        .CO({\recv_state0_inferred__0/i__carry_n_1 ,\NLW_recv_state0_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({i__carry_i_1_n_1,i__carry_i_2_n_1,i__carry_i_3_n_1,i__carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_state0_inferred__0/i__carry__0 
       (.CI(\recv_state0_inferred__0/i__carry_n_1 ),
        .CO({data1,\NLW_recv_state0_inferred__0/i__carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,i__carry__0_i_1_n_1,i__carry__0_i_2_n_1}));
  LUT4 #(
    .INIT(16'h2333)) 
    \recv_state[0]_i_1 
       (.I0(\recv_state_reg_n_1_[2] ),
        .I1(\recv_state_reg_n_1_[0] ),
        .I2(\recv_state_reg_n_1_[3] ),
        .I3(\recv_state_reg_n_1_[1] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h45AA)) 
    \recv_state[1]_i_1 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(\recv_state_reg_n_1_[2] ),
        .I2(\recv_state_reg_n_1_[3] ),
        .I3(\recv_state_reg_n_1_[1] ),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h6C)) 
    \recv_state[2]_i_1 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(\recv_state_reg_n_1_[2] ),
        .I2(\recv_state_reg_n_1_[1] ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00D1D1)) 
    \recv_state[3]_i_1 
       (.I0(D),
        .I1(\recv_state_reg_n_1_[0] ),
        .I2(data1),
        .I3(recv_state0_carry__0_n_3),
        .I4(\recv_state[3]_i_3_n_1 ),
        .I5(\recv_state_reg_n_1_[2] ),
        .O(recv_state));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h68F0)) 
    \recv_state[3]_i_2 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(\recv_state_reg_n_1_[2] ),
        .I2(\recv_state_reg_n_1_[3] ),
        .I3(\recv_state_reg_n_1_[1] ),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \recv_state[3]_i_3 
       (.I0(\recv_state_reg_n_1_[3] ),
        .I1(\recv_state_reg_n_1_[1] ),
        .O(\recv_state[3]_i_3_n_1 ));
  FDCE \recv_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in[0]),
        .Q(\recv_state_reg_n_1_[0] ));
  FDCE \recv_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in[1]),
        .Q(\recv_state_reg_n_1_[1] ));
  FDCE \recv_state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in[2]),
        .Q(\recv_state_reg_n_1_[2] ));
  FDCE \recv_state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in[3]),
        .Q(\recv_state_reg_n_1_[3] ));
  FDCE rst_soft_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(rst_soft),
        .Q(rst_soft_reg_n_1));
  LUT3 #(
    .INIT(8'hF9)) 
    \send_bitcnt[1]_i_1 
       (.I0(Q),
        .I1(send_bitcnt[1]),
        .I2(data_write_en5_out),
        .O(\send_bitcnt[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \send_bitcnt[2]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_bitcnt[1]),
        .I2(Q),
        .I3(send_bitcnt[2]),
        .O(\send_bitcnt[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    \send_bitcnt[3]_i_1 
       (.I0(send_counter1),
        .I1(send_bitcnt[2]),
        .I2(Q),
        .I3(send_bitcnt[1]),
        .I4(send_bitcnt[3]),
        .I5(data_write_en5_out),
        .O(\send_bitcnt[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \send_bitcnt[3]_i_2 
       (.I0(data_write_en5_out),
        .I1(send_bitcnt[3]),
        .I2(send_bitcnt[1]),
        .I3(Q),
        .I4(send_bitcnt[2]),
        .O(\send_bitcnt[3]_i_2_n_1 ));
  FDCE \send_bitcnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt_reg[0]_0 ),
        .Q(Q));
  FDCE \send_bitcnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt[1]_i_1_n_1 ),
        .Q(send_bitcnt[1]));
  FDCE \send_bitcnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt[2]_i_1_n_1 ),
        .Q(send_bitcnt[2]));
  FDCE \send_bitcnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt[3]_i_2_n_1 ),
        .Q(send_bitcnt[3]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter0_carry
       (.CI(\<const0> ),
        .CO({send_counter0_carry_n_1,NLW_send_counter0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(send_counter[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[4:1]),
        .S(send_counter[4:1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter0_carry__0
       (.CI(send_counter0_carry_n_1),
        .CO({send_counter0_carry__0_n_1,NLW_send_counter0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[8:5]),
        .S(send_counter[8:5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter0_carry__1
       (.CI(send_counter0_carry__0_n_1),
        .CO({send_counter0_carry__1_n_1,NLW_send_counter0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[12:9]),
        .S(send_counter[12:9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter0_carry__2
       (.CI(send_counter0_carry__1_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[15:13]),
        .S({\<const0> ,send_counter[15:13]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter1_carry
       (.CI(\<const0> ),
        .CO({send_counter1_carry_n_1,NLW_send_counter1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({send_counter1_carry_i_1_n_1,send_counter1_carry_i_2_n_1,send_counter1_carry_i_3_n_1,send_counter1_carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 send_counter1_carry__0
       (.CI(send_counter1_carry_n_1),
        .CO({send_counter1,NLW_send_counter1_carry__0_CO_UNCONNECTED[0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,send_counter1_carry__0_i_1_n_1,send_counter1_carry__0_i_2_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    send_counter1_carry__0_i_1
       (.I0(bit_duration[15]),
        .I1(send_counter[15]),
        .O(send_counter1_carry__0_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry__0_i_2
       (.I0(send_counter[12]),
        .I1(bit_duration[12]),
        .I2(send_counter[14]),
        .I3(bit_duration[14]),
        .I4(bit_duration[13]),
        .I5(send_counter[13]),
        .O(send_counter1_carry__0_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry_i_1
       (.I0(send_counter[9]),
        .I1(bit_duration[9]),
        .I2(send_counter[11]),
        .I3(bit_duration[11]),
        .I4(bit_duration[10]),
        .I5(send_counter[10]),
        .O(send_counter1_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry_i_2
       (.I0(send_counter[6]),
        .I1(\bit_duration_reg[7]_0 [2]),
        .I2(send_counter[8]),
        .I3(bit_duration[8]),
        .I4(\bit_duration_reg[7]_0 [3]),
        .I5(send_counter[7]),
        .O(send_counter1_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry_i_3
       (.I0(send_counter[3]),
        .I1(bit_duration[3]),
        .I2(send_counter[5]),
        .I3(\bit_duration_reg[7]_0 [1]),
        .I4(\bit_duration_reg[7]_0 [0]),
        .I5(send_counter[4]),
        .O(send_counter1_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    send_counter1_carry_i_4
       (.I0(send_counter[0]),
        .I1(bit_duration[0]),
        .I2(send_counter[2]),
        .I3(bit_duration[2]),
        .I4(bit_duration[1]),
        .I5(send_counter[1]),
        .O(send_counter1_carry_i_4_n_1));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \send_counter[0]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter[0]),
        .O(\send_counter[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[10]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[10]),
        .O(\send_counter[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[11]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[11]),
        .O(\send_counter[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[12]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[12]),
        .O(\send_counter[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[13]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[13]),
        .O(\send_counter[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[14]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[14]),
        .O(\send_counter[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \send_counter[15]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(\send_counter[15]_i_4_n_1 ),
        .I3(send_counter[7]),
        .I4(send_counter[6]),
        .I5(\send_counter[15]_i_5_n_1 ),
        .O(\send_counter[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[15]_i_2 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[15]),
        .O(\send_counter[15]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \send_counter[15]_i_4 
       (.I0(\send_counter[15]_i_6_n_1 ),
        .I1(send_counter[12]),
        .I2(send_counter[13]),
        .I3(send_counter[8]),
        .I4(send_counter[9]),
        .O(\send_counter[15]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_counter[15]_i_5 
       (.I0(send_counter[14]),
        .I1(send_counter[15]),
        .I2(send_counter[3]),
        .I3(send_counter[2]),
        .O(\send_counter[15]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \send_counter[15]_i_6 
       (.I0(send_counter[4]),
        .I1(send_counter[5]),
        .I2(send_counter[0]),
        .I3(send_counter[1]),
        .I4(send_counter[11]),
        .I5(send_counter[10]),
        .O(\send_counter[15]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[1]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[1]),
        .O(\send_counter[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[2]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[2]),
        .O(\send_counter[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[3]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[3]),
        .O(\send_counter[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[4]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[4]),
        .O(\send_counter[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[5]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[5]),
        .O(\send_counter[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[6]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[6]),
        .O(\send_counter[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[7]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[7]),
        .O(\send_counter[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[8]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[8]),
        .O(\send_counter[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \send_counter[9]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1),
        .I2(send_counter0[9]),
        .O(\send_counter[9]_i_1_n_1 ));
  FDCE \send_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[0]_i_1_n_1 ),
        .Q(send_counter[0]));
  FDCE \send_counter_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[10]_i_1_n_1 ),
        .Q(send_counter[10]));
  FDCE \send_counter_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[11]_i_1_n_1 ),
        .Q(send_counter[11]));
  FDCE \send_counter_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[12]_i_1_n_1 ),
        .Q(send_counter[12]));
  FDCE \send_counter_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[13]_i_1_n_1 ),
        .Q(send_counter[13]));
  FDCE \send_counter_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[14]_i_1_n_1 ),
        .Q(send_counter[14]));
  FDCE \send_counter_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[15]_i_2_n_1 ),
        .Q(send_counter[15]));
  FDCE \send_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[1]_i_1_n_1 ),
        .Q(send_counter[1]));
  FDCE \send_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[2]_i_1_n_1 ),
        .Q(send_counter[2]));
  FDCE \send_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[3]_i_1_n_1 ),
        .Q(send_counter[3]));
  FDCE \send_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[4]_i_1_n_1 ),
        .Q(send_counter[4]));
  FDCE \send_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[5]_i_1_n_1 ),
        .Q(send_counter[5]));
  FDCE \send_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[6]_i_1_n_1 ),
        .Q(send_counter[6]));
  FDCE \send_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[7]_i_1_n_1 ),
        .Q(send_counter[7]));
  FDCE \send_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[8]_i_1_n_1 ),
        .Q(send_counter[8]));
  FDCE \send_counter_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[9]_i_1_n_1 ),
        .Q(send_counter[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \send_pattern[0]_i_1 
       (.I0(\send_pattern_reg_n_1_[1] ),
        .I1(data_write_en5_out),
        .O(\send_pattern[0]_i_1_n_1 ));
  FDPE \send_pattern_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern[0]_i_1_n_1 ),
        .PRE(rst_int),
        .Q(\send_pattern_reg_n_1_[0] ));
  FDPE \send_pattern_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [0]),
        .PRE(rst_int),
        .Q(\send_pattern_reg_n_1_[1] ));
  FDPE \send_pattern_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [1]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [0]));
  FDPE \send_pattern_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [2]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [1]));
  FDPE \send_pattern_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [3]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [2]));
  FDPE \send_pattern_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [4]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [3]));
  FDPE \send_pattern_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [5]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [4]));
  FDPE \send_pattern_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [6]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [5]));
  FDPE \send_pattern_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [7]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [6]));
  FDCE tx_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(tx_en_reg_0),
        .Q(tx_en));
  LUT2 #(
    .INIT(4'hB)) 
    uart_txd_OBUF_inst_i_1
       (.I0(\send_pattern_reg_n_1_[0] ),
        .I1(tx_en),
        .O(uart_txd_OBUF));
  FDRE wstrb_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(wstrb_reg_reg_0),
        .Q(wstrb_reg),
        .R(\<const0> ));
endmodule

module knn_core
   (\CONTROL_reg[1] ,
    Q,
    d_aux0_0,
    d_aux0_1,
    d_aux1_0,
    d_aux1_1,
    \label1_reg[7]_0 ,
    clk_IBUF_BUFG,
    \min3_reg[31]_0 ,
    \min3_reg[7]_0 ,
    \min3_reg[7]_1 ,
    \min3_reg[7]_2 ,
    \min4_reg[19]_0 ,
    \min4_reg[19]_1 ,
    \min4_reg[19]_2 );
  output [4:0]\CONTROL_reg[1] ;
  input [7:0]Q;
  input [15:0]d_aux0_0;
  input [15:0]d_aux0_1;
  input [15:0]d_aux1_0;
  input [15:0]d_aux1_1;
  input [7:0]\label1_reg[7]_0 ;
  input clk_IBUF_BUFG;
  input [3:0]\min3_reg[31]_0 ;
  input \min3_reg[7]_0 ;
  input \min3_reg[7]_1 ;
  input \min3_reg[7]_2 ;
  input \min4_reg[19]_0 ;
  input \min4_reg[19]_1 ;
  input \min4_reg[19]_2 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]A;
  wire [4:0]\CONTROL_reg[1] ;
  wire GND_2;
  wire [7:0]Q;
  wire VCC_2;
  wire clk_IBUF_BUFG;
  wire [15:0]d_aux0_0;
  wire [15:0]d_aux0_1;
  wire d_aux0_i_10_n_1;
  wire d_aux0_i_11_n_1;
  wire d_aux0_i_12_n_1;
  wire d_aux0_i_13_n_1;
  wire d_aux0_i_14_n_1;
  wire d_aux0_i_15_n_1;
  wire d_aux0_i_16_n_1;
  wire d_aux0_i_17_n_1;
  wire d_aux0_i_18_n_1;
  wire d_aux0_i_19_n_1;
  wire d_aux0_i_20_n_1;
  wire d_aux0_i_2_n_1;
  wire d_aux0_i_3_n_1;
  wire d_aux0_i_4_n_1;
  wire d_aux0_i_5_n_1;
  wire d_aux0_i_6_n_1;
  wire d_aux0_i_7_n_1;
  wire d_aux0_i_8_n_1;
  wire d_aux0_i_9_n_1;
  wire d_aux0_n_100;
  wire d_aux0_n_101;
  wire d_aux0_n_102;
  wire d_aux0_n_103;
  wire d_aux0_n_104;
  wire d_aux0_n_105;
  wire d_aux0_n_106;
  wire d_aux0_n_75;
  wire d_aux0_n_76;
  wire d_aux0_n_77;
  wire d_aux0_n_78;
  wire d_aux0_n_79;
  wire d_aux0_n_80;
  wire d_aux0_n_81;
  wire d_aux0_n_82;
  wire d_aux0_n_83;
  wire d_aux0_n_84;
  wire d_aux0_n_85;
  wire d_aux0_n_86;
  wire d_aux0_n_87;
  wire d_aux0_n_88;
  wire d_aux0_n_89;
  wire d_aux0_n_90;
  wire d_aux0_n_91;
  wire d_aux0_n_92;
  wire d_aux0_n_93;
  wire d_aux0_n_94;
  wire d_aux0_n_95;
  wire d_aux0_n_96;
  wire d_aux0_n_97;
  wire d_aux0_n_98;
  wire d_aux0_n_99;
  wire [15:0]d_aux1_0;
  wire [15:0]d_aux1_1;
  wire d_aux1_i_10_n_1;
  wire d_aux1_i_11_n_1;
  wire d_aux1_i_12_n_1;
  wire d_aux1_i_13_n_1;
  wire d_aux1_i_14_n_1;
  wire d_aux1_i_15_n_1;
  wire d_aux1_i_16_n_1;
  wire d_aux1_i_17_n_1;
  wire d_aux1_i_18_n_1;
  wire d_aux1_i_19_n_1;
  wire d_aux1_i_1_n_5;
  wire d_aux1_i_1_n_6;
  wire d_aux1_i_1_n_7;
  wire d_aux1_i_1_n_8;
  wire d_aux1_i_20_n_1;
  wire d_aux1_i_2_n_1;
  wire d_aux1_i_2_n_5;
  wire d_aux1_i_2_n_6;
  wire d_aux1_i_2_n_7;
  wire d_aux1_i_2_n_8;
  wire d_aux1_i_3_n_1;
  wire d_aux1_i_3_n_5;
  wire d_aux1_i_3_n_6;
  wire d_aux1_i_3_n_7;
  wire d_aux1_i_3_n_8;
  wire d_aux1_i_4_n_1;
  wire d_aux1_i_4_n_5;
  wire d_aux1_i_4_n_6;
  wire d_aux1_i_4_n_7;
  wire d_aux1_i_4_n_8;
  wire d_aux1_i_5_n_1;
  wire d_aux1_i_6_n_1;
  wire d_aux1_i_7_n_1;
  wire d_aux1_i_8_n_1;
  wire d_aux1_i_9_n_1;
  wire d_aux1_n_107;
  wire d_aux1_n_108;
  wire d_aux1_n_109;
  wire d_aux1_n_110;
  wire d_aux1_n_111;
  wire d_aux1_n_112;
  wire d_aux1_n_113;
  wire d_aux1_n_114;
  wire d_aux1_n_115;
  wire d_aux1_n_116;
  wire d_aux1_n_117;
  wire d_aux1_n_118;
  wire d_aux1_n_119;
  wire d_aux1_n_120;
  wire d_aux1_n_121;
  wire d_aux1_n_122;
  wire d_aux1_n_123;
  wire d_aux1_n_124;
  wire d_aux1_n_125;
  wire d_aux1_n_126;
  wire d_aux1_n_127;
  wire d_aux1_n_128;
  wire d_aux1_n_129;
  wire d_aux1_n_130;
  wire d_aux1_n_131;
  wire d_aux1_n_132;
  wire d_aux1_n_133;
  wire d_aux1_n_134;
  wire d_aux1_n_135;
  wire d_aux1_n_136;
  wire d_aux1_n_137;
  wire d_aux1_n_138;
  wire d_aux1_n_139;
  wire d_aux1_n_140;
  wire d_aux1_n_141;
  wire d_aux1_n_142;
  wire d_aux1_n_143;
  wire d_aux1_n_144;
  wire d_aux1_n_145;
  wire d_aux1_n_146;
  wire d_aux1_n_147;
  wire d_aux1_n_148;
  wire d_aux1_n_149;
  wire d_aux1_n_150;
  wire d_aux1_n_151;
  wire d_aux1_n_152;
  wire d_aux1_n_153;
  wire d_aux1_n_154;
  wire [31:0]data1;
  wire en1;
  wire en10;
  wire en100;
  wire en2;
  wire en20;
  wire en30;
  wire en4;
  wire en40;
  wire en5;
  wire en50;
  wire en6;
  wire en60;
  wire en7;
  wire en70;
  wire en8;
  wire en80;
  wire en9;
  wire en90;
  wire [7:0]label1;
  wire [7:0]label10;
  wire \label10[0]_i_1_n_1 ;
  wire \label10[1]_i_1_n_1 ;
  wire \label10[2]_i_1_n_1 ;
  wire \label10[3]_i_1_n_1 ;
  wire \label10[4]_i_1_n_1 ;
  wire \label10[5]_i_1_n_1 ;
  wire \label10[6]_i_1_n_1 ;
  wire \label10[7]_i_10_n_1 ;
  wire \label10[7]_i_11_n_1 ;
  wire \label10[7]_i_12_n_1 ;
  wire \label10[7]_i_13_n_1 ;
  wire \label10[7]_i_14_n_1 ;
  wire \label10[7]_i_15_n_1 ;
  wire \label10[7]_i_16_n_1 ;
  wire \label10[7]_i_18_n_1 ;
  wire \label10[7]_i_19_n_1 ;
  wire \label10[7]_i_1_n_1 ;
  wire \label10[7]_i_20_n_1 ;
  wire \label10[7]_i_21_n_1 ;
  wire \label10[7]_i_23_n_1 ;
  wire \label10[7]_i_24_n_1 ;
  wire \label10[7]_i_25_n_1 ;
  wire \label10[7]_i_26_n_1 ;
  wire \label10[7]_i_27_n_1 ;
  wire \label10[7]_i_28_n_1 ;
  wire \label10[7]_i_29_n_1 ;
  wire \label10[7]_i_30_n_1 ;
  wire \label10[7]_i_31_n_1 ;
  wire \label10[7]_i_32_n_1 ;
  wire \label10[7]_i_33_n_1 ;
  wire \label10[7]_i_34_n_1 ;
  wire \label10[7]_i_36_n_1 ;
  wire \label10[7]_i_37_n_1 ;
  wire \label10[7]_i_38_n_1 ;
  wire \label10[7]_i_39_n_1 ;
  wire \label10[7]_i_40_n_1 ;
  wire \label10[7]_i_41_n_1 ;
  wire \label10[7]_i_42_n_1 ;
  wire \label10[7]_i_43_n_1 ;
  wire \label10[7]_i_44_n_1 ;
  wire \label10[7]_i_45_n_1 ;
  wire \label10[7]_i_46_n_1 ;
  wire \label10[7]_i_47_n_1 ;
  wire \label10[7]_i_48_n_1 ;
  wire \label10[7]_i_49_n_1 ;
  wire \label10[7]_i_50_n_1 ;
  wire \label10[7]_i_51_n_1 ;
  wire \label10[7]_i_5_n_1 ;
  wire \label10[7]_i_6_n_1 ;
  wire \label10[7]_i_7_n_1 ;
  wire \label10[7]_i_9_n_1 ;
  wire \label10_reg[7]_i_17_n_1 ;
  wire \label10_reg[7]_i_22_n_1 ;
  wire \label10_reg[7]_i_2_n_2 ;
  wire \label10_reg[7]_i_35_n_1 ;
  wire \label10_reg[7]_i_4_n_1 ;
  wire \label10_reg[7]_i_8_n_1 ;
  wire [7:0]\label1_reg[7]_0 ;
  wire [7:0]label2;
  wire [7:0]label3;
  wire [7:0]label4;
  wire \label4[0]_i_1_n_1 ;
  wire \label4[1]_i_1_n_1 ;
  wire \label4[2]_i_1_n_1 ;
  wire \label4[3]_i_1_n_1 ;
  wire \label4[4]_i_1_n_1 ;
  wire \label4[5]_i_1_n_1 ;
  wire \label4[6]_i_1_n_1 ;
  wire \label4[7]_i_10_n_1 ;
  wire \label4[7]_i_11_n_1 ;
  wire \label4[7]_i_12_n_1 ;
  wire \label4[7]_i_13_n_1 ;
  wire \label4[7]_i_14_n_1 ;
  wire \label4[7]_i_15_n_1 ;
  wire \label4[7]_i_1_n_1 ;
  wire \label4[7]_i_4_n_1 ;
  wire \label4[7]_i_5_n_1 ;
  wire \label4[7]_i_6_n_1 ;
  wire \label4[7]_i_8_n_1 ;
  wire \label4[7]_i_9_n_1 ;
  wire \label4_reg[7]_i_2_n_2 ;
  wire \label4_reg[7]_i_3_n_1 ;
  wire \label4_reg[7]_i_7_n_1 ;
  wire [7:0]label5;
  wire \label5[0]_i_1_n_1 ;
  wire \label5[1]_i_1_n_1 ;
  wire \label5[2]_i_1_n_1 ;
  wire \label5[3]_i_1_n_1 ;
  wire \label5[4]_i_1_n_1 ;
  wire \label5[5]_i_1_n_1 ;
  wire \label5[6]_i_1_n_1 ;
  wire \label5[7]_i_1_n_1 ;
  wire [7:0]label6;
  wire \label6[0]_i_1_n_1 ;
  wire \label6[1]_i_1_n_1 ;
  wire \label6[2]_i_1_n_1 ;
  wire \label6[3]_i_1_n_1 ;
  wire \label6[4]_i_1_n_1 ;
  wire \label6[5]_i_1_n_1 ;
  wire \label6[6]_i_1_n_1 ;
  wire \label6[7]_i_10_n_1 ;
  wire \label6[7]_i_11_n_1 ;
  wire \label6[7]_i_12_n_1 ;
  wire \label6[7]_i_13_n_1 ;
  wire \label6[7]_i_14_n_1 ;
  wire \label6[7]_i_15_n_1 ;
  wire \label6[7]_i_1_n_1 ;
  wire \label6[7]_i_4_n_1 ;
  wire \label6[7]_i_5_n_1 ;
  wire \label6[7]_i_6_n_1 ;
  wire \label6[7]_i_8_n_1 ;
  wire \label6[7]_i_9_n_1 ;
  wire \label6_reg[7]_i_2_n_2 ;
  wire \label6_reg[7]_i_3_n_1 ;
  wire \label6_reg[7]_i_7_n_1 ;
  wire [7:0]label7;
  wire \label7[0]_i_1_n_1 ;
  wire \label7[1]_i_1_n_1 ;
  wire \label7[2]_i_1_n_1 ;
  wire \label7[3]_i_1_n_1 ;
  wire \label7[4]_i_1_n_1 ;
  wire \label7[5]_i_1_n_1 ;
  wire \label7[6]_i_1_n_1 ;
  wire \label7[7]_i_1_n_1 ;
  wire [7:0]label8;
  wire \label8[0]_i_1_n_1 ;
  wire \label8[1]_i_1_n_1 ;
  wire \label8[2]_i_1_n_1 ;
  wire \label8[3]_i_1_n_1 ;
  wire \label8[4]_i_1_n_1 ;
  wire \label8[5]_i_1_n_1 ;
  wire \label8[6]_i_1_n_1 ;
  wire \label8[7]_i_10_n_1 ;
  wire \label8[7]_i_11_n_1 ;
  wire \label8[7]_i_12_n_1 ;
  wire \label8[7]_i_13_n_1 ;
  wire \label8[7]_i_14_n_1 ;
  wire \label8[7]_i_15_n_1 ;
  wire \label8[7]_i_1_n_1 ;
  wire \label8[7]_i_4_n_1 ;
  wire \label8[7]_i_5_n_1 ;
  wire \label8[7]_i_6_n_1 ;
  wire \label8[7]_i_8_n_1 ;
  wire \label8[7]_i_9_n_1 ;
  wire \label8_reg[7]_i_2_n_2 ;
  wire \label8_reg[7]_i_3_n_1 ;
  wire \label8_reg[7]_i_7_n_1 ;
  wire [7:0]label9;
  wire \label9[0]_i_1_n_1 ;
  wire \label9[1]_i_1_n_1 ;
  wire \label9[2]_i_1_n_1 ;
  wire \label9[3]_i_1_n_1 ;
  wire \label9[4]_i_1_n_1 ;
  wire \label9[5]_i_1_n_1 ;
  wire \label9[6]_i_1_n_1 ;
  wire \label9[7]_i_1_n_1 ;
  wire \labelOUTaux_reg[0]_i_100_n_1 ;
  wire \labelOUTaux_reg[0]_i_101_n_1 ;
  wire \labelOUTaux_reg[0]_i_102_n_1 ;
  wire \labelOUTaux_reg[0]_i_103_n_1 ;
  wire \labelOUTaux_reg[0]_i_104_n_1 ;
  wire \labelOUTaux_reg[0]_i_105_n_1 ;
  wire \labelOUTaux_reg[0]_i_106_n_1 ;
  wire \labelOUTaux_reg[0]_i_107_n_1 ;
  wire \labelOUTaux_reg[0]_i_108_n_1 ;
  wire \labelOUTaux_reg[0]_i_10_n_1 ;
  wire \labelOUTaux_reg[0]_i_11_n_1 ;
  wire \labelOUTaux_reg[0]_i_12_n_1 ;
  wire \labelOUTaux_reg[0]_i_13_n_1 ;
  wire \labelOUTaux_reg[0]_i_14_n_1 ;
  wire \labelOUTaux_reg[0]_i_15_n_1 ;
  wire \labelOUTaux_reg[0]_i_16_n_1 ;
  wire \labelOUTaux_reg[0]_i_17_n_1 ;
  wire \labelOUTaux_reg[0]_i_18_n_1 ;
  wire \labelOUTaux_reg[0]_i_19_n_1 ;
  wire \labelOUTaux_reg[0]_i_1_n_1 ;
  wire \labelOUTaux_reg[0]_i_20_n_1 ;
  wire \labelOUTaux_reg[0]_i_21_n_1 ;
  wire \labelOUTaux_reg[0]_i_22_n_1 ;
  wire \labelOUTaux_reg[0]_i_23_n_1 ;
  wire \labelOUTaux_reg[0]_i_24_n_1 ;
  wire \labelOUTaux_reg[0]_i_25_n_1 ;
  wire \labelOUTaux_reg[0]_i_26_n_1 ;
  wire \labelOUTaux_reg[0]_i_27_n_1 ;
  wire \labelOUTaux_reg[0]_i_28_n_1 ;
  wire \labelOUTaux_reg[0]_i_29_n_1 ;
  wire \labelOUTaux_reg[0]_i_2_n_1 ;
  wire \labelOUTaux_reg[0]_i_30_n_1 ;
  wire \labelOUTaux_reg[0]_i_31_n_1 ;
  wire \labelOUTaux_reg[0]_i_32_n_1 ;
  wire \labelOUTaux_reg[0]_i_33_n_1 ;
  wire \labelOUTaux_reg[0]_i_34_n_1 ;
  wire \labelOUTaux_reg[0]_i_35_n_1 ;
  wire \labelOUTaux_reg[0]_i_36_n_1 ;
  wire \labelOUTaux_reg[0]_i_37_n_1 ;
  wire \labelOUTaux_reg[0]_i_38_n_1 ;
  wire \labelOUTaux_reg[0]_i_39_n_1 ;
  wire \labelOUTaux_reg[0]_i_3_n_1 ;
  wire \labelOUTaux_reg[0]_i_40_n_1 ;
  wire \labelOUTaux_reg[0]_i_41_n_1 ;
  wire \labelOUTaux_reg[0]_i_42_n_1 ;
  wire \labelOUTaux_reg[0]_i_43_n_1 ;
  wire \labelOUTaux_reg[0]_i_44_n_1 ;
  wire \labelOUTaux_reg[0]_i_45_n_1 ;
  wire \labelOUTaux_reg[0]_i_46_n_1 ;
  wire \labelOUTaux_reg[0]_i_47_n_1 ;
  wire \labelOUTaux_reg[0]_i_48_n_1 ;
  wire \labelOUTaux_reg[0]_i_49_n_1 ;
  wire \labelOUTaux_reg[0]_i_4_n_1 ;
  wire \labelOUTaux_reg[0]_i_50_n_1 ;
  wire \labelOUTaux_reg[0]_i_51_n_1 ;
  wire \labelOUTaux_reg[0]_i_52_n_1 ;
  wire \labelOUTaux_reg[0]_i_53_n_1 ;
  wire \labelOUTaux_reg[0]_i_54_n_1 ;
  wire \labelOUTaux_reg[0]_i_55_n_1 ;
  wire \labelOUTaux_reg[0]_i_56_n_1 ;
  wire \labelOUTaux_reg[0]_i_57_n_1 ;
  wire \labelOUTaux_reg[0]_i_58_n_1 ;
  wire \labelOUTaux_reg[0]_i_59_n_1 ;
  wire \labelOUTaux_reg[0]_i_5_n_1 ;
  wire \labelOUTaux_reg[0]_i_60_n_1 ;
  wire \labelOUTaux_reg[0]_i_61_n_1 ;
  wire \labelOUTaux_reg[0]_i_62_n_1 ;
  wire \labelOUTaux_reg[0]_i_63_n_1 ;
  wire \labelOUTaux_reg[0]_i_64_n_1 ;
  wire \labelOUTaux_reg[0]_i_65_n_1 ;
  wire \labelOUTaux_reg[0]_i_66_n_1 ;
  wire \labelOUTaux_reg[0]_i_67_n_1 ;
  wire \labelOUTaux_reg[0]_i_68_n_1 ;
  wire \labelOUTaux_reg[0]_i_69_n_1 ;
  wire \labelOUTaux_reg[0]_i_6_n_1 ;
  wire \labelOUTaux_reg[0]_i_70_n_1 ;
  wire \labelOUTaux_reg[0]_i_71_n_1 ;
  wire \labelOUTaux_reg[0]_i_72_n_1 ;
  wire \labelOUTaux_reg[0]_i_73_n_1 ;
  wire \labelOUTaux_reg[0]_i_74_n_1 ;
  wire \labelOUTaux_reg[0]_i_75_n_1 ;
  wire \labelOUTaux_reg[0]_i_76_n_1 ;
  wire \labelOUTaux_reg[0]_i_77_n_1 ;
  wire \labelOUTaux_reg[0]_i_78_n_1 ;
  wire \labelOUTaux_reg[0]_i_79_n_1 ;
  wire \labelOUTaux_reg[0]_i_7_n_1 ;
  wire \labelOUTaux_reg[0]_i_80_n_1 ;
  wire \labelOUTaux_reg[0]_i_81_n_1 ;
  wire \labelOUTaux_reg[0]_i_82_n_1 ;
  wire \labelOUTaux_reg[0]_i_83_n_1 ;
  wire \labelOUTaux_reg[0]_i_84_n_1 ;
  wire \labelOUTaux_reg[0]_i_85_n_1 ;
  wire \labelOUTaux_reg[0]_i_86_n_1 ;
  wire \labelOUTaux_reg[0]_i_87_n_1 ;
  wire \labelOUTaux_reg[0]_i_88_n_1 ;
  wire \labelOUTaux_reg[0]_i_89_n_1 ;
  wire \labelOUTaux_reg[0]_i_8_n_1 ;
  wire \labelOUTaux_reg[0]_i_90_n_1 ;
  wire \labelOUTaux_reg[0]_i_91_n_1 ;
  wire \labelOUTaux_reg[0]_i_92_n_1 ;
  wire \labelOUTaux_reg[0]_i_93_n_1 ;
  wire \labelOUTaux_reg[0]_i_94_n_1 ;
  wire \labelOUTaux_reg[0]_i_95_n_1 ;
  wire \labelOUTaux_reg[0]_i_96_n_1 ;
  wire \labelOUTaux_reg[0]_i_97_n_1 ;
  wire \labelOUTaux_reg[0]_i_98_n_1 ;
  wire \labelOUTaux_reg[0]_i_99_n_1 ;
  wire \labelOUTaux_reg[0]_i_9_n_1 ;
  wire \labelOUTaux_reg[1]_i_1_n_1 ;
  wire \labelOUTaux_reg[2]_i_1_n_1 ;
  wire \labelOUTaux_reg[3]_i_10_n_1 ;
  wire \labelOUTaux_reg[3]_i_11_n_1 ;
  wire \labelOUTaux_reg[3]_i_12_n_1 ;
  wire \labelOUTaux_reg[3]_i_13_n_1 ;
  wire \labelOUTaux_reg[3]_i_14_n_1 ;
  wire \labelOUTaux_reg[3]_i_15_n_1 ;
  wire \labelOUTaux_reg[3]_i_16_n_1 ;
  wire \labelOUTaux_reg[3]_i_17_n_1 ;
  wire \labelOUTaux_reg[3]_i_18_n_1 ;
  wire \labelOUTaux_reg[3]_i_19_n_1 ;
  wire \labelOUTaux_reg[3]_i_1_n_1 ;
  wire \labelOUTaux_reg[3]_i_20_n_1 ;
  wire \labelOUTaux_reg[3]_i_21_n_1 ;
  wire \labelOUTaux_reg[3]_i_22_n_1 ;
  wire \labelOUTaux_reg[3]_i_23_n_1 ;
  wire \labelOUTaux_reg[3]_i_24_n_1 ;
  wire \labelOUTaux_reg[3]_i_25_n_1 ;
  wire \labelOUTaux_reg[3]_i_26_n_1 ;
  wire \labelOUTaux_reg[3]_i_27_n_1 ;
  wire \labelOUTaux_reg[3]_i_28_n_1 ;
  wire \labelOUTaux_reg[3]_i_29_n_1 ;
  wire \labelOUTaux_reg[3]_i_2_n_1 ;
  wire \labelOUTaux_reg[3]_i_30_n_1 ;
  wire \labelOUTaux_reg[3]_i_31_n_1 ;
  wire \labelOUTaux_reg[3]_i_32_n_1 ;
  wire \labelOUTaux_reg[3]_i_33_n_1 ;
  wire \labelOUTaux_reg[3]_i_34_n_1 ;
  wire \labelOUTaux_reg[3]_i_35_n_1 ;
  wire \labelOUTaux_reg[3]_i_36_n_1 ;
  wire \labelOUTaux_reg[3]_i_37_n_1 ;
  wire \labelOUTaux_reg[3]_i_38_n_1 ;
  wire \labelOUTaux_reg[3]_i_39_n_1 ;
  wire \labelOUTaux_reg[3]_i_3_n_1 ;
  wire \labelOUTaux_reg[3]_i_40_n_1 ;
  wire \labelOUTaux_reg[3]_i_41_n_1 ;
  wire \labelOUTaux_reg[3]_i_42_n_1 ;
  wire \labelOUTaux_reg[3]_i_43_n_1 ;
  wire \labelOUTaux_reg[3]_i_44_n_1 ;
  wire \labelOUTaux_reg[3]_i_45_n_1 ;
  wire \labelOUTaux_reg[3]_i_46_n_1 ;
  wire \labelOUTaux_reg[3]_i_47_n_1 ;
  wire \labelOUTaux_reg[3]_i_48_n_1 ;
  wire \labelOUTaux_reg[3]_i_49_n_1 ;
  wire \labelOUTaux_reg[3]_i_4_n_1 ;
  wire \labelOUTaux_reg[3]_i_50_n_1 ;
  wire \labelOUTaux_reg[3]_i_51_n_1 ;
  wire \labelOUTaux_reg[3]_i_52_n_1 ;
  wire \labelOUTaux_reg[3]_i_53_n_1 ;
  wire \labelOUTaux_reg[3]_i_54_n_1 ;
  wire \labelOUTaux_reg[3]_i_55_n_1 ;
  wire \labelOUTaux_reg[3]_i_56_n_1 ;
  wire \labelOUTaux_reg[3]_i_57_n_1 ;
  wire \labelOUTaux_reg[3]_i_58_n_1 ;
  wire \labelOUTaux_reg[3]_i_59_n_1 ;
  wire \labelOUTaux_reg[3]_i_5_n_1 ;
  wire \labelOUTaux_reg[3]_i_60_n_1 ;
  wire \labelOUTaux_reg[3]_i_61_n_1 ;
  wire \labelOUTaux_reg[3]_i_62_n_1 ;
  wire \labelOUTaux_reg[3]_i_63_n_1 ;
  wire \labelOUTaux_reg[3]_i_64_n_1 ;
  wire \labelOUTaux_reg[3]_i_65_n_1 ;
  wire \labelOUTaux_reg[3]_i_66_n_1 ;
  wire \labelOUTaux_reg[3]_i_67_n_1 ;
  wire \labelOUTaux_reg[3]_i_68_n_1 ;
  wire \labelOUTaux_reg[3]_i_69_n_1 ;
  wire \labelOUTaux_reg[3]_i_6_n_1 ;
  wire \labelOUTaux_reg[3]_i_70_n_1 ;
  wire \labelOUTaux_reg[3]_i_71_n_1 ;
  wire \labelOUTaux_reg[3]_i_72_n_1 ;
  wire \labelOUTaux_reg[3]_i_73_n_1 ;
  wire \labelOUTaux_reg[3]_i_74_n_1 ;
  wire \labelOUTaux_reg[3]_i_75_n_1 ;
  wire \labelOUTaux_reg[3]_i_76_n_1 ;
  wire \labelOUTaux_reg[3]_i_77_n_1 ;
  wire \labelOUTaux_reg[3]_i_78_n_1 ;
  wire \labelOUTaux_reg[3]_i_79_n_1 ;
  wire \labelOUTaux_reg[3]_i_7_n_1 ;
  wire \labelOUTaux_reg[3]_i_80_n_1 ;
  wire \labelOUTaux_reg[3]_i_81_n_1 ;
  wire \labelOUTaux_reg[3]_i_8_n_1 ;
  wire \labelOUTaux_reg[3]_i_9_n_1 ;
  wire \labelOUTaux_reg[4]_i_100_n_1 ;
  wire \labelOUTaux_reg[4]_i_101_n_1 ;
  wire \labelOUTaux_reg[4]_i_102_n_1 ;
  wire \labelOUTaux_reg[4]_i_103_n_1 ;
  wire \labelOUTaux_reg[4]_i_104_n_1 ;
  wire \labelOUTaux_reg[4]_i_105_n_1 ;
  wire \labelOUTaux_reg[4]_i_106_n_1 ;
  wire \labelOUTaux_reg[4]_i_107_n_1 ;
  wire \labelOUTaux_reg[4]_i_108_n_1 ;
  wire \labelOUTaux_reg[4]_i_109_n_1 ;
  wire \labelOUTaux_reg[4]_i_10_n_1 ;
  wire \labelOUTaux_reg[4]_i_110_n_1 ;
  wire \labelOUTaux_reg[4]_i_111_n_1 ;
  wire \labelOUTaux_reg[4]_i_112_n_1 ;
  wire \labelOUTaux_reg[4]_i_113_n_1 ;
  wire \labelOUTaux_reg[4]_i_114_n_1 ;
  wire \labelOUTaux_reg[4]_i_115_n_1 ;
  wire \labelOUTaux_reg[4]_i_116_n_1 ;
  wire \labelOUTaux_reg[4]_i_117_n_1 ;
  wire \labelOUTaux_reg[4]_i_118_n_1 ;
  wire \labelOUTaux_reg[4]_i_119_n_1 ;
  wire \labelOUTaux_reg[4]_i_11_n_1 ;
  wire \labelOUTaux_reg[4]_i_120_n_1 ;
  wire \labelOUTaux_reg[4]_i_121_n_1 ;
  wire \labelOUTaux_reg[4]_i_122_n_1 ;
  wire \labelOUTaux_reg[4]_i_123_n_1 ;
  wire \labelOUTaux_reg[4]_i_124_n_1 ;
  wire \labelOUTaux_reg[4]_i_125_n_1 ;
  wire \labelOUTaux_reg[4]_i_126_n_1 ;
  wire \labelOUTaux_reg[4]_i_127_n_1 ;
  wire \labelOUTaux_reg[4]_i_128_n_1 ;
  wire \labelOUTaux_reg[4]_i_129_n_1 ;
  wire \labelOUTaux_reg[4]_i_12_n_1 ;
  wire \labelOUTaux_reg[4]_i_130_n_1 ;
  wire \labelOUTaux_reg[4]_i_131_n_1 ;
  wire \labelOUTaux_reg[4]_i_132_n_1 ;
  wire \labelOUTaux_reg[4]_i_133_n_1 ;
  wire \labelOUTaux_reg[4]_i_134_n_1 ;
  wire \labelOUTaux_reg[4]_i_135_n_1 ;
  wire \labelOUTaux_reg[4]_i_136_n_1 ;
  wire \labelOUTaux_reg[4]_i_137_n_1 ;
  wire \labelOUTaux_reg[4]_i_138_n_1 ;
  wire \labelOUTaux_reg[4]_i_139_n_1 ;
  wire \labelOUTaux_reg[4]_i_13_n_1 ;
  wire \labelOUTaux_reg[4]_i_140_n_1 ;
  wire \labelOUTaux_reg[4]_i_141_n_1 ;
  wire \labelOUTaux_reg[4]_i_142_n_1 ;
  wire \labelOUTaux_reg[4]_i_143_n_1 ;
  wire \labelOUTaux_reg[4]_i_144_n_1 ;
  wire \labelOUTaux_reg[4]_i_145_n_1 ;
  wire \labelOUTaux_reg[4]_i_146_n_1 ;
  wire \labelOUTaux_reg[4]_i_147_n_1 ;
  wire \labelOUTaux_reg[4]_i_148_n_1 ;
  wire \labelOUTaux_reg[4]_i_149_n_1 ;
  wire \labelOUTaux_reg[4]_i_14_n_1 ;
  wire \labelOUTaux_reg[4]_i_150_n_1 ;
  wire \labelOUTaux_reg[4]_i_151_n_1 ;
  wire \labelOUTaux_reg[4]_i_152_n_1 ;
  wire \labelOUTaux_reg[4]_i_153_n_1 ;
  wire \labelOUTaux_reg[4]_i_154_n_1 ;
  wire \labelOUTaux_reg[4]_i_155_n_1 ;
  wire \labelOUTaux_reg[4]_i_156_n_1 ;
  wire \labelOUTaux_reg[4]_i_157_n_1 ;
  wire \labelOUTaux_reg[4]_i_158_n_1 ;
  wire \labelOUTaux_reg[4]_i_159_n_1 ;
  wire \labelOUTaux_reg[4]_i_15_n_1 ;
  wire \labelOUTaux_reg[4]_i_160_n_1 ;
  wire \labelOUTaux_reg[4]_i_161_n_1 ;
  wire \labelOUTaux_reg[4]_i_162_n_1 ;
  wire \labelOUTaux_reg[4]_i_163_n_1 ;
  wire \labelOUTaux_reg[4]_i_164_n_1 ;
  wire \labelOUTaux_reg[4]_i_165_n_1 ;
  wire \labelOUTaux_reg[4]_i_166_n_1 ;
  wire \labelOUTaux_reg[4]_i_167_n_1 ;
  wire \labelOUTaux_reg[4]_i_168_n_1 ;
  wire \labelOUTaux_reg[4]_i_169_n_1 ;
  wire \labelOUTaux_reg[4]_i_16_n_1 ;
  wire \labelOUTaux_reg[4]_i_170_n_1 ;
  wire \labelOUTaux_reg[4]_i_171_n_1 ;
  wire \labelOUTaux_reg[4]_i_172_n_1 ;
  wire \labelOUTaux_reg[4]_i_173_n_1 ;
  wire \labelOUTaux_reg[4]_i_174_n_1 ;
  wire \labelOUTaux_reg[4]_i_175_n_1 ;
  wire \labelOUTaux_reg[4]_i_176_n_1 ;
  wire \labelOUTaux_reg[4]_i_177_n_1 ;
  wire \labelOUTaux_reg[4]_i_178_n_1 ;
  wire \labelOUTaux_reg[4]_i_179_n_1 ;
  wire \labelOUTaux_reg[4]_i_17_n_1 ;
  wire \labelOUTaux_reg[4]_i_180_n_1 ;
  wire \labelOUTaux_reg[4]_i_181_n_1 ;
  wire \labelOUTaux_reg[4]_i_182_n_1 ;
  wire \labelOUTaux_reg[4]_i_183_n_1 ;
  wire \labelOUTaux_reg[4]_i_184_n_1 ;
  wire \labelOUTaux_reg[4]_i_185_n_1 ;
  wire \labelOUTaux_reg[4]_i_186_n_1 ;
  wire \labelOUTaux_reg[4]_i_187_n_1 ;
  wire \labelOUTaux_reg[4]_i_188_n_1 ;
  wire \labelOUTaux_reg[4]_i_189_n_1 ;
  wire \labelOUTaux_reg[4]_i_18_n_1 ;
  wire \labelOUTaux_reg[4]_i_190_n_1 ;
  wire \labelOUTaux_reg[4]_i_191_n_1 ;
  wire \labelOUTaux_reg[4]_i_192_n_1 ;
  wire \labelOUTaux_reg[4]_i_193_n_1 ;
  wire \labelOUTaux_reg[4]_i_194_n_1 ;
  wire \labelOUTaux_reg[4]_i_195_n_1 ;
  wire \labelOUTaux_reg[4]_i_196_n_1 ;
  wire \labelOUTaux_reg[4]_i_197_n_1 ;
  wire \labelOUTaux_reg[4]_i_198_n_1 ;
  wire \labelOUTaux_reg[4]_i_199_n_1 ;
  wire \labelOUTaux_reg[4]_i_19_n_1 ;
  wire \labelOUTaux_reg[4]_i_1_n_1 ;
  wire \labelOUTaux_reg[4]_i_200_n_1 ;
  wire \labelOUTaux_reg[4]_i_201_n_1 ;
  wire \labelOUTaux_reg[4]_i_202_n_1 ;
  wire \labelOUTaux_reg[4]_i_203_n_1 ;
  wire \labelOUTaux_reg[4]_i_204_n_1 ;
  wire \labelOUTaux_reg[4]_i_205_n_1 ;
  wire \labelOUTaux_reg[4]_i_206_n_1 ;
  wire \labelOUTaux_reg[4]_i_207_n_1 ;
  wire \labelOUTaux_reg[4]_i_208_n_1 ;
  wire \labelOUTaux_reg[4]_i_209_n_1 ;
  wire \labelOUTaux_reg[4]_i_20_n_1 ;
  wire \labelOUTaux_reg[4]_i_210_n_1 ;
  wire \labelOUTaux_reg[4]_i_211_n_1 ;
  wire \labelOUTaux_reg[4]_i_212_n_1 ;
  wire \labelOUTaux_reg[4]_i_213_n_1 ;
  wire \labelOUTaux_reg[4]_i_214_n_1 ;
  wire \labelOUTaux_reg[4]_i_215_n_1 ;
  wire \labelOUTaux_reg[4]_i_216_n_1 ;
  wire \labelOUTaux_reg[4]_i_217_n_1 ;
  wire \labelOUTaux_reg[4]_i_218_n_1 ;
  wire \labelOUTaux_reg[4]_i_219_n_1 ;
  wire \labelOUTaux_reg[4]_i_21_n_1 ;
  wire \labelOUTaux_reg[4]_i_220_n_1 ;
  wire \labelOUTaux_reg[4]_i_221_n_1 ;
  wire \labelOUTaux_reg[4]_i_222_n_1 ;
  wire \labelOUTaux_reg[4]_i_223_n_1 ;
  wire \labelOUTaux_reg[4]_i_224_n_1 ;
  wire \labelOUTaux_reg[4]_i_225_n_1 ;
  wire \labelOUTaux_reg[4]_i_226_n_1 ;
  wire \labelOUTaux_reg[4]_i_227_n_1 ;
  wire \labelOUTaux_reg[4]_i_228_n_1 ;
  wire \labelOUTaux_reg[4]_i_229_n_1 ;
  wire \labelOUTaux_reg[4]_i_22_n_1 ;
  wire \labelOUTaux_reg[4]_i_230_n_1 ;
  wire \labelOUTaux_reg[4]_i_231_n_1 ;
  wire \labelOUTaux_reg[4]_i_232_n_1 ;
  wire \labelOUTaux_reg[4]_i_233_n_1 ;
  wire \labelOUTaux_reg[4]_i_234_n_1 ;
  wire \labelOUTaux_reg[4]_i_235_n_1 ;
  wire \labelOUTaux_reg[4]_i_236_n_1 ;
  wire \labelOUTaux_reg[4]_i_237_n_1 ;
  wire \labelOUTaux_reg[4]_i_238_n_1 ;
  wire \labelOUTaux_reg[4]_i_239_n_1 ;
  wire \labelOUTaux_reg[4]_i_23_n_1 ;
  wire \labelOUTaux_reg[4]_i_240_n_1 ;
  wire \labelOUTaux_reg[4]_i_241_n_1 ;
  wire \labelOUTaux_reg[4]_i_242_n_1 ;
  wire \labelOUTaux_reg[4]_i_243_n_1 ;
  wire \labelOUTaux_reg[4]_i_244_n_1 ;
  wire \labelOUTaux_reg[4]_i_245_n_1 ;
  wire \labelOUTaux_reg[4]_i_246_n_1 ;
  wire \labelOUTaux_reg[4]_i_247_n_1 ;
  wire \labelOUTaux_reg[4]_i_248_n_1 ;
  wire \labelOUTaux_reg[4]_i_249_n_1 ;
  wire \labelOUTaux_reg[4]_i_24_n_1 ;
  wire \labelOUTaux_reg[4]_i_250_n_1 ;
  wire \labelOUTaux_reg[4]_i_251_n_1 ;
  wire \labelOUTaux_reg[4]_i_252_n_1 ;
  wire \labelOUTaux_reg[4]_i_253_n_1 ;
  wire \labelOUTaux_reg[4]_i_254_n_1 ;
  wire \labelOUTaux_reg[4]_i_255_n_1 ;
  wire \labelOUTaux_reg[4]_i_256_n_1 ;
  wire \labelOUTaux_reg[4]_i_257_n_1 ;
  wire \labelOUTaux_reg[4]_i_258_n_1 ;
  wire \labelOUTaux_reg[4]_i_259_n_1 ;
  wire \labelOUTaux_reg[4]_i_25_n_1 ;
  wire \labelOUTaux_reg[4]_i_260_n_1 ;
  wire \labelOUTaux_reg[4]_i_261_n_1 ;
  wire \labelOUTaux_reg[4]_i_262_n_1 ;
  wire \labelOUTaux_reg[4]_i_263_n_1 ;
  wire \labelOUTaux_reg[4]_i_264_n_1 ;
  wire \labelOUTaux_reg[4]_i_265_n_1 ;
  wire \labelOUTaux_reg[4]_i_266_n_1 ;
  wire \labelOUTaux_reg[4]_i_267_n_1 ;
  wire \labelOUTaux_reg[4]_i_268_n_1 ;
  wire \labelOUTaux_reg[4]_i_269_n_1 ;
  wire \labelOUTaux_reg[4]_i_26_n_1 ;
  wire \labelOUTaux_reg[4]_i_270_n_1 ;
  wire \labelOUTaux_reg[4]_i_271_n_1 ;
  wire \labelOUTaux_reg[4]_i_272_n_1 ;
  wire \labelOUTaux_reg[4]_i_273_n_1 ;
  wire \labelOUTaux_reg[4]_i_274_n_1 ;
  wire \labelOUTaux_reg[4]_i_275_n_1 ;
  wire \labelOUTaux_reg[4]_i_276_n_1 ;
  wire \labelOUTaux_reg[4]_i_277_n_1 ;
  wire \labelOUTaux_reg[4]_i_278_n_1 ;
  wire \labelOUTaux_reg[4]_i_279_n_1 ;
  wire \labelOUTaux_reg[4]_i_27_n_1 ;
  wire \labelOUTaux_reg[4]_i_280_n_1 ;
  wire \labelOUTaux_reg[4]_i_281_n_1 ;
  wire \labelOUTaux_reg[4]_i_282_n_1 ;
  wire \labelOUTaux_reg[4]_i_283_n_1 ;
  wire \labelOUTaux_reg[4]_i_284_n_1 ;
  wire \labelOUTaux_reg[4]_i_285_n_1 ;
  wire \labelOUTaux_reg[4]_i_286_n_1 ;
  wire \labelOUTaux_reg[4]_i_287_n_1 ;
  wire \labelOUTaux_reg[4]_i_288_n_1 ;
  wire \labelOUTaux_reg[4]_i_289_n_1 ;
  wire \labelOUTaux_reg[4]_i_28_n_1 ;
  wire \labelOUTaux_reg[4]_i_290_n_1 ;
  wire \labelOUTaux_reg[4]_i_291_n_1 ;
  wire \labelOUTaux_reg[4]_i_292_n_1 ;
  wire \labelOUTaux_reg[4]_i_293_n_1 ;
  wire \labelOUTaux_reg[4]_i_294_n_1 ;
  wire \labelOUTaux_reg[4]_i_295_n_1 ;
  wire \labelOUTaux_reg[4]_i_296_n_1 ;
  wire \labelOUTaux_reg[4]_i_297_n_1 ;
  wire \labelOUTaux_reg[4]_i_298_n_1 ;
  wire \labelOUTaux_reg[4]_i_299_n_1 ;
  wire \labelOUTaux_reg[4]_i_29_n_1 ;
  wire \labelOUTaux_reg[4]_i_2_n_1 ;
  wire \labelOUTaux_reg[4]_i_300_n_1 ;
  wire \labelOUTaux_reg[4]_i_301_n_1 ;
  wire \labelOUTaux_reg[4]_i_302_n_1 ;
  wire \labelOUTaux_reg[4]_i_303_n_1 ;
  wire \labelOUTaux_reg[4]_i_304_n_1 ;
  wire \labelOUTaux_reg[4]_i_305_n_1 ;
  wire \labelOUTaux_reg[4]_i_306_n_1 ;
  wire \labelOUTaux_reg[4]_i_307_n_1 ;
  wire \labelOUTaux_reg[4]_i_308_n_1 ;
  wire \labelOUTaux_reg[4]_i_309_n_1 ;
  wire \labelOUTaux_reg[4]_i_30_n_1 ;
  wire \labelOUTaux_reg[4]_i_310_n_1 ;
  wire \labelOUTaux_reg[4]_i_311_n_1 ;
  wire \labelOUTaux_reg[4]_i_312_n_1 ;
  wire \labelOUTaux_reg[4]_i_313_n_1 ;
  wire \labelOUTaux_reg[4]_i_314_n_1 ;
  wire \labelOUTaux_reg[4]_i_315_n_1 ;
  wire \labelOUTaux_reg[4]_i_316_n_1 ;
  wire \labelOUTaux_reg[4]_i_317_n_1 ;
  wire \labelOUTaux_reg[4]_i_318_n_1 ;
  wire \labelOUTaux_reg[4]_i_319_n_1 ;
  wire \labelOUTaux_reg[4]_i_31_n_1 ;
  wire \labelOUTaux_reg[4]_i_320_n_1 ;
  wire \labelOUTaux_reg[4]_i_321_n_1 ;
  wire \labelOUTaux_reg[4]_i_322_n_1 ;
  wire \labelOUTaux_reg[4]_i_323_n_1 ;
  wire \labelOUTaux_reg[4]_i_324_n_1 ;
  wire \labelOUTaux_reg[4]_i_325_n_1 ;
  wire \labelOUTaux_reg[4]_i_326_n_1 ;
  wire \labelOUTaux_reg[4]_i_327_n_1 ;
  wire \labelOUTaux_reg[4]_i_328_n_1 ;
  wire \labelOUTaux_reg[4]_i_329_n_1 ;
  wire \labelOUTaux_reg[4]_i_32_n_1 ;
  wire \labelOUTaux_reg[4]_i_330_n_1 ;
  wire \labelOUTaux_reg[4]_i_331_n_1 ;
  wire \labelOUTaux_reg[4]_i_332_n_1 ;
  wire \labelOUTaux_reg[4]_i_333_n_1 ;
  wire \labelOUTaux_reg[4]_i_334_n_1 ;
  wire \labelOUTaux_reg[4]_i_335_n_1 ;
  wire \labelOUTaux_reg[4]_i_336_n_1 ;
  wire \labelOUTaux_reg[4]_i_337_n_1 ;
  wire \labelOUTaux_reg[4]_i_338_n_1 ;
  wire \labelOUTaux_reg[4]_i_339_n_1 ;
  wire \labelOUTaux_reg[4]_i_33_n_1 ;
  wire \labelOUTaux_reg[4]_i_340_n_1 ;
  wire \labelOUTaux_reg[4]_i_341_n_1 ;
  wire \labelOUTaux_reg[4]_i_342_n_1 ;
  wire \labelOUTaux_reg[4]_i_343_n_1 ;
  wire \labelOUTaux_reg[4]_i_344_n_1 ;
  wire \labelOUTaux_reg[4]_i_345_n_1 ;
  wire \labelOUTaux_reg[4]_i_346_n_1 ;
  wire \labelOUTaux_reg[4]_i_347_n_1 ;
  wire \labelOUTaux_reg[4]_i_348_n_1 ;
  wire \labelOUTaux_reg[4]_i_349_n_1 ;
  wire \labelOUTaux_reg[4]_i_34_n_1 ;
  wire \labelOUTaux_reg[4]_i_350_n_1 ;
  wire \labelOUTaux_reg[4]_i_351_n_1 ;
  wire \labelOUTaux_reg[4]_i_352_n_1 ;
  wire \labelOUTaux_reg[4]_i_353_n_1 ;
  wire \labelOUTaux_reg[4]_i_354_n_1 ;
  wire \labelOUTaux_reg[4]_i_355_n_1 ;
  wire \labelOUTaux_reg[4]_i_356_n_1 ;
  wire \labelOUTaux_reg[4]_i_357_n_1 ;
  wire \labelOUTaux_reg[4]_i_358_n_1 ;
  wire \labelOUTaux_reg[4]_i_359_n_1 ;
  wire \labelOUTaux_reg[4]_i_35_n_1 ;
  wire \labelOUTaux_reg[4]_i_360_n_1 ;
  wire \labelOUTaux_reg[4]_i_361_n_1 ;
  wire \labelOUTaux_reg[4]_i_362_n_1 ;
  wire \labelOUTaux_reg[4]_i_363_n_1 ;
  wire \labelOUTaux_reg[4]_i_364_n_1 ;
  wire \labelOUTaux_reg[4]_i_365_n_1 ;
  wire \labelOUTaux_reg[4]_i_366_n_1 ;
  wire \labelOUTaux_reg[4]_i_367_n_1 ;
  wire \labelOUTaux_reg[4]_i_368_n_1 ;
  wire \labelOUTaux_reg[4]_i_369_n_1 ;
  wire \labelOUTaux_reg[4]_i_36_n_1 ;
  wire \labelOUTaux_reg[4]_i_370_n_1 ;
  wire \labelOUTaux_reg[4]_i_371_n_1 ;
  wire \labelOUTaux_reg[4]_i_372_n_1 ;
  wire \labelOUTaux_reg[4]_i_373_n_1 ;
  wire \labelOUTaux_reg[4]_i_374_n_1 ;
  wire \labelOUTaux_reg[4]_i_375_n_1 ;
  wire \labelOUTaux_reg[4]_i_376_n_1 ;
  wire \labelOUTaux_reg[4]_i_377_n_1 ;
  wire \labelOUTaux_reg[4]_i_378_n_1 ;
  wire \labelOUTaux_reg[4]_i_379_n_1 ;
  wire \labelOUTaux_reg[4]_i_37_n_1 ;
  wire \labelOUTaux_reg[4]_i_380_n_1 ;
  wire \labelOUTaux_reg[4]_i_381_n_1 ;
  wire \labelOUTaux_reg[4]_i_382_n_1 ;
  wire \labelOUTaux_reg[4]_i_383_n_1 ;
  wire \labelOUTaux_reg[4]_i_384_n_1 ;
  wire \labelOUTaux_reg[4]_i_385_n_1 ;
  wire \labelOUTaux_reg[4]_i_386_n_1 ;
  wire \labelOUTaux_reg[4]_i_387_n_1 ;
  wire \labelOUTaux_reg[4]_i_388_n_1 ;
  wire \labelOUTaux_reg[4]_i_389_n_1 ;
  wire \labelOUTaux_reg[4]_i_38_n_1 ;
  wire \labelOUTaux_reg[4]_i_390_n_1 ;
  wire \labelOUTaux_reg[4]_i_391_n_1 ;
  wire \labelOUTaux_reg[4]_i_392_n_1 ;
  wire \labelOUTaux_reg[4]_i_393_n_1 ;
  wire \labelOUTaux_reg[4]_i_394_n_1 ;
  wire \labelOUTaux_reg[4]_i_395_n_1 ;
  wire \labelOUTaux_reg[4]_i_396_n_1 ;
  wire \labelOUTaux_reg[4]_i_397_n_1 ;
  wire \labelOUTaux_reg[4]_i_398_n_1 ;
  wire \labelOUTaux_reg[4]_i_399_n_1 ;
  wire \labelOUTaux_reg[4]_i_39_n_1 ;
  wire \labelOUTaux_reg[4]_i_3_n_1 ;
  wire \labelOUTaux_reg[4]_i_400_n_1 ;
  wire \labelOUTaux_reg[4]_i_401_n_1 ;
  wire \labelOUTaux_reg[4]_i_402_n_1 ;
  wire \labelOUTaux_reg[4]_i_403_n_1 ;
  wire \labelOUTaux_reg[4]_i_404_n_1 ;
  wire \labelOUTaux_reg[4]_i_405_n_1 ;
  wire \labelOUTaux_reg[4]_i_406_n_1 ;
  wire \labelOUTaux_reg[4]_i_407_n_1 ;
  wire \labelOUTaux_reg[4]_i_408_n_1 ;
  wire \labelOUTaux_reg[4]_i_409_n_1 ;
  wire \labelOUTaux_reg[4]_i_40_n_1 ;
  wire \labelOUTaux_reg[4]_i_410_n_1 ;
  wire \labelOUTaux_reg[4]_i_411_n_1 ;
  wire \labelOUTaux_reg[4]_i_412_n_1 ;
  wire \labelOUTaux_reg[4]_i_413_n_1 ;
  wire \labelOUTaux_reg[4]_i_414_n_1 ;
  wire \labelOUTaux_reg[4]_i_415_n_1 ;
  wire \labelOUTaux_reg[4]_i_416_n_1 ;
  wire \labelOUTaux_reg[4]_i_417_n_1 ;
  wire \labelOUTaux_reg[4]_i_418_n_1 ;
  wire \labelOUTaux_reg[4]_i_419_n_1 ;
  wire \labelOUTaux_reg[4]_i_41_n_1 ;
  wire \labelOUTaux_reg[4]_i_420_n_1 ;
  wire \labelOUTaux_reg[4]_i_421_n_1 ;
  wire \labelOUTaux_reg[4]_i_422_n_1 ;
  wire \labelOUTaux_reg[4]_i_423_n_1 ;
  wire \labelOUTaux_reg[4]_i_424_n_1 ;
  wire \labelOUTaux_reg[4]_i_425_n_1 ;
  wire \labelOUTaux_reg[4]_i_426_n_1 ;
  wire \labelOUTaux_reg[4]_i_427_n_1 ;
  wire \labelOUTaux_reg[4]_i_428_n_1 ;
  wire \labelOUTaux_reg[4]_i_429_n_1 ;
  wire \labelOUTaux_reg[4]_i_42_n_1 ;
  wire \labelOUTaux_reg[4]_i_430_n_1 ;
  wire \labelOUTaux_reg[4]_i_431_n_1 ;
  wire \labelOUTaux_reg[4]_i_432_n_1 ;
  wire \labelOUTaux_reg[4]_i_433_n_1 ;
  wire \labelOUTaux_reg[4]_i_434_n_1 ;
  wire \labelOUTaux_reg[4]_i_435_n_1 ;
  wire \labelOUTaux_reg[4]_i_436_n_1 ;
  wire \labelOUTaux_reg[4]_i_437_n_1 ;
  wire \labelOUTaux_reg[4]_i_438_n_1 ;
  wire \labelOUTaux_reg[4]_i_439_n_1 ;
  wire \labelOUTaux_reg[4]_i_43_n_1 ;
  wire \labelOUTaux_reg[4]_i_440_n_1 ;
  wire \labelOUTaux_reg[4]_i_441_n_1 ;
  wire \labelOUTaux_reg[4]_i_442_n_1 ;
  wire \labelOUTaux_reg[4]_i_443_n_1 ;
  wire \labelOUTaux_reg[4]_i_444_n_1 ;
  wire \labelOUTaux_reg[4]_i_445_n_1 ;
  wire \labelOUTaux_reg[4]_i_446_n_1 ;
  wire \labelOUTaux_reg[4]_i_447_n_1 ;
  wire \labelOUTaux_reg[4]_i_448_n_1 ;
  wire \labelOUTaux_reg[4]_i_449_n_1 ;
  wire \labelOUTaux_reg[4]_i_44_n_1 ;
  wire \labelOUTaux_reg[4]_i_450_n_1 ;
  wire \labelOUTaux_reg[4]_i_451_n_1 ;
  wire \labelOUTaux_reg[4]_i_452_n_1 ;
  wire \labelOUTaux_reg[4]_i_453_n_1 ;
  wire \labelOUTaux_reg[4]_i_454_n_1 ;
  wire \labelOUTaux_reg[4]_i_455_n_1 ;
  wire \labelOUTaux_reg[4]_i_456_n_1 ;
  wire \labelOUTaux_reg[4]_i_457_n_1 ;
  wire \labelOUTaux_reg[4]_i_458_n_1 ;
  wire \labelOUTaux_reg[4]_i_459_n_1 ;
  wire \labelOUTaux_reg[4]_i_45_n_1 ;
  wire \labelOUTaux_reg[4]_i_460_n_1 ;
  wire \labelOUTaux_reg[4]_i_461_n_1 ;
  wire \labelOUTaux_reg[4]_i_462_n_1 ;
  wire \labelOUTaux_reg[4]_i_463_n_1 ;
  wire \labelOUTaux_reg[4]_i_464_n_1 ;
  wire \labelOUTaux_reg[4]_i_465_n_1 ;
  wire \labelOUTaux_reg[4]_i_466_n_1 ;
  wire \labelOUTaux_reg[4]_i_467_n_1 ;
  wire \labelOUTaux_reg[4]_i_468_n_1 ;
  wire \labelOUTaux_reg[4]_i_469_n_1 ;
  wire \labelOUTaux_reg[4]_i_46_n_1 ;
  wire \labelOUTaux_reg[4]_i_470_n_1 ;
  wire \labelOUTaux_reg[4]_i_471_n_1 ;
  wire \labelOUTaux_reg[4]_i_472_n_1 ;
  wire \labelOUTaux_reg[4]_i_473_n_1 ;
  wire \labelOUTaux_reg[4]_i_474_n_1 ;
  wire \labelOUTaux_reg[4]_i_475_n_1 ;
  wire \labelOUTaux_reg[4]_i_476_n_1 ;
  wire \labelOUTaux_reg[4]_i_477_n_1 ;
  wire \labelOUTaux_reg[4]_i_478_n_1 ;
  wire \labelOUTaux_reg[4]_i_479_n_1 ;
  wire \labelOUTaux_reg[4]_i_47_n_1 ;
  wire \labelOUTaux_reg[4]_i_480_n_1 ;
  wire \labelOUTaux_reg[4]_i_481_n_1 ;
  wire \labelOUTaux_reg[4]_i_482_n_1 ;
  wire \labelOUTaux_reg[4]_i_48_n_1 ;
  wire \labelOUTaux_reg[4]_i_49_n_1 ;
  wire \labelOUTaux_reg[4]_i_4_n_1 ;
  wire \labelOUTaux_reg[4]_i_50_n_1 ;
  wire \labelOUTaux_reg[4]_i_51_n_1 ;
  wire \labelOUTaux_reg[4]_i_52_n_1 ;
  wire \labelOUTaux_reg[4]_i_53_n_1 ;
  wire \labelOUTaux_reg[4]_i_54_n_1 ;
  wire \labelOUTaux_reg[4]_i_55_n_1 ;
  wire \labelOUTaux_reg[4]_i_56_n_1 ;
  wire \labelOUTaux_reg[4]_i_57_n_1 ;
  wire \labelOUTaux_reg[4]_i_58_n_1 ;
  wire \labelOUTaux_reg[4]_i_59_n_1 ;
  wire \labelOUTaux_reg[4]_i_5_n_1 ;
  wire \labelOUTaux_reg[4]_i_60_n_1 ;
  wire \labelOUTaux_reg[4]_i_61_n_1 ;
  wire \labelOUTaux_reg[4]_i_62_n_1 ;
  wire \labelOUTaux_reg[4]_i_63_n_1 ;
  wire \labelOUTaux_reg[4]_i_64_n_1 ;
  wire \labelOUTaux_reg[4]_i_65_n_1 ;
  wire \labelOUTaux_reg[4]_i_66_n_1 ;
  wire \labelOUTaux_reg[4]_i_67_n_1 ;
  wire \labelOUTaux_reg[4]_i_68_n_1 ;
  wire \labelOUTaux_reg[4]_i_69_n_1 ;
  wire \labelOUTaux_reg[4]_i_6_n_1 ;
  wire \labelOUTaux_reg[4]_i_70_n_1 ;
  wire \labelOUTaux_reg[4]_i_71_n_1 ;
  wire \labelOUTaux_reg[4]_i_72_n_1 ;
  wire \labelOUTaux_reg[4]_i_73_n_1 ;
  wire \labelOUTaux_reg[4]_i_74_n_1 ;
  wire \labelOUTaux_reg[4]_i_75_n_1 ;
  wire \labelOUTaux_reg[4]_i_76_n_1 ;
  wire \labelOUTaux_reg[4]_i_77_n_1 ;
  wire \labelOUTaux_reg[4]_i_78_n_1 ;
  wire \labelOUTaux_reg[4]_i_79_n_1 ;
  wire \labelOUTaux_reg[4]_i_7_n_1 ;
  wire \labelOUTaux_reg[4]_i_80_n_1 ;
  wire \labelOUTaux_reg[4]_i_81_n_1 ;
  wire \labelOUTaux_reg[4]_i_82_n_1 ;
  wire \labelOUTaux_reg[4]_i_83_n_1 ;
  wire \labelOUTaux_reg[4]_i_84_n_1 ;
  wire \labelOUTaux_reg[4]_i_85_n_1 ;
  wire \labelOUTaux_reg[4]_i_86_n_1 ;
  wire \labelOUTaux_reg[4]_i_87_n_1 ;
  wire \labelOUTaux_reg[4]_i_88_n_1 ;
  wire \labelOUTaux_reg[4]_i_89_n_1 ;
  wire \labelOUTaux_reg[4]_i_8_n_1 ;
  wire \labelOUTaux_reg[4]_i_90_n_1 ;
  wire \labelOUTaux_reg[4]_i_91_n_1 ;
  wire \labelOUTaux_reg[4]_i_92_n_1 ;
  wire \labelOUTaux_reg[4]_i_93_n_1 ;
  wire \labelOUTaux_reg[4]_i_94_n_1 ;
  wire \labelOUTaux_reg[4]_i_95_n_1 ;
  wire \labelOUTaux_reg[4]_i_96_n_1 ;
  wire \labelOUTaux_reg[4]_i_97_n_1 ;
  wire \labelOUTaux_reg[4]_i_98_n_1 ;
  wire \labelOUTaux_reg[4]_i_99_n_1 ;
  wire \labelOUTaux_reg[4]_i_9_n_1 ;
  wire [31:0]min1;
  wire [31:0]min10;
  wire \min10[0]_i_1_n_1 ;
  wire \min10[10]_i_1_n_1 ;
  wire \min10[11]_i_1_n_1 ;
  wire \min10[12]_i_1_n_1 ;
  wire \min10[13]_i_1_n_1 ;
  wire \min10[14]_i_1_n_1 ;
  wire \min10[15]_i_1_n_1 ;
  wire \min10[16]_i_1_n_1 ;
  wire \min10[17]_i_1_n_1 ;
  wire \min10[18]_i_1_n_1 ;
  wire \min10[19]_i_1_n_1 ;
  wire \min10[1]_i_1_n_1 ;
  wire \min10[20]_i_1_n_1 ;
  wire \min10[21]_i_1_n_1 ;
  wire \min10[22]_i_1_n_1 ;
  wire \min10[23]_i_1_n_1 ;
  wire \min10[24]_i_1_n_1 ;
  wire \min10[25]_i_1_n_1 ;
  wire \min10[26]_i_1_n_1 ;
  wire \min10[27]_i_1_n_1 ;
  wire \min10[28]_i_1_n_1 ;
  wire \min10[29]_i_1_n_1 ;
  wire \min10[2]_i_1_n_1 ;
  wire \min10[30]_i_1_n_1 ;
  wire \min10[31]_i_10_n_1 ;
  wire \min10[31]_i_11_n_1 ;
  wire \min10[31]_i_12_n_1 ;
  wire \min10[31]_i_13_n_1 ;
  wire \min10[31]_i_14_n_1 ;
  wire \min10[31]_i_16_n_1 ;
  wire \min10[31]_i_17_n_1 ;
  wire \min10[31]_i_18_n_1 ;
  wire \min10[31]_i_19_n_1 ;
  wire \min10[31]_i_20_n_1 ;
  wire \min10[31]_i_21_n_1 ;
  wire \min10[31]_i_22_n_1 ;
  wire \min10[31]_i_23_n_1 ;
  wire \min10[31]_i_25_n_1 ;
  wire \min10[31]_i_26_n_1 ;
  wire \min10[31]_i_27_n_1 ;
  wire \min10[31]_i_28_n_1 ;
  wire \min10[31]_i_29_n_1 ;
  wire \min10[31]_i_2_n_1 ;
  wire \min10[31]_i_30_n_1 ;
  wire \min10[31]_i_31_n_1 ;
  wire \min10[31]_i_32_n_1 ;
  wire \min10[31]_i_33_n_1 ;
  wire \min10[31]_i_34_n_1 ;
  wire \min10[31]_i_35_n_1 ;
  wire \min10[31]_i_36_n_1 ;
  wire \min10[31]_i_37_n_1 ;
  wire \min10[31]_i_38_n_1 ;
  wire \min10[31]_i_39_n_1 ;
  wire \min10[31]_i_3_n_1 ;
  wire \min10[31]_i_40_n_1 ;
  wire \min10[31]_i_4_n_1 ;
  wire \min10[31]_i_7_n_1 ;
  wire \min10[31]_i_8_n_1 ;
  wire \min10[31]_i_9_n_1 ;
  wire \min10[3]_i_1_n_1 ;
  wire \min10[4]_i_1_n_1 ;
  wire \min10[5]_i_1_n_1 ;
  wire \min10[6]_i_1_n_1 ;
  wire \min10[7]_i_1_n_1 ;
  wire \min10[8]_i_1_n_1 ;
  wire \min10[9]_i_1_n_1 ;
  wire \min10_reg[31]_i_15_n_1 ;
  wire \min10_reg[31]_i_24_n_1 ;
  wire \min10_reg[31]_i_6_n_1 ;
  wire \min1[31]_i_10_n_1 ;
  wire \min1[31]_i_11_n_1 ;
  wire \min1[31]_i_13_n_1 ;
  wire \min1[31]_i_14_n_1 ;
  wire \min1[31]_i_15_n_1 ;
  wire \min1[31]_i_16_n_1 ;
  wire \min1[31]_i_17_n_1 ;
  wire \min1[31]_i_18_n_1 ;
  wire \min1[31]_i_19_n_1 ;
  wire \min1[31]_i_20_n_1 ;
  wire \min1[31]_i_21_n_1 ;
  wire \min1[31]_i_23_n_1 ;
  wire \min1[31]_i_24_n_1 ;
  wire \min1[31]_i_25_n_1 ;
  wire \min1[31]_i_26_n_1 ;
  wire \min1[31]_i_27_n_1 ;
  wire \min1[31]_i_28_n_1 ;
  wire \min1[31]_i_29_n_1 ;
  wire \min1[31]_i_30_n_1 ;
  wire \min1[31]_i_31_n_1 ;
  wire \min1[31]_i_32_n_1 ;
  wire \min1[31]_i_33_n_1 ;
  wire \min1[31]_i_34_n_1 ;
  wire \min1[31]_i_35_n_1 ;
  wire \min1[31]_i_36_n_1 ;
  wire \min1[31]_i_37_n_1 ;
  wire \min1[31]_i_38_n_1 ;
  wire \min1[31]_i_4_n_1 ;
  wire \min1[31]_i_5_n_1 ;
  wire \min1[31]_i_6_n_1 ;
  wire \min1[31]_i_7_n_1 ;
  wire \min1[31]_i_8_n_1 ;
  wire \min1[31]_i_9_n_1 ;
  wire \min1_reg[31]_i_12_n_1 ;
  wire \min1_reg[31]_i_22_n_1 ;
  wire \min1_reg[31]_i_3_n_1 ;
  wire [31:0]min2;
  wire \min2[31]_i_11_n_1 ;
  wire \min2[31]_i_12_n_1 ;
  wire \min2[31]_i_13_n_1 ;
  wire \min2[31]_i_14_n_1 ;
  wire \min2[31]_i_15_n_1 ;
  wire \min2[31]_i_16_n_1 ;
  wire \min2[31]_i_17_n_1 ;
  wire \min2[31]_i_18_n_1 ;
  wire \min2[31]_i_20_n_1 ;
  wire \min2[31]_i_21_n_1 ;
  wire \min2[31]_i_22_n_1 ;
  wire \min2[31]_i_23_n_1 ;
  wire \min2[31]_i_24_n_1 ;
  wire \min2[31]_i_25_n_1 ;
  wire \min2[31]_i_26_n_1 ;
  wire \min2[31]_i_27_n_1 ;
  wire \min2[31]_i_28_n_1 ;
  wire \min2[31]_i_29_n_1 ;
  wire \min2[31]_i_31_n_1 ;
  wire \min2[31]_i_32_n_1 ;
  wire \min2[31]_i_33_n_1 ;
  wire \min2[31]_i_34_n_1 ;
  wire \min2[31]_i_35_n_1 ;
  wire \min2[31]_i_36_n_1 ;
  wire \min2[31]_i_37_n_1 ;
  wire \min2[31]_i_38_n_1 ;
  wire \min2[31]_i_39_n_1 ;
  wire \min2[31]_i_40_n_1 ;
  wire \min2[31]_i_41_n_1 ;
  wire \min2[31]_i_42_n_1 ;
  wire \min2[31]_i_43_n_1 ;
  wire \min2[31]_i_44_n_1 ;
  wire \min2[31]_i_45_n_1 ;
  wire \min2[31]_i_46_n_1 ;
  wire \min2[31]_i_47_n_1 ;
  wire \min2[31]_i_48_n_1 ;
  wire \min2[31]_i_49_n_1 ;
  wire \min2[31]_i_50_n_1 ;
  wire \min2[31]_i_51_n_1 ;
  wire \min2[31]_i_52_n_1 ;
  wire \min2[31]_i_53_n_1 ;
  wire \min2[31]_i_54_n_1 ;
  wire \min2[31]_i_56_n_1 ;
  wire \min2[31]_i_57_n_1 ;
  wire \min2[31]_i_58_n_1 ;
  wire \min2[31]_i_59_n_1 ;
  wire \min2[31]_i_5_n_1 ;
  wire \min2[31]_i_60_n_1 ;
  wire \min2[31]_i_61_n_1 ;
  wire \min2[31]_i_62_n_1 ;
  wire \min2[31]_i_63_n_1 ;
  wire \min2[31]_i_64_n_1 ;
  wire \min2[31]_i_65_n_1 ;
  wire \min2[31]_i_66_n_1 ;
  wire \min2[31]_i_67_n_1 ;
  wire \min2[31]_i_68_n_1 ;
  wire \min2[31]_i_69_n_1 ;
  wire \min2[31]_i_70_n_1 ;
  wire \min2[31]_i_71_n_1 ;
  wire \min2[31]_i_72_n_1 ;
  wire \min2[31]_i_73_n_1 ;
  wire \min2[31]_i_74_n_1 ;
  wire \min2[31]_i_75_n_1 ;
  wire \min2[31]_i_76_n_1 ;
  wire \min2[31]_i_77_n_1 ;
  wire \min2[31]_i_78_n_1 ;
  wire \min2[31]_i_79_n_1 ;
  wire \min2[31]_i_7_n_1 ;
  wire \min2[31]_i_80_n_1 ;
  wire \min2[31]_i_81_n_1 ;
  wire \min2[31]_i_82_n_1 ;
  wire \min2[31]_i_83_n_1 ;
  wire \min2[31]_i_8_n_1 ;
  wire \min2[31]_i_9_n_1 ;
  wire [31:0]min2_aux;
  wire [7:0]min2_label;
  wire \min2_reg[31]_i_10_n_1 ;
  wire \min2_reg[31]_i_19_n_1 ;
  wire \min2_reg[31]_i_30_n_1 ;
  wire \min2_reg[31]_i_3_n_2 ;
  wire \min2_reg[31]_i_55_n_1 ;
  wire \min2_reg[31]_i_6_n_1 ;
  wire [31:0]min3;
  wire \min3[31]_i_10_n_1 ;
  wire \min3[31]_i_11_n_1 ;
  wire \min3[31]_i_12_n_1 ;
  wire \min3[31]_i_13_n_1 ;
  wire \min3[31]_i_14_n_1 ;
  wire \min3[31]_i_16_n_1 ;
  wire \min3[31]_i_17_n_1 ;
  wire \min3[31]_i_18_n_1 ;
  wire \min3[31]_i_1_n_1 ;
  wire \min3[31]_i_20_n_1 ;
  wire \min3[31]_i_21_n_1 ;
  wire \min3[31]_i_22_n_1 ;
  wire \min3[31]_i_23_n_1 ;
  wire \min3[31]_i_24_n_1 ;
  wire \min3[31]_i_25_n_1 ;
  wire \min3[31]_i_26_n_1 ;
  wire \min3[31]_i_27_n_1 ;
  wire \min3[31]_i_29_n_1 ;
  wire \min3[31]_i_30_n_1 ;
  wire \min3[31]_i_31_n_1 ;
  wire \min3[31]_i_32_n_1 ;
  wire \min3[31]_i_34_n_1 ;
  wire \min3[31]_i_35_n_1 ;
  wire \min3[31]_i_36_n_1 ;
  wire \min3[31]_i_37_n_1 ;
  wire \min3[31]_i_38_n_1 ;
  wire \min3[31]_i_39_n_1 ;
  wire \min3[31]_i_40_n_1 ;
  wire \min3[31]_i_41_n_1 ;
  wire \min3[31]_i_42_n_1 ;
  wire \min3[31]_i_43_n_1 ;
  wire \min3[31]_i_44_n_1 ;
  wire \min3[31]_i_45_n_1 ;
  wire \min3[31]_i_46_n_1 ;
  wire \min3[31]_i_47_n_1 ;
  wire \min3[31]_i_48_n_1 ;
  wire \min3[31]_i_49_n_1 ;
  wire \min3[31]_i_50_n_1 ;
  wire \min3[31]_i_51_n_1 ;
  wire \min3[31]_i_52_n_1 ;
  wire \min3[31]_i_53_n_1 ;
  wire \min3[31]_i_5_n_1 ;
  wire \min3[31]_i_7_n_1 ;
  wire \min3[31]_i_8_n_1 ;
  wire \min3[31]_i_9_n_1 ;
  wire [31:0]min3_aux;
  wire [7:0]min3_label;
  wire [3:0]\min3_reg[31]_0 ;
  wire \min3_reg[31]_i_15_n_1 ;
  wire \min3_reg[31]_i_19_n_1 ;
  wire \min3_reg[31]_i_28_n_1 ;
  wire \min3_reg[31]_i_33_n_1 ;
  wire \min3_reg[31]_i_4_n_2 ;
  wire \min3_reg[31]_i_6_n_1 ;
  wire \min3_reg[7]_0 ;
  wire \min3_reg[7]_1 ;
  wire \min3_reg[7]_2 ;
  wire [31:0]min4;
  wire \min4[0]_i_1_n_1 ;
  wire \min4[10]_i_1_n_1 ;
  wire \min4[11]_i_1_n_1 ;
  wire \min4[12]_i_1_n_1 ;
  wire \min4[13]_i_1_n_1 ;
  wire \min4[14]_i_1_n_1 ;
  wire \min4[15]_i_1_n_1 ;
  wire \min4[16]_i_1_n_1 ;
  wire \min4[17]_i_1_n_1 ;
  wire \min4[18]_i_1_n_1 ;
  wire \min4[19]_i_1_n_1 ;
  wire \min4[1]_i_1_n_1 ;
  wire \min4[20]_i_1_n_1 ;
  wire \min4[21]_i_1_n_1 ;
  wire \min4[22]_i_1_n_1 ;
  wire \min4[23]_i_1_n_1 ;
  wire \min4[24]_i_1_n_1 ;
  wire \min4[25]_i_1_n_1 ;
  wire \min4[26]_i_1_n_1 ;
  wire \min4[27]_i_1_n_1 ;
  wire \min4[28]_i_1_n_1 ;
  wire \min4[29]_i_1_n_1 ;
  wire \min4[2]_i_1_n_1 ;
  wire \min4[30]_i_1_n_1 ;
  wire \min4[31]_i_10_n_1 ;
  wire \min4[31]_i_11_n_1 ;
  wire \min4[31]_i_12_n_1 ;
  wire \min4[31]_i_13_n_1 ;
  wire \min4[31]_i_14_n_1 ;
  wire \min4[31]_i_16_n_1 ;
  wire \min4[31]_i_17_n_1 ;
  wire \min4[31]_i_18_n_1 ;
  wire \min4[31]_i_19_n_1 ;
  wire \min4[31]_i_20_n_1 ;
  wire \min4[31]_i_21_n_1 ;
  wire \min4[31]_i_22_n_1 ;
  wire \min4[31]_i_23_n_1 ;
  wire \min4[31]_i_25_n_1 ;
  wire \min4[31]_i_26_n_1 ;
  wire \min4[31]_i_27_n_1 ;
  wire \min4[31]_i_28_n_1 ;
  wire \min4[31]_i_29_n_1 ;
  wire \min4[31]_i_2_n_1 ;
  wire \min4[31]_i_30_n_1 ;
  wire \min4[31]_i_31_n_1 ;
  wire \min4[31]_i_32_n_1 ;
  wire \min4[31]_i_33_n_1 ;
  wire \min4[31]_i_34_n_1 ;
  wire \min4[31]_i_35_n_1 ;
  wire \min4[31]_i_36_n_1 ;
  wire \min4[31]_i_37_n_1 ;
  wire \min4[31]_i_38_n_1 ;
  wire \min4[31]_i_39_n_1 ;
  wire \min4[31]_i_40_n_1 ;
  wire \min4[31]_i_4_n_1 ;
  wire \min4[31]_i_5_n_1 ;
  wire \min4[31]_i_7_n_1 ;
  wire \min4[31]_i_8_n_1 ;
  wire \min4[31]_i_9_n_1 ;
  wire \min4[3]_i_1_n_1 ;
  wire \min4[4]_i_1_n_1 ;
  wire \min4[5]_i_1_n_1 ;
  wire \min4[6]_i_1_n_1 ;
  wire \min4[7]_i_1_n_1 ;
  wire \min4[8]_i_1_n_1 ;
  wire \min4[9]_i_1_n_1 ;
  wire \min4_reg[19]_0 ;
  wire \min4_reg[19]_1 ;
  wire \min4_reg[19]_2 ;
  wire \min4_reg[31]_i_15_n_1 ;
  wire \min4_reg[31]_i_24_n_1 ;
  wire \min4_reg[31]_i_6_n_1 ;
  wire [31:0]min5;
  wire \min5[0]_i_1_n_1 ;
  wire \min5[10]_i_1_n_1 ;
  wire \min5[11]_i_1_n_1 ;
  wire \min5[12]_i_1_n_1 ;
  wire \min5[13]_i_1_n_1 ;
  wire \min5[14]_i_1_n_1 ;
  wire \min5[15]_i_1_n_1 ;
  wire \min5[16]_i_1_n_1 ;
  wire \min5[17]_i_1_n_1 ;
  wire \min5[18]_i_1_n_1 ;
  wire \min5[19]_i_1_n_1 ;
  wire \min5[1]_i_1_n_1 ;
  wire \min5[20]_i_1_n_1 ;
  wire \min5[21]_i_1_n_1 ;
  wire \min5[22]_i_1_n_1 ;
  wire \min5[23]_i_1_n_1 ;
  wire \min5[24]_i_1_n_1 ;
  wire \min5[25]_i_1_n_1 ;
  wire \min5[26]_i_1_n_1 ;
  wire \min5[27]_i_1_n_1 ;
  wire \min5[28]_i_1_n_1 ;
  wire \min5[29]_i_1_n_1 ;
  wire \min5[2]_i_1_n_1 ;
  wire \min5[30]_i_1_n_1 ;
  wire \min5[31]_i_10_n_1 ;
  wire \min5[31]_i_11_n_1 ;
  wire \min5[31]_i_12_n_1 ;
  wire \min5[31]_i_13_n_1 ;
  wire \min5[31]_i_14_n_1 ;
  wire \min5[31]_i_17_n_1 ;
  wire \min5[31]_i_18_n_1 ;
  wire \min5[31]_i_19_n_1 ;
  wire \min5[31]_i_20_n_1 ;
  wire \min5[31]_i_21_n_1 ;
  wire \min5[31]_i_22_n_1 ;
  wire \min5[31]_i_23_n_1 ;
  wire \min5[31]_i_24_n_1 ;
  wire \min5[31]_i_26_n_1 ;
  wire \min5[31]_i_27_n_1 ;
  wire \min5[31]_i_28_n_1 ;
  wire \min5[31]_i_2_n_1 ;
  wire \min5[31]_i_30_n_1 ;
  wire \min5[31]_i_31_n_1 ;
  wire \min5[31]_i_32_n_1 ;
  wire \min5[31]_i_33_n_1 ;
  wire \min5[31]_i_34_n_1 ;
  wire \min5[31]_i_35_n_1 ;
  wire \min5[31]_i_36_n_1 ;
  wire \min5[31]_i_37_n_1 ;
  wire \min5[31]_i_39_n_1 ;
  wire \min5[31]_i_40_n_1 ;
  wire \min5[31]_i_41_n_1 ;
  wire \min5[31]_i_42_n_1 ;
  wire \min5[31]_i_43_n_1 ;
  wire \min5[31]_i_44_n_1 ;
  wire \min5[31]_i_45_n_1 ;
  wire \min5[31]_i_46_n_1 ;
  wire \min5[31]_i_47_n_1 ;
  wire \min5[31]_i_48_n_1 ;
  wire \min5[31]_i_49_n_1 ;
  wire \min5[31]_i_4_n_1 ;
  wire \min5[31]_i_50_n_1 ;
  wire \min5[31]_i_51_n_1 ;
  wire \min5[31]_i_52_n_1 ;
  wire \min5[31]_i_53_n_1 ;
  wire \min5[31]_i_54_n_1 ;
  wire \min5[31]_i_5_n_1 ;
  wire \min5[31]_i_7_n_1 ;
  wire \min5[31]_i_8_n_1 ;
  wire \min5[31]_i_9_n_1 ;
  wire \min5[3]_i_1_n_1 ;
  wire \min5[4]_i_1_n_1 ;
  wire \min5[5]_i_1_n_1 ;
  wire \min5[6]_i_1_n_1 ;
  wire \min5[7]_i_1_n_1 ;
  wire \min5[8]_i_1_n_1 ;
  wire \min5[9]_i_1_n_1 ;
  wire \min5_reg[31]_i_15_n_2 ;
  wire \min5_reg[31]_i_16_n_1 ;
  wire \min5_reg[31]_i_25_n_1 ;
  wire \min5_reg[31]_i_29_n_1 ;
  wire \min5_reg[31]_i_38_n_1 ;
  wire \min5_reg[31]_i_6_n_1 ;
  wire [31:0]min6;
  wire \min6[0]_i_1_n_1 ;
  wire \min6[10]_i_1_n_1 ;
  wire \min6[11]_i_1_n_1 ;
  wire \min6[12]_i_1_n_1 ;
  wire \min6[13]_i_1_n_1 ;
  wire \min6[14]_i_1_n_1 ;
  wire \min6[15]_i_1_n_1 ;
  wire \min6[16]_i_1_n_1 ;
  wire \min6[17]_i_1_n_1 ;
  wire \min6[18]_i_1_n_1 ;
  wire \min6[19]_i_1_n_1 ;
  wire \min6[1]_i_1_n_1 ;
  wire \min6[20]_i_1_n_1 ;
  wire \min6[21]_i_1_n_1 ;
  wire \min6[22]_i_1_n_1 ;
  wire \min6[23]_i_1_n_1 ;
  wire \min6[24]_i_1_n_1 ;
  wire \min6[25]_i_1_n_1 ;
  wire \min6[26]_i_1_n_1 ;
  wire \min6[27]_i_1_n_1 ;
  wire \min6[28]_i_1_n_1 ;
  wire \min6[29]_i_1_n_1 ;
  wire \min6[2]_i_1_n_1 ;
  wire \min6[30]_i_1_n_1 ;
  wire \min6[31]_i_10_n_1 ;
  wire \min6[31]_i_11_n_1 ;
  wire \min6[31]_i_12_n_1 ;
  wire \min6[31]_i_13_n_1 ;
  wire \min6[31]_i_14_n_1 ;
  wire \min6[31]_i_16_n_1 ;
  wire \min6[31]_i_17_n_1 ;
  wire \min6[31]_i_18_n_1 ;
  wire \min6[31]_i_19_n_1 ;
  wire \min6[31]_i_20_n_1 ;
  wire \min6[31]_i_21_n_1 ;
  wire \min6[31]_i_22_n_1 ;
  wire \min6[31]_i_23_n_1 ;
  wire \min6[31]_i_25_n_1 ;
  wire \min6[31]_i_26_n_1 ;
  wire \min6[31]_i_27_n_1 ;
  wire \min6[31]_i_28_n_1 ;
  wire \min6[31]_i_29_n_1 ;
  wire \min6[31]_i_2_n_1 ;
  wire \min6[31]_i_30_n_1 ;
  wire \min6[31]_i_31_n_1 ;
  wire \min6[31]_i_32_n_1 ;
  wire \min6[31]_i_33_n_1 ;
  wire \min6[31]_i_34_n_1 ;
  wire \min6[31]_i_35_n_1 ;
  wire \min6[31]_i_36_n_1 ;
  wire \min6[31]_i_37_n_1 ;
  wire \min6[31]_i_38_n_1 ;
  wire \min6[31]_i_39_n_1 ;
  wire \min6[31]_i_3_n_1 ;
  wire \min6[31]_i_40_n_1 ;
  wire \min6[31]_i_4_n_1 ;
  wire \min6[31]_i_7_n_1 ;
  wire \min6[31]_i_8_n_1 ;
  wire \min6[31]_i_9_n_1 ;
  wire \min6[3]_i_1_n_1 ;
  wire \min6[4]_i_1_n_1 ;
  wire \min6[5]_i_1_n_1 ;
  wire \min6[6]_i_1_n_1 ;
  wire \min6[7]_i_1_n_1 ;
  wire \min6[8]_i_1_n_1 ;
  wire \min6[9]_i_1_n_1 ;
  wire \min6_reg[31]_i_15_n_1 ;
  wire \min6_reg[31]_i_24_n_1 ;
  wire \min6_reg[31]_i_6_n_1 ;
  wire [31:0]min7;
  wire \min7[0]_i_1_n_1 ;
  wire \min7[10]_i_1_n_1 ;
  wire \min7[11]_i_1_n_1 ;
  wire \min7[12]_i_1_n_1 ;
  wire \min7[13]_i_1_n_1 ;
  wire \min7[14]_i_1_n_1 ;
  wire \min7[15]_i_1_n_1 ;
  wire \min7[16]_i_1_n_1 ;
  wire \min7[17]_i_1_n_1 ;
  wire \min7[18]_i_1_n_1 ;
  wire \min7[19]_i_1_n_1 ;
  wire \min7[1]_i_1_n_1 ;
  wire \min7[20]_i_1_n_1 ;
  wire \min7[21]_i_1_n_1 ;
  wire \min7[22]_i_1_n_1 ;
  wire \min7[23]_i_1_n_1 ;
  wire \min7[24]_i_1_n_1 ;
  wire \min7[25]_i_1_n_1 ;
  wire \min7[26]_i_1_n_1 ;
  wire \min7[27]_i_1_n_1 ;
  wire \min7[28]_i_1_n_1 ;
  wire \min7[29]_i_1_n_1 ;
  wire \min7[2]_i_1_n_1 ;
  wire \min7[30]_i_1_n_1 ;
  wire \min7[31]_i_11_n_1 ;
  wire \min7[31]_i_12_n_1 ;
  wire \min7[31]_i_13_n_1 ;
  wire \min7[31]_i_14_n_1 ;
  wire \min7[31]_i_15_n_1 ;
  wire \min7[31]_i_16_n_1 ;
  wire \min7[31]_i_17_n_1 ;
  wire \min7[31]_i_18_n_1 ;
  wire \min7[31]_i_2_n_1 ;
  wire \min7[31]_i_3_n_1 ;
  wire \min7[31]_i_4_n_1 ;
  wire \min7[31]_i_7_n_1 ;
  wire \min7[31]_i_8_n_1 ;
  wire \min7[31]_i_9_n_1 ;
  wire \min7[3]_i_1_n_1 ;
  wire \min7[4]_i_1_n_1 ;
  wire \min7[5]_i_1_n_1 ;
  wire \min7[6]_i_1_n_1 ;
  wire \min7[7]_i_1_n_1 ;
  wire \min7[8]_i_1_n_1 ;
  wire \min7[9]_i_1_n_1 ;
  wire \min7_reg[31]_i_10_n_1 ;
  wire \min7_reg[31]_i_5_n_2 ;
  wire \min7_reg[31]_i_6_n_1 ;
  wire [31:0]min8;
  wire \min8[0]_i_1_n_1 ;
  wire \min8[10]_i_1_n_1 ;
  wire \min8[11]_i_1_n_1 ;
  wire \min8[12]_i_1_n_1 ;
  wire \min8[13]_i_1_n_1 ;
  wire \min8[14]_i_1_n_1 ;
  wire \min8[15]_i_1_n_1 ;
  wire \min8[16]_i_1_n_1 ;
  wire \min8[17]_i_1_n_1 ;
  wire \min8[18]_i_1_n_1 ;
  wire \min8[19]_i_1_n_1 ;
  wire \min8[1]_i_1_n_1 ;
  wire \min8[20]_i_1_n_1 ;
  wire \min8[21]_i_1_n_1 ;
  wire \min8[22]_i_1_n_1 ;
  wire \min8[23]_i_1_n_1 ;
  wire \min8[24]_i_1_n_1 ;
  wire \min8[25]_i_1_n_1 ;
  wire \min8[26]_i_1_n_1 ;
  wire \min8[27]_i_1_n_1 ;
  wire \min8[28]_i_1_n_1 ;
  wire \min8[29]_i_1_n_1 ;
  wire \min8[2]_i_1_n_1 ;
  wire \min8[30]_i_1_n_1 ;
  wire \min8[31]_i_10_n_1 ;
  wire \min8[31]_i_11_n_1 ;
  wire \min8[31]_i_12_n_1 ;
  wire \min8[31]_i_13_n_1 ;
  wire \min8[31]_i_14_n_1 ;
  wire \min8[31]_i_15_n_1 ;
  wire \min8[31]_i_17_n_1 ;
  wire \min8[31]_i_18_n_1 ;
  wire \min8[31]_i_19_n_1 ;
  wire \min8[31]_i_20_n_1 ;
  wire \min8[31]_i_21_n_1 ;
  wire \min8[31]_i_22_n_1 ;
  wire \min8[31]_i_23_n_1 ;
  wire \min8[31]_i_24_n_1 ;
  wire \min8[31]_i_26_n_1 ;
  wire \min8[31]_i_27_n_1 ;
  wire \min8[31]_i_28_n_1 ;
  wire \min8[31]_i_29_n_1 ;
  wire \min8[31]_i_2_n_1 ;
  wire \min8[31]_i_30_n_1 ;
  wire \min8[31]_i_31_n_1 ;
  wire \min8[31]_i_32_n_1 ;
  wire \min8[31]_i_33_n_1 ;
  wire \min8[31]_i_35_n_1 ;
  wire \min8[31]_i_36_n_1 ;
  wire \min8[31]_i_37_n_1 ;
  wire \min8[31]_i_38_n_1 ;
  wire \min8[31]_i_39_n_1 ;
  wire \min8[31]_i_3_n_1 ;
  wire \min8[31]_i_40_n_1 ;
  wire \min8[31]_i_41_n_1 ;
  wire \min8[31]_i_42_n_1 ;
  wire \min8[31]_i_44_n_1 ;
  wire \min8[31]_i_45_n_1 ;
  wire \min8[31]_i_46_n_1 ;
  wire \min8[31]_i_47_n_1 ;
  wire \min8[31]_i_48_n_1 ;
  wire \min8[31]_i_49_n_1 ;
  wire \min8[31]_i_50_n_1 ;
  wire \min8[31]_i_51_n_1 ;
  wire \min8[31]_i_53_n_1 ;
  wire \min8[31]_i_54_n_1 ;
  wire \min8[31]_i_55_n_1 ;
  wire \min8[31]_i_56_n_1 ;
  wire \min8[31]_i_57_n_1 ;
  wire \min8[31]_i_58_n_1 ;
  wire \min8[31]_i_59_n_1 ;
  wire \min8[31]_i_60_n_1 ;
  wire \min8[31]_i_61_n_1 ;
  wire \min8[31]_i_62_n_1 ;
  wire \min8[31]_i_63_n_1 ;
  wire \min8[31]_i_64_n_1 ;
  wire \min8[31]_i_65_n_1 ;
  wire \min8[31]_i_66_n_1 ;
  wire \min8[31]_i_67_n_1 ;
  wire \min8[31]_i_68_n_1 ;
  wire \min8[31]_i_69_n_1 ;
  wire \min8[31]_i_6_n_1 ;
  wire \min8[31]_i_70_n_1 ;
  wire \min8[31]_i_71_n_1 ;
  wire \min8[31]_i_72_n_1 ;
  wire \min8[31]_i_73_n_1 ;
  wire \min8[31]_i_74_n_1 ;
  wire \min8[31]_i_75_n_1 ;
  wire \min8[31]_i_76_n_1 ;
  wire \min8[31]_i_8_n_1 ;
  wire \min8[31]_i_9_n_1 ;
  wire \min8[3]_i_1_n_1 ;
  wire \min8[4]_i_1_n_1 ;
  wire \min8[5]_i_1_n_1 ;
  wire \min8[6]_i_1_n_1 ;
  wire \min8[7]_i_1_n_1 ;
  wire \min8[8]_i_1_n_1 ;
  wire \min8[9]_i_1_n_1 ;
  wire \min8_reg[31]_i_16_n_1 ;
  wire \min8_reg[31]_i_25_n_1 ;
  wire \min8_reg[31]_i_34_n_1 ;
  wire \min8_reg[31]_i_43_n_1 ;
  wire \min8_reg[31]_i_52_n_1 ;
  wire \min8_reg[31]_i_7_n_1 ;
  wire [31:0]min9;
  wire \min9[0]_i_1_n_1 ;
  wire \min9[10]_i_1_n_1 ;
  wire \min9[11]_i_1_n_1 ;
  wire \min9[12]_i_1_n_1 ;
  wire \min9[13]_i_1_n_1 ;
  wire \min9[14]_i_1_n_1 ;
  wire \min9[15]_i_1_n_1 ;
  wire \min9[16]_i_1_n_1 ;
  wire \min9[17]_i_1_n_1 ;
  wire \min9[18]_i_1_n_1 ;
  wire \min9[19]_i_1_n_1 ;
  wire \min9[1]_i_1_n_1 ;
  wire \min9[20]_i_1_n_1 ;
  wire \min9[21]_i_1_n_1 ;
  wire \min9[22]_i_1_n_1 ;
  wire \min9[23]_i_1_n_1 ;
  wire \min9[24]_i_1_n_1 ;
  wire \min9[25]_i_1_n_1 ;
  wire \min9[26]_i_1_n_1 ;
  wire \min9[27]_i_1_n_1 ;
  wire \min9[28]_i_1_n_1 ;
  wire \min9[29]_i_1_n_1 ;
  wire \min9[2]_i_1_n_1 ;
  wire \min9[30]_i_1_n_1 ;
  wire \min9[31]_i_10_n_1 ;
  wire \min9[31]_i_11_n_1 ;
  wire \min9[31]_i_12_n_1 ;
  wire \min9[31]_i_14_n_1 ;
  wire \min9[31]_i_15_n_1 ;
  wire \min9[31]_i_16_n_1 ;
  wire \min9[31]_i_17_n_1 ;
  wire \min9[31]_i_18_n_1 ;
  wire \min9[31]_i_19_n_1 ;
  wire \min9[31]_i_20_n_1 ;
  wire \min9[31]_i_21_n_1 ;
  wire \min9[31]_i_2_n_1 ;
  wire \min9[31]_i_3_n_1 ;
  wire \min9[31]_i_4_n_1 ;
  wire \min9[31]_i_5_n_1 ;
  wire \min9[31]_i_6_n_1 ;
  wire \min9[31]_i_8_n_1 ;
  wire \min9[3]_i_1_n_1 ;
  wire \min9[4]_i_1_n_1 ;
  wire \min9[5]_i_1_n_1 ;
  wire \min9[6]_i_1_n_1 ;
  wire \min9[7]_i_1_n_1 ;
  wire \min9[8]_i_1_n_1 ;
  wire \min9[9]_i_1_n_1 ;
  wire \min9_reg[31]_i_13_n_1 ;
  wire \min9_reg[31]_i_7_n_2 ;
  wire \min9_reg[31]_i_9_n_1 ;
  wire [3:0]NLW_d_aux0_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_d_aux0_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_d_aux0_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_d_aux1_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_d_aux1_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_d_aux1_i_4_CO_UNCONNECTED;
  wire [3:0]\NLW_label10_reg[7]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_label10_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_label10_reg[7]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_label10_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_label10_reg[7]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_label10_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_label10_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_label4_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_label4_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_label4_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_label6_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_label6_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_label6_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_label8_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_label8_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_label8_reg[7]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_min10_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_min10_reg[31]_i_24_CO_UNCONNECTED ;
  wire [3:0]\NLW_min10_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_min10_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_min1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_min1_reg[31]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_min1_reg[31]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_min1_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_min2_reg[31]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_min2_reg[31]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_min2_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_min2_reg[31]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_min2_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_min2_reg[31]_i_55_CO_UNCONNECTED ;
  wire [3:0]\NLW_min2_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_min3_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_min3_reg[31]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_min3_reg[31]_i_28_CO_UNCONNECTED ;
  wire [3:0]\NLW_min3_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_min3_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:0]\NLW_min3_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_min3_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_min4_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_min4_reg[31]_i_24_CO_UNCONNECTED ;
  wire [3:0]\NLW_min4_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_min4_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_min5_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_min5_reg[31]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_min5_reg[31]_i_25_CO_UNCONNECTED ;
  wire [3:0]\NLW_min5_reg[31]_i_29_CO_UNCONNECTED ;
  wire [3:0]\NLW_min5_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_min5_reg[31]_i_38_CO_UNCONNECTED ;
  wire [3:0]\NLW_min5_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_min6_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_min6_reg[31]_i_24_CO_UNCONNECTED ;
  wire [3:0]\NLW_min6_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_min6_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_min7_reg[31]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_min7_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_min7_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_min8_reg[31]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_min8_reg[31]_i_25_CO_UNCONNECTED ;
  wire [3:0]\NLW_min8_reg[31]_i_34_CO_UNCONNECTED ;
  wire [3:0]\NLW_min8_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_min8_reg[31]_i_43_CO_UNCONNECTED ;
  wire [3:0]\NLW_min8_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_min8_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:0]\NLW_min8_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_min9_reg[31]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_min9_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_min9_reg[31]_i_9_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    d_aux0
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({A[15],A[15],A}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(\<const0> ),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({d_aux0_n_75,d_aux0_n_76,d_aux0_n_77,d_aux0_n_78,d_aux0_n_79,d_aux0_n_80,d_aux0_n_81,d_aux0_n_82,d_aux0_n_83,d_aux0_n_84,d_aux0_n_85,d_aux0_n_86,d_aux0_n_87,d_aux0_n_88,d_aux0_n_89,d_aux0_n_90,d_aux0_n_91,d_aux0_n_92,d_aux0_n_93,d_aux0_n_94,d_aux0_n_95,d_aux0_n_96,d_aux0_n_97,d_aux0_n_98,d_aux0_n_99,d_aux0_n_100,d_aux0_n_101,d_aux0_n_102,d_aux0_n_103,d_aux0_n_104,d_aux0_n_105,d_aux0_n_106}),
        .PCIN({d_aux1_n_107,d_aux1_n_108,d_aux1_n_109,d_aux1_n_110,d_aux1_n_111,d_aux1_n_112,d_aux1_n_113,d_aux1_n_114,d_aux1_n_115,d_aux1_n_116,d_aux1_n_117,d_aux1_n_118,d_aux1_n_119,d_aux1_n_120,d_aux1_n_121,d_aux1_n_122,d_aux1_n_123,d_aux1_n_124,d_aux1_n_125,d_aux1_n_126,d_aux1_n_127,d_aux1_n_128,d_aux1_n_129,d_aux1_n_130,d_aux1_n_131,d_aux1_n_132,d_aux1_n_133,d_aux1_n_134,d_aux1_n_135,d_aux1_n_136,d_aux1_n_137,d_aux1_n_138,d_aux1_n_139,d_aux1_n_140,d_aux1_n_141,d_aux1_n_142,d_aux1_n_143,d_aux1_n_144,d_aux1_n_145,d_aux1_n_146,d_aux1_n_147,d_aux1_n_148,d_aux1_n_149,d_aux1_n_150,d_aux1_n_151,d_aux1_n_152,d_aux1_n_153,d_aux1_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 d_aux0_i_1
       (.CI(d_aux0_i_2_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,d_aux0_0[14:12]}),
        .O(A[15:12]),
        .S({d_aux0_i_5_n_1,d_aux0_i_6_n_1,d_aux0_i_7_n_1,d_aux0_i_8_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_10
       (.I0(d_aux0_0[10]),
        .I1(d_aux0_1[10]),
        .O(d_aux0_i_10_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_11
       (.I0(d_aux0_0[9]),
        .I1(d_aux0_1[9]),
        .O(d_aux0_i_11_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_12
       (.I0(d_aux0_0[8]),
        .I1(d_aux0_1[8]),
        .O(d_aux0_i_12_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_13
       (.I0(d_aux0_0[7]),
        .I1(d_aux0_1[7]),
        .O(d_aux0_i_13_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_14
       (.I0(d_aux0_0[6]),
        .I1(d_aux0_1[6]),
        .O(d_aux0_i_14_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_15
       (.I0(d_aux0_0[5]),
        .I1(d_aux0_1[5]),
        .O(d_aux0_i_15_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_16
       (.I0(d_aux0_0[4]),
        .I1(d_aux0_1[4]),
        .O(d_aux0_i_16_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_17
       (.I0(d_aux0_0[3]),
        .I1(d_aux0_1[3]),
        .O(d_aux0_i_17_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_18
       (.I0(d_aux0_0[2]),
        .I1(d_aux0_1[2]),
        .O(d_aux0_i_18_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_19
       (.I0(d_aux0_0[1]),
        .I1(d_aux0_1[1]),
        .O(d_aux0_i_19_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 d_aux0_i_2
       (.CI(d_aux0_i_3_n_1),
        .CO({d_aux0_i_2_n_1,NLW_d_aux0_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(d_aux0_0[11:8]),
        .O(A[11:8]),
        .S({d_aux0_i_9_n_1,d_aux0_i_10_n_1,d_aux0_i_11_n_1,d_aux0_i_12_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_20
       (.I0(d_aux0_0[0]),
        .I1(d_aux0_1[0]),
        .O(d_aux0_i_20_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 d_aux0_i_3
       (.CI(d_aux0_i_4_n_1),
        .CO({d_aux0_i_3_n_1,NLW_d_aux0_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(d_aux0_0[7:4]),
        .O(A[7:4]),
        .S({d_aux0_i_13_n_1,d_aux0_i_14_n_1,d_aux0_i_15_n_1,d_aux0_i_16_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 d_aux0_i_4
       (.CI(\<const0> ),
        .CO({d_aux0_i_4_n_1,NLW_d_aux0_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI(d_aux0_0[3:0]),
        .O(A[3:0]),
        .S({d_aux0_i_17_n_1,d_aux0_i_18_n_1,d_aux0_i_19_n_1,d_aux0_i_20_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_5
       (.I0(d_aux0_0[15]),
        .I1(d_aux0_1[15]),
        .O(d_aux0_i_5_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_6
       (.I0(d_aux0_0[14]),
        .I1(d_aux0_1[14]),
        .O(d_aux0_i_6_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_7
       (.I0(d_aux0_0[13]),
        .I1(d_aux0_1[13]),
        .O(d_aux0_i_7_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_8
       (.I0(d_aux0_0[12]),
        .I1(d_aux0_1[12]),
        .O(d_aux0_i_8_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux0_i_9
       (.I0(d_aux0_0[11]),
        .I1(d_aux0_1[11]),
        .O(d_aux0_i_9_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    d_aux1
       (.A({d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_6,d_aux1_i_1_n_7,d_aux1_i_1_n_8,d_aux1_i_2_n_5,d_aux1_i_2_n_6,d_aux1_i_2_n_7,d_aux1_i_2_n_8,d_aux1_i_3_n_5,d_aux1_i_3_n_6,d_aux1_i_3_n_7,d_aux1_i_3_n_8,d_aux1_i_4_n_5,d_aux1_i_4_n_6,d_aux1_i_4_n_7,d_aux1_i_4_n_8}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_5,d_aux1_i_1_n_6,d_aux1_i_1_n_7,d_aux1_i_1_n_8,d_aux1_i_2_n_5,d_aux1_i_2_n_6,d_aux1_i_2_n_7,d_aux1_i_2_n_8,d_aux1_i_3_n_5,d_aux1_i_3_n_6,d_aux1_i_3_n_7,d_aux1_i_3_n_8,d_aux1_i_4_n_5,d_aux1_i_4_n_6,d_aux1_i_4_n_7,d_aux1_i_4_n_8}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(\<const0> ),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({d_aux1_n_107,d_aux1_n_108,d_aux1_n_109,d_aux1_n_110,d_aux1_n_111,d_aux1_n_112,d_aux1_n_113,d_aux1_n_114,d_aux1_n_115,d_aux1_n_116,d_aux1_n_117,d_aux1_n_118,d_aux1_n_119,d_aux1_n_120,d_aux1_n_121,d_aux1_n_122,d_aux1_n_123,d_aux1_n_124,d_aux1_n_125,d_aux1_n_126,d_aux1_n_127,d_aux1_n_128,d_aux1_n_129,d_aux1_n_130,d_aux1_n_131,d_aux1_n_132,d_aux1_n_133,d_aux1_n_134,d_aux1_n_135,d_aux1_n_136,d_aux1_n_137,d_aux1_n_138,d_aux1_n_139,d_aux1_n_140,d_aux1_n_141,d_aux1_n_142,d_aux1_n_143,d_aux1_n_144,d_aux1_n_145,d_aux1_n_146,d_aux1_n_147,d_aux1_n_148,d_aux1_n_149,d_aux1_n_150,d_aux1_n_151,d_aux1_n_152,d_aux1_n_153,d_aux1_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 d_aux1_i_1
       (.CI(d_aux1_i_2_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,d_aux1_0[14:12]}),
        .O({d_aux1_i_1_n_5,d_aux1_i_1_n_6,d_aux1_i_1_n_7,d_aux1_i_1_n_8}),
        .S({d_aux1_i_5_n_1,d_aux1_i_6_n_1,d_aux1_i_7_n_1,d_aux1_i_8_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_10
       (.I0(d_aux1_0[10]),
        .I1(d_aux1_1[10]),
        .O(d_aux1_i_10_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_11
       (.I0(d_aux1_0[9]),
        .I1(d_aux1_1[9]),
        .O(d_aux1_i_11_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_12
       (.I0(d_aux1_0[8]),
        .I1(d_aux1_1[8]),
        .O(d_aux1_i_12_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_13
       (.I0(d_aux1_0[7]),
        .I1(d_aux1_1[7]),
        .O(d_aux1_i_13_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_14
       (.I0(d_aux1_0[6]),
        .I1(d_aux1_1[6]),
        .O(d_aux1_i_14_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_15
       (.I0(d_aux1_0[5]),
        .I1(d_aux1_1[5]),
        .O(d_aux1_i_15_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_16
       (.I0(d_aux1_0[4]),
        .I1(d_aux1_1[4]),
        .O(d_aux1_i_16_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_17
       (.I0(d_aux1_0[3]),
        .I1(d_aux1_1[3]),
        .O(d_aux1_i_17_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_18
       (.I0(d_aux1_0[2]),
        .I1(d_aux1_1[2]),
        .O(d_aux1_i_18_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_19
       (.I0(d_aux1_0[1]),
        .I1(d_aux1_1[1]),
        .O(d_aux1_i_19_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 d_aux1_i_2
       (.CI(d_aux1_i_3_n_1),
        .CO({d_aux1_i_2_n_1,NLW_d_aux1_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(d_aux1_0[11:8]),
        .O({d_aux1_i_2_n_5,d_aux1_i_2_n_6,d_aux1_i_2_n_7,d_aux1_i_2_n_8}),
        .S({d_aux1_i_9_n_1,d_aux1_i_10_n_1,d_aux1_i_11_n_1,d_aux1_i_12_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_20
       (.I0(d_aux1_0[0]),
        .I1(d_aux1_1[0]),
        .O(d_aux1_i_20_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 d_aux1_i_3
       (.CI(d_aux1_i_4_n_1),
        .CO({d_aux1_i_3_n_1,NLW_d_aux1_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(d_aux1_0[7:4]),
        .O({d_aux1_i_3_n_5,d_aux1_i_3_n_6,d_aux1_i_3_n_7,d_aux1_i_3_n_8}),
        .S({d_aux1_i_13_n_1,d_aux1_i_14_n_1,d_aux1_i_15_n_1,d_aux1_i_16_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 d_aux1_i_4
       (.CI(\<const0> ),
        .CO({d_aux1_i_4_n_1,NLW_d_aux1_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI(d_aux1_0[3:0]),
        .O({d_aux1_i_4_n_5,d_aux1_i_4_n_6,d_aux1_i_4_n_7,d_aux1_i_4_n_8}),
        .S({d_aux1_i_17_n_1,d_aux1_i_18_n_1,d_aux1_i_19_n_1,d_aux1_i_20_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_5
       (.I0(d_aux1_0[15]),
        .I1(d_aux1_1[15]),
        .O(d_aux1_i_5_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_6
       (.I0(d_aux1_0[14]),
        .I1(d_aux1_1[14]),
        .O(d_aux1_i_6_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_7
       (.I0(d_aux1_0[13]),
        .I1(d_aux1_1[13]),
        .O(d_aux1_i_7_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_8
       (.I0(d_aux1_0[12]),
        .I1(d_aux1_1[12]),
        .O(d_aux1_i_8_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    d_aux1_i_9
       (.I0(d_aux1_0[11]),
        .I1(d_aux1_1[11]),
        .O(d_aux1_i_9_n_1));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \label10[0]_i_1 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .I3(\label1_reg[7]_0 [0]),
        .I4(label9[0]),
        .O(\label10[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \label10[1]_i_1 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .I3(\label1_reg[7]_0 [1]),
        .I4(label9[1]),
        .O(\label10[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \label10[2]_i_1 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .I3(\label1_reg[7]_0 [2]),
        .I4(label9[2]),
        .O(\label10[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \label10[3]_i_1 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .I3(\label1_reg[7]_0 [3]),
        .I4(label9[3]),
        .O(\label10[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \label10[4]_i_1 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .I3(\label1_reg[7]_0 [4]),
        .I4(label9[4]),
        .O(\label10[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \label10[5]_i_1 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .I3(\label1_reg[7]_0 [5]),
        .I4(label9[5]),
        .O(\label10[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \label10[6]_i_1 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .I3(\label1_reg[7]_0 [6]),
        .I4(label9[6]),
        .O(\label10[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \label10[7]_i_1 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .I3(\label1_reg[7]_0 [7]),
        .I4(label9[7]),
        .O(\label10[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \label10[7]_i_10 
       (.I0(min9[28]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_78),
        .I3(min9[29]),
        .I4(d_aux0_n_77),
        .O(\label10[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_11 
       (.I0(min9[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(min9[26]),
        .I4(d_aux0_n_80),
        .O(\label10[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_12 
       (.I0(min9[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(min9[24]),
        .I4(d_aux0_n_82),
        .O(\label10[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \label10[7]_i_13 
       (.I0(d_aux0_n_75),
        .I1(min9[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[30]),
        .O(\label10[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_14 
       (.I0(d_aux0_n_77),
        .I1(min9[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[28]),
        .O(\label10[7]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_15 
       (.I0(d_aux0_n_80),
        .I1(min9[26]),
        .I2(d_aux0_n_79),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[27]),
        .O(\label10[7]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_16 
       (.I0(d_aux0_n_82),
        .I1(min9[24]),
        .I2(d_aux0_n_81),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[25]),
        .O(\label10[7]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_18 
       (.I0(min9[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min9[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min9[21]),
        .O(\label10[7]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_19 
       (.I0(\min2[31]_i_48_n_1 ),
        .I1(min9[20]),
        .I2(min9[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(min9[18]),
        .I5(\min2[31]_i_46_n_1 ),
        .O(\label10[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_20 
       (.I0(min9[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min9[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min9[15]),
        .O(\label10[7]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_21 
       (.I0(\min2[31]_i_54_n_1 ),
        .I1(min9[14]),
        .I2(min9[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(min9[12]),
        .I5(\min2[31]_i_52_n_1 ),
        .O(\label10[7]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \label10[7]_i_23 
       (.I0(min9[22]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_84),
        .I3(min9[23]),
        .I4(d_aux0_n_83),
        .O(\label10[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_24 
       (.I0(min9[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(min9[20]),
        .I4(d_aux0_n_86),
        .O(\label10[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_25 
       (.I0(min9[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(min9[18]),
        .I4(d_aux0_n_88),
        .O(\label10[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \label10[7]_i_26 
       (.I0(min9[16]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_90),
        .I3(min9[17]),
        .I4(d_aux0_n_89),
        .O(\label10[7]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_27 
       (.I0(d_aux0_n_83),
        .I1(min9[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[22]),
        .O(\label10[7]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_28 
       (.I0(d_aux0_n_86),
        .I1(min9[20]),
        .I2(d_aux0_n_85),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[21]),
        .O(\label10[7]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_29 
       (.I0(d_aux0_n_88),
        .I1(min9[18]),
        .I2(d_aux0_n_87),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[19]),
        .O(\label10[7]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_30 
       (.I0(d_aux0_n_89),
        .I1(min9[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[16]),
        .O(\label10[7]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_31 
       (.I0(min9[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min9[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min9[9]),
        .O(\label10[7]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_32 
       (.I0(\min2[31]_i_69_n_1 ),
        .I1(min9[8]),
        .I2(min9[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(min9[6]),
        .I5(\min2[31]_i_67_n_1 ),
        .O(\label10[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_33 
       (.I0(min9[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min9[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min9[3]),
        .O(\label10[7]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_34 
       (.I0(\min2[31]_i_75_n_1 ),
        .I1(min9[2]),
        .I2(min9[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(min9[0]),
        .I5(\min2[31]_i_73_n_1 ),
        .O(\label10[7]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_36 
       (.I0(min9[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(min9[14]),
        .I4(d_aux0_n_92),
        .O(\label10[7]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_37 
       (.I0(min9[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(min9[12]),
        .I4(d_aux0_n_94),
        .O(\label10[7]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \label10[7]_i_38 
       (.I0(min9[10]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_96),
        .I3(min9[11]),
        .I4(d_aux0_n_95),
        .O(\label10[7]_i_38_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_39 
       (.I0(min9[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(min9[8]),
        .I4(d_aux0_n_98),
        .O(\label10[7]_i_39_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_40 
       (.I0(d_aux0_n_92),
        .I1(min9[14]),
        .I2(d_aux0_n_91),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[15]),
        .O(\label10[7]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_41 
       (.I0(d_aux0_n_94),
        .I1(min9[12]),
        .I2(d_aux0_n_93),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[13]),
        .O(\label10[7]_i_41_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_42 
       (.I0(d_aux0_n_95),
        .I1(min9[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[10]),
        .O(\label10[7]_i_42_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_43 
       (.I0(d_aux0_n_98),
        .I1(min9[8]),
        .I2(d_aux0_n_97),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[9]),
        .O(\label10[7]_i_43_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_44 
       (.I0(min9[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(min9[6]),
        .I4(d_aux0_n_100),
        .O(\label10[7]_i_44_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \label10[7]_i_45 
       (.I0(min9[4]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_102),
        .I3(min9[5]),
        .I4(d_aux0_n_101),
        .O(\label10[7]_i_45_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_46 
       (.I0(min9[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(min9[2]),
        .I4(d_aux0_n_104),
        .O(\label10[7]_i_46_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \label10[7]_i_47 
       (.I0(min9[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(min9[0]),
        .I4(d_aux0_n_106),
        .O(\label10[7]_i_47_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_48 
       (.I0(d_aux0_n_100),
        .I1(min9[6]),
        .I2(d_aux0_n_99),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[7]),
        .O(\label10[7]_i_48_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_49 
       (.I0(d_aux0_n_101),
        .I1(min9[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[4]),
        .O(\label10[7]_i_49_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \label10[7]_i_5 
       (.I0(d_aux0_n_75),
        .I1(min9[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[30]),
        .O(\label10[7]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_50 
       (.I0(d_aux0_n_104),
        .I1(min9[2]),
        .I2(d_aux0_n_103),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[3]),
        .O(\label10[7]_i_50_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \label10[7]_i_51 
       (.I0(d_aux0_n_106),
        .I1(min9[0]),
        .I2(d_aux0_n_105),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min9[1]),
        .O(\label10[7]_i_51_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_6 
       (.I0(min9[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min9[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min9[27]),
        .O(\label10[7]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label10[7]_i_7 
       (.I0(\min2[31]_i_29_n_1 ),
        .I1(min9[26]),
        .I2(min9[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(min9[24]),
        .I5(\min2[31]_i_27_n_1 ),
        .O(\label10[7]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h02330002)) 
    \label10[7]_i_9 
       (.I0(min9[30]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_76),
        .I3(min9[31]),
        .I4(d_aux0_n_75),
        .O(\label10[7]_i_9_n_1 ));
  FDPE \label10_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\label10[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label10[0]));
  FDPE \label10_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\label10[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label10[1]));
  FDPE \label10_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\label10[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label10[2]));
  FDPE \label10_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\label10[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label10[3]));
  FDPE \label10_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\label10[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label10[4]));
  FDPE \label10_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\label10[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label10[5]));
  FDPE \label10_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\label10[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label10[6]));
  FDPE \label10_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\label10[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label10[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label10_reg[7]_i_17 
       (.CI(\<const0> ),
        .CO({\label10_reg[7]_i_17_n_1 ,\NLW_label10_reg[7]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\label10[7]_i_31_n_1 ,\label10[7]_i_32_n_1 ,\label10[7]_i_33_n_1 ,\label10[7]_i_34_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label10_reg[7]_i_2 
       (.CI(\label10_reg[7]_i_4_n_1 ),
        .CO({\label10_reg[7]_i_2_n_2 ,\NLW_label10_reg[7]_i_2_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\label10[7]_i_5_n_1 ,\label10[7]_i_6_n_1 ,\label10[7]_i_7_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label10_reg[7]_i_22 
       (.CI(\label10_reg[7]_i_35_n_1 ),
        .CO({\label10_reg[7]_i_22_n_1 ,\NLW_label10_reg[7]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\label10[7]_i_36_n_1 ,\label10[7]_i_37_n_1 ,\label10[7]_i_38_n_1 ,\label10[7]_i_39_n_1 }),
        .S({\label10[7]_i_40_n_1 ,\label10[7]_i_41_n_1 ,\label10[7]_i_42_n_1 ,\label10[7]_i_43_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label10_reg[7]_i_3 
       (.CI(\label10_reg[7]_i_8_n_1 ),
        .CO({en90,\NLW_label10_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\label10[7]_i_9_n_1 ,\label10[7]_i_10_n_1 ,\label10[7]_i_11_n_1 ,\label10[7]_i_12_n_1 }),
        .S({\label10[7]_i_13_n_1 ,\label10[7]_i_14_n_1 ,\label10[7]_i_15_n_1 ,\label10[7]_i_16_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label10_reg[7]_i_35 
       (.CI(\<const0> ),
        .CO({\label10_reg[7]_i_35_n_1 ,\NLW_label10_reg[7]_i_35_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\label10[7]_i_44_n_1 ,\label10[7]_i_45_n_1 ,\label10[7]_i_46_n_1 ,\label10[7]_i_47_n_1 }),
        .S({\label10[7]_i_48_n_1 ,\label10[7]_i_49_n_1 ,\label10[7]_i_50_n_1 ,\label10[7]_i_51_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label10_reg[7]_i_4 
       (.CI(\label10_reg[7]_i_17_n_1 ),
        .CO({\label10_reg[7]_i_4_n_1 ,\NLW_label10_reg[7]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\label10[7]_i_18_n_1 ,\label10[7]_i_19_n_1 ,\label10[7]_i_20_n_1 ,\label10[7]_i_21_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label10_reg[7]_i_8 
       (.CI(\label10_reg[7]_i_22_n_1 ),
        .CO({\label10_reg[7]_i_8_n_1 ,\NLW_label10_reg[7]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\label10[7]_i_23_n_1 ,\label10[7]_i_24_n_1 ,\label10[7]_i_25_n_1 ,\label10[7]_i_26_n_1 }),
        .S({\label10[7]_i_27_n_1 ,\label10[7]_i_28_n_1 ,\label10[7]_i_29_n_1 ,\label10[7]_i_30_n_1 }));
  FDPE \label1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(\label1_reg[7]_0 [0]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label1[0]));
  FDPE \label1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(\label1_reg[7]_0 [1]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label1[1]));
  FDPE \label1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(\label1_reg[7]_0 [2]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label1[2]));
  FDPE \label1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(\label1_reg[7]_0 [3]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label1[3]));
  FDPE \label1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(\label1_reg[7]_0 [4]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label1[4]));
  FDPE \label1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(\label1_reg[7]_0 [5]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label1[5]));
  FDPE \label1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(\label1_reg[7]_0 [6]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label1[6]));
  FDPE \label1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(\label1_reg[7]_0 [7]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label1[7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \label2[0]_i_1 
       (.I0(\label1_reg[7]_0 [0]),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(label1[0]),
        .O(min2_label[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \label2[1]_i_1 
       (.I0(\label1_reg[7]_0 [1]),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(label1[1]),
        .O(min2_label[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \label2[2]_i_1 
       (.I0(\label1_reg[7]_0 [2]),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(label1[2]),
        .O(min2_label[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \label2[3]_i_1 
       (.I0(\label1_reg[7]_0 [3]),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(label1[3]),
        .O(min2_label[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \label2[4]_i_1 
       (.I0(\label1_reg[7]_0 [4]),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(label1[4]),
        .O(min2_label[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \label2[5]_i_1 
       (.I0(\label1_reg[7]_0 [5]),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(label1[5]),
        .O(min2_label[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \label2[6]_i_1 
       (.I0(\label1_reg[7]_0 [6]),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(label1[6]),
        .O(min2_label[6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \label2[7]_i_1 
       (.I0(\label1_reg[7]_0 [7]),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(label1[7]),
        .O(min2_label[7]));
  FDPE \label2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_label[0]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label2[0]));
  FDPE \label2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_label[1]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label2[1]));
  FDPE \label2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_label[2]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label2[2]));
  FDPE \label2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_label[3]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label2[3]));
  FDPE \label2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_label[4]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label2[4]));
  FDPE \label2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_label[5]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label2[5]));
  FDPE \label2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_label[6]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label2[6]));
  FDPE \label2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_label[7]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label2[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \label3[0]_i_1 
       (.I0(\label1_reg[7]_0 [0]),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(label2[0]),
        .O(min3_label[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \label3[1]_i_1 
       (.I0(\label1_reg[7]_0 [1]),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(label2[1]),
        .O(min3_label[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \label3[2]_i_1 
       (.I0(\label1_reg[7]_0 [2]),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(label2[2]),
        .O(min3_label[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \label3[3]_i_1 
       (.I0(\label1_reg[7]_0 [3]),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(label2[3]),
        .O(min3_label[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \label3[4]_i_1 
       (.I0(\label1_reg[7]_0 [4]),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(label2[4]),
        .O(min3_label[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \label3[5]_i_1 
       (.I0(\label1_reg[7]_0 [5]),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(label2[5]),
        .O(min3_label[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \label3[6]_i_1 
       (.I0(\label1_reg[7]_0 [6]),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(label2[6]),
        .O(min3_label[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \label3[7]_i_1 
       (.I0(\label1_reg[7]_0 [7]),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(label2[7]),
        .O(min3_label[7]));
  FDPE \label3_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_label[0]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label3[0]));
  FDPE \label3_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_label[1]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label3[1]));
  FDPE \label3_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_label[2]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label3[2]));
  FDPE \label3_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_label[3]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label3[3]));
  FDPE \label3_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_label[4]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label3[4]));
  FDPE \label3_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_label[5]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label3[5]));
  FDPE \label3_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_label[6]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label3[6]));
  FDPE \label3_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_label[7]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label3[7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \label4[0]_i_1 
       (.I0(\label1_reg[7]_0 [0]),
        .I1(en30),
        .I2(\min3[31]_i_5_n_1 ),
        .I3(\label4_reg[7]_i_2_n_2 ),
        .I4(label3[0]),
        .O(\label4[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \label4[1]_i_1 
       (.I0(\label1_reg[7]_0 [1]),
        .I1(en30),
        .I2(\min3[31]_i_5_n_1 ),
        .I3(\label4_reg[7]_i_2_n_2 ),
        .I4(label3[1]),
        .O(\label4[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \label4[2]_i_1 
       (.I0(\label1_reg[7]_0 [2]),
        .I1(en30),
        .I2(\min3[31]_i_5_n_1 ),
        .I3(\label4_reg[7]_i_2_n_2 ),
        .I4(label3[2]),
        .O(\label4[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \label4[3]_i_1 
       (.I0(\label1_reg[7]_0 [3]),
        .I1(en30),
        .I2(\min3[31]_i_5_n_1 ),
        .I3(\label4_reg[7]_i_2_n_2 ),
        .I4(label3[3]),
        .O(\label4[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \label4[4]_i_1 
       (.I0(\label1_reg[7]_0 [4]),
        .I1(en30),
        .I2(\min3[31]_i_5_n_1 ),
        .I3(\label4_reg[7]_i_2_n_2 ),
        .I4(label3[4]),
        .O(\label4[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \label4[5]_i_1 
       (.I0(\label1_reg[7]_0 [5]),
        .I1(en30),
        .I2(\min3[31]_i_5_n_1 ),
        .I3(\label4_reg[7]_i_2_n_2 ),
        .I4(label3[5]),
        .O(\label4[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \label4[6]_i_1 
       (.I0(\label1_reg[7]_0 [6]),
        .I1(en30),
        .I2(\min3[31]_i_5_n_1 ),
        .I3(\label4_reg[7]_i_2_n_2 ),
        .I4(label3[6]),
        .O(\label4[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \label4[7]_i_1 
       (.I0(\label1_reg[7]_0 [7]),
        .I1(en30),
        .I2(\min3[31]_i_5_n_1 ),
        .I3(\label4_reg[7]_i_2_n_2 ),
        .I4(label3[7]),
        .O(\label4[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_10 
       (.I0(min3[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min3[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min3[15]),
        .O(\label4[7]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_11 
       (.I0(\min2[31]_i_54_n_1 ),
        .I1(min3[14]),
        .I2(min3[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(min3[12]),
        .I5(\min2[31]_i_52_n_1 ),
        .O(\label4[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_12 
       (.I0(min3[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min3[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min3[9]),
        .O(\label4[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_13 
       (.I0(\min2[31]_i_69_n_1 ),
        .I1(min3[8]),
        .I2(min3[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(min3[6]),
        .I5(\min2[31]_i_67_n_1 ),
        .O(\label4[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_14 
       (.I0(min3[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min3[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min3[3]),
        .O(\label4[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_15 
       (.I0(\min2[31]_i_75_n_1 ),
        .I1(min3[2]),
        .I2(min3[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(min3[0]),
        .I5(\min2[31]_i_73_n_1 ),
        .O(\label4[7]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \label4[7]_i_4 
       (.I0(d_aux0_n_75),
        .I1(min3[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[30]),
        .O(\label4[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_5 
       (.I0(min3[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min3[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min3[27]),
        .O(\label4[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_6 
       (.I0(\min2[31]_i_29_n_1 ),
        .I1(min3[26]),
        .I2(min3[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(min3[24]),
        .I5(\min2[31]_i_27_n_1 ),
        .O(\label4[7]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_8 
       (.I0(min3[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min3[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min3[21]),
        .O(\label4[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label4[7]_i_9 
       (.I0(\min2[31]_i_48_n_1 ),
        .I1(min3[20]),
        .I2(min3[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(min3[18]),
        .I5(\min2[31]_i_46_n_1 ),
        .O(\label4[7]_i_9_n_1 ));
  FDPE \label4_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\label4[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label4[0]));
  FDPE \label4_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\label4[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label4[1]));
  FDPE \label4_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\label4[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label4[2]));
  FDPE \label4_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\label4[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label4[3]));
  FDPE \label4_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\label4[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label4[4]));
  FDPE \label4_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\label4[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label4[5]));
  FDPE \label4_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\label4[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label4[6]));
  FDPE \label4_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\label4[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label4[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label4_reg[7]_i_2 
       (.CI(\label4_reg[7]_i_3_n_1 ),
        .CO({\label4_reg[7]_i_2_n_2 ,\NLW_label4_reg[7]_i_2_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\label4[7]_i_4_n_1 ,\label4[7]_i_5_n_1 ,\label4[7]_i_6_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label4_reg[7]_i_3 
       (.CI(\label4_reg[7]_i_7_n_1 ),
        .CO({\label4_reg[7]_i_3_n_1 ,\NLW_label4_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\label4[7]_i_8_n_1 ,\label4[7]_i_9_n_1 ,\label4[7]_i_10_n_1 ,\label4[7]_i_11_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label4_reg[7]_i_7 
       (.CI(\<const0> ),
        .CO({\label4_reg[7]_i_7_n_1 ,\NLW_label4_reg[7]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\label4[7]_i_12_n_1 ,\label4[7]_i_13_n_1 ,\label4[7]_i_14_n_1 ,\label4[7]_i_15_n_1 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \label5[0]_i_1 
       (.I0(\label1_reg[7]_0 [0]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(label4[0]),
        .O(\label5[0]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label5[1]_i_1 
       (.I0(\label1_reg[7]_0 [1]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(label4[1]),
        .O(\label5[1]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label5[2]_i_1 
       (.I0(\label1_reg[7]_0 [2]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(label4[2]),
        .O(\label5[2]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label5[3]_i_1 
       (.I0(\label1_reg[7]_0 [3]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(label4[3]),
        .O(\label5[3]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label5[4]_i_1 
       (.I0(\label1_reg[7]_0 [4]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(label4[4]),
        .O(\label5[4]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label5[5]_i_1 
       (.I0(\label1_reg[7]_0 [5]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(label4[5]),
        .O(\label5[5]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label5[6]_i_1 
       (.I0(\label1_reg[7]_0 [6]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(label4[6]),
        .O(\label5[6]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label5[7]_i_1 
       (.I0(\label1_reg[7]_0 [7]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(label4[7]),
        .O(\label5[7]_i_1_n_1 ));
  FDPE \label5_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\label5[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label5[0]));
  FDPE \label5_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\label5[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label5[1]));
  FDPE \label5_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\label5[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label5[2]));
  FDPE \label5_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\label5[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label5[3]));
  FDPE \label5_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\label5[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label5[4]));
  FDPE \label5_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\label5[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label5[5]));
  FDPE \label5_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\label5[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label5[6]));
  FDPE \label5_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\label5[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label5[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label6[0]_i_1 
       (.I0(\label1_reg[7]_0 [0]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(label5[0]),
        .O(\label6[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label6[1]_i_1 
       (.I0(\label1_reg[7]_0 [1]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(label5[1]),
        .O(\label6[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label6[2]_i_1 
       (.I0(\label1_reg[7]_0 [2]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(label5[2]),
        .O(\label6[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label6[3]_i_1 
       (.I0(\label1_reg[7]_0 [3]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(label5[3]),
        .O(\label6[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label6[4]_i_1 
       (.I0(\label1_reg[7]_0 [4]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(label5[4]),
        .O(\label6[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label6[5]_i_1 
       (.I0(\label1_reg[7]_0 [5]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(label5[5]),
        .O(\label6[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label6[6]_i_1 
       (.I0(\label1_reg[7]_0 [6]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(label5[6]),
        .O(\label6[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label6[7]_i_1 
       (.I0(\label1_reg[7]_0 [7]),
        .I1(\min5[31]_i_5_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(label5[7]),
        .O(\label6[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_10 
       (.I0(min5[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min5[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min5[15]),
        .O(\label6[7]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_11 
       (.I0(\min2[31]_i_54_n_1 ),
        .I1(min5[14]),
        .I2(min5[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(min5[12]),
        .I5(\min2[31]_i_52_n_1 ),
        .O(\label6[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_12 
       (.I0(min5[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min5[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min5[9]),
        .O(\label6[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_13 
       (.I0(\min2[31]_i_69_n_1 ),
        .I1(min5[8]),
        .I2(min5[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(min5[6]),
        .I5(\min2[31]_i_67_n_1 ),
        .O(\label6[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_14 
       (.I0(min5[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min5[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min5[3]),
        .O(\label6[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_15 
       (.I0(\min2[31]_i_75_n_1 ),
        .I1(min5[2]),
        .I2(min5[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(min5[0]),
        .I5(\min2[31]_i_73_n_1 ),
        .O(\label6[7]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \label6[7]_i_4 
       (.I0(d_aux0_n_75),
        .I1(min5[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[30]),
        .O(\label6[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_5 
       (.I0(min5[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min5[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min5[27]),
        .O(\label6[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_6 
       (.I0(\min2[31]_i_29_n_1 ),
        .I1(min5[26]),
        .I2(min5[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(min5[24]),
        .I5(\min2[31]_i_27_n_1 ),
        .O(\label6[7]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_8 
       (.I0(min5[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min5[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min5[21]),
        .O(\label6[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label6[7]_i_9 
       (.I0(\min2[31]_i_48_n_1 ),
        .I1(min5[20]),
        .I2(min5[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(min5[18]),
        .I5(\min2[31]_i_46_n_1 ),
        .O(\label6[7]_i_9_n_1 ));
  FDPE \label6_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\label6[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label6[0]));
  FDPE \label6_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\label6[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label6[1]));
  FDPE \label6_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\label6[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label6[2]));
  FDPE \label6_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\label6[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label6[3]));
  FDPE \label6_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\label6[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label6[4]));
  FDPE \label6_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\label6[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label6[5]));
  FDPE \label6_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\label6[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label6[6]));
  FDPE \label6_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\label6[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label6[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label6_reg[7]_i_2 
       (.CI(\label6_reg[7]_i_3_n_1 ),
        .CO({\label6_reg[7]_i_2_n_2 ,\NLW_label6_reg[7]_i_2_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\label6[7]_i_4_n_1 ,\label6[7]_i_5_n_1 ,\label6[7]_i_6_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label6_reg[7]_i_3 
       (.CI(\label6_reg[7]_i_7_n_1 ),
        .CO({\label6_reg[7]_i_3_n_1 ,\NLW_label6_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\label6[7]_i_8_n_1 ,\label6[7]_i_9_n_1 ,\label6[7]_i_10_n_1 ,\label6[7]_i_11_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label6_reg[7]_i_7 
       (.CI(\<const0> ),
        .CO({\label6_reg[7]_i_7_n_1 ,\NLW_label6_reg[7]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\label6[7]_i_12_n_1 ,\label6[7]_i_13_n_1 ,\label6[7]_i_14_n_1 ,\label6[7]_i_15_n_1 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \label7[0]_i_1 
       (.I0(\label1_reg[7]_0 [0]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(label6[0]),
        .O(\label7[0]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label7[1]_i_1 
       (.I0(\label1_reg[7]_0 [1]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(label6[1]),
        .O(\label7[1]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label7[2]_i_1 
       (.I0(\label1_reg[7]_0 [2]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(label6[2]),
        .O(\label7[2]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label7[3]_i_1 
       (.I0(\label1_reg[7]_0 [3]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(label6[3]),
        .O(\label7[3]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label7[4]_i_1 
       (.I0(\label1_reg[7]_0 [4]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(label6[4]),
        .O(\label7[4]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label7[5]_i_1 
       (.I0(\label1_reg[7]_0 [5]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(label6[5]),
        .O(\label7[5]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label7[6]_i_1 
       (.I0(\label1_reg[7]_0 [6]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(label6[6]),
        .O(\label7[6]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label7[7]_i_1 
       (.I0(\label1_reg[7]_0 [7]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(label6[7]),
        .O(\label7[7]_i_1_n_1 ));
  FDPE \label7_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\label7[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label7[0]));
  FDPE \label7_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\label7[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label7[1]));
  FDPE \label7_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\label7[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label7[2]));
  FDPE \label7_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\label7[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label7[3]));
  FDPE \label7_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\label7[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label7[4]));
  FDPE \label7_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\label7[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label7[5]));
  FDPE \label7_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\label7[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label7[6]));
  FDPE \label7_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\label7[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label7[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label8[0]_i_1 
       (.I0(\label1_reg[7]_0 [0]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(\label8_reg[7]_i_2_n_2 ),
        .I3(en70),
        .I4(label7[0]),
        .O(\label8[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label8[1]_i_1 
       (.I0(\label1_reg[7]_0 [1]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(\label8_reg[7]_i_2_n_2 ),
        .I3(en70),
        .I4(label7[1]),
        .O(\label8[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label8[2]_i_1 
       (.I0(\label1_reg[7]_0 [2]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(\label8_reg[7]_i_2_n_2 ),
        .I3(en70),
        .I4(label7[2]),
        .O(\label8[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label8[3]_i_1 
       (.I0(\label1_reg[7]_0 [3]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(\label8_reg[7]_i_2_n_2 ),
        .I3(en70),
        .I4(label7[3]),
        .O(\label8[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label8[4]_i_1 
       (.I0(\label1_reg[7]_0 [4]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(\label8_reg[7]_i_2_n_2 ),
        .I3(en70),
        .I4(label7[4]),
        .O(\label8[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label8[5]_i_1 
       (.I0(\label1_reg[7]_0 [5]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(\label8_reg[7]_i_2_n_2 ),
        .I3(en70),
        .I4(label7[5]),
        .O(\label8[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label8[6]_i_1 
       (.I0(\label1_reg[7]_0 [6]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(\label8_reg[7]_i_2_n_2 ),
        .I3(en70),
        .I4(label7[6]),
        .O(\label8[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \label8[7]_i_1 
       (.I0(\label1_reg[7]_0 [7]),
        .I1(\min7[31]_i_4_n_1 ),
        .I2(\label8_reg[7]_i_2_n_2 ),
        .I3(en70),
        .I4(label7[7]),
        .O(\label8[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_10 
       (.I0(min7[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min7[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min7[15]),
        .O(\label8[7]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_11 
       (.I0(\min2[31]_i_54_n_1 ),
        .I1(min7[14]),
        .I2(min7[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(min7[12]),
        .I5(\min2[31]_i_52_n_1 ),
        .O(\label8[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_12 
       (.I0(min7[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min7[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min7[9]),
        .O(\label8[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_13 
       (.I0(\min2[31]_i_69_n_1 ),
        .I1(min7[8]),
        .I2(min7[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(min7[6]),
        .I5(\min2[31]_i_67_n_1 ),
        .O(\label8[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_14 
       (.I0(min7[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min7[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min7[3]),
        .O(\label8[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_15 
       (.I0(\min2[31]_i_75_n_1 ),
        .I1(min7[2]),
        .I2(min7[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(min7[0]),
        .I5(\min2[31]_i_73_n_1 ),
        .O(\label8[7]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \label8[7]_i_4 
       (.I0(d_aux0_n_75),
        .I1(min7[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[30]),
        .O(\label8[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_5 
       (.I0(min7[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min7[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min7[27]),
        .O(\label8[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_6 
       (.I0(\min2[31]_i_29_n_1 ),
        .I1(min7[26]),
        .I2(min7[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(min7[24]),
        .I5(\min2[31]_i_27_n_1 ),
        .O(\label8[7]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_8 
       (.I0(min7[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min7[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min7[21]),
        .O(\label8[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \label8[7]_i_9 
       (.I0(\min2[31]_i_48_n_1 ),
        .I1(min7[20]),
        .I2(min7[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(min7[18]),
        .I5(\min2[31]_i_46_n_1 ),
        .O(\label8[7]_i_9_n_1 ));
  FDPE \label8_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\label8[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label8[0]));
  FDPE \label8_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\label8[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label8[1]));
  FDPE \label8_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\label8[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label8[2]));
  FDPE \label8_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\label8[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label8[3]));
  FDPE \label8_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\label8[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label8[4]));
  FDPE \label8_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\label8[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label8[5]));
  FDPE \label8_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\label8[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label8[6]));
  FDPE \label8_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\label8[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label8[7]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label8_reg[7]_i_2 
       (.CI(\label8_reg[7]_i_3_n_1 ),
        .CO({\label8_reg[7]_i_2_n_2 ,\NLW_label8_reg[7]_i_2_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\label8[7]_i_4_n_1 ,\label8[7]_i_5_n_1 ,\label8[7]_i_6_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label8_reg[7]_i_3 
       (.CI(\label8_reg[7]_i_7_n_1 ),
        .CO({\label8_reg[7]_i_3_n_1 ,\NLW_label8_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\label8[7]_i_8_n_1 ,\label8[7]_i_9_n_1 ,\label8[7]_i_10_n_1 ,\label8[7]_i_11_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \label8_reg[7]_i_7 
       (.CI(\<const0> ),
        .CO({\label8_reg[7]_i_7_n_1 ,\NLW_label8_reg[7]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\label8[7]_i_12_n_1 ,\label8[7]_i_13_n_1 ,\label8[7]_i_14_n_1 ,\label8[7]_i_15_n_1 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \label9[0]_i_1 
       (.I0(\label1_reg[7]_0 [0]),
        .I1(\min9[31]_i_5_n_1 ),
        .I2(label8[0]),
        .O(\label9[0]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label9[1]_i_1 
       (.I0(\label1_reg[7]_0 [1]),
        .I1(\min9[31]_i_5_n_1 ),
        .I2(label8[1]),
        .O(\label9[1]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label9[2]_i_1 
       (.I0(\label1_reg[7]_0 [2]),
        .I1(\min9[31]_i_5_n_1 ),
        .I2(label8[2]),
        .O(\label9[2]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label9[3]_i_1 
       (.I0(\label1_reg[7]_0 [3]),
        .I1(\min9[31]_i_5_n_1 ),
        .I2(label8[3]),
        .O(\label9[3]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label9[4]_i_1 
       (.I0(\label1_reg[7]_0 [4]),
        .I1(\min9[31]_i_5_n_1 ),
        .I2(label8[4]),
        .O(\label9[4]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label9[5]_i_1 
       (.I0(\label1_reg[7]_0 [5]),
        .I1(\min9[31]_i_5_n_1 ),
        .I2(label8[5]),
        .O(\label9[5]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label9[6]_i_1 
       (.I0(\label1_reg[7]_0 [6]),
        .I1(\min9[31]_i_5_n_1 ),
        .I2(label8[6]),
        .O(\label9[6]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \label9[7]_i_1 
       (.I0(\label1_reg[7]_0 [7]),
        .I1(\min9[31]_i_5_n_1 ),
        .I2(label8[7]),
        .O(\label9[7]_i_1_n_1 ));
  FDPE \label9_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\label9[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label9[0]));
  FDPE \label9_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\label9[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label9[1]));
  FDPE \label9_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\label9[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label9[2]));
  FDPE \label9_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\label9[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label9[3]));
  FDPE \label9_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\label9[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label9[4]));
  FDPE \label9_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\label9[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label9[5]));
  FDPE \label9_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\label9[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label9[6]));
  FDPE \label9_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\label9[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(label9[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \labelOUTaux_reg[0] 
       (.CLR(GND_2),
        .D(\labelOUTaux_reg[0]_i_1_n_1 ),
        .G(\labelOUTaux_reg[4]_i_2_n_1 ),
        .GE(VCC_2),
        .Q(\CONTROL_reg[1] [0]));
  LUT6 #(
    .INIT(64'h000F000F0000000E)) 
    \labelOUTaux_reg[0]_i_1 
       (.I0(\labelOUTaux_reg[0]_i_2_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_3_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_5_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_4_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_5_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_6_n_1 ),
        .O(\labelOUTaux_reg[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFBFFFBF)) 
    \labelOUTaux_reg[0]_i_10 
       (.I0(\labelOUTaux_reg[0]_i_30_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_31_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_32_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_33_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_95_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_34_n_1 ),
        .O(\labelOUTaux_reg[0]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000055545050)) 
    \labelOUTaux_reg[0]_i_100 
       (.I0(\labelOUTaux_reg[4]_i_462_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\labelOUTaux_reg[4]_i_470_n_1 ),
        .O(\labelOUTaux_reg[0]_i_100_n_1 ));
  LUT6 #(
    .INIT(64'h0000000055511111)) 
    \labelOUTaux_reg[0]_i_101 
       (.I0(\labelOUTaux_reg[4]_i_461_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\labelOUTaux_reg[4]_i_473_n_1 ),
        .O(\labelOUTaux_reg[0]_i_101_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    \labelOUTaux_reg[0]_i_102 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(label2[0]),
        .I4(label2[1]),
        .I5(\labelOUTaux_reg[4]_i_455_n_1 ),
        .O(\labelOUTaux_reg[0]_i_102_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF07)) 
    \labelOUTaux_reg[0]_i_103 
       (.I0(Q[3]),
        .I1(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(label10[0]),
        .I4(label10[1]),
        .I5(\labelOUTaux_reg[4]_i_369_n_1 ),
        .O(\labelOUTaux_reg[0]_i_103_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7F00)) 
    \labelOUTaux_reg[0]_i_104 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_478_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_459_n_1 ),
        .O(\labelOUTaux_reg[0]_i_104_n_1 ));
  LUT6 #(
    .INIT(64'h1111111011001100)) 
    \labelOUTaux_reg[0]_i_105 
       (.I0(\labelOUTaux_reg[4]_i_470_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_431_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\labelOUTaux_reg[0]_i_105_n_1 ));
  LUT6 #(
    .INIT(64'h1101010101010101)) 
    \labelOUTaux_reg[0]_i_106 
       (.I0(\labelOUTaux_reg[4]_i_475_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_360_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[0]_i_106_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \labelOUTaux_reg[0]_i_107 
       (.I0(label1[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[0]),
        .I5(label1[0]),
        .O(\labelOUTaux_reg[0]_i_107_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFFFFFF)) 
    \labelOUTaux_reg[0]_i_108 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[0]),
        .I4(label1[0]),
        .I5(label1[1]),
        .O(\labelOUTaux_reg[0]_i_108_n_1 ));
  LUT5 #(
    .INIT(32'hBBBABAAA)) 
    \labelOUTaux_reg[0]_i_11 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_35_n_1 ),
        .O(\labelOUTaux_reg[0]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \labelOUTaux_reg[0]_i_12 
       (.I0(\labelOUTaux_reg[0]_i_36_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_37_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_38_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_87_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_39_n_1 ),
        .O(\labelOUTaux_reg[0]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFF30FFFFFF75)) 
    \labelOUTaux_reg[0]_i_13 
       (.I0(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_40_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_195_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[0]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h008080AA)) 
    \labelOUTaux_reg[0]_i_14 
       (.I0(\labelOUTaux_reg[4]_i_167_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_44_n_1 ),
        .O(\labelOUTaux_reg[0]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[0]_i_15 
       (.I0(\labelOUTaux_reg[0]_i_45_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_46_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_47_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_48_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_49_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_90_n_1 ),
        .O(\labelOUTaux_reg[0]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h0003000200030000)) 
    \labelOUTaux_reg[0]_i_16 
       (.I0(\labelOUTaux_reg[0]_i_50_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_51_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_52_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_84_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_53_n_1 ),
        .O(\labelOUTaux_reg[0]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h088A0808AAAAAAAA)) 
    \labelOUTaux_reg[0]_i_17 
       (.I0(\labelOUTaux_reg[4]_i_179_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_56_n_1 ),
        .O(\labelOUTaux_reg[0]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0115)) 
    \labelOUTaux_reg[0]_i_18 
       (.I0(\labelOUTaux_reg[4]_i_89_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_58_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_59_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_181_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_180_n_1 ),
        .O(\labelOUTaux_reg[0]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF77F7)) 
    \labelOUTaux_reg[0]_i_19 
       (.I0(\labelOUTaux_reg[4]_i_175_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_69_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_60_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_32_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_61_n_1 ),
        .O(\labelOUTaux_reg[0]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB00B0BBBB)) 
    \labelOUTaux_reg[0]_i_2 
       (.I0(\labelOUTaux_reg[0]_i_7_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_8_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_28_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_27_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_9_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_39_n_1 ),
        .O(\labelOUTaux_reg[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hCCCFCCCCDDDFDDDF)) 
    \labelOUTaux_reg[0]_i_20 
       (.I0(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_62_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[0]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFFFFFD)) 
    \labelOUTaux_reg[0]_i_21 
       (.I0(\labelOUTaux_reg[4]_i_176_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[0]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFCFD)) 
    \labelOUTaux_reg[0]_i_22 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_90_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_49_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_95_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_47_n_1 ),
        .O(\labelOUTaux_reg[0]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h0C040C040F040F0F)) 
    \labelOUTaux_reg[0]_i_23 
       (.I0(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_63_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_64_n_1 ),
        .O(\labelOUTaux_reg[0]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'hFFD0FFDDFFC0FFC0)) 
    \labelOUTaux_reg[0]_i_24 
       (.I0(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_65_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_66_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_146_n_1 ),
        .O(\labelOUTaux_reg[0]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1F1FFF1)) 
    \labelOUTaux_reg[0]_i_25 
       (.I0(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_25_n_1 ),
        .O(\labelOUTaux_reg[0]_i_25_n_1 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \labelOUTaux_reg[0]_i_26 
       (.I0(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_91_n_1 ),
        .O(\labelOUTaux_reg[0]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'h0011111100010111)) 
    \labelOUTaux_reg[0]_i_27 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_67_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_338_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_102_n_1 ),
        .O(\labelOUTaux_reg[0]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'h55555110)) 
    \labelOUTaux_reg[0]_i_28 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_68_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_38_n_1 ),
        .O(\labelOUTaux_reg[0]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'h1051)) 
    \labelOUTaux_reg[0]_i_29 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_199_n_1 ),
        .O(\labelOUTaux_reg[0]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \labelOUTaux_reg[0]_i_3 
       (.I0(\labelOUTaux_reg[0]_i_10_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_11_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_12_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_13_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_14_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_33_n_1 ),
        .O(\labelOUTaux_reg[0]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h55551051)) 
    \labelOUTaux_reg[0]_i_30 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_69_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_38_n_1 ),
        .O(\labelOUTaux_reg[0]_i_30_n_1 ));
  LUT3 #(
    .INIT(8'h54)) 
    \labelOUTaux_reg[0]_i_31 
       (.I0(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[0]_i_31_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[0]_i_32 
       (.I0(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .O(\labelOUTaux_reg[0]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \labelOUTaux_reg[0]_i_33 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[0]_i_33_n_1 ));
  LUT4 #(
    .INIT(16'h1711)) 
    \labelOUTaux_reg[0]_i_34 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[0]_i_34_n_1 ));
  LUT4 #(
    .INIT(16'hB2BB)) 
    \labelOUTaux_reg[0]_i_35 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[0]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'h000000004D4D004D)) 
    \labelOUTaux_reg[0]_i_36 
       (.I0(\labelOUTaux_reg[0]_i_70_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_147_n_1 ),
        .O(\labelOUTaux_reg[0]_i_36_n_1 ));
  LUT4 #(
    .INIT(16'hD444)) 
    \labelOUTaux_reg[0]_i_37 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[0]_i_37_n_1 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \labelOUTaux_reg[0]_i_38 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[0]_i_38_n_1 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \labelOUTaux_reg[0]_i_39 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_104_n_1 ),
        .O(\labelOUTaux_reg[0]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h0004000000040004)) 
    \labelOUTaux_reg[0]_i_4 
       (.I0(\labelOUTaux_reg[4]_i_12_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_13_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_10_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_9_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_15_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_16_n_1 ),
        .O(\labelOUTaux_reg[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h4DDD)) 
    \labelOUTaux_reg[0]_i_40 
       (.I0(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[0]_i_40_n_1 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \labelOUTaux_reg[0]_i_41 
       (.I0(\labelOUTaux_reg[0]_i_71_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_72_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_73_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_74_n_1 ),
        .O(\labelOUTaux_reg[0]_i_41_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \labelOUTaux_reg[0]_i_42 
       (.I0(\labelOUTaux_reg[0]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_76_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_77_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_78_n_1 ),
        .O(\labelOUTaux_reg[0]_i_42_n_1 ));
  LUT6 #(
    .INIT(64'hC39669C3963CC396)) 
    \labelOUTaux_reg[0]_i_43 
       (.I0(\labelOUTaux_reg[0]_i_74_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_79_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_80_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_73_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_72_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_71_n_1 ),
        .O(\labelOUTaux_reg[0]_i_43_n_1 ));
  LUT6 #(
    .INIT(64'h963C3C69C396963C)) 
    \labelOUTaux_reg[0]_i_44 
       (.I0(\labelOUTaux_reg[0]_i_78_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_81_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_82_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_77_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_76_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_75_n_1 ),
        .O(\labelOUTaux_reg[0]_i_44_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCCCCFEEEFEEEF)) 
    \labelOUTaux_reg[0]_i_45 
       (.I0(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_100_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[0]_i_45_n_1 ));
  LUT6 #(
    .INIT(64'h0088008F00CF00CF)) 
    \labelOUTaux_reg[0]_i_46 
       (.I0(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_83_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_97_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[0]_i_46_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \labelOUTaux_reg[0]_i_47 
       (.I0(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_92_n_1 ),
        .O(\labelOUTaux_reg[0]_i_47_n_1 ));
  LUT4 #(
    .INIT(16'hFF0D)) 
    \labelOUTaux_reg[0]_i_48 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_147_n_1 ),
        .O(\labelOUTaux_reg[0]_i_48_n_1 ));
  LUT6 #(
    .INIT(64'hCCCFCCCCEEEFEEEF)) 
    \labelOUTaux_reg[0]_i_49 
       (.I0(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_88_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[0]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \labelOUTaux_reg[0]_i_5 
       (.I0(\labelOUTaux_reg[4]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_17_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_18_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_19_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_20_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_21_n_1 ),
        .O(\labelOUTaux_reg[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h00E8)) 
    \labelOUTaux_reg[0]_i_50 
       (.I0(\labelOUTaux_reg[4]_i_86_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_76_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_25_n_1 ),
        .O(\labelOUTaux_reg[0]_i_50_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \labelOUTaux_reg[0]_i_51 
       (.I0(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[0]_i_51_n_1 ));
  LUT6 #(
    .INIT(64'h0D0D000D000D0000)) 
    \labelOUTaux_reg[0]_i_52 
       (.I0(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_84_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_115_n_1 ),
        .O(\labelOUTaux_reg[0]_i_52_n_1 ));
  LUT4 #(
    .INIT(16'h8E08)) 
    \labelOUTaux_reg[0]_i_53 
       (.I0(\labelOUTaux_reg[4]_i_79_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_78_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_77_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_76_n_1 ),
        .O(\labelOUTaux_reg[0]_i_53_n_1 ));
  LUT6 #(
    .INIT(64'h69C3C3963C6969C3)) 
    \labelOUTaux_reg[0]_i_54 
       (.I0(\labelOUTaux_reg[0]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_86_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_87_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_88_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_89_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_90_n_1 ),
        .O(\labelOUTaux_reg[0]_i_54_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \labelOUTaux_reg[0]_i_55 
       (.I0(\labelOUTaux_reg[0]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_90_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_89_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_88_n_1 ),
        .O(\labelOUTaux_reg[0]_i_55_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[0]_i_56 
       (.I0(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .O(\labelOUTaux_reg[0]_i_56_n_1 ));
  LUT6 #(
    .INIT(64'h9666999666699666)) 
    \labelOUTaux_reg[0]_i_57 
       (.I0(\labelOUTaux_reg[0]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_50_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_53_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_54_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_55_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_56_n_1 ),
        .O(\labelOUTaux_reg[0]_i_57_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \labelOUTaux_reg[0]_i_58 
       (.I0(\labelOUTaux_reg[4]_i_225_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_226_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_92_n_1 ),
        .O(\labelOUTaux_reg[0]_i_58_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[0]_i_59 
       (.I0(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_55_n_1 ),
        .O(\labelOUTaux_reg[0]_i_59_n_1 ));
  LUT6 #(
    .INIT(64'h040404FF04040404)) 
    \labelOUTaux_reg[0]_i_6 
       (.I0(\labelOUTaux_reg[4]_i_9_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_10_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_11_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_20_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_22_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_16_n_1 ),
        .O(\labelOUTaux_reg[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h8E88)) 
    \labelOUTaux_reg[0]_i_60 
       (.I0(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_55_n_1 ),
        .O(\labelOUTaux_reg[0]_i_60_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000717171)) 
    \labelOUTaux_reg[0]_i_61 
       (.I0(\labelOUTaux_reg[0]_i_93_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_58_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_38_n_1 ),
        .O(\labelOUTaux_reg[0]_i_61_n_1 ));
  LUT4 #(
    .INIT(16'h7177)) 
    \labelOUTaux_reg[0]_i_62 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_55_n_1 ),
        .O(\labelOUTaux_reg[0]_i_62_n_1 ));
  LUT6 #(
    .INIT(64'h022F2F022F02022F)) 
    \labelOUTaux_reg[0]_i_63 
       (.I0(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_265_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_305_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_306_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_411_n_1 ),
        .O(\labelOUTaux_reg[0]_i_63_n_1 ));
  LUT6 #(
    .INIT(64'hBF0B0BBF0BBFBF0B)) 
    \labelOUTaux_reg[0]_i_64 
       (.I0(\labelOUTaux_reg[0]_i_41_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_131_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_411_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_306_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_305_n_1 ),
        .O(\labelOUTaux_reg[0]_i_64_n_1 ));
  LUT6 #(
    .INIT(64'hFEEFEFFEE00E0EE0)) 
    \labelOUTaux_reg[0]_i_65 
       (.I0(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_305_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_306_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_411_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_57_n_1 ),
        .O(\labelOUTaux_reg[0]_i_65_n_1 ));
  LUT6 #(
    .INIT(64'h9FF99FF99FF90990)) 
    \labelOUTaux_reg[0]_i_66 
       (.I0(\labelOUTaux_reg[0]_i_92_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_94_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_95_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_411_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[0]_i_66_n_1 ));
  LUT6 #(
    .INIT(64'h066F06066F6F066F)) 
    \labelOUTaux_reg[0]_i_67 
       (.I0(\labelOUTaux_reg[0]_i_96_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_97_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_23_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_18_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_20_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_19_n_1 ),
        .O(\labelOUTaux_reg[0]_i_67_n_1 ));
  LUT6 #(
    .INIT(64'h0EEFEF0EEF0E0EEF)) 
    \labelOUTaux_reg[0]_i_68 
       (.I0(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_265_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_225_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_226_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_92_n_1 ),
        .O(\labelOUTaux_reg[0]_i_68_n_1 ));
  LUT4 #(
    .INIT(16'hE8EE)) 
    \labelOUTaux_reg[0]_i_69 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[0]_i_69_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \labelOUTaux_reg[0]_i_7 
       (.I0(\labelOUTaux_reg[4]_i_29_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_67_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_152_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_23_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_149_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_148_n_1 ),
        .O(\labelOUTaux_reg[0]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[0]_i_70 
       (.I0(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[0]_i_70_n_1 ));
  LUT6 #(
    .INIT(64'h595959AA59595959)) 
    \labelOUTaux_reg[0]_i_71 
       (.I0(\labelOUTaux_reg[4]_i_442_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_443_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_444_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_445_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_446_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_358_n_1 ),
        .O(\labelOUTaux_reg[0]_i_71_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \labelOUTaux_reg[0]_i_72 
       (.I0(Q[0]),
        .I1(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I2(label1[0]),
        .I3(label1[1]),
        .I4(\labelOUTaux_reg[4]_i_362_n_1 ),
        .O(\labelOUTaux_reg[0]_i_72_n_1 ));
  LUT5 #(
    .INIT(32'h99699999)) 
    \labelOUTaux_reg[0]_i_73 
       (.I0(\labelOUTaux_reg[4]_i_441_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_440_n_1 ),
        .I2(label5[1]),
        .I3(label5[0]),
        .I4(\labelOUTaux_reg[4]_i_394_n_1 ),
        .O(\labelOUTaux_reg[0]_i_73_n_1 ));
  LUT5 #(
    .INIT(32'h69666666)) 
    \labelOUTaux_reg[0]_i_74 
       (.I0(\labelOUTaux_reg[4]_i_448_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_447_n_1 ),
        .I2(label2[0]),
        .I3(label2[1]),
        .I4(\labelOUTaux_reg[4]_i_370_n_1 ),
        .O(\labelOUTaux_reg[0]_i_74_n_1 ));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \labelOUTaux_reg[0]_i_75 
       (.I0(\labelOUTaux_reg[4]_i_450_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_443_n_1 ),
        .I2(label9[0]),
        .I3(label9[1]),
        .I4(\labelOUTaux_reg[4]_i_449_n_1 ),
        .O(\labelOUTaux_reg[0]_i_75_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \labelOUTaux_reg[0]_i_76 
       (.I0(Q[0]),
        .I1(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I2(label1[1]),
        .I3(label1[0]),
        .I4(\labelOUTaux_reg[4]_i_362_n_1 ),
        .O(\labelOUTaux_reg[0]_i_76_n_1 ));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \labelOUTaux_reg[0]_i_77 
       (.I0(\labelOUTaux_reg[4]_i_452_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_394_n_1 ),
        .I2(label5[0]),
        .I3(label5[1]),
        .I4(\labelOUTaux_reg[4]_i_451_n_1 ),
        .O(\labelOUTaux_reg[0]_i_77_n_1 ));
  LUT6 #(
    .INIT(64'h55555655AAAAA9AA)) 
    \labelOUTaux_reg[0]_i_78 
       (.I0(\labelOUTaux_reg[4]_i_453_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[1]),
        .I3(label3[0]),
        .I4(\labelOUTaux_reg[4]_i_373_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_454_n_1 ),
        .O(\labelOUTaux_reg[0]_i_78_n_1 ));
  LUT6 #(
    .INIT(64'h0101FE01FE01FEFE)) 
    \labelOUTaux_reg[0]_i_79 
       (.I0(\labelOUTaux_reg[3]_i_72_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_98_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_442_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_441_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_440_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_99_n_1 ),
        .O(\labelOUTaux_reg[0]_i_79_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \labelOUTaux_reg[0]_i_8 
       (.I0(\labelOUTaux_reg[4]_i_46_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_155_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_24_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_25_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_156_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_26_n_1 ),
        .O(\labelOUTaux_reg[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h55555545FFFFFFDF)) 
    \labelOUTaux_reg[0]_i_80 
       (.I0(\labelOUTaux_reg[4]_i_448_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_455_n_1 ),
        .I2(label2[1]),
        .I3(label2[0]),
        .I4(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_447_n_1 ),
        .O(\labelOUTaux_reg[0]_i_80_n_1 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \labelOUTaux_reg[0]_i_81 
       (.I0(\labelOUTaux_reg[0]_i_100_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_450_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_449_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_451_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_452_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_101_n_1 ),
        .O(\labelOUTaux_reg[0]_i_81_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAFFFFFEFF)) 
    \labelOUTaux_reg[0]_i_82 
       (.I0(\labelOUTaux_reg[4]_i_454_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[1]),
        .I3(label3[0]),
        .I4(\labelOUTaux_reg[4]_i_373_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_453_n_1 ),
        .O(\labelOUTaux_reg[0]_i_82_n_1 ));
  LUT6 #(
    .INIT(64'hF88080F880F8F880)) 
    \labelOUTaux_reg[0]_i_83 
       (.I0(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_57_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_305_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_306_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_411_n_1 ),
        .O(\labelOUTaux_reg[0]_i_83_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[0]_i_84 
       (.I0(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_244_n_1 ),
        .O(\labelOUTaux_reg[0]_i_84_n_1 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \labelOUTaux_reg[0]_i_85 
       (.I0(\labelOUTaux_reg[4]_i_371_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_102_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I3(label3[0]),
        .I4(label3[1]),
        .I5(\labelOUTaux_reg[4]_i_373_n_1 ),
        .O(\labelOUTaux_reg[0]_i_85_n_1 ));
  LUT6 #(
    .INIT(64'h4DB24D4DB2B24DB2)) 
    \labelOUTaux_reg[0]_i_86 
       (.I0(\labelOUTaux_reg[4]_i_367_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_103_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_366_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_364_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_104_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_365_n_1 ),
        .O(\labelOUTaux_reg[0]_i_86_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8FFFFFFFE)) 
    \labelOUTaux_reg[0]_i_87 
       (.I0(\labelOUTaux_reg[0]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[0]),
        .I3(label3[1]),
        .I4(\labelOUTaux_reg[4]_i_373_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_371_n_1 ),
        .O(\labelOUTaux_reg[0]_i_87_n_1 ));
  LUT5 #(
    .INIT(32'h99969999)) 
    \labelOUTaux_reg[0]_i_88 
       (.I0(\labelOUTaux_reg[4]_i_365_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_364_n_1 ),
        .I2(label7[0]),
        .I3(label7[1]),
        .I4(\labelOUTaux_reg[4]_i_363_n_1 ),
        .O(\labelOUTaux_reg[0]_i_88_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \labelOUTaux_reg[0]_i_89 
       (.I0(Q[0]),
        .I1(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I2(label1[0]),
        .I3(label1[1]),
        .I4(\labelOUTaux_reg[4]_i_362_n_1 ),
        .O(\labelOUTaux_reg[0]_i_89_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \labelOUTaux_reg[0]_i_9 
       (.I0(\labelOUTaux_reg[4]_i_198_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_197_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_196_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_27_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_28_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_29_n_1 ),
        .O(\labelOUTaux_reg[0]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \labelOUTaux_reg[0]_i_90 
       (.I0(\labelOUTaux_reg[4]_i_367_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_366_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_369_n_1 ),
        .I3(label10[1]),
        .I4(\labelOUTaux_reg[4]_i_368_n_1 ),
        .I5(label10[0]),
        .O(\labelOUTaux_reg[0]_i_90_n_1 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \labelOUTaux_reg[0]_i_91 
       (.I0(\labelOUTaux_reg[3]_i_78_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_77_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_105_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_106_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_76_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_75_n_1 ),
        .O(\labelOUTaux_reg[0]_i_91_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \labelOUTaux_reg[0]_i_92 
       (.I0(\labelOUTaux_reg[4]_i_227_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_228_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_229_n_1 ),
        .O(\labelOUTaux_reg[0]_i_92_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[0]_i_93 
       (.I0(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[0]_i_93_n_1 ));
  LUT6 #(
    .INIT(64'h444BEEEE1111444B)) 
    \labelOUTaux_reg[0]_i_94 
       (.I0(\labelOUTaux_reg[0]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_89_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_107_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_362_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_88_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_90_n_1 ),
        .O(\labelOUTaux_reg[0]_i_94_n_1 ));
  LUT6 #(
    .INIT(64'hBBBB888788874444)) 
    \labelOUTaux_reg[0]_i_95 
       (.I0(\labelOUTaux_reg[0]_i_72_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_74_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_108_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_362_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_73_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_71_n_1 ),
        .O(\labelOUTaux_reg[0]_i_95_n_1 ));
  LUT6 #(
    .INIT(64'h8000FEE8FEE88000)) 
    \labelOUTaux_reg[0]_i_96 
       (.I0(\labelOUTaux_reg[4]_i_381_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_385_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_384_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_386_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_421_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_264_n_1 ),
        .O(\labelOUTaux_reg[0]_i_96_n_1 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \labelOUTaux_reg[0]_i_97 
       (.I0(\labelOUTaux_reg[4]_i_264_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_263_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_262_n_1 ),
        .O(\labelOUTaux_reg[0]_i_97_n_1 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \labelOUTaux_reg[0]_i_98 
       (.I0(\labelOUTaux_reg[4]_i_462_n_1 ),
        .I1(label9[1]),
        .I2(label9[0]),
        .O(\labelOUTaux_reg[0]_i_98_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFEFEFEFEFE)) 
    \labelOUTaux_reg[0]_i_99 
       (.I0(\labelOUTaux_reg[4]_i_353_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_461_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[0]_i_99_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \labelOUTaux_reg[1] 
       (.CLR(GND_2),
        .D(\labelOUTaux_reg[1]_i_1_n_1 ),
        .G(\labelOUTaux_reg[4]_i_2_n_1 ),
        .GE(VCC_2),
        .Q(\CONTROL_reg[1] [1]));
  LUT6 #(
    .INIT(64'h0100010111111111)) 
    \labelOUTaux_reg[1]_i_1 
       (.I0(\labelOUTaux_reg[4]_i_4_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_5_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_7_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_6_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_8_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_3_n_1 ),
        .O(\labelOUTaux_reg[1]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \labelOUTaux_reg[2] 
       (.CLR(GND_2),
        .D(\labelOUTaux_reg[2]_i_1_n_1 ),
        .G(\labelOUTaux_reg[4]_i_2_n_1 ),
        .GE(VCC_2),
        .Q(\CONTROL_reg[1] [2]));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    \labelOUTaux_reg[2]_i_1 
       (.I0(\labelOUTaux_reg[4]_i_5_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_4_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_3_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_6_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_7_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_8_n_1 ),
        .O(\labelOUTaux_reg[2]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \labelOUTaux_reg[3] 
       (.CLR(GND_2),
        .D(\labelOUTaux_reg[3]_i_1_n_1 ),
        .G(\labelOUTaux_reg[4]_i_2_n_1 ),
        .GE(VCC_2),
        .Q(\CONTROL_reg[1] [3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \labelOUTaux_reg[3]_i_1 
       (.I0(\labelOUTaux_reg[4]_i_7_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_6_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_5_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_4_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_2_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_3_n_1 ),
        .O(\labelOUTaux_reg[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \labelOUTaux_reg[3]_i_10 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_37_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_73_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_72_n_1 ),
        .O(\labelOUTaux_reg[3]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h00000045)) 
    \labelOUTaux_reg[3]_i_11 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_64_n_1 ),
        .O(\labelOUTaux_reg[3]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \labelOUTaux_reg[3]_i_12 
       (.I0(\labelOUTaux_reg[4]_i_68_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_67_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_53_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_39_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_51_n_1 ),
        .O(\labelOUTaux_reg[3]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAEEE)) 
    \labelOUTaux_reg[3]_i_13 
       (.I0(\labelOUTaux_reg[4]_i_63_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_210_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_40_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_61_n_1 ),
        .O(\labelOUTaux_reg[3]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h44454555)) 
    \labelOUTaux_reg[3]_i_14 
       (.I0(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_41_n_1 ),
        .O(\labelOUTaux_reg[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h963C3C69C396963C)) 
    \labelOUTaux_reg[3]_i_15 
       (.I0(\labelOUTaux_reg[3]_i_42_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_44_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_45_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_46_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_47_n_1 ),
        .O(\labelOUTaux_reg[3]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \labelOUTaux_reg[3]_i_16 
       (.I0(\labelOUTaux_reg[4]_i_278_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_48_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_276_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_49_n_1 ),
        .O(\labelOUTaux_reg[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \labelOUTaux_reg[3]_i_17 
       (.I0(\labelOUTaux_reg[3]_i_47_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_46_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_45_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_42_n_1 ),
        .O(\labelOUTaux_reg[3]_i_17_n_1 ));
  LUT3 #(
    .INIT(8'h69)) 
    \labelOUTaux_reg[3]_i_18 
       (.I0(\labelOUTaux_reg[3]_i_50_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_51_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_52_n_1 ),
        .O(\labelOUTaux_reg[3]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hFF69)) 
    \labelOUTaux_reg[3]_i_19 
       (.I0(\labelOUTaux_reg[3]_i_53_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_54_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_55_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_56_n_1 ),
        .O(\labelOUTaux_reg[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000005540)) 
    \labelOUTaux_reg[3]_i_2 
       (.I0(\labelOUTaux_reg[4]_i_11_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_4_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_5_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_7_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_8_n_1 ),
        .O(\labelOUTaux_reg[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h71)) 
    \labelOUTaux_reg[3]_i_20 
       (.I0(\labelOUTaux_reg[3]_i_53_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_54_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_55_n_1 ),
        .O(\labelOUTaux_reg[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'hE8EE)) 
    \labelOUTaux_reg[3]_i_21 
       (.I0(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[3]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h188E7118)) 
    \labelOUTaux_reg[3]_i_22 
       (.I0(\labelOUTaux_reg[3]_i_24_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_25_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_57_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_26_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_243_n_1 ),
        .O(\labelOUTaux_reg[3]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \labelOUTaux_reg[3]_i_23 
       (.I0(\labelOUTaux_reg[3]_i_50_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_52_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_51_n_1 ),
        .O(\labelOUTaux_reg[3]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'h00F7F7FF)) 
    \labelOUTaux_reg[3]_i_24 
       (.I0(label9[0]),
        .I1(label9[1]),
        .I2(\labelOUTaux_reg[4]_i_282_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_58_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_59_n_1 ),
        .O(\labelOUTaux_reg[3]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h00F7F7FF)) 
    \labelOUTaux_reg[3]_i_25 
       (.I0(label5[0]),
        .I1(label5[1]),
        .I2(\labelOUTaux_reg[3]_i_60_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_61_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_62_n_1 ),
        .O(\labelOUTaux_reg[3]_i_25_n_1 ));
  LUT6 #(
    .INIT(64'h22222B2222222222)) 
    \labelOUTaux_reg[3]_i_26 
       (.I0(\labelOUTaux_reg[3]_i_47_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_45_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_63_n_1 ),
        .I3(label1[1]),
        .I4(\labelOUTaux_reg[3]_i_64_n_1 ),
        .I5(label1[0]),
        .O(\labelOUTaux_reg[3]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'h96FFFF96FF9696FF)) 
    \labelOUTaux_reg[3]_i_27 
       (.I0(\labelOUTaux_reg[4]_i_239_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_65_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_241_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_47_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_46_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_45_n_1 ),
        .O(\labelOUTaux_reg[3]_i_27_n_1 ));
  LUT6 #(
    .INIT(64'h00200000AABAAAAA)) 
    \labelOUTaux_reg[3]_i_28 
       (.I0(\labelOUTaux_reg[4]_i_239_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I2(label3[0]),
        .I3(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I4(label3[1]),
        .I5(\labelOUTaux_reg[4]_i_241_n_1 ),
        .O(\labelOUTaux_reg[3]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'h1711)) 
    \labelOUTaux_reg[3]_i_29 
       (.I0(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[3]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \labelOUTaux_reg[3]_i_3 
       (.I0(\labelOUTaux_reg[3]_i_9_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_10_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_11_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_12_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_13_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_14_n_1 ),
        .O(\labelOUTaux_reg[3]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[3]_i_30 
       (.I0(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_91_n_1 ),
        .O(\labelOUTaux_reg[3]_i_30_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[3]_i_31 
       (.I0(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_57_n_1 ),
        .O(\labelOUTaux_reg[3]_i_31_n_1 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \labelOUTaux_reg[3]_i_32 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[3]_i_32_n_1 ));
  LUT4 #(
    .INIT(16'h1711)) 
    \labelOUTaux_reg[3]_i_33 
       (.I0(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[3]_i_33_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[3]_i_34 
       (.I0(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_80_n_1 ),
        .O(\labelOUTaux_reg[3]_i_34_n_1 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \labelOUTaux_reg[3]_i_35 
       (.I0(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_143_n_1 ),
        .O(\labelOUTaux_reg[3]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'hFFF8FFFFF8F8FFF8)) 
    \labelOUTaux_reg[3]_i_36 
       (.I0(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_66_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_115_n_1 ),
        .O(\labelOUTaux_reg[3]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'h000D0D0D0000000D)) 
    \labelOUTaux_reg[3]_i_37 
       (.I0(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_67_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_44_n_1 ),
        .O(\labelOUTaux_reg[3]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'h088E0008)) 
    \labelOUTaux_reg[3]_i_38 
       (.I0(\labelOUTaux_reg[4]_i_225_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_226_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_227_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_228_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_229_n_1 ),
        .O(\labelOUTaux_reg[3]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \labelOUTaux_reg[3]_i_39 
       (.I0(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[3]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'hA220A2A2AAAAAAAA)) 
    \labelOUTaux_reg[3]_i_4 
       (.I0(\labelOUTaux_reg[4]_i_51_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_53_n_1 ),
        .O(\labelOUTaux_reg[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[3]_i_40 
       (.I0(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[3]_i_40_n_1 ));
  LUT4 #(
    .INIT(16'hE8EE)) 
    \labelOUTaux_reg[3]_i_41 
       (.I0(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[3]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h9999999996999999)) 
    \labelOUTaux_reg[3]_i_42 
       (.I0(\labelOUTaux_reg[3]_i_68_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_69_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I3(label3[0]),
        .I4(label3[1]),
        .I5(\labelOUTaux_reg[4]_i_287_n_1 ),
        .O(\labelOUTaux_reg[3]_i_42_n_1 ));
  LUT6 #(
    .INIT(64'h4DB2B2B24D4D4DB2)) 
    \labelOUTaux_reg[3]_i_43 
       (.I0(\labelOUTaux_reg[3]_i_59_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_70_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_58_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_61_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_62_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_71_n_1 ),
        .O(\labelOUTaux_reg[3]_i_43_n_1 ));
  LUT6 #(
    .INIT(64'h55554555FFFFDFFF)) 
    \labelOUTaux_reg[3]_i_44 
       (.I0(\labelOUTaux_reg[3]_i_69_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[0]),
        .I3(label3[1]),
        .I4(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_68_n_1 ),
        .O(\labelOUTaux_reg[3]_i_44_n_1 ));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \labelOUTaux_reg[3]_i_45 
       (.I0(label7[0]),
        .I1(label7[1]),
        .I2(\labelOUTaux_reg[4]_i_286_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_71_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_61_n_1 ),
        .O(\labelOUTaux_reg[3]_i_45_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF4FFF)) 
    \labelOUTaux_reg[3]_i_46 
       (.I0(Q[0]),
        .I1(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I2(label1[0]),
        .I3(label1[1]),
        .I4(\labelOUTaux_reg[3]_i_63_n_1 ),
        .O(\labelOUTaux_reg[3]_i_46_n_1 ));
  LUT6 #(
    .INIT(64'h55556555AAAA9AAA)) 
    \labelOUTaux_reg[3]_i_47 
       (.I0(\labelOUTaux_reg[3]_i_59_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_72_n_1 ),
        .I2(label9[0]),
        .I3(label9[1]),
        .I4(\labelOUTaux_reg[4]_i_431_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_58_n_1 ),
        .O(\labelOUTaux_reg[3]_i_47_n_1 ));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \labelOUTaux_reg[3]_i_48 
       (.I0(label7[0]),
        .I1(label7[1]),
        .I2(\labelOUTaux_reg[4]_i_286_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_428_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_354_n_1 ),
        .O(\labelOUTaux_reg[3]_i_48_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAA9AA55555655)) 
    \labelOUTaux_reg[3]_i_49 
       (.I0(\labelOUTaux_reg[4]_i_352_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[0]),
        .I3(label3[1]),
        .I4(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_351_n_1 ),
        .O(\labelOUTaux_reg[3]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8E00FF8E00008E00)) 
    \labelOUTaux_reg[3]_i_5 
       (.I0(\labelOUTaux_reg[3]_i_18_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_19_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_20_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_21_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_22_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_23_n_1 ),
        .O(\labelOUTaux_reg[3]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h00000200AAAAABAA)) 
    \labelOUTaux_reg[3]_i_50 
       (.I0(\labelOUTaux_reg[3]_i_73_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I3(label3[0]),
        .I4(label3[1]),
        .I5(\labelOUTaux_reg[3]_i_74_n_1 ),
        .O(\labelOUTaux_reg[3]_i_50_n_1 ));
  LUT5 #(
    .INIT(32'h77777717)) 
    \labelOUTaux_reg[3]_i_51 
       (.I0(\labelOUTaux_reg[3]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_76_n_1 ),
        .I2(label7[0]),
        .I3(label7[1]),
        .I4(\labelOUTaux_reg[4]_i_286_n_1 ),
        .O(\labelOUTaux_reg[3]_i_51_n_1 ));
  LUT5 #(
    .INIT(32'h00EFEFFF)) 
    \labelOUTaux_reg[3]_i_52 
       (.I0(\labelOUTaux_reg[4]_i_282_n_1 ),
        .I1(label9[1]),
        .I2(label9[0]),
        .I3(\labelOUTaux_reg[3]_i_77_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_78_n_1 ),
        .O(\labelOUTaux_reg[3]_i_52_n_1 ));
  LUT5 #(
    .INIT(32'h99999969)) 
    \labelOUTaux_reg[3]_i_53 
       (.I0(\labelOUTaux_reg[3]_i_78_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_77_n_1 ),
        .I2(label9[0]),
        .I3(label9[1]),
        .I4(\labelOUTaux_reg[4]_i_282_n_1 ),
        .O(\labelOUTaux_reg[3]_i_53_n_1 ));
  LUT5 #(
    .INIT(32'hEF1010EF)) 
    \labelOUTaux_reg[3]_i_54 
       (.I0(\labelOUTaux_reg[4]_i_286_n_1 ),
        .I1(label7[1]),
        .I2(label7[0]),
        .I3(\labelOUTaux_reg[3]_i_76_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_75_n_1 ),
        .O(\labelOUTaux_reg[3]_i_54_n_1 ));
  LUT5 #(
    .INIT(32'h000000B0)) 
    \labelOUTaux_reg[3]_i_55 
       (.I0(Q[0]),
        .I1(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I2(label1[0]),
        .I3(label1[1]),
        .I4(\labelOUTaux_reg[3]_i_63_n_1 ),
        .O(\labelOUTaux_reg[3]_i_55_n_1 ));
  LUT6 #(
    .INIT(64'h55565555AAA9AAAA)) 
    \labelOUTaux_reg[3]_i_56 
       (.I0(\labelOUTaux_reg[3]_i_73_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I3(label3[1]),
        .I4(label3[0]),
        .I5(\labelOUTaux_reg[3]_i_74_n_1 ),
        .O(\labelOUTaux_reg[3]_i_56_n_1 ));
  LUT6 #(
    .INIT(64'h0096960096000096)) 
    \labelOUTaux_reg[3]_i_57 
       (.I0(\labelOUTaux_reg[3]_i_47_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_46_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_45_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_239_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_240_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_241_n_1 ),
        .O(\labelOUTaux_reg[3]_i_57_n_1 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \labelOUTaux_reg[3]_i_58 
       (.I0(\labelOUTaux_reg[4]_i_432_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(label8[1]),
        .I3(label8[0]),
        .O(\labelOUTaux_reg[3]_i_58_n_1 ));
  LUT6 #(
    .INIT(64'h1111111010101010)) 
    \labelOUTaux_reg[3]_i_59 
       (.I0(\labelOUTaux_reg[4]_i_280_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_79_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\labelOUTaux_reg[3]_i_59_n_1 ));
  LUT5 #(
    .INIT(32'h10710010)) 
    \labelOUTaux_reg[3]_i_6 
       (.I0(\labelOUTaux_reg[3]_i_24_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_25_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_26_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_27_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_28_n_1 ),
        .O(\labelOUTaux_reg[3]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF5070)) 
    \labelOUTaux_reg[3]_i_60 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[1]),
        .I4(\labelOUTaux_reg[4]_i_434_n_1 ),
        .O(\labelOUTaux_reg[3]_i_60_n_1 ));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \labelOUTaux_reg[3]_i_61 
       (.I0(\labelOUTaux_reg[4]_i_435_n_1 ),
        .I1(label6[0]),
        .I2(label6[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[3]_i_61_n_1 ));
  LUT6 #(
    .INIT(64'h0000000051111111)) 
    \labelOUTaux_reg[3]_i_62 
       (.I0(\labelOUTaux_reg[4]_i_360_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\labelOUTaux_reg[3]_i_80_n_1 ),
        .O(\labelOUTaux_reg[3]_i_62_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[3]_i_63 
       (.I0(label1[2]),
        .I1(label1[7]),
        .I2(label1[4]),
        .I3(label1[6]),
        .I4(label1[5]),
        .I5(label1[3]),
        .O(\labelOUTaux_reg[3]_i_63_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \labelOUTaux_reg[3]_i_64 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[0]),
        .O(\labelOUTaux_reg[3]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \labelOUTaux_reg[3]_i_65 
       (.I0(label3[1]),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[0]),
        .I3(\labelOUTaux_reg[4]_i_287_n_1 ),
        .O(\labelOUTaux_reg[3]_i_65_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[3]_i_66 
       (.I0(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[3]_i_66_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[3]_i_67 
       (.I0(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[3]_i_67_n_1 ));
  LUT5 #(
    .INIT(32'h0000D000)) 
    \labelOUTaux_reg[3]_i_68 
       (.I0(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I1(Q[2]),
        .I2(label4[0]),
        .I3(label4[1]),
        .I4(\labelOUTaux_reg[4]_i_389_n_1 ),
        .O(\labelOUTaux_reg[3]_i_68_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EF000000)) 
    \labelOUTaux_reg[3]_i_69 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(label2[0]),
        .I4(label2[1]),
        .I5(\labelOUTaux_reg[4]_i_391_n_1 ),
        .O(\labelOUTaux_reg[3]_i_69_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \labelOUTaux_reg[3]_i_7 
       (.I0(\labelOUTaux_reg[3]_i_29_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_30_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_31_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_32_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_109_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_48_n_1 ),
        .O(\labelOUTaux_reg[3]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0507)) 
    \labelOUTaux_reg[3]_i_70 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_467_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_431_n_1 ),
        .O(\labelOUTaux_reg[3]_i_70_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5070)) 
    \labelOUTaux_reg[3]_i_71 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[1]),
        .I4(\labelOUTaux_reg[3]_i_81_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_434_n_1 ),
        .O(\labelOUTaux_reg[3]_i_71_n_1 ));
  LUT5 #(
    .INIT(32'h00010F0F)) 
    \labelOUTaux_reg[3]_i_72 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\labelOUTaux_reg[3]_i_72_n_1 ));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \labelOUTaux_reg[3]_i_73 
       (.I0(Q[2]),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(label4[1]),
        .I3(label4[0]),
        .I4(\labelOUTaux_reg[4]_i_389_n_1 ),
        .O(\labelOUTaux_reg[3]_i_73_n_1 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFFFD)) 
    \labelOUTaux_reg[3]_i_74 
       (.I0(label2[0]),
        .I1(label2[1]),
        .I2(\labelOUTaux_reg[4]_i_391_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[3]_i_74_n_1 ));
  LUT6 #(
    .INIT(64'h1111101100110011)) 
    \labelOUTaux_reg[3]_i_75 
       (.I0(\labelOUTaux_reg[4]_i_473_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_434_n_1 ),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[3]_i_75_n_1 ));
  LUT6 #(
    .INIT(64'h4000444400000000)) 
    \labelOUTaux_reg[3]_i_76 
       (.I0(label6[1]),
        .I1(label6[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_435_n_1 ),
        .O(\labelOUTaux_reg[3]_i_76_n_1 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \labelOUTaux_reg[3]_i_77 
       (.I0(label8[0]),
        .I1(label8[1]),
        .I2(\labelOUTaux_reg[4]_i_432_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[3]_i_77_n_1 ));
  LUT6 #(
    .INIT(64'h0000000044404040)) 
    \labelOUTaux_reg[3]_i_78 
       (.I0(label10[1]),
        .I1(label10[0]),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I4(Q[3]),
        .I5(\labelOUTaux_reg[4]_i_280_n_1 ),
        .O(\labelOUTaux_reg[3]_i_78_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[3]_i_79 
       (.I0(label10[0]),
        .I1(label10[1]),
        .O(\labelOUTaux_reg[3]_i_79_n_1 ));
  LUT5 #(
    .INIT(32'h11F1FFFF)) 
    \labelOUTaux_reg[3]_i_8 
       (.I0(\labelOUTaux_reg[4]_i_47_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_46_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_33_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_34_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_35_n_1 ),
        .O(\labelOUTaux_reg[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[3]_i_80 
       (.I0(label7[0]),
        .I1(label7[1]),
        .O(\labelOUTaux_reg[3]_i_80_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[3]_i_81 
       (.I0(label5[0]),
        .I1(label5[1]),
        .O(\labelOUTaux_reg[3]_i_81_n_1 ));
  LUT4 #(
    .INIT(16'h7F77)) 
    \labelOUTaux_reg[3]_i_9 
       (.I0(\labelOUTaux_reg[4]_i_112_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_36_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_70_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_69_n_1 ),
        .O(\labelOUTaux_reg[3]_i_9_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \labelOUTaux_reg[4] 
       (.CLR(GND_2),
        .D(\labelOUTaux_reg[4]_i_1_n_1 ),
        .G(\labelOUTaux_reg[4]_i_2_n_1 ),
        .GE(VCC_2),
        .Q(\CONTROL_reg[1] [4]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \labelOUTaux_reg[4]_i_1 
       (.I0(\labelOUTaux_reg[4]_i_3_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_4_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_5_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_6_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_7_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_8_n_1 ),
        .O(\labelOUTaux_reg[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    \labelOUTaux_reg[4]_i_10 
       (.I0(\labelOUTaux_reg[4]_i_51_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_52_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_53_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_5_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_6_n_1 ),
        .O(\labelOUTaux_reg[4]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'hD4DD)) 
    \labelOUTaux_reg[4]_i_100 
       (.I0(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_244_n_1 ),
        .O(\labelOUTaux_reg[4]_i_100_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_101 
       (.I0(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_146_n_1 ),
        .O(\labelOUTaux_reg[4]_i_101_n_1 ));
  LUT5 #(
    .INIT(32'h088E0008)) 
    \labelOUTaux_reg[4]_i_102 
       (.I0(\labelOUTaux_reg[4]_i_260_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_261_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_262_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_263_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_264_n_1 ),
        .O(\labelOUTaux_reg[4]_i_102_n_1 ));
  LUT5 #(
    .INIT(32'hE3A0E3E3)) 
    \labelOUTaux_reg[4]_i_103 
       (.I0(\labelOUTaux_reg[4]_i_265_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_131_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_266_n_1 ),
        .O(\labelOUTaux_reg[4]_i_103_n_1 ));
  LUT5 #(
    .INIT(32'h188E7118)) 
    \labelOUTaux_reg[4]_i_104 
       (.I0(\labelOUTaux_reg[4]_i_260_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_261_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_262_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_263_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_264_n_1 ),
        .O(\labelOUTaux_reg[4]_i_104_n_1 ));
  LUT6 #(
    .INIT(64'h8E00FF8E00008E00)) 
    \labelOUTaux_reg[4]_i_105 
       (.I0(\labelOUTaux_reg[3]_i_18_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_19_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_20_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_267_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_23_n_1 ),
        .O(\labelOUTaux_reg[4]_i_105_n_1 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \labelOUTaux_reg[4]_i_106 
       (.I0(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_85_n_1 ),
        .O(\labelOUTaux_reg[4]_i_106_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_107 
       (.I0(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_85_n_1 ),
        .O(\labelOUTaux_reg[4]_i_107_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF1FFF1FFF1F1)) 
    \labelOUTaux_reg[4]_i_108 
       (.I0(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_58_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_268_n_1 ),
        .O(\labelOUTaux_reg[4]_i_108_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_109 
       (.I0(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_57_n_1 ),
        .O(\labelOUTaux_reg[4]_i_109_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCDDDDCCCCFFFD)) 
    \labelOUTaux_reg[4]_i_11 
       (.I0(\labelOUTaux_reg[4]_i_54_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_55_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_58_n_1 ),
        .O(\labelOUTaux_reg[4]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'hBBB2)) 
    \labelOUTaux_reg[4]_i_110 
       (.I0(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_131_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[4]_i_110_n_1 ));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \labelOUTaux_reg[4]_i_111 
       (.I0(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_147_n_1 ),
        .O(\labelOUTaux_reg[4]_i_111_n_1 ));
  LUT3 #(
    .INIT(8'h54)) 
    \labelOUTaux_reg[4]_i_112 
       (.I0(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .O(\labelOUTaux_reg[4]_i_112_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_113 
       (.I0(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_113_n_1 ));
  LUT6 #(
    .INIT(64'h6696969996999969)) 
    \labelOUTaux_reg[4]_i_114 
       (.I0(\labelOUTaux_reg[4]_i_127_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_269_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_270_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_271_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_272_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_273_n_1 ),
        .O(\labelOUTaux_reg[4]_i_114_n_1 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \labelOUTaux_reg[4]_i_115 
       (.I0(\labelOUTaux_reg[4]_i_220_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_274_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_275_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_276_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_277_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_278_n_1 ),
        .O(\labelOUTaux_reg[4]_i_115_n_1 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \labelOUTaux_reg[4]_i_116 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_116_n_1 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \labelOUTaux_reg[4]_i_117 
       (.I0(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_279_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[4]_i_117_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_118 
       (.I0(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_216_n_1 ),
        .O(\labelOUTaux_reg[4]_i_118_n_1 ));
  LUT4 #(
    .INIT(16'hD4DD)) 
    \labelOUTaux_reg[4]_i_119 
       (.I0(\labelOUTaux_reg[4]_i_258_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_131_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_119_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \labelOUTaux_reg[4]_i_12 
       (.I0(\labelOUTaux_reg[4]_i_59_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_61_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_62_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_63_n_1 ),
        .O(\labelOUTaux_reg[4]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_120 
       (.I0(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_80_n_1 ),
        .O(\labelOUTaux_reg[4]_i_120_n_1 ));
  LUT4 #(
    .INIT(16'hEEE8)) 
    \labelOUTaux_reg[4]_i_121 
       (.I0(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_121_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_122 
       (.I0(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_85_n_1 ),
        .O(\labelOUTaux_reg[4]_i_122_n_1 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \labelOUTaux_reg[4]_i_123 
       (.I0(\labelOUTaux_reg[4]_i_270_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_271_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_272_n_1 ),
        .O(\labelOUTaux_reg[4]_i_123_n_1 ));
  LUT4 #(
    .INIT(16'h4114)) 
    \labelOUTaux_reg[4]_i_124 
       (.I0(\labelOUTaux_reg[4]_i_273_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_271_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_272_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_270_n_1 ),
        .O(\labelOUTaux_reg[4]_i_124_n_1 ));
  LUT6 #(
    .INIT(64'h4444444F00000004)) 
    \labelOUTaux_reg[4]_i_125 
       (.I0(\labelOUTaux_reg[4]_i_280_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_281_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_282_n_1 ),
        .I3(label9[0]),
        .I4(label9[1]),
        .I5(\labelOUTaux_reg[4]_i_283_n_1 ),
        .O(\labelOUTaux_reg[4]_i_125_n_1 ));
  LUT5 #(
    .INIT(32'h4444444D)) 
    \labelOUTaux_reg[4]_i_126 
       (.I0(\labelOUTaux_reg[4]_i_284_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_285_n_1 ),
        .I2(label7[1]),
        .I3(label7[0]),
        .I4(\labelOUTaux_reg[4]_i_286_n_1 ),
        .O(\labelOUTaux_reg[4]_i_126_n_1 ));
  LUT6 #(
    .INIT(64'h00010000FFFF0001)) 
    \labelOUTaux_reg[4]_i_127 
       (.I0(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[1]),
        .I3(label3[0]),
        .I4(\labelOUTaux_reg[4]_i_289_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_290_n_1 ),
        .O(\labelOUTaux_reg[4]_i_127_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_128 
       (.I0(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_85_n_1 ),
        .O(\labelOUTaux_reg[4]_i_128_n_1 ));
  LUT6 #(
    .INIT(64'hC39669C3963CC396)) 
    \labelOUTaux_reg[4]_i_129 
       (.I0(\labelOUTaux_reg[4]_i_291_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_292_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_293_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_294_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_295_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_296_n_1 ),
        .O(\labelOUTaux_reg[4]_i_129_n_1 ));
  LUT6 #(
    .INIT(64'h4404440400004404)) 
    \labelOUTaux_reg[4]_i_13 
       (.I0(\labelOUTaux_reg[4]_i_64_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_65_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_51_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_66_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_67_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_68_n_1 ),
        .O(\labelOUTaux_reg[4]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \labelOUTaux_reg[4]_i_130 
       (.I0(\labelOUTaux_reg[4]_i_291_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_294_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_296_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_295_n_1 ),
        .O(\labelOUTaux_reg[4]_i_130_n_1 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \labelOUTaux_reg[4]_i_131 
       (.I0(\labelOUTaux_reg[4]_i_273_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_271_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_272_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_270_n_1 ),
        .O(\labelOUTaux_reg[4]_i_131_n_1 ));
  LUT2 #(
    .INIT(4'hD)) 
    \labelOUTaux_reg[4]_i_132 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .O(\labelOUTaux_reg[4]_i_132_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5040FF40)) 
    \labelOUTaux_reg[4]_i_133 
       (.I0(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_297_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_93_n_1 ),
        .O(\labelOUTaux_reg[4]_i_133_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \labelOUTaux_reg[4]_i_134 
       (.I0(\labelOUTaux_reg[4]_i_298_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_214_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_143_n_1 ),
        .O(\labelOUTaux_reg[4]_i_134_n_1 ));
  LUT4 #(
    .INIT(16'h4504)) 
    \labelOUTaux_reg[4]_i_135 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_299_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .O(\labelOUTaux_reg[4]_i_135_n_1 ));
  LUT4 #(
    .INIT(16'h1501)) 
    \labelOUTaux_reg[4]_i_136 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_300_n_1 ),
        .O(\labelOUTaux_reg[4]_i_136_n_1 ));
  LUT4 #(
    .INIT(16'h00B2)) 
    \labelOUTaux_reg[4]_i_137 
       (.I0(\labelOUTaux_reg[4]_i_301_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_6_n_1 ),
        .O(\labelOUTaux_reg[4]_i_137_n_1 ));
  LUT6 #(
    .INIT(64'h2F022F022F020000)) 
    \labelOUTaux_reg[4]_i_138 
       (.I0(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_80_n_1 ),
        .O(\labelOUTaux_reg[4]_i_138_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_139 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_139_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \labelOUTaux_reg[4]_i_14 
       (.I0(\labelOUTaux_reg[4]_i_69_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_70_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_71_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_72_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_73_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_74_n_1 ),
        .O(\labelOUTaux_reg[4]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h1501)) 
    \labelOUTaux_reg[4]_i_140 
       (.I0(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_302_n_1 ),
        .O(\labelOUTaux_reg[4]_i_140_n_1 ));
  LUT6 #(
    .INIT(64'h00000000007171FF)) 
    \labelOUTaux_reg[4]_i_141 
       (.I0(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_303_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_60_n_1 ),
        .O(\labelOUTaux_reg[4]_i_141_n_1 ));
  LUT4 #(
    .INIT(16'h4504)) 
    \labelOUTaux_reg[4]_i_142 
       (.I0(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_304_n_1 ),
        .O(\labelOUTaux_reg[4]_i_142_n_1 ));
  LUT5 #(
    .INIT(32'h088E0008)) 
    \labelOUTaux_reg[4]_i_143 
       (.I0(\labelOUTaux_reg[4]_i_305_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_306_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_307_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_308_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_309_n_1 ),
        .O(\labelOUTaux_reg[4]_i_143_n_1 ));
  LUT4 #(
    .INIT(16'h7771)) 
    \labelOUTaux_reg[4]_i_144 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_144_n_1 ));
  LUT5 #(
    .INIT(32'h8EE7E771)) 
    \labelOUTaux_reg[4]_i_145 
       (.I0(\labelOUTaux_reg[4]_i_310_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_311_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_312_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_313_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_314_n_1 ),
        .O(\labelOUTaux_reg[4]_i_145_n_1 ));
  LUT5 #(
    .INIT(32'hE7718EE7)) 
    \labelOUTaux_reg[4]_i_146 
       (.I0(\labelOUTaux_reg[4]_i_306_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_305_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_307_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_308_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_309_n_1 ),
        .O(\labelOUTaux_reg[4]_i_146_n_1 ));
  LUT5 #(
    .INIT(32'h0008088E)) 
    \labelOUTaux_reg[4]_i_147 
       (.I0(\labelOUTaux_reg[4]_i_310_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_311_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_312_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_313_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_314_n_1 ),
        .O(\labelOUTaux_reg[4]_i_147_n_1 ));
  LUT6 #(
    .INIT(64'hEFEFCCCFCCCFEEEE)) 
    \labelOUTaux_reg[4]_i_148 
       (.I0(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_315_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_316_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_317_n_1 ),
        .O(\labelOUTaux_reg[4]_i_148_n_1 ));
  LUT6 #(
    .INIT(64'hDFCCCCDDDFCFCFDD)) 
    \labelOUTaux_reg[4]_i_149 
       (.I0(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_318_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_317_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_316_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_80_n_1 ),
        .O(\labelOUTaux_reg[4]_i_149_n_1 ));
  LUT5 #(
    .INIT(32'h10515155)) 
    \labelOUTaux_reg[4]_i_15 
       (.I0(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_76_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_77_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_78_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_79_n_1 ),
        .O(\labelOUTaux_reg[4]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h0000000071710071)) 
    \labelOUTaux_reg[4]_i_150 
       (.I0(\labelOUTaux_reg[4]_i_258_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_265_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_319_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_143_n_1 ),
        .O(\labelOUTaux_reg[4]_i_150_n_1 ));
  LUT6 #(
    .INIT(64'h000000004D4D004D)) 
    \labelOUTaux_reg[4]_i_151 
       (.I0(\labelOUTaux_reg[4]_i_258_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_320_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_143_n_1 ),
        .O(\labelOUTaux_reg[4]_i_151_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000E8E8FF)) 
    \labelOUTaux_reg[4]_i_152 
       (.I0(\labelOUTaux_reg[4]_i_321_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_308_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_307_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_322_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_323_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_324_n_1 ),
        .O(\labelOUTaux_reg[4]_i_152_n_1 ));
  LUT6 #(
    .INIT(64'h000D0D0D0000000D)) 
    \labelOUTaux_reg[4]_i_153 
       (.I0(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_325_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_258_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_58_n_1 ),
        .O(\labelOUTaux_reg[4]_i_153_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE8E8FFE8)) 
    \labelOUTaux_reg[4]_i_154 
       (.I0(\labelOUTaux_reg[0]_i_57_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_258_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_326_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_143_n_1 ),
        .O(\labelOUTaux_reg[4]_i_154_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_155 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_155_n_1 ));
  LUT6 #(
    .INIT(64'h00000000D4D4D400)) 
    \labelOUTaux_reg[4]_i_156 
       (.I0(\labelOUTaux_reg[4]_i_327_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_143_n_1 ),
        .O(\labelOUTaux_reg[4]_i_156_n_1 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \labelOUTaux_reg[4]_i_157 
       (.I0(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_80_n_1 ),
        .O(\labelOUTaux_reg[4]_i_157_n_1 ));
  LUT4 #(
    .INIT(16'hE8EE)) 
    \labelOUTaux_reg[4]_i_158 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[4]_i_158_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_159 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[4]_i_159_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF111111F3)) 
    \labelOUTaux_reg[4]_i_16 
       (.I0(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_83_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_84_n_1 ),
        .O(\labelOUTaux_reg[4]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \labelOUTaux_reg[4]_i_160 
       (.I0(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[4]_i_160_n_1 ));
  LUT5 #(
    .INIT(32'h2B00FF2B)) 
    \labelOUTaux_reg[4]_i_161 
       (.I0(\labelOUTaux_reg[4]_i_328_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_310_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_311_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_329_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_322_n_1 ),
        .O(\labelOUTaux_reg[4]_i_161_n_1 ));
  LUT4 #(
    .INIT(16'hE8EE)) 
    \labelOUTaux_reg[4]_i_162 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[4]_i_162_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFCCFD)) 
    \labelOUTaux_reg[4]_i_163 
       (.I0(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_75_n_1 ),
        .O(\labelOUTaux_reg[4]_i_163_n_1 ));
  LUT6 #(
    .INIT(64'h0F040F0F04040C0C)) 
    \labelOUTaux_reg[4]_i_164 
       (.I0(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_37_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_330_n_1 ),
        .O(\labelOUTaux_reg[4]_i_164_n_1 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \labelOUTaux_reg[4]_i_165 
       (.I0(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_40_n_1 ),
        .O(\labelOUTaux_reg[4]_i_165_n_1 ));
  LUT4 #(
    .INIT(16'hFFF1)) 
    \labelOUTaux_reg[4]_i_166 
       (.I0(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_93_n_1 ),
        .O(\labelOUTaux_reg[4]_i_166_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_167 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[4]_i_167_n_1 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \labelOUTaux_reg[4]_i_168 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_168_n_1 ));
  LUT4 #(
    .INIT(16'h00E8)) 
    \labelOUTaux_reg[4]_i_169 
       (.I0(\labelOUTaux_reg[0]_i_35_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_6_n_1 ),
        .O(\labelOUTaux_reg[4]_i_169_n_1 ));
  LUT5 #(
    .INIT(32'hBBBABAAA)) 
    \labelOUTaux_reg[4]_i_17 
       (.I0(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_76_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_86_n_1 ),
        .O(\labelOUTaux_reg[4]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'h30770055)) 
    \labelOUTaux_reg[4]_i_170 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_34_n_1 ),
        .O(\labelOUTaux_reg[4]_i_170_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFCCFD)) 
    \labelOUTaux_reg[4]_i_171 
       (.I0(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_60_n_1 ),
        .O(\labelOUTaux_reg[4]_i_171_n_1 ));
  LUT6 #(
    .INIT(64'h022F0000022F022F)) 
    \labelOUTaux_reg[4]_i_172 
       (.I0(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[4]_i_172_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_173 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_173_n_1 ));
  LUT6 #(
    .INIT(64'h040F0F0F04040C0C)) 
    \labelOUTaux_reg[4]_i_174 
       (.I0(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_331_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_60_n_1 ),
        .O(\labelOUTaux_reg[4]_i_174_n_1 ));
  LUT6 #(
    .INIT(64'hF2F2FFF2FFF2FFFF)) 
    \labelOUTaux_reg[4]_i_175 
       (.I0(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_332_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_115_n_1 ),
        .O(\labelOUTaux_reg[4]_i_175_n_1 ));
  LUT3 #(
    .INIT(8'h54)) 
    \labelOUTaux_reg[4]_i_176 
       (.I0(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_176_n_1 ));
  LUT5 #(
    .INIT(32'h0000000B)) 
    \labelOUTaux_reg[4]_i_177 
       (.I0(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_92_n_1 ),
        .O(\labelOUTaux_reg[4]_i_177_n_1 ));
  LUT6 #(
    .INIT(64'hEE0E0000EEEEEE0E)) 
    \labelOUTaux_reg[4]_i_178 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I5(\labelOUTaux_reg[0]_i_54_n_1 ),
        .O(\labelOUTaux_reg[4]_i_178_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_179 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_179_n_1 ));
  LUT4 #(
    .INIT(16'hFFF1)) 
    \labelOUTaux_reg[4]_i_18 
       (.I0(\labelOUTaux_reg[4]_i_87_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_88_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_89_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_90_n_1 ),
        .O(\labelOUTaux_reg[4]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_180 
       (.I0(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[4]_i_180_n_1 ));
  LUT6 #(
    .INIT(64'h0000000700070707)) 
    \labelOUTaux_reg[4]_i_181 
       (.I0(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_333_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_58_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_265_n_1 ),
        .O(\labelOUTaux_reg[4]_i_181_n_1 ));
  LUT6 #(
    .INIT(64'h0000000017170017)) 
    \labelOUTaux_reg[4]_i_182 
       (.I0(\labelOUTaux_reg[0]_i_59_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_58_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_57_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_38_n_1 ),
        .O(\labelOUTaux_reg[4]_i_182_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \labelOUTaux_reg[4]_i_183 
       (.I0(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_183_n_1 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \labelOUTaux_reg[4]_i_184 
       (.I0(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_93_n_1 ),
        .O(\labelOUTaux_reg[4]_i_184_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_185 
       (.I0(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_146_n_1 ),
        .O(\labelOUTaux_reg[4]_i_185_n_1 ));
  LUT4 #(
    .INIT(16'hB2BB)) 
    \labelOUTaux_reg[4]_i_186 
       (.I0(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_55_n_1 ),
        .O(\labelOUTaux_reg[4]_i_186_n_1 ));
  LUT6 #(
    .INIT(64'h0000000071710071)) 
    \labelOUTaux_reg[4]_i_187 
       (.I0(\labelOUTaux_reg[4]_i_334_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_58_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_258_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_38_n_1 ),
        .O(\labelOUTaux_reg[4]_i_187_n_1 ));
  LUT5 #(
    .INIT(32'h55551501)) 
    \labelOUTaux_reg[4]_i_188 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_335_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_93_n_1 ),
        .O(\labelOUTaux_reg[4]_i_188_n_1 ));
  LUT4 #(
    .INIT(16'h1051)) 
    \labelOUTaux_reg[4]_i_189 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_22_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_336_n_1 ),
        .O(\labelOUTaux_reg[4]_i_189_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFFFFFD)) 
    \labelOUTaux_reg[4]_i_19 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_94_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_95_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[4]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h00000000E8E8E800)) 
    \labelOUTaux_reg[4]_i_190 
       (.I0(\labelOUTaux_reg[4]_i_258_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_265_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_337_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_102_n_1 ),
        .O(\labelOUTaux_reg[4]_i_190_n_1 ));
  LUT6 #(
    .INIT(64'hDD0DDDDD0000DD0D)) 
    \labelOUTaux_reg[4]_i_191 
       (.I0(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_131_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_234_n_1 ),
        .O(\labelOUTaux_reg[4]_i_191_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_192 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_85_n_1 ),
        .O(\labelOUTaux_reg[4]_i_192_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_193 
       (.I0(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_104_n_1 ),
        .O(\labelOUTaux_reg[4]_i_193_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF504040)) 
    \labelOUTaux_reg[4]_i_194 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_338_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_75_n_1 ),
        .O(\labelOUTaux_reg[4]_i_194_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_195 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[4]_i_195_n_1 ));
  LUT6 #(
    .INIT(64'hEEFEEEFECCFCCCCC)) 
    \labelOUTaux_reg[4]_i_196 
       (.I0(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_339_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_104_n_1 ),
        .O(\labelOUTaux_reg[4]_i_196_n_1 ));
  LUT6 #(
    .INIT(64'h000000004D4D4D00)) 
    \labelOUTaux_reg[4]_i_197 
       (.I0(\labelOUTaux_reg[4]_i_340_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_102_n_1 ),
        .O(\labelOUTaux_reg[4]_i_197_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \labelOUTaux_reg[4]_i_198 
       (.I0(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_25_n_1 ),
        .O(\labelOUTaux_reg[4]_i_198_n_1 ));
  LUT4 #(
    .INIT(16'hFEE0)) 
    \labelOUTaux_reg[4]_i_199 
       (.I0(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_234_n_1 ),
        .O(\labelOUTaux_reg[4]_i_199_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \labelOUTaux_reg[4]_i_2 
       (.I0(\min3_reg[31]_0 [1]),
        .I1(\min3_reg[31]_0 [2]),
        .I2(\min3_reg[31]_0 [3]),
        .O(\labelOUTaux_reg[4]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \labelOUTaux_reg[4]_i_20 
       (.I0(\labelOUTaux_reg[4]_i_96_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_97_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_98_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_99_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_100_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_101_n_1 ),
        .O(\labelOUTaux_reg[4]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_200 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_200_n_1 ));
  LUT6 #(
    .INIT(64'h888E888E888E0000)) 
    \labelOUTaux_reg[4]_i_201 
       (.I0(\labelOUTaux_reg[0]_i_58_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_265_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_104_n_1 ),
        .O(\labelOUTaux_reg[4]_i_201_n_1 ));
  LUT6 #(
    .INIT(64'h20F220F220F20000)) 
    \labelOUTaux_reg[4]_i_202 
       (.I0(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_202_n_1 ));
  LUT5 #(
    .INIT(32'h00E8E8FF)) 
    \labelOUTaux_reg[4]_i_203 
       (.I0(\labelOUTaux_reg[4]_i_321_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_308_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_307_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_323_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_322_n_1 ),
        .O(\labelOUTaux_reg[4]_i_203_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \labelOUTaux_reg[4]_i_204 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_146_n_1 ),
        .O(\labelOUTaux_reg[4]_i_204_n_1 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \labelOUTaux_reg[4]_i_205 
       (.I0(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_205_n_1 ));
  LUT4 #(
    .INIT(16'h00A2)) 
    \labelOUTaux_reg[4]_i_206 
       (.I0(\labelOUTaux_reg[4]_i_341_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_93_n_1 ),
        .O(\labelOUTaux_reg[4]_i_206_n_1 ));
  LUT6 #(
    .INIT(64'h00000000D4D4D400)) 
    \labelOUTaux_reg[4]_i_207 
       (.I0(\labelOUTaux_reg[4]_i_342_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_93_n_1 ),
        .O(\labelOUTaux_reg[4]_i_207_n_1 ));
  LUT4 #(
    .INIT(16'h00A2)) 
    \labelOUTaux_reg[4]_i_208 
       (.I0(\labelOUTaux_reg[4]_i_343_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_93_n_1 ),
        .O(\labelOUTaux_reg[4]_i_208_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1101FF01)) 
    \labelOUTaux_reg[4]_i_209 
       (.I0(\labelOUTaux_reg[4]_i_344_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_6_n_1 ),
        .O(\labelOUTaux_reg[4]_i_209_n_1 ));
  LUT6 #(
    .INIT(64'h00000000BAFBFFFF)) 
    \labelOUTaux_reg[4]_i_21 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_103_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_105_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_25_n_1 ),
        .O(\labelOUTaux_reg[4]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_210 
       (.I0(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .O(\labelOUTaux_reg[4]_i_210_n_1 ));
  LUT5 #(
    .INIT(32'h02000303)) 
    \labelOUTaux_reg[4]_i_211 
       (.I0(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_91_n_1 ),
        .O(\labelOUTaux_reg[4]_i_211_n_1 ));
  LUT4 #(
    .INIT(16'h1501)) 
    \labelOUTaux_reg[4]_i_212 
       (.I0(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_345_n_1 ),
        .O(\labelOUTaux_reg[4]_i_212_n_1 ));
  LUT6 #(
    .INIT(64'h20F2000020F220F2)) 
    \labelOUTaux_reg[4]_i_213 
       (.I0(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_80_n_1 ),
        .O(\labelOUTaux_reg[4]_i_213_n_1 ));
  LUT6 #(
    .INIT(64'hBB2B2B2222B2B2BB)) 
    \labelOUTaux_reg[4]_i_214 
       (.I0(\labelOUTaux_reg[4]_i_346_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_347_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_348_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_349_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_256_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_350_n_1 ),
        .O(\labelOUTaux_reg[4]_i_214_n_1 ));
  LUT6 #(
    .INIT(64'hF220F220F2200000)) 
    \labelOUTaux_reg[4]_i_215 
       (.I0(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_91_n_1 ),
        .O(\labelOUTaux_reg[4]_i_215_n_1 ));
  LUT5 #(
    .INIT(32'h188E7118)) 
    \labelOUTaux_reg[4]_i_216 
       (.I0(\labelOUTaux_reg[4]_i_305_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_306_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_307_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_308_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_309_n_1 ),
        .O(\labelOUTaux_reg[4]_i_216_n_1 ));
  LUT6 #(
    .INIT(64'h55555551FFFFFFF7)) 
    \labelOUTaux_reg[4]_i_217 
       (.I0(\labelOUTaux_reg[4]_i_351_n_1 ),
        .I1(label3[1]),
        .I2(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I4(label3[0]),
        .I5(\labelOUTaux_reg[4]_i_352_n_1 ),
        .O(\labelOUTaux_reg[4]_i_217_n_1 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEF0EEFEF)) 
    \labelOUTaux_reg[4]_i_218 
       (.I0(\labelOUTaux_reg[4]_i_353_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_60_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_354_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_286_n_1 ),
        .I4(label7[1]),
        .I5(label7[0]),
        .O(\labelOUTaux_reg[4]_i_218_n_1 ));
  LUT5 #(
    .INIT(32'hAA8AFFEF)) 
    \labelOUTaux_reg[4]_i_219 
       (.I0(\labelOUTaux_reg[4]_i_355_n_1 ),
        .I1(label8[0]),
        .I2(label8[1]),
        .I3(\labelOUTaux_reg[4]_i_356_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_357_n_1 ),
        .O(\labelOUTaux_reg[4]_i_219_n_1 ));
  LUT5 #(
    .INIT(32'h40404000)) 
    \labelOUTaux_reg[4]_i_22 
       (.I0(\labelOUTaux_reg[4]_i_106_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_107_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_108_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_109_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_110_n_1 ),
        .O(\labelOUTaux_reg[4]_i_22_n_1 ));
  LUT4 #(
    .INIT(16'h0096)) 
    \labelOUTaux_reg[4]_i_220 
       (.I0(\labelOUTaux_reg[4]_i_278_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_48_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_276_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_49_n_1 ),
        .O(\labelOUTaux_reg[4]_i_220_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEAAABAAA80002)) 
    \labelOUTaux_reg[4]_i_221 
       (.I0(\labelOUTaux_reg[4]_i_278_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_358_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_359_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_360_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_361_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_276_n_1 ),
        .O(\labelOUTaux_reg[4]_i_221_n_1 ));
  LUT4 #(
    .INIT(16'h4DDD)) 
    \labelOUTaux_reg[4]_i_222 
       (.I0(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[4]_i_222_n_1 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \labelOUTaux_reg[4]_i_223 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[4]_i_223_n_1 ));
  LUT4 #(
    .INIT(16'h4DDD)) 
    \labelOUTaux_reg[4]_i_224 
       (.I0(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_131_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[4]_i_224_n_1 ));
  LUT6 #(
    .INIT(64'h222222222222222B)) 
    \labelOUTaux_reg[4]_i_225 
       (.I0(\labelOUTaux_reg[0]_i_90_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_88_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_362_n_1 ),
        .I3(label1[0]),
        .I4(\labelOUTaux_reg[3]_i_64_n_1 ),
        .I5(label1[1]),
        .O(\labelOUTaux_reg[4]_i_225_n_1 ));
  LUT4 #(
    .INIT(16'h0096)) 
    \labelOUTaux_reg[4]_i_226 
       (.I0(\labelOUTaux_reg[0]_i_90_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_89_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_88_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_85_n_1 ),
        .O(\labelOUTaux_reg[4]_i_226_n_1 ));
  LUT5 #(
    .INIT(32'h00FDFDFF)) 
    \labelOUTaux_reg[4]_i_227 
       (.I0(\labelOUTaux_reg[4]_i_363_n_1 ),
        .I1(label7[1]),
        .I2(label7[0]),
        .I3(\labelOUTaux_reg[4]_i_364_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_365_n_1 ),
        .O(\labelOUTaux_reg[4]_i_227_n_1 ));
  LUT6 #(
    .INIT(64'h7777777777777771)) 
    \labelOUTaux_reg[4]_i_228 
       (.I0(\labelOUTaux_reg[4]_i_366_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_367_n_1 ),
        .I2(label10[0]),
        .I3(\labelOUTaux_reg[4]_i_368_n_1 ),
        .I4(label10[1]),
        .I5(\labelOUTaux_reg[4]_i_369_n_1 ),
        .O(\labelOUTaux_reg[4]_i_228_n_1 ));
  LUT6 #(
    .INIT(64'h020002000200FF02)) 
    \labelOUTaux_reg[4]_i_229 
       (.I0(\labelOUTaux_reg[4]_i_370_n_1 ),
        .I1(label2[1]),
        .I2(label2[0]),
        .I3(\labelOUTaux_reg[4]_i_371_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_372_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_373_n_1 ),
        .O(\labelOUTaux_reg[4]_i_229_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEEEAAAE)) 
    \labelOUTaux_reg[4]_i_23 
       (.I0(\labelOUTaux_reg[4]_i_111_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_112_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_113_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_116_n_1 ),
        .O(\labelOUTaux_reg[4]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'hC36996C3693CC369)) 
    \labelOUTaux_reg[4]_i_230 
       (.I0(\labelOUTaux_reg[4]_i_374_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_375_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_376_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_377_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_378_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_379_n_1 ),
        .O(\labelOUTaux_reg[4]_i_230_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_231 
       (.I0(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[4]_i_231_n_1 ));
  LUT5 #(
    .INIT(32'hF9909090)) 
    \labelOUTaux_reg[4]_i_232 
       (.I0(\labelOUTaux_reg[4]_i_380_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_220_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_232_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[4]_i_233 
       (.I0(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[4]_i_233_n_1 ));
  LUT6 #(
    .INIT(64'h963C3C693C6969C3)) 
    \labelOUTaux_reg[4]_i_234 
       (.I0(\labelOUTaux_reg[4]_i_381_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_382_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_383_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_384_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_385_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_386_n_1 ),
        .O(\labelOUTaux_reg[4]_i_234_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_235 
       (.I0(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[4]_i_235_n_1 ));
  LUT6 #(
    .INIT(64'h693CC369C36996C3)) 
    \labelOUTaux_reg[4]_i_236 
       (.I0(\labelOUTaux_reg[3]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_387_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_388_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_55_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_54_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_53_n_1 ),
        .O(\labelOUTaux_reg[4]_i_236_n_1 ));
  LUT5 #(
    .INIT(32'h7D147D7D)) 
    \labelOUTaux_reg[4]_i_237 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_380_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_220_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[4]_i_237_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \labelOUTaux_reg[4]_i_238 
       (.I0(\labelOUTaux_reg[3]_i_25_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_24_n_1 ),
        .O(\labelOUTaux_reg[4]_i_238_n_1 ));
  LUT5 #(
    .INIT(32'h45000000)) 
    \labelOUTaux_reg[4]_i_239 
       (.I0(\labelOUTaux_reg[4]_i_389_n_1 ),
        .I1(Q[2]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(label4[0]),
        .I4(label4[1]),
        .O(\labelOUTaux_reg[4]_i_239_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEFFAE)) 
    \labelOUTaux_reg[4]_i_24 
       (.I0(\labelOUTaux_reg[4]_i_117_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_118_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_119_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_120_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_121_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_122_n_1 ),
        .O(\labelOUTaux_reg[4]_i_24_n_1 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \labelOUTaux_reg[4]_i_240 
       (.I0(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I1(label3[0]),
        .I2(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I3(label3[1]),
        .O(\labelOUTaux_reg[4]_i_240_n_1 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_241 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_391_n_1 ),
        .I4(label2[1]),
        .I5(label2[0]),
        .O(\labelOUTaux_reg[4]_i_241_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA55556555)) 
    \labelOUTaux_reg[4]_i_242 
       (.I0(\labelOUTaux_reg[3]_i_45_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_64_n_1 ),
        .I2(label1[0]),
        .I3(label1[1]),
        .I4(\labelOUTaux_reg[3]_i_63_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_47_n_1 ),
        .O(\labelOUTaux_reg[4]_i_242_n_1 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAFFEFFFFF)) 
    \labelOUTaux_reg[4]_i_243 
       (.I0(\labelOUTaux_reg[4]_i_241_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I2(label3[0]),
        .I3(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I4(label3[1]),
        .I5(\labelOUTaux_reg[4]_i_239_n_1 ),
        .O(\labelOUTaux_reg[4]_i_243_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \labelOUTaux_reg[4]_i_244 
       (.I0(\labelOUTaux_reg[3]_i_53_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_54_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_55_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_244_n_1 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \labelOUTaux_reg[4]_i_245 
       (.I0(\labelOUTaux_reg[4]_i_379_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_378_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_377_n_1 ),
        .O(\labelOUTaux_reg[4]_i_245_n_1 ));
  LUT4 #(
    .INIT(16'h0069)) 
    \labelOUTaux_reg[4]_i_246 
       (.I0(\labelOUTaux_reg[4]_i_379_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_378_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_377_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_374_n_1 ),
        .O(\labelOUTaux_reg[4]_i_246_n_1 ));
  LUT6 #(
    .INIT(64'h7777777771777777)) 
    \labelOUTaux_reg[4]_i_247 
       (.I0(\labelOUTaux_reg[4]_i_392_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_393_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_369_n_1 ),
        .I3(label10[0]),
        .I4(label10[1]),
        .I5(\labelOUTaux_reg[4]_i_368_n_1 ),
        .O(\labelOUTaux_reg[4]_i_247_n_1 ));
  LUT5 #(
    .INIT(32'h007F7FFF)) 
    \labelOUTaux_reg[4]_i_248 
       (.I0(label5[0]),
        .I1(label5[1]),
        .I2(\labelOUTaux_reg[4]_i_394_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_395_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_396_n_1 ),
        .O(\labelOUTaux_reg[4]_i_248_n_1 ));
  LUT6 #(
    .INIT(64'h00200000AABAAAAA)) 
    \labelOUTaux_reg[4]_i_249 
       (.I0(\labelOUTaux_reg[4]_i_397_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_373_n_1 ),
        .I2(label3[1]),
        .I3(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I4(label3[0]),
        .I5(\labelOUTaux_reg[4]_i_398_n_1 ),
        .O(\labelOUTaux_reg[4]_i_249_n_1 ));
  LUT5 #(
    .INIT(32'hE8808000)) 
    \labelOUTaux_reg[4]_i_25 
       (.I0(\labelOUTaux_reg[4]_i_123_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_124_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_125_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_126_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_127_n_1 ),
        .O(\labelOUTaux_reg[4]_i_25_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \labelOUTaux_reg[4]_i_250 
       (.I0(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_55_n_1 ),
        .O(\labelOUTaux_reg[4]_i_250_n_1 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \labelOUTaux_reg[4]_i_251 
       (.I0(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_265_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_57_n_1 ),
        .O(\labelOUTaux_reg[4]_i_251_n_1 ));
  LUT6 #(
    .INIT(64'h00000020AAAAAABA)) 
    \labelOUTaux_reg[4]_i_252 
       (.I0(\labelOUTaux_reg[4]_i_399_n_1 ),
        .I1(label8[1]),
        .I2(label8[0]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_400_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_401_n_1 ),
        .O(\labelOUTaux_reg[4]_i_252_n_1 ));
  LUT6 #(
    .INIT(64'h55555455FFFFFDFF)) 
    \labelOUTaux_reg[4]_i_253 
       (.I0(\labelOUTaux_reg[4]_i_402_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_403_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_404_n_1 ),
        .I3(label6[0]),
        .I4(label6[1]),
        .I5(\labelOUTaux_reg[4]_i_405_n_1 ),
        .O(\labelOUTaux_reg[4]_i_253_n_1 ));
  LUT6 #(
    .INIT(64'h000004000400FFFF)) 
    \labelOUTaux_reg[4]_i_254 
       (.I0(\labelOUTaux_reg[4]_i_406_n_1 ),
        .I1(label4[0]),
        .I2(label4[1]),
        .I3(\labelOUTaux_reg[4]_i_407_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_408_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_409_n_1 ),
        .O(\labelOUTaux_reg[4]_i_254_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB2BB)) 
    \labelOUTaux_reg[4]_i_255 
       (.I0(\labelOUTaux_reg[4]_i_295_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_296_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_64_n_1 ),
        .I3(label1[0]),
        .I4(label1[1]),
        .I5(\labelOUTaux_reg[4]_i_410_n_1 ),
        .O(\labelOUTaux_reg[4]_i_255_n_1 ));
  LUT4 #(
    .INIT(16'h2882)) 
    \labelOUTaux_reg[4]_i_256 
       (.I0(\labelOUTaux_reg[4]_i_291_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_294_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_296_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_295_n_1 ),
        .O(\labelOUTaux_reg[4]_i_256_n_1 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \labelOUTaux_reg[4]_i_257 
       (.I0(\labelOUTaux_reg[4]_i_379_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_378_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_377_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_374_n_1 ),
        .O(\labelOUTaux_reg[4]_i_257_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \labelOUTaux_reg[4]_i_258 
       (.I0(\labelOUTaux_reg[4]_i_411_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_306_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_305_n_1 ),
        .O(\labelOUTaux_reg[4]_i_258_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \labelOUTaux_reg[4]_i_259 
       (.I0(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_259_n_1 ));
  LUT6 #(
    .INIT(64'hA8A8A880AAAAAAAA)) 
    \labelOUTaux_reg[4]_i_26 
       (.I0(\labelOUTaux_reg[4]_i_128_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_131_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_132_n_1 ),
        .O(\labelOUTaux_reg[4]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \labelOUTaux_reg[4]_i_260 
       (.I0(\labelOUTaux_reg[4]_i_386_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_384_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_385_n_1 ),
        .O(\labelOUTaux_reg[4]_i_260_n_1 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \labelOUTaux_reg[4]_i_261 
       (.I0(\labelOUTaux_reg[4]_i_385_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_386_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_384_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_381_n_1 ),
        .O(\labelOUTaux_reg[4]_i_261_n_1 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \labelOUTaux_reg[4]_i_262 
       (.I0(\labelOUTaux_reg[4]_i_412_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_413_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_414_n_1 ),
        .O(\labelOUTaux_reg[4]_i_262_n_1 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \labelOUTaux_reg[4]_i_263 
       (.I0(\labelOUTaux_reg[4]_i_415_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_416_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_417_n_1 ),
        .O(\labelOUTaux_reg[4]_i_263_n_1 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \labelOUTaux_reg[4]_i_264 
       (.I0(\labelOUTaux_reg[4]_i_418_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_419_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_420_n_1 ),
        .O(\labelOUTaux_reg[4]_i_264_n_1 ));
  LUT6 #(
    .INIT(64'h9666666966696999)) 
    \labelOUTaux_reg[4]_i_265 
       (.I0(\labelOUTaux_reg[4]_i_264_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_421_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_386_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_384_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_385_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_381_n_1 ),
        .O(\labelOUTaux_reg[4]_i_265_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \labelOUTaux_reg[4]_i_266 
       (.I0(\labelOUTaux_reg[4]_i_385_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_386_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_384_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_381_n_1 ),
        .O(\labelOUTaux_reg[4]_i_266_n_1 ));
  LUT4 #(
    .INIT(16'hEEE8)) 
    \labelOUTaux_reg[4]_i_267 
       (.I0(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_267_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_268 
       (.I0(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_268_n_1 ));
  LUT6 #(
    .INIT(64'h718E8E8E7171718E)) 
    \labelOUTaux_reg[4]_i_269 
       (.I0(\labelOUTaux_reg[4]_i_422_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_285_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_284_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_283_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_423_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_424_n_1 ),
        .O(\labelOUTaux_reg[4]_i_269_n_1 ));
  LUT6 #(
    .INIT(64'hEEEFEEFFEEFFEEFF)) 
    \labelOUTaux_reg[4]_i_27 
       (.I0(\labelOUTaux_reg[4]_i_133_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_134_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_135_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_136_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_137_n_1 ),
        .O(\labelOUTaux_reg[4]_i_27_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000381)) 
    \labelOUTaux_reg[4]_i_270 
       (.I0(label1[0]),
        .I1(label1[1]),
        .I2(label1[2]),
        .I3(label1[3]),
        .I4(\labelOUTaux_reg[4]_i_425_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_64_n_1 ),
        .O(\labelOUTaux_reg[4]_i_270_n_1 ));
  LUT6 #(
    .INIT(64'h2D2D2D2D2D2D2DD2)) 
    \labelOUTaux_reg[4]_i_271 
       (.I0(\labelOUTaux_reg[4]_i_281_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_280_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_283_n_1 ),
        .I3(label9[1]),
        .I4(label9[0]),
        .I5(\labelOUTaux_reg[4]_i_282_n_1 ),
        .O(\labelOUTaux_reg[4]_i_271_n_1 ));
  LUT5 #(
    .INIT(32'h01FEFE01)) 
    \labelOUTaux_reg[4]_i_272 
       (.I0(\labelOUTaux_reg[4]_i_286_n_1 ),
        .I1(label7[0]),
        .I2(label7[1]),
        .I3(\labelOUTaux_reg[4]_i_284_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_285_n_1 ),
        .O(\labelOUTaux_reg[4]_i_272_n_1 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \labelOUTaux_reg[4]_i_273 
       (.I0(\labelOUTaux_reg[4]_i_290_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_289_n_1 ),
        .I2(label3[0]),
        .I3(label3[1]),
        .I4(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_287_n_1 ),
        .O(\labelOUTaux_reg[4]_i_273_n_1 ));
  LUT6 #(
    .INIT(64'hD42BD4D42B2BD42B)) 
    \labelOUTaux_reg[4]_i_274 
       (.I0(\labelOUTaux_reg[4]_i_357_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_355_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_426_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_354_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_427_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_428_n_1 ),
        .O(\labelOUTaux_reg[4]_i_274_n_1 ));
  LUT6 #(
    .INIT(64'h55555455FFFFFDFF)) 
    \labelOUTaux_reg[4]_i_275 
       (.I0(\labelOUTaux_reg[4]_i_351_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[0]),
        .I3(label3[1]),
        .I4(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_352_n_1 ),
        .O(\labelOUTaux_reg[4]_i_275_n_1 ));
  LUT5 #(
    .INIT(32'h04000404)) 
    \labelOUTaux_reg[4]_i_276 
       (.I0(\labelOUTaux_reg[3]_i_63_n_1 ),
        .I1(label1[1]),
        .I2(label1[0]),
        .I3(Q[0]),
        .I4(\labelOUTaux_reg[4]_i_429_n_1 ),
        .O(\labelOUTaux_reg[4]_i_276_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \labelOUTaux_reg[4]_i_277 
       (.I0(\labelOUTaux_reg[4]_i_428_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_354_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_427_n_1 ),
        .O(\labelOUTaux_reg[4]_i_277_n_1 ));
  LUT5 #(
    .INIT(32'h99999699)) 
    \labelOUTaux_reg[4]_i_278 
       (.I0(\labelOUTaux_reg[4]_i_357_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_426_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_282_n_1 ),
        .I3(label9[1]),
        .I4(label9[0]),
        .O(\labelOUTaux_reg[4]_i_278_n_1 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \labelOUTaux_reg[4]_i_279 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_279_n_1 ));
  LUT6 #(
    .INIT(64'hFF40FF00FF00FF00)) 
    \labelOUTaux_reg[4]_i_28 
       (.I0(\labelOUTaux_reg[4]_i_138_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_139_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_140_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_141_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_142_n_1 ),
        .O(\labelOUTaux_reg[4]_i_28_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_280 
       (.I0(label10[2]),
        .I1(label10[5]),
        .I2(label10[6]),
        .I3(label10[4]),
        .I4(label10[7]),
        .I5(label10[3]),
        .O(\labelOUTaux_reg[4]_i_280_n_1 ));
  LUT6 #(
    .INIT(64'h0000000055544444)) 
    \labelOUTaux_reg[4]_i_281 
       (.I0(label10[1]),
        .I1(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(label10[0]),
        .O(\labelOUTaux_reg[4]_i_281_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05050507)) 
    \labelOUTaux_reg[4]_i_282 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\labelOUTaux_reg[4]_i_431_n_1 ),
        .O(\labelOUTaux_reg[4]_i_282_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \labelOUTaux_reg[4]_i_283 
       (.I0(label8[1]),
        .I1(label8[0]),
        .I2(\labelOUTaux_reg[4]_i_432_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_283_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEFEEFFEEFFEE)) 
    \labelOUTaux_reg[4]_i_284 
       (.I0(\labelOUTaux_reg[4]_i_433_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_434_n_1 ),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_284_n_1 ));
  LUT6 #(
    .INIT(64'h0202000200020002)) 
    \labelOUTaux_reg[4]_i_285 
       (.I0(\labelOUTaux_reg[4]_i_435_n_1 ),
        .I1(label6[0]),
        .I2(label6[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_285_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    \labelOUTaux_reg[4]_i_286 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_360_n_1 ),
        .O(\labelOUTaux_reg[4]_i_286_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_287 
       (.I0(label3[2]),
        .I1(label3[4]),
        .I2(label3[7]),
        .I3(label3[5]),
        .I4(label3[6]),
        .I5(label3[3]),
        .O(\labelOUTaux_reg[4]_i_287_n_1 ));
  LUT4 #(
    .INIT(16'h0070)) 
    \labelOUTaux_reg[4]_i_288 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[2]),
        .O(\labelOUTaux_reg[4]_i_288_n_1 ));
  LUT5 #(
    .INIT(32'h00001011)) 
    \labelOUTaux_reg[4]_i_289 
       (.I0(label4[0]),
        .I1(label4[1]),
        .I2(Q[2]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_389_n_1 ),
        .O(\labelOUTaux_reg[4]_i_289_n_1 ));
  LUT5 #(
    .INIT(32'h55551051)) 
    \labelOUTaux_reg[4]_i_29 
       (.I0(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_144_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_147_n_1 ),
        .O(\labelOUTaux_reg[4]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFFFE)) 
    \labelOUTaux_reg[4]_i_290 
       (.I0(label2[1]),
        .I1(label2[0]),
        .I2(\labelOUTaux_reg[4]_i_391_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_290_n_1 ));
  LUT3 #(
    .INIT(8'h69)) 
    \labelOUTaux_reg[4]_i_291 
       (.I0(\labelOUTaux_reg[4]_i_436_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_409_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_408_n_1 ),
        .O(\labelOUTaux_reg[4]_i_291_n_1 ));
  LUT6 #(
    .INIT(64'hD42BD4D42B2BD42B)) 
    \labelOUTaux_reg[4]_i_292 
       (.I0(\labelOUTaux_reg[4]_i_399_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_437_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_438_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_405_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_439_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_402_n_1 ),
        .O(\labelOUTaux_reg[4]_i_292_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \labelOUTaux_reg[4]_i_293 
       (.I0(\labelOUTaux_reg[4]_i_409_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_436_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_408_n_1 ),
        .O(\labelOUTaux_reg[4]_i_293_n_1 ));
  LUT5 #(
    .INIT(32'h000B0000)) 
    \labelOUTaux_reg[4]_i_294 
       (.I0(Q[0]),
        .I1(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_410_n_1 ),
        .I3(label1[1]),
        .I4(label1[0]),
        .O(\labelOUTaux_reg[4]_i_294_n_1 ));
  LUT6 #(
    .INIT(64'h9999999999969999)) 
    \labelOUTaux_reg[4]_i_295 
       (.I0(\labelOUTaux_reg[4]_i_405_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_402_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_403_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_404_n_1 ),
        .I4(label6[0]),
        .I5(label6[1]),
        .O(\labelOUTaux_reg[4]_i_295_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAA9A55555565)) 
    \labelOUTaux_reg[4]_i_296 
       (.I0(\labelOUTaux_reg[4]_i_399_n_1 ),
        .I1(label8[1]),
        .I2(label8[0]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_400_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_401_n_1 ),
        .O(\labelOUTaux_reg[4]_i_296_n_1 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \labelOUTaux_reg[4]_i_297 
       (.I0(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_297_n_1 ));
  LUT4 #(
    .INIT(16'hD4DD)) 
    \labelOUTaux_reg[4]_i_298 
       (.I0(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_257_n_1 ),
        .O(\labelOUTaux_reg[4]_i_298_n_1 ));
  LUT4 #(
    .INIT(16'h1777)) 
    \labelOUTaux_reg[4]_i_299 
       (.I0(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_257_n_1 ),
        .O(\labelOUTaux_reg[4]_i_299_n_1 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \labelOUTaux_reg[4]_i_3 
       (.I0(\labelOUTaux_reg[4]_i_9_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_10_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_11_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_12_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_13_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_14_n_1 ),
        .O(\labelOUTaux_reg[4]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_30 
       (.I0(\labelOUTaux_reg[4]_i_148_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_149_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_150_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_151_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_152_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_67_n_1 ),
        .O(\labelOUTaux_reg[4]_i_30_n_1 ));
  LUT4 #(
    .INIT(16'h7177)) 
    \labelOUTaux_reg[4]_i_300 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_257_n_1 ),
        .O(\labelOUTaux_reg[4]_i_300_n_1 ));
  LUT4 #(
    .INIT(16'h7177)) 
    \labelOUTaux_reg[4]_i_301 
       (.I0(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_257_n_1 ),
        .O(\labelOUTaux_reg[4]_i_301_n_1 ));
  LUT4 #(
    .INIT(16'hB2BB)) 
    \labelOUTaux_reg[4]_i_302 
       (.I0(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_257_n_1 ),
        .O(\labelOUTaux_reg[4]_i_302_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_303 
       (.I0(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_257_n_1 ),
        .O(\labelOUTaux_reg[4]_i_303_n_1 ));
  LUT4 #(
    .INIT(16'h1777)) 
    \labelOUTaux_reg[4]_i_304 
       (.I0(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_304_n_1 ));
  LUT4 #(
    .INIT(16'h2882)) 
    \labelOUTaux_reg[4]_i_305 
       (.I0(\labelOUTaux_reg[0]_i_74_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_71_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_72_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_73_n_1 ),
        .O(\labelOUTaux_reg[4]_i_305_n_1 ));
  LUT6 #(
    .INIT(64'h8888888888888E88)) 
    \labelOUTaux_reg[4]_i_306 
       (.I0(\labelOUTaux_reg[0]_i_71_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_73_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_362_n_1 ),
        .I3(label1[1]),
        .I4(label1[0]),
        .I5(\labelOUTaux_reg[3]_i_64_n_1 ),
        .O(\labelOUTaux_reg[4]_i_306_n_1 ));
  LUT5 #(
    .INIT(32'hDF00FFDF)) 
    \labelOUTaux_reg[4]_i_307 
       (.I0(\labelOUTaux_reg[4]_i_394_n_1 ),
        .I1(label5[0]),
        .I2(label5[1]),
        .I3(\labelOUTaux_reg[4]_i_440_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_441_n_1 ),
        .O(\labelOUTaux_reg[4]_i_307_n_1 ));
  LUT6 #(
    .INIT(64'hFBFBFBAAFBFBFBFB)) 
    \labelOUTaux_reg[4]_i_308 
       (.I0(\labelOUTaux_reg[4]_i_442_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_443_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_444_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_445_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_446_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_358_n_1 ),
        .O(\labelOUTaux_reg[4]_i_308_n_1 ));
  LUT5 #(
    .INIT(32'hFF080800)) 
    \labelOUTaux_reg[4]_i_309 
       (.I0(\labelOUTaux_reg[4]_i_370_n_1 ),
        .I1(label2[1]),
        .I2(label2[0]),
        .I3(\labelOUTaux_reg[4]_i_447_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_448_n_1 ),
        .O(\labelOUTaux_reg[4]_i_309_n_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \labelOUTaux_reg[4]_i_31 
       (.I0(\labelOUTaux_reg[4]_i_153_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_154_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_155_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_46_n_1 ),
        .O(\labelOUTaux_reg[4]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'h22222222222B2222)) 
    \labelOUTaux_reg[4]_i_310 
       (.I0(\labelOUTaux_reg[0]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_77_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_362_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_64_n_1 ),
        .I4(label1[0]),
        .I5(label1[1]),
        .O(\labelOUTaux_reg[4]_i_310_n_1 ));
  LUT4 #(
    .INIT(16'h0096)) 
    \labelOUTaux_reg[4]_i_311 
       (.I0(\labelOUTaux_reg[0]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_76_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_77_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_78_n_1 ),
        .O(\labelOUTaux_reg[4]_i_311_n_1 ));
  LUT5 #(
    .INIT(32'h4555DFFF)) 
    \labelOUTaux_reg[4]_i_312 
       (.I0(\labelOUTaux_reg[4]_i_449_n_1 ),
        .I1(label9[1]),
        .I2(label9[0]),
        .I3(\labelOUTaux_reg[4]_i_443_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_450_n_1 ),
        .O(\labelOUTaux_reg[4]_i_312_n_1 ));
  LUT5 #(
    .INIT(32'h4555DFFF)) 
    \labelOUTaux_reg[4]_i_313 
       (.I0(\labelOUTaux_reg[4]_i_451_n_1 ),
        .I1(label5[1]),
        .I2(label5[0]),
        .I3(\labelOUTaux_reg[4]_i_394_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_452_n_1 ),
        .O(\labelOUTaux_reg[4]_i_313_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF55555545)) 
    \labelOUTaux_reg[4]_i_314 
       (.I0(\labelOUTaux_reg[4]_i_453_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[0]),
        .I3(label3[1]),
        .I4(\labelOUTaux_reg[4]_i_373_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_454_n_1 ),
        .O(\labelOUTaux_reg[4]_i_314_n_1 ));
  LUT4 #(
    .INIT(16'h7771)) 
    \labelOUTaux_reg[4]_i_315 
       (.I0(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_315_n_1 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \labelOUTaux_reg[4]_i_316 
       (.I0(\labelOUTaux_reg[4]_i_309_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_308_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_307_n_1 ),
        .O(\labelOUTaux_reg[4]_i_316_n_1 ));
  LUT3 #(
    .INIT(8'h17)) 
    \labelOUTaux_reg[4]_i_317 
       (.I0(\labelOUTaux_reg[4]_i_411_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_305_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_306_n_1 ),
        .O(\labelOUTaux_reg[4]_i_317_n_1 ));
  LUT4 #(
    .INIT(16'hBBB2)) 
    \labelOUTaux_reg[4]_i_318 
       (.I0(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_318_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \labelOUTaux_reg[4]_i_319 
       (.I0(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_319_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFCDFFFF)) 
    \labelOUTaux_reg[4]_i_32 
       (.I0(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_156_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_118_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_157_n_1 ),
        .O(\labelOUTaux_reg[4]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_320 
       (.I0(\labelOUTaux_reg[0]_i_41_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_320_n_1 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFEFFFFF)) 
    \labelOUTaux_reg[4]_i_321 
       (.I0(\labelOUTaux_reg[4]_i_455_n_1 ),
        .I1(label2[0]),
        .I2(label2[1]),
        .I3(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_448_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_447_n_1 ),
        .O(\labelOUTaux_reg[4]_i_321_n_1 ));
  LUT5 #(
    .INIT(32'h178181E8)) 
    \labelOUTaux_reg[4]_i_322 
       (.I0(\labelOUTaux_reg[4]_i_349_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_256_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_254_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_456_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_253_n_1 ),
        .O(\labelOUTaux_reg[4]_i_322_n_1 ));
  LUT5 #(
    .INIT(32'hFF696900)) 
    \labelOUTaux_reg[4]_i_323 
       (.I0(\labelOUTaux_reg[4]_i_308_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_307_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_321_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_305_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_306_n_1 ),
        .O(\labelOUTaux_reg[4]_i_323_n_1 ));
  LUT4 #(
    .INIT(16'hBBB2)) 
    \labelOUTaux_reg[4]_i_324 
       (.I0(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_324_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_325 
       (.I0(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_325_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_326 
       (.I0(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_326_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_327 
       (.I0(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_327_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \labelOUTaux_reg[4]_i_328 
       (.I0(\labelOUTaux_reg[4]_i_314_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_313_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_312_n_1 ),
        .O(\labelOUTaux_reg[4]_i_328_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \labelOUTaux_reg[4]_i_329 
       (.I0(\labelOUTaux_reg[4]_i_314_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_312_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_313_n_1 ),
        .O(\labelOUTaux_reg[4]_i_329_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \labelOUTaux_reg[4]_i_33 
       (.I0(\labelOUTaux_reg[4]_i_158_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_159_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_92_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_160_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_161_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_162_n_1 ),
        .O(\labelOUTaux_reg[4]_i_33_n_1 ));
  LUT5 #(
    .INIT(32'h147D1414)) 
    \labelOUTaux_reg[4]_i_330 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_380_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_220_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[4]_i_330_n_1 ));
  LUT6 #(
    .INIT(64'hBEEB288228822882)) 
    \labelOUTaux_reg[4]_i_331 
       (.I0(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_92_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_226_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_225_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_331_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_332 
       (.I0(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_55_n_1 ),
        .O(\labelOUTaux_reg[4]_i_332_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[4]_i_333 
       (.I0(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_55_n_1 ),
        .O(\labelOUTaux_reg[4]_i_333_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[4]_i_334 
       (.I0(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_334_n_1 ));
  LUT4 #(
    .INIT(16'hEEE8)) 
    \labelOUTaux_reg[4]_i_335 
       (.I0(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_130_n_1 ),
        .O(\labelOUTaux_reg[4]_i_335_n_1 ));
  LUT4 #(
    .INIT(16'hE0FE)) 
    \labelOUTaux_reg[4]_i_336 
       (.I0(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_15_n_1 ),
        .O(\labelOUTaux_reg[4]_i_336_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \labelOUTaux_reg[4]_i_337 
       (.I0(\labelOUTaux_reg[0]_i_41_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_266_n_1 ),
        .O(\labelOUTaux_reg[4]_i_337_n_1 ));
  LUT4 #(
    .INIT(16'h444D)) 
    \labelOUTaux_reg[4]_i_338 
       (.I0(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_42_n_1 ),
        .O(\labelOUTaux_reg[4]_i_338_n_1 ));
  LUT4 #(
    .INIT(16'h222B)) 
    \labelOUTaux_reg[4]_i_339 
       (.I0(\labelOUTaux_reg[4]_i_265_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_244_n_1 ),
        .O(\labelOUTaux_reg[4]_i_339_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_34 
       (.I0(\labelOUTaux_reg[4]_i_163_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_164_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_165_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_166_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_167_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_168_n_1 ),
        .O(\labelOUTaux_reg[4]_i_34_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_340 
       (.I0(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[4]_i_340_n_1 ));
  LUT4 #(
    .INIT(16'h8E88)) 
    \labelOUTaux_reg[4]_i_341 
       (.I0(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_130_n_1 ),
        .O(\labelOUTaux_reg[4]_i_341_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_342 
       (.I0(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_130_n_1 ),
        .O(\labelOUTaux_reg[4]_i_342_n_1 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \labelOUTaux_reg[4]_i_343 
       (.I0(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_130_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_343_n_1 ));
  LUT4 #(
    .INIT(16'h1777)) 
    \labelOUTaux_reg[4]_i_344 
       (.I0(\labelOUTaux_reg[4]_i_234_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_266_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_130_n_1 ),
        .O(\labelOUTaux_reg[4]_i_344_n_1 ));
  LUT4 #(
    .INIT(16'hB2BB)) 
    \labelOUTaux_reg[4]_i_345 
       (.I0(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_130_n_1 ),
        .O(\labelOUTaux_reg[4]_i_345_n_1 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \labelOUTaux_reg[4]_i_346 
       (.I0(\labelOUTaux_reg[4]_i_247_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_248_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_249_n_1 ),
        .O(\labelOUTaux_reg[4]_i_346_n_1 ));
  LUT6 #(
    .INIT(64'h66066F6606006606)) 
    \labelOUTaux_reg[4]_i_347 
       (.I0(\labelOUTaux_reg[4]_i_249_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_457_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_374_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_377_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_378_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_379_n_1 ),
        .O(\labelOUTaux_reg[4]_i_347_n_1 ));
  LUT3 #(
    .INIT(8'h69)) 
    \labelOUTaux_reg[4]_i_348 
       (.I0(\labelOUTaux_reg[4]_i_254_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_456_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_253_n_1 ),
        .O(\labelOUTaux_reg[4]_i_348_n_1 ));
  LUT6 #(
    .INIT(64'h2222222222222B22)) 
    \labelOUTaux_reg[4]_i_349 
       (.I0(\labelOUTaux_reg[4]_i_296_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_295_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_64_n_1 ),
        .I3(label1[0]),
        .I4(label1[1]),
        .I5(\labelOUTaux_reg[4]_i_410_n_1 ),
        .O(\labelOUTaux_reg[4]_i_349_n_1 ));
  LUT6 #(
    .INIT(64'h0300030203000300)) 
    \labelOUTaux_reg[4]_i_35 
       (.I0(\labelOUTaux_reg[4]_i_169_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_170_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_171_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_172_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_173_n_1 ),
        .O(\labelOUTaux_reg[4]_i_35_n_1 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \labelOUTaux_reg[4]_i_350 
       (.I0(\labelOUTaux_reg[4]_i_253_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_456_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_254_n_1 ),
        .O(\labelOUTaux_reg[4]_i_350_n_1 ));
  LUT6 #(
    .INIT(64'h0000000055510000)) 
    \labelOUTaux_reg[4]_i_351 
       (.I0(\labelOUTaux_reg[4]_i_391_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(label2[1]),
        .I5(label2[0]),
        .O(\labelOUTaux_reg[4]_i_351_n_1 ));
  LUT5 #(
    .INIT(32'h04000404)) 
    \labelOUTaux_reg[4]_i_352 
       (.I0(\labelOUTaux_reg[4]_i_389_n_1 ),
        .I1(label4[1]),
        .I2(label4[0]),
        .I3(Q[2]),
        .I4(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_352_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_353 
       (.I0(label5[0]),
        .I1(label5[1]),
        .O(\labelOUTaux_reg[4]_i_353_n_1 ));
  LUT6 #(
    .INIT(64'h0000000088080808)) 
    \labelOUTaux_reg[4]_i_354 
       (.I0(\labelOUTaux_reg[4]_i_435_n_1 ),
        .I1(label6[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(label6[0]),
        .O(\labelOUTaux_reg[4]_i_354_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABAFAF)) 
    \labelOUTaux_reg[4]_i_355 
       (.I0(\labelOUTaux_reg[4]_i_431_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\labelOUTaux_reg[4]_i_444_n_1 ),
        .O(\labelOUTaux_reg[4]_i_355_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \labelOUTaux_reg[4]_i_356 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[3]),
        .I5(\labelOUTaux_reg[4]_i_432_n_1 ),
        .O(\labelOUTaux_reg[4]_i_356_n_1 ));
  LUT6 #(
    .INIT(64'h0404040404000000)) 
    \labelOUTaux_reg[4]_i_357 
       (.I0(\labelOUTaux_reg[4]_i_280_n_1 ),
        .I1(label10[1]),
        .I2(label10[0]),
        .I3(Q[3]),
        .I4(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_430_n_1 ),
        .O(\labelOUTaux_reg[4]_i_357_n_1 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \labelOUTaux_reg[4]_i_358 
       (.I0(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\labelOUTaux_reg[4]_i_358_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_359 
       (.I0(label7[0]),
        .I1(label7[1]),
        .O(\labelOUTaux_reg[4]_i_359_n_1 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_36 
       (.I0(\labelOUTaux_reg[4]_i_174_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_69_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_175_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_20_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_176_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_177_n_1 ),
        .O(\labelOUTaux_reg[4]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_360 
       (.I0(label7[2]),
        .I1(label7[4]),
        .I2(label7[7]),
        .I3(label7[5]),
        .I4(label7[6]),
        .I5(label7[3]),
        .O(\labelOUTaux_reg[4]_i_360_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \labelOUTaux_reg[4]_i_361 
       (.I0(\labelOUTaux_reg[4]_i_354_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_428_n_1 ),
        .O(\labelOUTaux_reg[4]_i_361_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_362 
       (.I0(label1[7]),
        .I1(label1[4]),
        .I2(label1[6]),
        .I3(label1[5]),
        .I4(label1[3]),
        .I5(label1[2]),
        .O(\labelOUTaux_reg[4]_i_362_n_1 ));
  LUT5 #(
    .INIT(32'h000080FF)) 
    \labelOUTaux_reg[4]_i_363 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_459_n_1 ),
        .O(\labelOUTaux_reg[4]_i_363_n_1 ));
  LUT6 #(
    .INIT(64'h0101000100010001)) 
    \labelOUTaux_reg[4]_i_364 
       (.I0(\labelOUTaux_reg[4]_i_460_n_1 ),
        .I1(label6[0]),
        .I2(label6[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_364_n_1 ));
  LUT6 #(
    .INIT(64'h0000000055511111)) 
    \labelOUTaux_reg[4]_i_365 
       (.I0(\labelOUTaux_reg[4]_i_461_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\labelOUTaux_reg[4]_i_433_n_1 ),
        .O(\labelOUTaux_reg[4]_i_365_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \labelOUTaux_reg[4]_i_366 
       (.I0(\labelOUTaux_reg[4]_i_446_n_1 ),
        .I1(label8[0]),
        .I2(label8[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_366_n_1 ));
  LUT6 #(
    .INIT(64'h0000000055545050)) 
    \labelOUTaux_reg[4]_i_367 
       (.I0(\labelOUTaux_reg[4]_i_462_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\labelOUTaux_reg[4]_i_463_n_1 ),
        .O(\labelOUTaux_reg[4]_i_367_n_1 ));
  LUT4 #(
    .INIT(16'h0155)) 
    \labelOUTaux_reg[4]_i_368 
       (.I0(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\labelOUTaux_reg[4]_i_368_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_369 
       (.I0(label10[5]),
        .I1(label10[6]),
        .I2(label10[4]),
        .I3(label10[7]),
        .I4(label10[3]),
        .I5(label10[2]),
        .O(\labelOUTaux_reg[4]_i_369_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \labelOUTaux_reg[4]_i_37 
       (.I0(\labelOUTaux_reg[4]_i_178_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_179_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_180_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_181_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_182_n_1 ),
        .O(\labelOUTaux_reg[4]_i_37_n_1 ));
  LUT4 #(
    .INIT(16'h00EF)) 
    \labelOUTaux_reg[4]_i_370 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_455_n_1 ),
        .O(\labelOUTaux_reg[4]_i_370_n_1 ));
  LUT5 #(
    .INIT(32'h02000202)) 
    \labelOUTaux_reg[4]_i_371 
       (.I0(\labelOUTaux_reg[4]_i_464_n_1 ),
        .I1(label4[0]),
        .I2(label4[1]),
        .I3(Q[2]),
        .I4(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_371_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0444)) 
    \labelOUTaux_reg[4]_i_372 
       (.I0(Q[2]),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(label3[1]),
        .I5(label3[0]),
        .O(\labelOUTaux_reg[4]_i_372_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_373 
       (.I0(label3[4]),
        .I1(label3[7]),
        .I2(label3[5]),
        .I3(label3[6]),
        .I4(label3[3]),
        .I5(label3[2]),
        .O(\labelOUTaux_reg[4]_i_373_n_1 ));
  LUT6 #(
    .INIT(64'h55556555AAAA9AAA)) 
    \labelOUTaux_reg[4]_i_374 
       (.I0(\labelOUTaux_reg[4]_i_397_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[0]),
        .I3(label3[1]),
        .I4(\labelOUTaux_reg[4]_i_373_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_398_n_1 ),
        .O(\labelOUTaux_reg[4]_i_374_n_1 ));
  LUT6 #(
    .INIT(64'h4D4D4DB24DB2B2B2)) 
    \labelOUTaux_reg[4]_i_375 
       (.I0(\labelOUTaux_reg[4]_i_393_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_465_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_392_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_395_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_396_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_466_n_1 ),
        .O(\labelOUTaux_reg[4]_i_375_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA8AAAFFFFEFFF)) 
    \labelOUTaux_reg[4]_i_376 
       (.I0(\labelOUTaux_reg[4]_i_398_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(label3[0]),
        .I3(label3[1]),
        .I4(\labelOUTaux_reg[4]_i_373_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_397_n_1 ),
        .O(\labelOUTaux_reg[4]_i_376_n_1 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \labelOUTaux_reg[4]_i_377 
       (.I0(\labelOUTaux_reg[4]_i_362_n_1 ),
        .I1(label1[1]),
        .I2(Q[0]),
        .I3(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I4(label1[0]),
        .O(\labelOUTaux_reg[4]_i_377_n_1 ));
  LUT5 #(
    .INIT(32'h69999999)) 
    \labelOUTaux_reg[4]_i_378 
       (.I0(\labelOUTaux_reg[4]_i_396_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_395_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_394_n_1 ),
        .I3(label5[1]),
        .I4(label5[0]),
        .O(\labelOUTaux_reg[4]_i_378_n_1 ));
  LUT6 #(
    .INIT(64'h0040FFBFFFBF0040)) 
    \labelOUTaux_reg[4]_i_379 
       (.I0(\labelOUTaux_reg[4]_i_368_n_1 ),
        .I1(label10[1]),
        .I2(label10[0]),
        .I3(\labelOUTaux_reg[4]_i_369_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_393_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_392_n_1 ),
        .O(\labelOUTaux_reg[4]_i_379_n_1 ));
  LUT6 #(
    .INIT(64'h0000000010100010)) 
    \labelOUTaux_reg[4]_i_38 
       (.I0(\labelOUTaux_reg[4]_i_183_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_184_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_185_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_139_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_186_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_187_n_1 ),
        .O(\labelOUTaux_reg[4]_i_38_n_1 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \labelOUTaux_reg[4]_i_380 
       (.I0(\labelOUTaux_reg[4]_i_278_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_277_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_276_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_275_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_274_n_1 ),
        .O(\labelOUTaux_reg[4]_i_380_n_1 ));
  LUT3 #(
    .INIT(8'h69)) 
    \labelOUTaux_reg[4]_i_381 
       (.I0(\labelOUTaux_reg[4]_i_420_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_419_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_418_n_1 ),
        .O(\labelOUTaux_reg[4]_i_381_n_1 ));
  LUT6 #(
    .INIT(64'h2B2BD4D42B2BD42B)) 
    \labelOUTaux_reg[4]_i_382 
       (.I0(\labelOUTaux_reg[4]_i_417_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_416_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_415_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_414_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_412_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_413_n_1 ),
        .O(\labelOUTaux_reg[4]_i_382_n_1 ));
  LUT3 #(
    .INIT(8'h71)) 
    \labelOUTaux_reg[4]_i_383 
       (.I0(\labelOUTaux_reg[4]_i_418_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_420_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_419_n_1 ),
        .O(\labelOUTaux_reg[4]_i_383_n_1 ));
  LUT3 #(
    .INIT(8'h69)) 
    \labelOUTaux_reg[4]_i_384 
       (.I0(\labelOUTaux_reg[4]_i_414_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_412_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_413_n_1 ),
        .O(\labelOUTaux_reg[4]_i_384_n_1 ));
  LUT5 #(
    .INIT(32'h0000000B)) 
    \labelOUTaux_reg[4]_i_385 
       (.I0(Q[0]),
        .I1(\labelOUTaux_reg[4]_i_429_n_1 ),
        .I2(label1[0]),
        .I3(label1[1]),
        .I4(\labelOUTaux_reg[4]_i_410_n_1 ),
        .O(\labelOUTaux_reg[4]_i_385_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \labelOUTaux_reg[4]_i_386 
       (.I0(\labelOUTaux_reg[4]_i_417_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_416_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_415_n_1 ),
        .O(\labelOUTaux_reg[4]_i_386_n_1 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \labelOUTaux_reg[4]_i_387 
       (.I0(\labelOUTaux_reg[0]_i_105_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_78_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_77_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_76_n_1 ),
        .I4(\labelOUTaux_reg[0]_i_106_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_75_n_1 ),
        .O(\labelOUTaux_reg[4]_i_387_n_1 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_388 
       (.I0(\labelOUTaux_reg[3]_i_74_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_288_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_287_n_1 ),
        .I3(label3[1]),
        .I4(label3[0]),
        .I5(\labelOUTaux_reg[3]_i_73_n_1 ),
        .O(\labelOUTaux_reg[4]_i_388_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_389 
       (.I0(label4[3]),
        .I1(label4[4]),
        .I2(label4[7]),
        .I3(label4[5]),
        .I4(label4[6]),
        .I5(label4[2]),
        .O(\labelOUTaux_reg[4]_i_389_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \labelOUTaux_reg[4]_i_39 
       (.I0(\labelOUTaux_reg[4]_i_188_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_189_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_190_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_191_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_192_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_193_n_1 ),
        .O(\labelOUTaux_reg[4]_i_39_n_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \labelOUTaux_reg[4]_i_390 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[5]),
        .O(\labelOUTaux_reg[4]_i_390_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_391 
       (.I0(label2[2]),
        .I1(label2[4]),
        .I2(label2[7]),
        .I3(label2[5]),
        .I4(label2[6]),
        .I5(label2[3]),
        .O(\labelOUTaux_reg[4]_i_391_n_1 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \labelOUTaux_reg[4]_i_392 
       (.I0(\labelOUTaux_reg[4]_i_446_n_1 ),
        .I1(label8[0]),
        .I2(label8[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_392_n_1 ));
  LUT6 #(
    .INIT(64'h0000000055545050)) 
    \labelOUTaux_reg[4]_i_393 
       (.I0(\labelOUTaux_reg[4]_i_462_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\labelOUTaux_reg[4]_i_467_n_1 ),
        .O(\labelOUTaux_reg[4]_i_393_n_1 ));
  LUT6 #(
    .INIT(64'h00000000A8FF0000)) 
    \labelOUTaux_reg[4]_i_394 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(label5[2]),
        .I5(\labelOUTaux_reg[4]_i_468_n_1 ),
        .O(\labelOUTaux_reg[4]_i_394_n_1 ));
  LUT6 #(
    .INIT(64'h4040004000400040)) 
    \labelOUTaux_reg[4]_i_395 
       (.I0(\labelOUTaux_reg[4]_i_460_n_1 ),
        .I1(label6[0]),
        .I2(label6[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_395_n_1 ));
  LUT6 #(
    .INIT(64'h0000000051111111)) 
    \labelOUTaux_reg[4]_i_396 
       (.I0(\labelOUTaux_reg[4]_i_459_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\labelOUTaux_reg[3]_i_80_n_1 ),
        .O(\labelOUTaux_reg[4]_i_396_n_1 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \labelOUTaux_reg[4]_i_397 
       (.I0(\labelOUTaux_reg[4]_i_464_n_1 ),
        .I1(Q[2]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(label4[0]),
        .I4(label4[1]),
        .O(\labelOUTaux_reg[4]_i_397_n_1 ));
  LUT6 #(
    .INIT(64'hF7F7F7F7F7F7FFF7)) 
    \labelOUTaux_reg[4]_i_398 
       (.I0(label2[1]),
        .I1(label2[0]),
        .I2(\labelOUTaux_reg[4]_i_455_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_398_n_1 ));
  LUT6 #(
    .INIT(64'h0000000044404040)) 
    \labelOUTaux_reg[4]_i_399 
       (.I0(label10[1]),
        .I1(label10[0]),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I4(Q[3]),
        .I5(\labelOUTaux_reg[4]_i_469_n_1 ),
        .O(\labelOUTaux_reg[4]_i_399_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \labelOUTaux_reg[4]_i_4 
       (.I0(\labelOUTaux_reg[4]_i_15_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_16_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_18_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_19_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_20_n_1 ),
        .O(\labelOUTaux_reg[4]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \labelOUTaux_reg[4]_i_40 
       (.I0(\labelOUTaux_reg[4]_i_194_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_195_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_196_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_197_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_198_n_1 ),
        .O(\labelOUTaux_reg[4]_i_40_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_400 
       (.I0(label8[4]),
        .I1(label8[7]),
        .I2(label8[5]),
        .I3(label8[6]),
        .I4(label8[2]),
        .I5(label8[3]),
        .O(\labelOUTaux_reg[4]_i_400_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEFFEEFF)) 
    \labelOUTaux_reg[4]_i_401 
       (.I0(\labelOUTaux_reg[4]_i_470_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_471_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\labelOUTaux_reg[4]_i_401_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000A8FF)) 
    \labelOUTaux_reg[4]_i_402 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_472_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_473_n_1 ),
        .O(\labelOUTaux_reg[4]_i_402_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_403 
       (.I0(label6[4]),
        .I1(label6[7]),
        .I2(label6[5]),
        .I3(label6[6]),
        .I4(label6[2]),
        .I5(label6[3]),
        .O(\labelOUTaux_reg[4]_i_403_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \labelOUTaux_reg[4]_i_404 
       (.I0(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\labelOUTaux_reg[4]_i_404_n_1 ));
  LUT6 #(
    .INIT(64'h00000000000080FF)) 
    \labelOUTaux_reg[4]_i_405 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_474_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_475_n_1 ),
        .O(\labelOUTaux_reg[4]_i_405_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_406 
       (.I0(label4[4]),
        .I1(label4[7]),
        .I2(label4[5]),
        .I3(label4[6]),
        .I4(label4[2]),
        .I5(label4[3]),
        .O(\labelOUTaux_reg[4]_i_406_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_407 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[7]),
        .I5(Q[3]),
        .O(\labelOUTaux_reg[4]_i_407_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBFFF)) 
    \labelOUTaux_reg[4]_i_408 
       (.I0(label3[1]),
        .I1(label3[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\labelOUTaux_reg[4]_i_407_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_476_n_1 ),
        .O(\labelOUTaux_reg[4]_i_408_n_1 ));
  LUT5 #(
    .INIT(32'hFFAEFFFF)) 
    \labelOUTaux_reg[4]_i_409 
       (.I0(\labelOUTaux_reg[4]_i_477_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I3(label2[1]),
        .I4(label2[0]),
        .O(\labelOUTaux_reg[4]_i_409_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4DFF)) 
    \labelOUTaux_reg[4]_i_41 
       (.I0(\labelOUTaux_reg[4]_i_199_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_200_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_201_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_102_n_1 ),
        .O(\labelOUTaux_reg[4]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_410 
       (.I0(label1[5]),
        .I1(label1[6]),
        .I2(label1[4]),
        .I3(label1[7]),
        .I4(label1[3]),
        .I5(label1[2]),
        .O(\labelOUTaux_reg[4]_i_410_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \labelOUTaux_reg[4]_i_411 
       (.I0(\labelOUTaux_reg[4]_i_307_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_308_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_309_n_1 ),
        .O(\labelOUTaux_reg[4]_i_411_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5070)) 
    \labelOUTaux_reg[4]_i_412 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[1]),
        .I4(\labelOUTaux_reg[4]_i_472_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_433_n_1 ),
        .O(\labelOUTaux_reg[4]_i_412_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000070)) 
    \labelOUTaux_reg[4]_i_413 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_474_n_1 ),
        .I4(label7[0]),
        .I5(label7[1]),
        .O(\labelOUTaux_reg[4]_i_413_n_1 ));
  LUT6 #(
    .INIT(64'h0101000100010001)) 
    \labelOUTaux_reg[4]_i_414 
       (.I0(\labelOUTaux_reg[4]_i_403_n_1 ),
        .I1(label6[0]),
        .I2(label6[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_414_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \labelOUTaux_reg[4]_i_415 
       (.I0(\labelOUTaux_reg[4]_i_400_n_1 ),
        .I1(label8[0]),
        .I2(label8[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_415_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEFFEEFF)) 
    \labelOUTaux_reg[4]_i_416 
       (.I0(\labelOUTaux_reg[4]_i_463_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_471_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\labelOUTaux_reg[4]_i_416_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000005540)) 
    \labelOUTaux_reg[4]_i_417 
       (.I0(label10[0]),
        .I1(Q[3]),
        .I2(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I4(label10[1]),
        .I5(\labelOUTaux_reg[4]_i_469_n_1 ),
        .O(\labelOUTaux_reg[4]_i_417_n_1 ));
  LUT6 #(
    .INIT(64'h00000000000000EF)) 
    \labelOUTaux_reg[4]_i_418 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(label2[0]),
        .I4(label2[1]),
        .I5(\labelOUTaux_reg[4]_i_477_n_1 ),
        .O(\labelOUTaux_reg[4]_i_418_n_1 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFFFF)) 
    \labelOUTaux_reg[4]_i_419 
       (.I0(\labelOUTaux_reg[4]_i_476_n_1 ),
        .I1(label3[0]),
        .I2(label3[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\labelOUTaux_reg[4]_i_407_n_1 ),
        .O(\labelOUTaux_reg[4]_i_419_n_1 ));
  LUT6 #(
    .INIT(64'h00000000DFFFDFDF)) 
    \labelOUTaux_reg[4]_i_42 
       (.I0(\labelOUTaux_reg[4]_i_179_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_202_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_203_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_204_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_205_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_93_n_1 ),
        .O(\labelOUTaux_reg[4]_i_42_n_1 ));
  LUT5 #(
    .INIT(32'h01000101)) 
    \labelOUTaux_reg[4]_i_420 
       (.I0(\labelOUTaux_reg[4]_i_406_n_1 ),
        .I1(label4[0]),
        .I2(label4[1]),
        .I3(Q[2]),
        .I4(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_420_n_1 ));
  LUT6 #(
    .INIT(64'hD42B2B2BD4D4D42B)) 
    \labelOUTaux_reg[4]_i_421 
       (.I0(\labelOUTaux_reg[4]_i_417_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_416_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_415_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_414_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_413_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_412_n_1 ),
        .O(\labelOUTaux_reg[4]_i_421_n_1 ));
  LUT6 #(
    .INIT(64'h1101010101010101)) 
    \labelOUTaux_reg[4]_i_422 
       (.I0(\labelOUTaux_reg[4]_i_478_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_360_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_422_n_1 ));
  LUT6 #(
    .INIT(64'h1111111011001100)) 
    \labelOUTaux_reg[4]_i_423 
       (.I0(\labelOUTaux_reg[4]_i_463_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_431_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\labelOUTaux_reg[4]_i_423_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFFF)) 
    \labelOUTaux_reg[4]_i_424 
       (.I0(\labelOUTaux_reg[4]_i_280_n_1 ),
        .I1(label10[0]),
        .I2(Q[3]),
        .I3(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I5(label10[1]),
        .O(\labelOUTaux_reg[4]_i_424_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \labelOUTaux_reg[4]_i_425 
       (.I0(label1[7]),
        .I1(label1[4]),
        .I2(label1[6]),
        .I3(label1[5]),
        .O(\labelOUTaux_reg[4]_i_425_n_1 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \labelOUTaux_reg[4]_i_426 
       (.I0(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I1(label8[0]),
        .I2(label8[1]),
        .I3(\labelOUTaux_reg[4]_i_432_n_1 ),
        .O(\labelOUTaux_reg[4]_i_426_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7F00)) 
    \labelOUTaux_reg[4]_i_427 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_359_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_360_n_1 ),
        .O(\labelOUTaux_reg[4]_i_427_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000A8FF)) 
    \labelOUTaux_reg[4]_i_428 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_353_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_434_n_1 ),
        .O(\labelOUTaux_reg[4]_i_428_n_1 ));
  LUT3 #(
    .INIT(8'h02)) 
    \labelOUTaux_reg[4]_i_429 
       (.I0(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\labelOUTaux_reg[4]_i_429_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_43 
       (.I0(\labelOUTaux_reg[4]_i_206_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_207_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_208_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_209_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_210_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_211_n_1 ),
        .O(\labelOUTaux_reg[4]_i_43_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \labelOUTaux_reg[4]_i_430 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .O(\labelOUTaux_reg[4]_i_430_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_431 
       (.I0(label9[2]),
        .I1(label9[4]),
        .I2(label9[7]),
        .I3(label9[5]),
        .I4(label9[6]),
        .I5(label9[3]),
        .O(\labelOUTaux_reg[4]_i_431_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_432 
       (.I0(label8[3]),
        .I1(label8[4]),
        .I2(label8[7]),
        .I3(label8[5]),
        .I4(label8[6]),
        .I5(label8[2]),
        .O(\labelOUTaux_reg[4]_i_432_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_433 
       (.I0(label5[0]),
        .I1(label5[1]),
        .O(\labelOUTaux_reg[4]_i_433_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_434 
       (.I0(label5[2]),
        .I1(label5[4]),
        .I2(label5[7]),
        .I3(label5[5]),
        .I4(label5[6]),
        .I5(label5[3]),
        .O(\labelOUTaux_reg[4]_i_434_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \labelOUTaux_reg[4]_i_435 
       (.I0(label6[3]),
        .I1(label6[4]),
        .I2(label6[7]),
        .I3(label6[5]),
        .I4(label6[6]),
        .I5(label6[2]),
        .O(\labelOUTaux_reg[4]_i_435_n_1 ));
  LUT5 #(
    .INIT(32'hFFF2FFFF)) 
    \labelOUTaux_reg[4]_i_436 
       (.I0(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I1(Q[2]),
        .I2(\labelOUTaux_reg[4]_i_406_n_1 ),
        .I3(label4[1]),
        .I4(label4[0]),
        .O(\labelOUTaux_reg[4]_i_436_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0507)) 
    \labelOUTaux_reg[4]_i_437 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_471_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_470_n_1 ),
        .O(\labelOUTaux_reg[4]_i_437_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \labelOUTaux_reg[4]_i_438 
       (.I0(label8[1]),
        .I1(label8[0]),
        .I2(\labelOUTaux_reg[4]_i_479_n_1 ),
        .I3(label8[3]),
        .I4(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_438_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF2FFFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_439 
       (.I0(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_480_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_481_n_1 ),
        .I3(label6[3]),
        .I4(label6[1]),
        .I5(label6[0]),
        .O(\labelOUTaux_reg[4]_i_439_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCCECCCCCCCCCC)) 
    \labelOUTaux_reg[4]_i_44 
       (.I0(\labelOUTaux_reg[4]_i_212_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_213_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_214_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_215_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_161_n_1 ),
        .O(\labelOUTaux_reg[4]_i_44_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBFBFBFB)) 
    \labelOUTaux_reg[4]_i_440 
       (.I0(\labelOUTaux_reg[4]_i_460_n_1 ),
        .I1(label6[1]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(label6[0]),
        .O(\labelOUTaux_reg[4]_i_440_n_1 ));
  LUT6 #(
    .INIT(64'h0000000051111111)) 
    \labelOUTaux_reg[4]_i_441 
       (.I0(\labelOUTaux_reg[4]_i_459_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\labelOUTaux_reg[4]_i_359_n_1 ),
        .O(\labelOUTaux_reg[4]_i_441_n_1 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFFFFFF)) 
    \labelOUTaux_reg[4]_i_442 
       (.I0(\labelOUTaux_reg[4]_i_369_n_1 ),
        .I1(label10[1]),
        .I2(label10[0]),
        .I3(Q[3]),
        .I4(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_430_n_1 ),
        .O(\labelOUTaux_reg[4]_i_442_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FAFAFAF8)) 
    \labelOUTaux_reg[4]_i_443 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\labelOUTaux_reg[4]_i_462_n_1 ),
        .O(\labelOUTaux_reg[4]_i_443_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_444 
       (.I0(label9[0]),
        .I1(label9[1]),
        .O(\labelOUTaux_reg[4]_i_444_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_445 
       (.I0(label8[0]),
        .I1(label8[1]),
        .O(\labelOUTaux_reg[4]_i_445_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_446 
       (.I0(label8[6]),
        .I1(label8[5]),
        .I2(label8[7]),
        .I3(label8[4]),
        .I4(label8[2]),
        .I5(label8[3]),
        .O(\labelOUTaux_reg[4]_i_446_n_1 ));
  LUT6 #(
    .INIT(64'h0000000054440000)) 
    \labelOUTaux_reg[4]_i_447 
       (.I0(label3[0]),
        .I1(\labelOUTaux_reg[4]_i_407_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(label3[1]),
        .I5(\labelOUTaux_reg[4]_i_373_n_1 ),
        .O(\labelOUTaux_reg[4]_i_447_n_1 ));
  LUT5 #(
    .INIT(32'h08000808)) 
    \labelOUTaux_reg[4]_i_448 
       (.I0(\labelOUTaux_reg[4]_i_464_n_1 ),
        .I1(label4[1]),
        .I2(label4[0]),
        .I3(Q[2]),
        .I4(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_448_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \labelOUTaux_reg[4]_i_449 
       (.I0(\labelOUTaux_reg[4]_i_446_n_1 ),
        .I1(label8[1]),
        .I2(label8[0]),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .O(\labelOUTaux_reg[4]_i_449_n_1 ));
  LUT6 #(
    .INIT(64'h4055405044554455)) 
    \labelOUTaux_reg[4]_i_45 
       (.I0(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I5(\labelOUTaux_reg[3]_i_33_n_1 ),
        .O(\labelOUTaux_reg[4]_i_45_n_1 ));
  LUT6 #(
    .INIT(64'h1010100010001000)) 
    \labelOUTaux_reg[4]_i_450 
       (.I0(\labelOUTaux_reg[4]_i_369_n_1 ),
        .I1(label10[1]),
        .I2(label10[0]),
        .I3(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_458_n_1 ),
        .I5(Q[3]),
        .O(\labelOUTaux_reg[4]_i_450_n_1 ));
  LUT6 #(
    .INIT(64'h0000000040004444)) 
    \labelOUTaux_reg[4]_i_451 
       (.I0(label6[1]),
        .I1(label6[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_460_n_1 ),
        .O(\labelOUTaux_reg[4]_i_451_n_1 ));
  LUT6 #(
    .INIT(64'h0000000051111111)) 
    \labelOUTaux_reg[4]_i_452 
       (.I0(\labelOUTaux_reg[4]_i_459_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\labelOUTaux_reg[4]_i_475_n_1 ),
        .O(\labelOUTaux_reg[4]_i_452_n_1 ));
  LUT5 #(
    .INIT(32'h008A0000)) 
    \labelOUTaux_reg[4]_i_453 
       (.I0(\labelOUTaux_reg[4]_i_464_n_1 ),
        .I1(Q[2]),
        .I2(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I3(label4[1]),
        .I4(label4[0]),
        .O(\labelOUTaux_reg[4]_i_453_n_1 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFFFD)) 
    \labelOUTaux_reg[4]_i_454 
       (.I0(label2[0]),
        .I1(label2[1]),
        .I2(\labelOUTaux_reg[4]_i_455_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\labelOUTaux_reg[4]_i_454_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_455 
       (.I0(label2[4]),
        .I1(label2[7]),
        .I2(label2[5]),
        .I3(label2[6]),
        .I4(label2[3]),
        .I5(label2[2]),
        .O(\labelOUTaux_reg[4]_i_455_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2FFFFFFFB)) 
    \labelOUTaux_reg[4]_i_456 
       (.I0(\labelOUTaux_reg[4]_i_401_n_1 ),
        .I1(label8[0]),
        .I2(label8[1]),
        .I3(\labelOUTaux_reg[4]_i_400_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_399_n_1 ),
        .O(\labelOUTaux_reg[4]_i_456_n_1 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \labelOUTaux_reg[4]_i_457 
       (.I0(\labelOUTaux_reg[4]_i_482_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_393_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_392_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_396_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_395_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_466_n_1 ),
        .O(\labelOUTaux_reg[4]_i_457_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_458 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\labelOUTaux_reg[4]_i_458_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_459 
       (.I0(label7[4]),
        .I1(label7[7]),
        .I2(label7[5]),
        .I3(label7[6]),
        .I4(label7[3]),
        .I5(label7[2]),
        .O(\labelOUTaux_reg[4]_i_459_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_46 
       (.I0(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_216_n_1 ),
        .O(\labelOUTaux_reg[4]_i_46_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_460 
       (.I0(label6[6]),
        .I1(label6[5]),
        .I2(label6[7]),
        .I3(label6[4]),
        .I4(label6[2]),
        .I5(label6[3]),
        .O(\labelOUTaux_reg[4]_i_460_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_461 
       (.I0(label5[4]),
        .I1(label5[7]),
        .I2(label5[5]),
        .I3(label5[6]),
        .I4(label5[3]),
        .I5(label5[2]),
        .O(\labelOUTaux_reg[4]_i_461_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \labelOUTaux_reg[4]_i_462 
       (.I0(label9[4]),
        .I1(label9[7]),
        .I2(label9[5]),
        .I3(label9[6]),
        .I4(label9[3]),
        .I5(label9[2]),
        .O(\labelOUTaux_reg[4]_i_462_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_463 
       (.I0(label9[0]),
        .I1(label9[1]),
        .O(\labelOUTaux_reg[4]_i_463_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \labelOUTaux_reg[4]_i_464 
       (.I0(label4[3]),
        .I1(label4[2]),
        .I2(label4[6]),
        .I3(label4[5]),
        .I4(label4[7]),
        .I5(label4[4]),
        .O(\labelOUTaux_reg[4]_i_464_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0057)) 
    \labelOUTaux_reg[4]_i_465 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_79_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_369_n_1 ),
        .O(\labelOUTaux_reg[4]_i_465_n_1 ));
  LUT6 #(
    .INIT(64'h0000000055511111)) 
    \labelOUTaux_reg[4]_i_466 
       (.I0(\labelOUTaux_reg[4]_i_461_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_390_n_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\labelOUTaux_reg[3]_i_81_n_1 ),
        .O(\labelOUTaux_reg[4]_i_466_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \labelOUTaux_reg[4]_i_467 
       (.I0(label9[0]),
        .I1(label9[1]),
        .O(\labelOUTaux_reg[4]_i_467_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_468 
       (.I0(label5[3]),
        .I1(label5[6]),
        .I2(label5[5]),
        .I3(label5[7]),
        .I4(label5[4]),
        .O(\labelOUTaux_reg[4]_i_468_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_469 
       (.I0(label10[7]),
        .I1(label10[4]),
        .I2(label10[6]),
        .I3(label10[5]),
        .I4(label10[3]),
        .I5(label10[2]),
        .O(\labelOUTaux_reg[4]_i_469_n_1 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \labelOUTaux_reg[4]_i_47 
       (.I0(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_47_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_470 
       (.I0(label9[1]),
        .I1(label9[0]),
        .O(\labelOUTaux_reg[4]_i_470_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_471 
       (.I0(label9[6]),
        .I1(label9[5]),
        .I2(label9[7]),
        .I3(label9[4]),
        .I4(label9[3]),
        .I5(label9[2]),
        .O(\labelOUTaux_reg[4]_i_471_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_472 
       (.I0(label5[6]),
        .I1(label5[5]),
        .I2(label5[7]),
        .I3(label5[4]),
        .I4(label5[3]),
        .I5(label5[2]),
        .O(\labelOUTaux_reg[4]_i_472_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_473 
       (.I0(label5[1]),
        .I1(label5[0]),
        .O(\labelOUTaux_reg[4]_i_473_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_474 
       (.I0(label7[6]),
        .I1(label7[5]),
        .I2(label7[7]),
        .I3(label7[4]),
        .I4(label7[3]),
        .I5(label7[2]),
        .O(\labelOUTaux_reg[4]_i_474_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \labelOUTaux_reg[4]_i_475 
       (.I0(label7[1]),
        .I1(label7[0]),
        .O(\labelOUTaux_reg[4]_i_475_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_476 
       (.I0(label3[6]),
        .I1(label3[5]),
        .I2(label3[7]),
        .I3(label3[4]),
        .I4(label3[3]),
        .I5(label3[2]),
        .O(\labelOUTaux_reg[4]_i_476_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \labelOUTaux_reg[4]_i_477 
       (.I0(label2[6]),
        .I1(label2[5]),
        .I2(label2[7]),
        .I3(label2[4]),
        .I4(label2[3]),
        .I5(label2[2]),
        .O(\labelOUTaux_reg[4]_i_477_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \labelOUTaux_reg[4]_i_478 
       (.I0(label7[0]),
        .I1(label7[1]),
        .O(\labelOUTaux_reg[4]_i_478_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_479 
       (.I0(label8[2]),
        .I1(label8[6]),
        .I2(label8[5]),
        .I3(label8[7]),
        .I4(label8[4]),
        .O(\labelOUTaux_reg[4]_i_479_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFDCC)) 
    \labelOUTaux_reg[4]_i_48 
       (.I0(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_92_n_1 ),
        .O(\labelOUTaux_reg[4]_i_48_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \labelOUTaux_reg[4]_i_480 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\labelOUTaux_reg[4]_i_480_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \labelOUTaux_reg[4]_i_481 
       (.I0(label6[2]),
        .I1(label6[6]),
        .I2(label6[5]),
        .I3(label6[7]),
        .I4(label6[4]),
        .O(\labelOUTaux_reg[4]_i_481_n_1 ));
  LUT6 #(
    .INIT(64'h1111111010101010)) 
    \labelOUTaux_reg[4]_i_482 
       (.I0(\labelOUTaux_reg[4]_i_369_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_79_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_430_n_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\labelOUTaux_reg[4]_i_482_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFECFC)) 
    \labelOUTaux_reg[4]_i_49 
       (.I0(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_25_n_1 ),
        .O(\labelOUTaux_reg[4]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h0004000400040000)) 
    \labelOUTaux_reg[4]_i_5 
       (.I0(\labelOUTaux_reg[4]_i_21_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_22_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_23_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_24_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_25_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_26_n_1 ),
        .O(\labelOUTaux_reg[4]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hBAFBAAFA)) 
    \labelOUTaux_reg[4]_i_50 
       (.I0(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_29_n_1 ),
        .O(\labelOUTaux_reg[4]_i_50_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_51 
       (.I0(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_57_n_1 ),
        .O(\labelOUTaux_reg[4]_i_51_n_1 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \labelOUTaux_reg[4]_i_52 
       (.I0(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[4]_i_52_n_1 ));
  LUT6 #(
    .INIT(64'hFEEABFFEBFFEABBF)) 
    \labelOUTaux_reg[4]_i_53 
       (.I0(\labelOUTaux_reg[3]_i_22_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_217_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_218_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_219_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_220_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_221_n_1 ),
        .O(\labelOUTaux_reg[4]_i_53_n_1 ));
  LUT4 #(
    .INIT(16'h4504)) 
    \labelOUTaux_reg[4]_i_54 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_222_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_22_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .O(\labelOUTaux_reg[4]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'h00CF008800CF008F)) 
    \labelOUTaux_reg[4]_i_55 
       (.I0(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_223_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_224_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_57_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_85_n_1 ),
        .O(\labelOUTaux_reg[4]_i_55_n_1 ));
  LUT5 #(
    .INIT(32'hE7718EE7)) 
    \labelOUTaux_reg[4]_i_56 
       (.I0(\labelOUTaux_reg[4]_i_225_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_226_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_227_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_228_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_229_n_1 ),
        .O(\labelOUTaux_reg[4]_i_56_n_1 ));
  LUT5 #(
    .INIT(32'h18718E18)) 
    \labelOUTaux_reg[4]_i_57 
       (.I0(\labelOUTaux_reg[3]_i_24_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_25_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_26_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_27_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_28_n_1 ),
        .O(\labelOUTaux_reg[4]_i_57_n_1 ));
  LUT4 #(
    .INIT(16'hE8EE)) 
    \labelOUTaux_reg[4]_i_58 
       (.I0(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .O(\labelOUTaux_reg[4]_i_58_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE8E800)) 
    \labelOUTaux_reg[4]_i_59 
       (.I0(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_231_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_92_n_1 ),
        .O(\labelOUTaux_reg[4]_i_59_n_1 ));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \labelOUTaux_reg[4]_i_6 
       (.I0(\labelOUTaux_reg[4]_i_27_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_28_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_29_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_30_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_31_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_32_n_1 ),
        .O(\labelOUTaux_reg[4]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h0008088E)) 
    \labelOUTaux_reg[4]_i_60 
       (.I0(\labelOUTaux_reg[4]_i_221_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_220_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_219_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_218_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_217_n_1 ),
        .O(\labelOUTaux_reg[4]_i_60_n_1 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \labelOUTaux_reg[4]_i_61 
       (.I0(\labelOUTaux_reg[4]_i_93_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .O(\labelOUTaux_reg[4]_i_61_n_1 ));
  LUT6 #(
    .INIT(64'h0000000700070707)) 
    \labelOUTaux_reg[4]_i_62 
       (.I0(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_40_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_129_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_115_n_1 ),
        .O(\labelOUTaux_reg[4]_i_62_n_1 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \labelOUTaux_reg[4]_i_63 
       (.I0(\labelOUTaux_reg[4]_i_143_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_216_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .O(\labelOUTaux_reg[4]_i_63_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFCCFD)) 
    \labelOUTaux_reg[4]_i_64 
       (.I0(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_75_n_1 ),
        .O(\labelOUTaux_reg[4]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \labelOUTaux_reg[4]_i_65 
       (.I0(\labelOUTaux_reg[3]_i_6_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_38_n_1 ),
        .O(\labelOUTaux_reg[4]_i_65_n_1 ));
  LUT6 #(
    .INIT(64'hEE0EEEEE0000EE0E)) 
    \labelOUTaux_reg[4]_i_66 
       (.I0(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_22_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_115_n_1 ),
        .O(\labelOUTaux_reg[4]_i_66_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_67 
       (.I0(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .O(\labelOUTaux_reg[4]_i_67_n_1 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \labelOUTaux_reg[4]_i_68 
       (.I0(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_43_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I3(\labelOUTaux_reg[0]_i_41_n_1 ),
        .O(\labelOUTaux_reg[4]_i_68_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \labelOUTaux_reg[4]_i_69 
       (.I0(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .O(\labelOUTaux_reg[4]_i_69_n_1 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \labelOUTaux_reg[4]_i_7 
       (.I0(\labelOUTaux_reg[4]_i_33_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_34_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_35_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_36_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_37_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_38_n_1 ),
        .O(\labelOUTaux_reg[4]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hE8EE)) 
    \labelOUTaux_reg[4]_i_70 
       (.I0(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_54_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_55_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_16_n_1 ),
        .O(\labelOUTaux_reg[4]_i_70_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF022F)) 
    \labelOUTaux_reg[4]_i_71 
       (.I0(\labelOUTaux_reg[4]_i_232_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_85_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_25_n_1 ),
        .O(\labelOUTaux_reg[4]_i_71_n_1 ));
  LUT6 #(
    .INIT(64'h0007070700000007)) 
    \labelOUTaux_reg[4]_i_72 
       (.I0(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_233_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_234_n_1 ),
        .O(\labelOUTaux_reg[4]_i_72_n_1 ));
  LUT6 #(
    .INIT(64'h0000000017170017)) 
    \labelOUTaux_reg[4]_i_73 
       (.I0(\labelOUTaux_reg[4]_i_235_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_60_n_1 ),
        .O(\labelOUTaux_reg[4]_i_73_n_1 ));
  LUT5 #(
    .INIT(32'hABAAFFAB)) 
    \labelOUTaux_reg[4]_i_74 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_237_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_82_n_1 ),
        .O(\labelOUTaux_reg[4]_i_74_n_1 ));
  LUT4 #(
    .INIT(16'h1051)) 
    \labelOUTaux_reg[4]_i_75 
       (.I0(\labelOUTaux_reg[3]_i_23_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_18_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_20_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_19_n_1 ),
        .O(\labelOUTaux_reg[4]_i_75_n_1 ));
  LUT4 #(
    .INIT(16'h599A)) 
    \labelOUTaux_reg[4]_i_76 
       (.I0(\labelOUTaux_reg[3]_i_23_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_20_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_19_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_18_n_1 ),
        .O(\labelOUTaux_reg[4]_i_76_n_1 ));
  LUT6 #(
    .INIT(64'hBDEB148195A90000)) 
    \labelOUTaux_reg[4]_i_77 
       (.I0(\labelOUTaux_reg[4]_i_238_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_239_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_240_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_241_n_1 ),
        .I4(\labelOUTaux_reg[3]_i_26_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_242_n_1 ),
        .O(\labelOUTaux_reg[4]_i_77_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \labelOUTaux_reg[4]_i_78 
       (.I0(\labelOUTaux_reg[3]_i_24_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_25_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_243_n_1 ),
        .O(\labelOUTaux_reg[4]_i_78_n_1 ));
  LUT4 #(
    .INIT(16'h7177)) 
    \labelOUTaux_reg[4]_i_79 
       (.I0(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_15_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_17_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_244_n_1 ),
        .O(\labelOUTaux_reg[4]_i_79_n_1 ));
  LUT6 #(
    .INIT(64'h040404FF04040404)) 
    \labelOUTaux_reg[4]_i_8 
       (.I0(\labelOUTaux_reg[4]_i_39_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_40_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_41_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_42_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_43_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_44_n_1 ),
        .O(\labelOUTaux_reg[4]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h188E7118)) 
    \labelOUTaux_reg[4]_i_80 
       (.I0(\labelOUTaux_reg[4]_i_245_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_246_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_247_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_248_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_249_n_1 ),
        .O(\labelOUTaux_reg[4]_i_80_n_1 ));
  LUT4 #(
    .INIT(16'h65A6)) 
    \labelOUTaux_reg[4]_i_81 
       (.I0(\labelOUTaux_reg[3]_i_23_n_1 ),
        .I1(\labelOUTaux_reg[3]_i_18_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_20_n_1 ),
        .I3(\labelOUTaux_reg[3]_i_19_n_1 ),
        .O(\labelOUTaux_reg[4]_i_81_n_1 ));
  LUT5 #(
    .INIT(32'h8EE7E771)) 
    \labelOUTaux_reg[4]_i_82 
       (.I0(\labelOUTaux_reg[4]_i_221_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_220_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_219_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_218_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_217_n_1 ),
        .O(\labelOUTaux_reg[4]_i_82_n_1 ));
  LUT4 #(
    .INIT(16'h7177)) 
    \labelOUTaux_reg[4]_i_83 
       (.I0(\labelOUTaux_reg[4]_i_115_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I2(\labelOUTaux_reg[3]_i_16_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_244_n_1 ),
        .O(\labelOUTaux_reg[4]_i_83_n_1 ));
  LUT6 #(
    .INIT(64'h00000000E8E800E8)) 
    \labelOUTaux_reg[4]_i_84 
       (.I0(\labelOUTaux_reg[0]_i_58_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_250_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_56_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_75_n_1 ),
        .O(\labelOUTaux_reg[4]_i_84_n_1 ));
  LUT5 #(
    .INIT(32'hE8818117)) 
    \labelOUTaux_reg[4]_i_85 
       (.I0(\labelOUTaux_reg[4]_i_123_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_124_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_125_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_126_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_127_n_1 ),
        .O(\labelOUTaux_reg[4]_i_85_n_1 ));
  LUT4 #(
    .INIT(16'h1777)) 
    \labelOUTaux_reg[4]_i_86 
       (.I0(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_114_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_244_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_131_n_1 ),
        .O(\labelOUTaux_reg[4]_i_86_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_87 
       (.I0(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_145_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[4]_i_87_n_1 ));
  LUT4 #(
    .INIT(16'h7177)) 
    \labelOUTaux_reg[4]_i_88 
       (.I0(\labelOUTaux_reg[0]_i_44_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I2(\labelOUTaux_reg[0]_i_42_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_244_n_1 ),
        .O(\labelOUTaux_reg[4]_i_88_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_89 
       (.I0(\labelOUTaux_reg[3]_i_38_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_56_n_1 ),
        .O(\labelOUTaux_reg[4]_i_89_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF57)) 
    \labelOUTaux_reg[4]_i_9 
       (.I0(\labelOUTaux_reg[4]_i_45_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_46_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_47_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_48_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_49_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_50_n_1 ),
        .O(\labelOUTaux_reg[4]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCCCFEFEFCCCCEEEE)) 
    \labelOUTaux_reg[4]_i_90 
       (.I0(\labelOUTaux_reg[4]_i_82_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_60_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_104_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_251_n_1 ),
        .O(\labelOUTaux_reg[4]_i_90_n_1 ));
  LUT5 #(
    .INIT(32'h24B24D24)) 
    \labelOUTaux_reg[4]_i_91 
       (.I0(\labelOUTaux_reg[4]_i_252_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_253_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_254_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_255_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_256_n_1 ),
        .O(\labelOUTaux_reg[4]_i_91_n_1 ));
  LUT5 #(
    .INIT(32'h088E0008)) 
    \labelOUTaux_reg[4]_i_92 
       (.I0(\labelOUTaux_reg[4]_i_245_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_246_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_247_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_248_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_249_n_1 ),
        .O(\labelOUTaux_reg[4]_i_92_n_1 ));
  LUT5 #(
    .INIT(32'h4000D440)) 
    \labelOUTaux_reg[4]_i_93 
       (.I0(\labelOUTaux_reg[4]_i_255_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_256_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_254_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_252_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_253_n_1 ),
        .O(\labelOUTaux_reg[4]_i_93_n_1 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \labelOUTaux_reg[4]_i_94 
       (.I0(\labelOUTaux_reg[4]_i_102_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_104_n_1 ),
        .O(\labelOUTaux_reg[4]_i_94_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \labelOUTaux_reg[4]_i_95 
       (.I0(\labelOUTaux_reg[4]_i_147_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_145_n_1 ),
        .O(\labelOUTaux_reg[4]_i_95_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_96 
       (.I0(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_80_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[4]_i_96_n_1 ));
  LUT4 #(
    .INIT(16'hD4DD)) 
    \labelOUTaux_reg[4]_i_97 
       (.I0(\labelOUTaux_reg[4]_i_236_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_230_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_257_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_244_n_1 ),
        .O(\labelOUTaux_reg[4]_i_97_n_1 ));
  LUT6 #(
    .INIT(64'h00000000E8E800E8)) 
    \labelOUTaux_reg[4]_i_98 
       (.I0(\labelOUTaux_reg[4]_i_258_n_1 ),
        .I1(\labelOUTaux_reg[0]_i_57_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_259_n_1 ),
        .I3(\labelOUTaux_reg[4]_i_81_n_1 ),
        .I4(\labelOUTaux_reg[4]_i_146_n_1 ),
        .I5(\labelOUTaux_reg[4]_i_75_n_1 ),
        .O(\labelOUTaux_reg[4]_i_98_n_1 ));
  LUT3 #(
    .INIT(8'h15)) 
    \labelOUTaux_reg[4]_i_99 
       (.I0(\labelOUTaux_reg[4]_i_75_n_1 ),
        .I1(\labelOUTaux_reg[4]_i_91_n_1 ),
        .I2(\labelOUTaux_reg[4]_i_81_n_1 ),
        .O(\labelOUTaux_reg[4]_i_99_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[0]),
        .O(\min10[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[10]),
        .O(\min10[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[11]),
        .O(\min10[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[12]),
        .O(\min10[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[13]),
        .O(\min10[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[14]),
        .O(\min10[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[15]),
        .O(\min10[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[16]),
        .O(\min10[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[17]),
        .O(\min10[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[18]),
        .O(\min10[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[19]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_87),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[19]),
        .O(\min10[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[1]),
        .O(\min10[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[20]),
        .O(\min10[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[21]),
        .O(\min10[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[22]),
        .O(\min10[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[23]),
        .O(\min10[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[24]),
        .O(\min10[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[25]),
        .O(\min10[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[26]),
        .O(\min10[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[27]),
        .O(\min10[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[28]),
        .O(\min10[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[29]),
        .O(\min10[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[2]),
        .O(\min10[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[30]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_76),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[30]),
        .O(\min10[30]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \min10[31]_i_1 
       (.I0(en8),
        .I1(\min10[31]_i_3_n_1 ),
        .O(en10));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_10 
       (.I0(min10[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(d_aux0_n_82),
        .I4(min10[24]),
        .O(\min10[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min10[31]_i_11 
       (.I0(d_aux0_n_75),
        .I1(min10[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[30]),
        .O(\min10[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_12 
       (.I0(d_aux0_n_77),
        .I1(min10[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[28]),
        .O(\min10[31]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_13 
       (.I0(d_aux0_n_79),
        .I1(min10[27]),
        .I2(d_aux0_n_80),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[26]),
        .O(\min10[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_14 
       (.I0(d_aux0_n_81),
        .I1(min10[25]),
        .I2(d_aux0_n_82),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[24]),
        .O(\min10[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_16 
       (.I0(min10[23]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_83),
        .I3(d_aux0_n_84),
        .I4(min10[22]),
        .O(\min10[31]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_17 
       (.I0(min10[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(d_aux0_n_86),
        .I4(min10[20]),
        .O(\min10[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_18 
       (.I0(min10[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(d_aux0_n_88),
        .I4(min10[18]),
        .O(\min10[31]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_19 
       (.I0(min10[17]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_89),
        .I3(d_aux0_n_90),
        .I4(min10[16]),
        .O(\min10[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min10[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[31]),
        .O(\min10[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_20 
       (.I0(d_aux0_n_83),
        .I1(min10[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[22]),
        .O(\min10[31]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_21 
       (.I0(d_aux0_n_85),
        .I1(min10[21]),
        .I2(d_aux0_n_86),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[20]),
        .O(\min10[31]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_22 
       (.I0(d_aux0_n_87),
        .I1(min10[19]),
        .I2(d_aux0_n_88),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[18]),
        .O(\min10[31]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_23 
       (.I0(d_aux0_n_89),
        .I1(min10[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[16]),
        .O(\min10[31]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_25 
       (.I0(min10[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(d_aux0_n_92),
        .I4(min10[14]),
        .O(\min10[31]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_26 
       (.I0(min10[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(d_aux0_n_94),
        .I4(min10[12]),
        .O(\min10[31]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_27 
       (.I0(min10[11]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_95),
        .I3(d_aux0_n_96),
        .I4(min10[10]),
        .O(\min10[31]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_28 
       (.I0(min10[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(d_aux0_n_98),
        .I4(min10[8]),
        .O(\min10[31]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_29 
       (.I0(d_aux0_n_91),
        .I1(min10[15]),
        .I2(d_aux0_n_92),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[14]),
        .O(\min10[31]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h0000000020222020)) 
    \min10[31]_i_3 
       (.I0(\min4[31]_i_4_n_1 ),
        .I1(\min9_reg[31]_i_7_n_2 ),
        .I2(en90),
        .I3(\label10_reg[7]_i_2_n_2 ),
        .I4(en100),
        .I5(\min8[31]_i_3_n_1 ),
        .O(\min10[31]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_30 
       (.I0(d_aux0_n_93),
        .I1(min10[13]),
        .I2(d_aux0_n_94),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[12]),
        .O(\min10[31]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_31 
       (.I0(d_aux0_n_95),
        .I1(min10[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[10]),
        .O(\min10[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_32 
       (.I0(d_aux0_n_97),
        .I1(min10[9]),
        .I2(d_aux0_n_98),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[8]),
        .O(\min10[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_33 
       (.I0(min10[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(d_aux0_n_100),
        .I4(min10[6]),
        .O(\min10[31]_i_33_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_34 
       (.I0(min10[5]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_101),
        .I3(d_aux0_n_102),
        .I4(min10[4]),
        .O(\min10[31]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_35 
       (.I0(min10[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(d_aux0_n_104),
        .I4(min10[2]),
        .O(\min10[31]_i_35_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_36 
       (.I0(min10[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(d_aux0_n_106),
        .I4(min10[0]),
        .O(\min10[31]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_37 
       (.I0(d_aux0_n_99),
        .I1(min10[7]),
        .I2(d_aux0_n_100),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[6]),
        .O(\min10[31]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_38 
       (.I0(d_aux0_n_101),
        .I1(min10[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[4]),
        .O(\min10[31]_i_38_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_39 
       (.I0(d_aux0_n_103),
        .I1(min10[3]),
        .I2(d_aux0_n_104),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[2]),
        .O(\min10[31]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'h02)) 
    \min10[31]_i_4 
       (.I0(\min9[31]_i_5_n_1 ),
        .I1(\label10_reg[7]_i_2_n_2 ),
        .I2(en90),
        .O(\min10[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min10[31]_i_40 
       (.I0(d_aux0_n_105),
        .I1(min10[1]),
        .I2(d_aux0_n_106),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min10[0]),
        .O(\min10[31]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'h10311010)) 
    \min10[31]_i_7 
       (.I0(min10[31]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_75),
        .I3(d_aux0_n_76),
        .I4(min10[30]),
        .O(\min10[31]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_8 
       (.I0(min10[29]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_77),
        .I3(d_aux0_n_78),
        .I4(min10[28]),
        .O(\min10[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min10[31]_i_9 
       (.I0(min10[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(d_aux0_n_80),
        .I4(min10[26]),
        .O(\min10[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[3]),
        .O(\min10[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[4]),
        .O(\min10[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[5]),
        .O(\min10[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[6]),
        .O(\min10[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[7]),
        .O(\min10[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[8]),
        .O(\min10[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min10[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min10[31]_i_4_n_1 ),
        .I5(min9[9]),
        .O(\min10[9]_i_1_n_1 ));
  FDPE \min10_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[0]));
  FDPE \min10_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[10]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[10]));
  FDPE \min10_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[11]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[11]));
  FDPE \min10_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[12]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[12]));
  FDPE \min10_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[13]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[13]));
  FDPE \min10_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[14]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[14]));
  FDPE \min10_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[15]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[15]));
  FDPE \min10_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[16]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[16]));
  FDPE \min10_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[17]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[17]));
  FDPE \min10_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[18]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[18]));
  FDPE \min10_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[19]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[19]));
  FDPE \min10_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[1]));
  FDPE \min10_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[20]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[20]));
  FDPE \min10_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[21]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[21]));
  FDPE \min10_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[22]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[22]));
  FDPE \min10_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[23]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[23]));
  FDPE \min10_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[24]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[24]));
  FDPE \min10_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[25]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[25]));
  FDPE \min10_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[26]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[26]));
  FDPE \min10_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[27]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[27]));
  FDPE \min10_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[28]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[28]));
  FDPE \min10_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[29]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[29]));
  FDPE \min10_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[2]));
  FDPE \min10_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[30]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[30]));
  FDCE \min10_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .CLR(\min3_reg[31]_0 [0]),
        .D(\min10[31]_i_2_n_1 ),
        .Q(min10[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min10_reg[31]_i_15 
       (.CI(\min10_reg[31]_i_24_n_1 ),
        .CO({\min10_reg[31]_i_15_n_1 ,\NLW_min10_reg[31]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min10[31]_i_25_n_1 ,\min10[31]_i_26_n_1 ,\min10[31]_i_27_n_1 ,\min10[31]_i_28_n_1 }),
        .S({\min10[31]_i_29_n_1 ,\min10[31]_i_30_n_1 ,\min10[31]_i_31_n_1 ,\min10[31]_i_32_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min10_reg[31]_i_24 
       (.CI(\<const0> ),
        .CO({\min10_reg[31]_i_24_n_1 ,\NLW_min10_reg[31]_i_24_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min10[31]_i_33_n_1 ,\min10[31]_i_34_n_1 ,\min10[31]_i_35_n_1 ,\min10[31]_i_36_n_1 }),
        .S({\min10[31]_i_37_n_1 ,\min10[31]_i_38_n_1 ,\min10[31]_i_39_n_1 ,\min10[31]_i_40_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min10_reg[31]_i_5 
       (.CI(\min10_reg[31]_i_6_n_1 ),
        .CO({en100,\NLW_min10_reg[31]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min10[31]_i_7_n_1 ,\min10[31]_i_8_n_1 ,\min10[31]_i_9_n_1 ,\min10[31]_i_10_n_1 }),
        .S({\min10[31]_i_11_n_1 ,\min10[31]_i_12_n_1 ,\min10[31]_i_13_n_1 ,\min10[31]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min10_reg[31]_i_6 
       (.CI(\min10_reg[31]_i_15_n_1 ),
        .CO({\min10_reg[31]_i_6_n_1 ,\NLW_min10_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min10[31]_i_16_n_1 ,\min10[31]_i_17_n_1 ,\min10[31]_i_18_n_1 ,\min10[31]_i_19_n_1 }),
        .S({\min10[31]_i_20_n_1 ,\min10[31]_i_21_n_1 ,\min10[31]_i_22_n_1 ,\min10[31]_i_23_n_1 }));
  FDPE \min10_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[3]));
  FDPE \min10_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[4]));
  FDPE \min10_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[5]));
  FDPE \min10_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[6]));
  FDPE \min10_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[7]));
  FDPE \min10_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[8]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[8]));
  FDPE \min10_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en10),
        .D(\min10[9]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min10[9]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .O(data1[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .O(data1[10]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .O(data1[11]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .O(data1[12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .O(data1[13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .O(data1[14]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .O(data1[15]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .O(data1[16]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .O(data1[17]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .O(data1[18]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[19]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_87),
        .O(data1[19]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .O(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .O(data1[20]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .O(data1[21]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .O(data1[22]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .O(data1[23]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .O(data1[24]));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .O(data1[25]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .O(data1[26]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .O(data1[27]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .O(data1[28]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .O(data1[29]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .O(data1[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[30]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_76),
        .O(data1[30]));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_10 
       (.I0(d_aux0_n_79),
        .I1(min1[27]),
        .I2(d_aux0_n_80),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[26]),
        .O(\min1[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_11 
       (.I0(d_aux0_n_81),
        .I1(min1[25]),
        .I2(d_aux0_n_82),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[24]),
        .O(\min1[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_13 
       (.I0(min1[23]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_83),
        .I3(d_aux0_n_84),
        .I4(min1[22]),
        .O(\min1[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_14 
       (.I0(min1[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(d_aux0_n_86),
        .I4(min1[20]),
        .O(\min1[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_15 
       (.I0(min1[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(d_aux0_n_88),
        .I4(min1[18]),
        .O(\min1[31]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_16 
       (.I0(min1[17]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_89),
        .I3(d_aux0_n_90),
        .I4(min1[16]),
        .O(\min1[31]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_17 
       (.I0(d_aux0_n_83),
        .I1(min1[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[22]),
        .O(\min1[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_18 
       (.I0(d_aux0_n_85),
        .I1(min1[21]),
        .I2(d_aux0_n_86),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[20]),
        .O(\min1[31]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_19 
       (.I0(d_aux0_n_87),
        .I1(min1[19]),
        .I2(d_aux0_n_88),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[18]),
        .O(\min1[31]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \min1[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .O(data1[31]));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_20 
       (.I0(d_aux0_n_89),
        .I1(min1[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[16]),
        .O(\min1[31]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \min1[31]_i_21 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .O(\min1[31]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_23 
       (.I0(min1[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(d_aux0_n_92),
        .I4(min1[14]),
        .O(\min1[31]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_24 
       (.I0(min1[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(d_aux0_n_94),
        .I4(min1[12]),
        .O(\min1[31]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_25 
       (.I0(min1[11]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_95),
        .I3(d_aux0_n_96),
        .I4(min1[10]),
        .O(\min1[31]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_26 
       (.I0(min1[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(d_aux0_n_98),
        .I4(min1[8]),
        .O(\min1[31]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_27 
       (.I0(d_aux0_n_91),
        .I1(min1[15]),
        .I2(d_aux0_n_92),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[14]),
        .O(\min1[31]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_28 
       (.I0(d_aux0_n_93),
        .I1(min1[13]),
        .I2(d_aux0_n_94),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[12]),
        .O(\min1[31]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_29 
       (.I0(d_aux0_n_95),
        .I1(min1[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[10]),
        .O(\min1[31]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_30 
       (.I0(d_aux0_n_97),
        .I1(min1[9]),
        .I2(d_aux0_n_98),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[8]),
        .O(\min1[31]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_31 
       (.I0(min1[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(d_aux0_n_100),
        .I4(min1[6]),
        .O(\min1[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_32 
       (.I0(min1[5]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_101),
        .I3(d_aux0_n_102),
        .I4(min1[4]),
        .O(\min1[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_33 
       (.I0(min1[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(d_aux0_n_104),
        .I4(min1[2]),
        .O(\min1[31]_i_33_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_34 
       (.I0(min1[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(d_aux0_n_106),
        .I4(min1[0]),
        .O(\min1[31]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_35 
       (.I0(d_aux0_n_99),
        .I1(min1[7]),
        .I2(d_aux0_n_100),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[6]),
        .O(\min1[31]_i_35_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_36 
       (.I0(d_aux0_n_101),
        .I1(min1[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[4]),
        .O(\min1[31]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_37 
       (.I0(d_aux0_n_103),
        .I1(min1[3]),
        .I2(d_aux0_n_104),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[2]),
        .O(\min1[31]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_38 
       (.I0(d_aux0_n_105),
        .I1(min1[1]),
        .I2(d_aux0_n_106),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[0]),
        .O(\min1[31]_i_38_n_1 ));
  LUT5 #(
    .INIT(32'h10311010)) 
    \min1[31]_i_4 
       (.I0(min1[31]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_75),
        .I3(d_aux0_n_76),
        .I4(min1[30]),
        .O(\min1[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_5 
       (.I0(min1[29]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_77),
        .I3(d_aux0_n_78),
        .I4(min1[28]),
        .O(\min1[31]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_6 
       (.I0(min1[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(d_aux0_n_80),
        .I4(min1[26]),
        .O(\min1[31]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h02230202)) 
    \min1[31]_i_7 
       (.I0(min1[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(d_aux0_n_82),
        .I4(min1[24]),
        .O(\min1[31]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min1[31]_i_8 
       (.I0(d_aux0_n_75),
        .I1(min1[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[30]),
        .O(\min1[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min1[31]_i_9 
       (.I0(d_aux0_n_77),
        .I1(min1[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[28]),
        .O(\min1[31]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .O(data1[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .O(data1[4]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .O(data1[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .O(data1[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .O(data1[7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .O(data1[8]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \min1[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .O(data1[9]));
  FDPE \min1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[0]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[0]));
  FDPE \min1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[10]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[10]));
  FDPE \min1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[11]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[11]));
  FDPE \min1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[12]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[12]));
  FDPE \min1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[13]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[13]));
  FDPE \min1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[14]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[14]));
  FDPE \min1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[15]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[15]));
  FDPE \min1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[16]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[16]));
  FDPE \min1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[17]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[17]));
  FDPE \min1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[18]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[18]));
  FDPE \min1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[19]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[19]));
  FDPE \min1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[1]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[1]));
  FDPE \min1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[20]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[20]));
  FDPE \min1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[21]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[21]));
  FDPE \min1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[22]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[22]));
  FDPE \min1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[23]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[23]));
  FDPE \min1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[24]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[24]));
  FDPE \min1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[25]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[25]));
  FDPE \min1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[26]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[26]));
  FDPE \min1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[27]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[27]));
  FDPE \min1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[28]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[28]));
  FDPE \min1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[29]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[29]));
  FDPE \min1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[2]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[2]));
  FDPE \min1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[30]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[30]));
  FDCE \min1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .CLR(\min3_reg[31]_0 [0]),
        .D(data1[31]),
        .Q(min1[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min1_reg[31]_i_1 
       (.CI(\min1_reg[31]_i_3_n_1 ),
        .CO({en1,\NLW_min1_reg[31]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min1[31]_i_4_n_1 ,\min1[31]_i_5_n_1 ,\min1[31]_i_6_n_1 ,\min1[31]_i_7_n_1 }),
        .S({\min1[31]_i_8_n_1 ,\min1[31]_i_9_n_1 ,\min1[31]_i_10_n_1 ,\min1[31]_i_11_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min1_reg[31]_i_12 
       (.CI(\min1_reg[31]_i_22_n_1 ),
        .CO({\min1_reg[31]_i_12_n_1 ,\NLW_min1_reg[31]_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min1[31]_i_23_n_1 ,\min1[31]_i_24_n_1 ,\min1[31]_i_25_n_1 ,\min1[31]_i_26_n_1 }),
        .S({\min1[31]_i_27_n_1 ,\min1[31]_i_28_n_1 ,\min1[31]_i_29_n_1 ,\min1[31]_i_30_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min1_reg[31]_i_22 
       (.CI(\<const0> ),
        .CO({\min1_reg[31]_i_22_n_1 ,\NLW_min1_reg[31]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min1[31]_i_31_n_1 ,\min1[31]_i_32_n_1 ,\min1[31]_i_33_n_1 ,\min1[31]_i_34_n_1 }),
        .S({\min1[31]_i_35_n_1 ,\min1[31]_i_36_n_1 ,\min1[31]_i_37_n_1 ,\min1[31]_i_38_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min1_reg[31]_i_3 
       (.CI(\min1_reg[31]_i_12_n_1 ),
        .CO({\min1_reg[31]_i_3_n_1 ,\NLW_min1_reg[31]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min1[31]_i_13_n_1 ,\min1[31]_i_14_n_1 ,\min1[31]_i_15_n_1 ,\min1[31]_i_16_n_1 }),
        .S({\min1[31]_i_17_n_1 ,\min1[31]_i_18_n_1 ,\min1[31]_i_19_n_1 ,\min1[31]_i_20_n_1 }));
  FDPE \min1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[3]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[3]));
  FDPE \min1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[4]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[4]));
  FDPE \min1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[5]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[5]));
  FDPE \min1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[6]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[6]));
  FDPE \min1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[7]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[7]));
  FDPE \min1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[8]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[8]));
  FDPE \min1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en1),
        .D(data1[9]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min1[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[0]),
        .O(min2_aux[0]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[10]),
        .O(min2_aux[10]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[11]),
        .O(min2_aux[11]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[12]),
        .O(min2_aux[12]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[13]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_93),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[13]),
        .O(min2_aux[13]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[14]),
        .O(min2_aux[14]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[15]),
        .O(min2_aux[15]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[16]),
        .O(min2_aux[16]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[17]),
        .O(min2_aux[17]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[18]),
        .O(min2_aux[18]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[19]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_87),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[19]),
        .O(min2_aux[19]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[1]),
        .O(min2_aux[1]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[20]),
        .O(min2_aux[20]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[21]),
        .O(min2_aux[21]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[22]),
        .O(min2_aux[22]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[23]),
        .O(min2_aux[23]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[24]),
        .O(min2_aux[24]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[25]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_81),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[25]),
        .O(min2_aux[25]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[26]),
        .O(min2_aux[26]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[27]),
        .O(min2_aux[27]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[28]),
        .O(min2_aux[28]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[29]),
        .O(min2_aux[29]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[2]),
        .O(min2_aux[2]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[30]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_76),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[30]),
        .O(min2_aux[30]));
  LUT3 #(
    .INIT(8'hDC)) 
    \min2[31]_i_1 
       (.I0(\min2_reg[31]_i_3_n_2 ),
        .I1(en1),
        .I2(en20),
        .O(en2));
  LUT5 #(
    .INIT(32'h02330002)) 
    \min2[31]_i_11 
       (.I0(min2[30]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_76),
        .I3(min2[31]),
        .I4(d_aux0_n_75),
        .O(\min2[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min2[31]_i_12 
       (.I0(min2[28]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_78),
        .I3(min2[29]),
        .I4(d_aux0_n_77),
        .O(\min2[31]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_13 
       (.I0(min2[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(min2[26]),
        .I4(d_aux0_n_80),
        .O(\min2[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_14 
       (.I0(min2[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(min2[24]),
        .I4(d_aux0_n_82),
        .O(\min2[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min2[31]_i_15 
       (.I0(d_aux0_n_75),
        .I1(min2[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[30]),
        .O(\min2[31]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_16 
       (.I0(d_aux0_n_77),
        .I1(min2[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[28]),
        .O(\min2[31]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_17 
       (.I0(d_aux0_n_80),
        .I1(min2[26]),
        .I2(d_aux0_n_79),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[27]),
        .O(\min2[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_18 
       (.I0(d_aux0_n_82),
        .I1(min2[24]),
        .I2(d_aux0_n_81),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[25]),
        .O(\min2[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min2[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[31]),
        .O(min2_aux[31]));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_20 
       (.I0(min1[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min1[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min1[21]),
        .O(\min2[31]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_21 
       (.I0(min1[18]),
        .I1(\min2[31]_i_46_n_1 ),
        .I2(min1[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(\min2[31]_i_48_n_1 ),
        .I5(min1[20]),
        .O(\min2[31]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_22 
       (.I0(min1[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min1[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min1[15]),
        .O(\min2[31]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_23 
       (.I0(min1[12]),
        .I1(\min2[31]_i_52_n_1 ),
        .I2(min1[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(\min2[31]_i_54_n_1 ),
        .I5(min1[14]),
        .O(\min2[31]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_24 
       (.I0(d_aux0_n_78),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_24_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_25 
       (.I0(d_aux0_n_77),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_25_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_26 
       (.I0(d_aux0_n_79),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_26_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_27 
       (.I0(d_aux0_n_82),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_27_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_28 
       (.I0(d_aux0_n_81),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_29 
       (.I0(d_aux0_n_80),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min2[31]_i_31 
       (.I0(min2[22]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_84),
        .I3(min2[23]),
        .I4(d_aux0_n_83),
        .O(\min2[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_32 
       (.I0(min2[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(min2[20]),
        .I4(d_aux0_n_86),
        .O(\min2[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_33 
       (.I0(min2[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(min2[18]),
        .I4(d_aux0_n_88),
        .O(\min2[31]_i_33_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min2[31]_i_34 
       (.I0(min2[16]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_90),
        .I3(min2[17]),
        .I4(d_aux0_n_89),
        .O(\min2[31]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_35 
       (.I0(d_aux0_n_83),
        .I1(min2[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[22]),
        .O(\min2[31]_i_35_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_36 
       (.I0(d_aux0_n_86),
        .I1(min2[20]),
        .I2(d_aux0_n_85),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[21]),
        .O(\min2[31]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_37 
       (.I0(d_aux0_n_88),
        .I1(min2[18]),
        .I2(d_aux0_n_87),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[19]),
        .O(\min2[31]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_38 
       (.I0(d_aux0_n_89),
        .I1(min2[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[16]),
        .O(\min2[31]_i_38_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_39 
       (.I0(min1[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min1[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min1[9]),
        .O(\min2[31]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_40 
       (.I0(min1[6]),
        .I1(\min2[31]_i_67_n_1 ),
        .I2(min1[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(\min2[31]_i_69_n_1 ),
        .I5(min1[8]),
        .O(\min2[31]_i_40_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_41 
       (.I0(min1[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min1[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min1[3]),
        .O(\min2[31]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_42 
       (.I0(min1[0]),
        .I1(\min2[31]_i_73_n_1 ),
        .I2(min1[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(\min2[31]_i_75_n_1 ),
        .I5(min1[2]),
        .O(\min2[31]_i_42_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_43 
       (.I0(d_aux0_n_84),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_43_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_44 
       (.I0(d_aux0_n_83),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_44_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_45 
       (.I0(d_aux0_n_85),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_45_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_46 
       (.I0(d_aux0_n_88),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_46_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_47 
       (.I0(d_aux0_n_87),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_47_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_48 
       (.I0(d_aux0_n_86),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_48_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_49 
       (.I0(d_aux0_n_90),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_49_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \min2[31]_i_5 
       (.I0(en1),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .O(\min2[31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_50 
       (.I0(d_aux0_n_89),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_51 
       (.I0(d_aux0_n_91),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_51_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_52 
       (.I0(d_aux0_n_94),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_52_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_53 
       (.I0(d_aux0_n_93),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_53_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_54 
       (.I0(d_aux0_n_92),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_54_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_56 
       (.I0(min2[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(min2[14]),
        .I4(d_aux0_n_92),
        .O(\min2[31]_i_56_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_57 
       (.I0(min2[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(min2[12]),
        .I4(d_aux0_n_94),
        .O(\min2[31]_i_57_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min2[31]_i_58 
       (.I0(min2[10]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_96),
        .I3(min2[11]),
        .I4(d_aux0_n_95),
        .O(\min2[31]_i_58_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_59 
       (.I0(min2[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(min2[8]),
        .I4(d_aux0_n_98),
        .O(\min2[31]_i_59_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_60 
       (.I0(d_aux0_n_92),
        .I1(min2[14]),
        .I2(d_aux0_n_91),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[15]),
        .O(\min2[31]_i_60_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_61 
       (.I0(d_aux0_n_94),
        .I1(min2[12]),
        .I2(d_aux0_n_93),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[13]),
        .O(\min2[31]_i_61_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_62 
       (.I0(d_aux0_n_95),
        .I1(min2[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[10]),
        .O(\min2[31]_i_62_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_63 
       (.I0(d_aux0_n_98),
        .I1(min2[8]),
        .I2(d_aux0_n_97),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[9]),
        .O(\min2[31]_i_63_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_64 
       (.I0(d_aux0_n_96),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_65 
       (.I0(d_aux0_n_95),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_65_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_66 
       (.I0(d_aux0_n_97),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_66_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_67 
       (.I0(d_aux0_n_100),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_67_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_68 
       (.I0(d_aux0_n_99),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_68_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_69 
       (.I0(d_aux0_n_98),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_69_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min2[31]_i_7 
       (.I0(d_aux0_n_75),
        .I1(min1[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min1[30]),
        .O(\min2[31]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_70 
       (.I0(d_aux0_n_102),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_70_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_71 
       (.I0(d_aux0_n_101),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_71_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_72 
       (.I0(d_aux0_n_103),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_72_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_73 
       (.I0(d_aux0_n_106),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_73_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_74 
       (.I0(d_aux0_n_105),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_74_n_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \min2[31]_i_75 
       (.I0(d_aux0_n_104),
        .I1(\min3_reg[7]_0 ),
        .I2(\min3_reg[7]_1 ),
        .I3(\min3_reg[7]_2 ),
        .O(\min2[31]_i_75_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_76 
       (.I0(min2[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(min2[6]),
        .I4(d_aux0_n_100),
        .O(\min2[31]_i_76_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min2[31]_i_77 
       (.I0(min2[4]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_102),
        .I3(min2[5]),
        .I4(d_aux0_n_101),
        .O(\min2[31]_i_77_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_78 
       (.I0(min2[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(min2[2]),
        .I4(d_aux0_n_104),
        .O(\min2[31]_i_78_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min2[31]_i_79 
       (.I0(min2[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(min2[0]),
        .I4(d_aux0_n_106),
        .O(\min2[31]_i_79_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_8 
       (.I0(min1[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min1[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min1[27]),
        .O(\min2[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_80 
       (.I0(d_aux0_n_100),
        .I1(min2[6]),
        .I2(d_aux0_n_99),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[7]),
        .O(\min2[31]_i_80_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_81 
       (.I0(d_aux0_n_101),
        .I1(min2[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[4]),
        .O(\min2[31]_i_81_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_82 
       (.I0(d_aux0_n_104),
        .I1(min2[2]),
        .I2(d_aux0_n_103),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[3]),
        .O(\min2[31]_i_82_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min2[31]_i_83 
       (.I0(d_aux0_n_106),
        .I1(min2[0]),
        .I2(d_aux0_n_105),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[1]),
        .O(\min2[31]_i_83_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min2[31]_i_9 
       (.I0(min1[24]),
        .I1(\min2[31]_i_27_n_1 ),
        .I2(min1[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(\min2[31]_i_29_n_1 ),
        .I5(min1[26]),
        .O(\min2[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[3]),
        .O(min2_aux[3]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[4]),
        .O(min2_aux[4]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[5]),
        .O(min2_aux[5]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[6]),
        .O(min2_aux[6]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[7]),
        .O(min2_aux[7]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[8]),
        .O(min2_aux[8]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min2[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min2[31]_i_5_n_1 ),
        .I5(min1[9]),
        .O(min2_aux[9]));
  FDPE \min2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[0]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[0]));
  FDPE \min2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[10]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[10]));
  FDPE \min2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[11]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[11]));
  FDPE \min2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[12]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[12]));
  FDPE \min2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[13]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[13]));
  FDPE \min2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[14]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[14]));
  FDPE \min2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[15]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[15]));
  FDPE \min2_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[16]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[16]));
  FDPE \min2_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[17]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[17]));
  FDPE \min2_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[18]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[18]));
  FDPE \min2_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[19]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[19]));
  FDPE \min2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[1]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[1]));
  FDPE \min2_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[20]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[20]));
  FDPE \min2_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[21]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[21]));
  FDPE \min2_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[22]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[22]));
  FDPE \min2_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[23]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[23]));
  FDPE \min2_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[24]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[24]));
  FDPE \min2_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[25]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[25]));
  FDPE \min2_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[26]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[26]));
  FDPE \min2_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[27]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[27]));
  FDPE \min2_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[28]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[28]));
  FDPE \min2_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[29]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[29]));
  FDPE \min2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[2]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[2]));
  FDPE \min2_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[30]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[30]));
  FDCE \min2_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .CLR(\min3_reg[31]_0 [0]),
        .D(min2_aux[31]),
        .Q(min2[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min2_reg[31]_i_10 
       (.CI(\min2_reg[31]_i_30_n_1 ),
        .CO({\min2_reg[31]_i_10_n_1 ,\NLW_min2_reg[31]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min2[31]_i_31_n_1 ,\min2[31]_i_32_n_1 ,\min2[31]_i_33_n_1 ,\min2[31]_i_34_n_1 }),
        .S({\min2[31]_i_35_n_1 ,\min2[31]_i_36_n_1 ,\min2[31]_i_37_n_1 ,\min2[31]_i_38_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min2_reg[31]_i_19 
       (.CI(\<const0> ),
        .CO({\min2_reg[31]_i_19_n_1 ,\NLW_min2_reg[31]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min2[31]_i_39_n_1 ,\min2[31]_i_40_n_1 ,\min2[31]_i_41_n_1 ,\min2[31]_i_42_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min2_reg[31]_i_3 
       (.CI(\min2_reg[31]_i_6_n_1 ),
        .CO({\min2_reg[31]_i_3_n_2 ,\NLW_min2_reg[31]_i_3_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\min2[31]_i_7_n_1 ,\min2[31]_i_8_n_1 ,\min2[31]_i_9_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min2_reg[31]_i_30 
       (.CI(\min2_reg[31]_i_55_n_1 ),
        .CO({\min2_reg[31]_i_30_n_1 ,\NLW_min2_reg[31]_i_30_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min2[31]_i_56_n_1 ,\min2[31]_i_57_n_1 ,\min2[31]_i_58_n_1 ,\min2[31]_i_59_n_1 }),
        .S({\min2[31]_i_60_n_1 ,\min2[31]_i_61_n_1 ,\min2[31]_i_62_n_1 ,\min2[31]_i_63_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min2_reg[31]_i_4 
       (.CI(\min2_reg[31]_i_10_n_1 ),
        .CO({en20,\NLW_min2_reg[31]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min2[31]_i_11_n_1 ,\min2[31]_i_12_n_1 ,\min2[31]_i_13_n_1 ,\min2[31]_i_14_n_1 }),
        .S({\min2[31]_i_15_n_1 ,\min2[31]_i_16_n_1 ,\min2[31]_i_17_n_1 ,\min2[31]_i_18_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min2_reg[31]_i_55 
       (.CI(\<const0> ),
        .CO({\min2_reg[31]_i_55_n_1 ,\NLW_min2_reg[31]_i_55_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min2[31]_i_76_n_1 ,\min2[31]_i_77_n_1 ,\min2[31]_i_78_n_1 ,\min2[31]_i_79_n_1 }),
        .S({\min2[31]_i_80_n_1 ,\min2[31]_i_81_n_1 ,\min2[31]_i_82_n_1 ,\min2[31]_i_83_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min2_reg[31]_i_6 
       (.CI(\min2_reg[31]_i_19_n_1 ),
        .CO({\min2_reg[31]_i_6_n_1 ,\NLW_min2_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min2[31]_i_20_n_1 ,\min2[31]_i_21_n_1 ,\min2[31]_i_22_n_1 ,\min2[31]_i_23_n_1 }));
  FDPE \min2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[3]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[3]));
  FDPE \min2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[4]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[4]));
  FDPE \min2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[5]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[5]));
  FDPE \min2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[6]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[6]));
  FDPE \min2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[7]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[7]));
  FDPE \min2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[8]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[8]));
  FDPE \min2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en2),
        .D(min2_aux[9]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min2[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[0]),
        .O(min3_aux[0]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[10]),
        .O(min3_aux[10]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[11]),
        .O(min3_aux[11]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[12]),
        .O(min3_aux[12]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[13]),
        .O(min3_aux[13]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[14]),
        .O(min3_aux[14]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[15]),
        .O(min3_aux[15]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[16]),
        .O(min3_aux[16]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[17]),
        .O(min3_aux[17]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[18]),
        .O(min3_aux[18]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[19]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_87),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[19]),
        .O(min3_aux[19]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[1]),
        .O(min3_aux[1]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[20]),
        .O(min3_aux[20]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[21]),
        .O(min3_aux[21]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[22]),
        .O(min3_aux[22]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[23]),
        .O(min3_aux[23]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[24]),
        .O(min3_aux[24]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[25]),
        .O(min3_aux[25]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[26]),
        .O(min3_aux[26]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[27]),
        .O(min3_aux[27]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[28]),
        .O(min3_aux[28]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[29]),
        .O(min3_aux[29]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[2]),
        .O(min3_aux[2]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[30]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_76),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[30]),
        .O(min3_aux[30]));
  LUT5 #(
    .INIT(32'hFFFF5504)) 
    \min3[31]_i_1 
       (.I0(\min2_reg[31]_i_3_n_2 ),
        .I1(en30),
        .I2(\min3_reg[31]_i_4_n_2 ),
        .I3(en20),
        .I4(en1),
        .O(\min3[31]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_10 
       (.I0(min3[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(min3[24]),
        .I4(d_aux0_n_82),
        .O(\min3[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min3[31]_i_11 
       (.I0(d_aux0_n_75),
        .I1(min3[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[30]),
        .O(\min3[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_12 
       (.I0(d_aux0_n_77),
        .I1(min3[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[28]),
        .O(\min3[31]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_13 
       (.I0(d_aux0_n_80),
        .I1(min3[26]),
        .I2(d_aux0_n_79),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[27]),
        .O(\min3[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_14 
       (.I0(d_aux0_n_82),
        .I1(min3[24]),
        .I2(d_aux0_n_81),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[25]),
        .O(\min3[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min3[31]_i_16 
       (.I0(d_aux0_n_75),
        .I1(min2[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min2[30]),
        .O(\min3[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_17 
       (.I0(min2[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min2[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min2[27]),
        .O(\min3[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_18 
       (.I0(\min2[31]_i_29_n_1 ),
        .I1(min2[26]),
        .I2(min2[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(min2[24]),
        .I5(\min2[31]_i_27_n_1 ),
        .O(\min3[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min3[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[31]),
        .O(min3_aux[31]));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min3[31]_i_20 
       (.I0(min3[22]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_84),
        .I3(min3[23]),
        .I4(d_aux0_n_83),
        .O(\min3[31]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_21 
       (.I0(min3[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(min3[20]),
        .I4(d_aux0_n_86),
        .O(\min3[31]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_22 
       (.I0(min3[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(min3[18]),
        .I4(d_aux0_n_88),
        .O(\min3[31]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min3[31]_i_23 
       (.I0(min3[16]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_90),
        .I3(min3[17]),
        .I4(d_aux0_n_89),
        .O(\min3[31]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_24 
       (.I0(d_aux0_n_83),
        .I1(min3[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[22]),
        .O(\min3[31]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_25 
       (.I0(d_aux0_n_86),
        .I1(min3[20]),
        .I2(d_aux0_n_85),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[21]),
        .O(\min3[31]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_26 
       (.I0(d_aux0_n_88),
        .I1(min3[18]),
        .I2(d_aux0_n_87),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[19]),
        .O(\min3[31]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_27 
       (.I0(d_aux0_n_89),
        .I1(min3[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[16]),
        .O(\min3[31]_i_27_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_29 
       (.I0(min2[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min2[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min2[21]),
        .O(\min3[31]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_30 
       (.I0(\min2[31]_i_48_n_1 ),
        .I1(min2[20]),
        .I2(min2[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(min2[18]),
        .I5(\min2[31]_i_46_n_1 ),
        .O(\min3[31]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_31 
       (.I0(min2[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min2[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min2[15]),
        .O(\min3[31]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_32 
       (.I0(\min2[31]_i_54_n_1 ),
        .I1(min2[14]),
        .I2(min2[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(min2[12]),
        .I5(\min2[31]_i_52_n_1 ),
        .O(\min3[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_34 
       (.I0(min3[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(min3[14]),
        .I4(d_aux0_n_92),
        .O(\min3[31]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_35 
       (.I0(min3[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(min3[12]),
        .I4(d_aux0_n_94),
        .O(\min3[31]_i_35_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min3[31]_i_36 
       (.I0(min3[10]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_96),
        .I3(min3[11]),
        .I4(d_aux0_n_95),
        .O(\min3[31]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_37 
       (.I0(min3[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(min3[8]),
        .I4(d_aux0_n_98),
        .O(\min3[31]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_38 
       (.I0(d_aux0_n_92),
        .I1(min3[14]),
        .I2(d_aux0_n_91),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[15]),
        .O(\min3[31]_i_38_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_39 
       (.I0(d_aux0_n_94),
        .I1(min3[12]),
        .I2(d_aux0_n_93),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[13]),
        .O(\min3[31]_i_39_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_40 
       (.I0(d_aux0_n_95),
        .I1(min3[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[10]),
        .O(\min3[31]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_41 
       (.I0(d_aux0_n_98),
        .I1(min3[8]),
        .I2(d_aux0_n_97),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[9]),
        .O(\min3[31]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_42 
       (.I0(min2[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min2[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min2[9]),
        .O(\min3[31]_i_42_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_43 
       (.I0(\min2[31]_i_69_n_1 ),
        .I1(min2[8]),
        .I2(min2[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(min2[6]),
        .I5(\min2[31]_i_67_n_1 ),
        .O(\min3[31]_i_43_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_44 
       (.I0(min2[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min2[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min2[3]),
        .O(\min3[31]_i_44_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min3[31]_i_45 
       (.I0(\min2[31]_i_75_n_1 ),
        .I1(min2[2]),
        .I2(min2[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(min2[0]),
        .I5(\min2[31]_i_73_n_1 ),
        .O(\min3[31]_i_45_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_46 
       (.I0(min3[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(min3[6]),
        .I4(d_aux0_n_100),
        .O(\min3[31]_i_46_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min3[31]_i_47 
       (.I0(min3[4]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_102),
        .I3(min3[5]),
        .I4(d_aux0_n_101),
        .O(\min3[31]_i_47_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_48 
       (.I0(min3[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(min3[2]),
        .I4(d_aux0_n_104),
        .O(\min3[31]_i_48_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_49 
       (.I0(min3[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(min3[0]),
        .I4(d_aux0_n_106),
        .O(\min3[31]_i_49_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \min3[31]_i_5 
       (.I0(\min2_reg[31]_i_3_n_2 ),
        .I1(en1),
        .I2(\min3_reg[31]_i_4_n_2 ),
        .I3(en20),
        .O(\min3[31]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_50 
       (.I0(d_aux0_n_100),
        .I1(min3[6]),
        .I2(d_aux0_n_99),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[7]),
        .O(\min3[31]_i_50_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_51 
       (.I0(d_aux0_n_101),
        .I1(min3[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[4]),
        .O(\min3[31]_i_51_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_52 
       (.I0(d_aux0_n_104),
        .I1(min3[2]),
        .I2(d_aux0_n_103),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[3]),
        .O(\min3[31]_i_52_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min3[31]_i_53 
       (.I0(d_aux0_n_106),
        .I1(min3[0]),
        .I2(d_aux0_n_105),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min3[1]),
        .O(\min3[31]_i_53_n_1 ));
  LUT5 #(
    .INIT(32'h02330002)) 
    \min3[31]_i_7 
       (.I0(min3[30]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_76),
        .I3(min3[31]),
        .I4(d_aux0_n_75),
        .O(\min3[31]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min3[31]_i_8 
       (.I0(min3[28]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_78),
        .I3(min3[29]),
        .I4(d_aux0_n_77),
        .O(\min3[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min3[31]_i_9 
       (.I0(min3[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(min3[26]),
        .I4(d_aux0_n_80),
        .O(\min3[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[3]),
        .O(min3_aux[3]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[4]),
        .O(min3_aux[4]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[5]),
        .O(min3_aux[5]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[6]),
        .O(min3_aux[6]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[7]),
        .O(min3_aux[7]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[8]),
        .O(min3_aux[8]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min3[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min3[31]_i_5_n_1 ),
        .I5(min2[9]),
        .O(min3_aux[9]));
  FDPE \min3_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[0]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[0]));
  FDPE \min3_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[10]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[10]));
  FDPE \min3_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[11]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[11]));
  FDPE \min3_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[12]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[12]));
  FDPE \min3_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[13]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[13]));
  FDPE \min3_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[14]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[14]));
  FDPE \min3_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[15]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[15]));
  FDPE \min3_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[16]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[16]));
  FDPE \min3_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[17]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[17]));
  FDPE \min3_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[18]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[18]));
  FDPE \min3_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[19]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[19]));
  FDPE \min3_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[1]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[1]));
  FDPE \min3_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[20]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[20]));
  FDPE \min3_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[21]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[21]));
  FDPE \min3_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[22]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[22]));
  FDPE \min3_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[23]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[23]));
  FDPE \min3_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[24]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[24]));
  FDPE \min3_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[25]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[25]));
  FDPE \min3_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[26]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[26]));
  FDPE \min3_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[27]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[27]));
  FDPE \min3_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[28]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[28]));
  FDPE \min3_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[29]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[29]));
  FDPE \min3_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[2]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[2]));
  FDPE \min3_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[30]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[30]));
  FDCE \min3_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .CLR(\min3_reg[31]_0 [0]),
        .D(min3_aux[31]),
        .Q(min3[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min3_reg[31]_i_15 
       (.CI(\min3_reg[31]_i_28_n_1 ),
        .CO({\min3_reg[31]_i_15_n_1 ,\NLW_min3_reg[31]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min3[31]_i_29_n_1 ,\min3[31]_i_30_n_1 ,\min3[31]_i_31_n_1 ,\min3[31]_i_32_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min3_reg[31]_i_19 
       (.CI(\min3_reg[31]_i_33_n_1 ),
        .CO({\min3_reg[31]_i_19_n_1 ,\NLW_min3_reg[31]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min3[31]_i_34_n_1 ,\min3[31]_i_35_n_1 ,\min3[31]_i_36_n_1 ,\min3[31]_i_37_n_1 }),
        .S({\min3[31]_i_38_n_1 ,\min3[31]_i_39_n_1 ,\min3[31]_i_40_n_1 ,\min3[31]_i_41_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min3_reg[31]_i_28 
       (.CI(\<const0> ),
        .CO({\min3_reg[31]_i_28_n_1 ,\NLW_min3_reg[31]_i_28_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min3[31]_i_42_n_1 ,\min3[31]_i_43_n_1 ,\min3[31]_i_44_n_1 ,\min3[31]_i_45_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min3_reg[31]_i_3 
       (.CI(\min3_reg[31]_i_6_n_1 ),
        .CO({en30,\NLW_min3_reg[31]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min3[31]_i_7_n_1 ,\min3[31]_i_8_n_1 ,\min3[31]_i_9_n_1 ,\min3[31]_i_10_n_1 }),
        .S({\min3[31]_i_11_n_1 ,\min3[31]_i_12_n_1 ,\min3[31]_i_13_n_1 ,\min3[31]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min3_reg[31]_i_33 
       (.CI(\<const0> ),
        .CO({\min3_reg[31]_i_33_n_1 ,\NLW_min3_reg[31]_i_33_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min3[31]_i_46_n_1 ,\min3[31]_i_47_n_1 ,\min3[31]_i_48_n_1 ,\min3[31]_i_49_n_1 }),
        .S({\min3[31]_i_50_n_1 ,\min3[31]_i_51_n_1 ,\min3[31]_i_52_n_1 ,\min3[31]_i_53_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min3_reg[31]_i_4 
       (.CI(\min3_reg[31]_i_15_n_1 ),
        .CO({\min3_reg[31]_i_4_n_2 ,\NLW_min3_reg[31]_i_4_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\min3[31]_i_16_n_1 ,\min3[31]_i_17_n_1 ,\min3[31]_i_18_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min3_reg[31]_i_6 
       (.CI(\min3_reg[31]_i_19_n_1 ),
        .CO({\min3_reg[31]_i_6_n_1 ,\NLW_min3_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min3[31]_i_20_n_1 ,\min3[31]_i_21_n_1 ,\min3[31]_i_22_n_1 ,\min3[31]_i_23_n_1 }),
        .S({\min3[31]_i_24_n_1 ,\min3[31]_i_25_n_1 ,\min3[31]_i_26_n_1 ,\min3[31]_i_27_n_1 }));
  FDPE \min3_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[3]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[3]));
  FDPE \min3_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[4]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[4]));
  FDPE \min3_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[5]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[5]));
  FDPE \min3_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[6]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[6]));
  FDPE \min3_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[7]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[7]));
  FDPE \min3_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[8]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[8]));
  FDPE \min3_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\min3[31]_i_1_n_1 ),
        .D(min3_aux[9]),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min3[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[0]),
        .O(\min4[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[10]),
        .O(\min4[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[11]),
        .O(\min4[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[12]),
        .O(\min4[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[13]),
        .O(\min4[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[14]),
        .O(\min4[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[15]),
        .O(\min4[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[16]),
        .O(\min4[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[17]),
        .O(\min4[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[18]),
        .O(\min4[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[19]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_87),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[19]),
        .O(\min4[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[1]),
        .O(\min4[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[20]),
        .O(\min4[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[21]),
        .O(\min4[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[22]),
        .O(\min4[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[23]),
        .O(\min4[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[24]),
        .O(\min4[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[25]),
        .O(\min4[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[26]),
        .O(\min4[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[27]),
        .O(\min4[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[28]),
        .O(\min4[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[29]),
        .O(\min4[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[2]),
        .O(\min4[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[30]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_76),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[30]),
        .O(\min4[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFCECECECECE)) 
    \min4[31]_i_1 
       (.I0(en20),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(en30),
        .I4(en40),
        .I5(\min4[31]_i_4_n_1 ),
        .O(en4));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_10 
       (.I0(min4[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(min4[24]),
        .I4(d_aux0_n_82),
        .O(\min4[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min4[31]_i_11 
       (.I0(d_aux0_n_75),
        .I1(min4[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[30]),
        .O(\min4[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_12 
       (.I0(d_aux0_n_77),
        .I1(min4[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[28]),
        .O(\min4[31]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_13 
       (.I0(d_aux0_n_80),
        .I1(min4[26]),
        .I2(d_aux0_n_79),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[27]),
        .O(\min4[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_14 
       (.I0(d_aux0_n_82),
        .I1(min4[24]),
        .I2(d_aux0_n_81),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[25]),
        .O(\min4[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min4[31]_i_16 
       (.I0(min4[22]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_84),
        .I3(min4[23]),
        .I4(d_aux0_n_83),
        .O(\min4[31]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_17 
       (.I0(min4[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(min4[20]),
        .I4(d_aux0_n_86),
        .O(\min4[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_18 
       (.I0(min4[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(min4[18]),
        .I4(d_aux0_n_88),
        .O(\min4[31]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min4[31]_i_19 
       (.I0(min4[16]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_90),
        .I3(min4[17]),
        .I4(d_aux0_n_89),
        .O(\min4[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min4[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[31]),
        .O(\min4[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_20 
       (.I0(d_aux0_n_83),
        .I1(min4[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[22]),
        .O(\min4[31]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_21 
       (.I0(d_aux0_n_86),
        .I1(min4[20]),
        .I2(d_aux0_n_85),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[21]),
        .O(\min4[31]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_22 
       (.I0(d_aux0_n_88),
        .I1(min4[18]),
        .I2(d_aux0_n_87),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[19]),
        .O(\min4[31]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_23 
       (.I0(d_aux0_n_89),
        .I1(min4[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[16]),
        .O(\min4[31]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_25 
       (.I0(min4[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(min4[14]),
        .I4(d_aux0_n_92),
        .O(\min4[31]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_26 
       (.I0(min4[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(min4[12]),
        .I4(d_aux0_n_94),
        .O(\min4[31]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min4[31]_i_27 
       (.I0(min4[10]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_96),
        .I3(min4[11]),
        .I4(d_aux0_n_95),
        .O(\min4[31]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_28 
       (.I0(min4[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(min4[8]),
        .I4(d_aux0_n_98),
        .O(\min4[31]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_29 
       (.I0(d_aux0_n_92),
        .I1(min4[14]),
        .I2(d_aux0_n_91),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[15]),
        .O(\min4[31]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_30 
       (.I0(d_aux0_n_94),
        .I1(min4[12]),
        .I2(d_aux0_n_93),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[13]),
        .O(\min4[31]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_31 
       (.I0(d_aux0_n_95),
        .I1(min4[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[10]),
        .O(\min4[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_32 
       (.I0(d_aux0_n_98),
        .I1(min4[8]),
        .I2(d_aux0_n_97),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[9]),
        .O(\min4[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_33 
       (.I0(min4[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(min4[6]),
        .I4(d_aux0_n_100),
        .O(\min4[31]_i_33_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min4[31]_i_34 
       (.I0(min4[4]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_102),
        .I3(min4[5]),
        .I4(d_aux0_n_101),
        .O(\min4[31]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_35 
       (.I0(min4[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(min4[2]),
        .I4(d_aux0_n_104),
        .O(\min4[31]_i_35_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_36 
       (.I0(min4[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(min4[0]),
        .I4(d_aux0_n_106),
        .O(\min4[31]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_37 
       (.I0(d_aux0_n_100),
        .I1(min4[6]),
        .I2(d_aux0_n_99),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[7]),
        .O(\min4[31]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_38 
       (.I0(d_aux0_n_101),
        .I1(min4[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[4]),
        .O(\min4[31]_i_38_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_39 
       (.I0(d_aux0_n_104),
        .I1(min4[2]),
        .I2(d_aux0_n_103),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[3]),
        .O(\min4[31]_i_39_n_1 ));
  LUT5 #(
    .INIT(32'h00B000BB)) 
    \min4[31]_i_4 
       (.I0(en1),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en30),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(\label4_reg[7]_i_2_n_2 ),
        .O(\min4[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min4[31]_i_40 
       (.I0(d_aux0_n_106),
        .I1(min4[0]),
        .I2(d_aux0_n_105),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[1]),
        .O(\min4[31]_i_40_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \min4[31]_i_5 
       (.I0(en30),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(en1),
        .I3(\min3_reg[31]_i_4_n_2 ),
        .I4(en20),
        .I5(\label4_reg[7]_i_2_n_2 ),
        .O(\min4[31]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h02330002)) 
    \min4[31]_i_7 
       (.I0(min4[30]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_76),
        .I3(min4[31]),
        .I4(d_aux0_n_75),
        .O(\min4[31]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min4[31]_i_8 
       (.I0(min4[28]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_78),
        .I3(min4[29]),
        .I4(d_aux0_n_77),
        .O(\min4[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min4[31]_i_9 
       (.I0(min4[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(min4[26]),
        .I4(d_aux0_n_80),
        .O(\min4[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[3]),
        .O(\min4[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[4]),
        .O(\min4[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[5]),
        .O(\min4[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[6]),
        .O(\min4[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[7]),
        .O(\min4[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[8]),
        .O(\min4[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min4[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min4[31]_i_5_n_1 ),
        .I5(min3[9]),
        .O(\min4[9]_i_1_n_1 ));
  FDPE \min4_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[0]));
  FDPE \min4_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[10]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[10]));
  FDPE \min4_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[11]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[11]));
  FDPE \min4_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[12]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[12]));
  FDPE \min4_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[13]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[13]));
  FDPE \min4_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[14]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[14]));
  FDPE \min4_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[15]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[15]));
  FDPE \min4_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[16]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[16]));
  FDPE \min4_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[17]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[17]));
  FDPE \min4_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[18]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[18]));
  FDPE \min4_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[19]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[19]));
  FDPE \min4_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[1]));
  FDPE \min4_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[20]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[20]));
  FDPE \min4_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[21]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[21]));
  FDPE \min4_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[22]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[22]));
  FDPE \min4_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[23]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[23]));
  FDPE \min4_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[24]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[24]));
  FDPE \min4_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[25]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[25]));
  FDPE \min4_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[26]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[26]));
  FDPE \min4_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[27]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[27]));
  FDPE \min4_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[28]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[28]));
  FDPE \min4_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[29]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[29]));
  FDPE \min4_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[2]));
  FDPE \min4_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[30]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[30]));
  FDCE \min4_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .CLR(\min3_reg[31]_0 [0]),
        .D(\min4[31]_i_2_n_1 ),
        .Q(min4[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min4_reg[31]_i_15 
       (.CI(\min4_reg[31]_i_24_n_1 ),
        .CO({\min4_reg[31]_i_15_n_1 ,\NLW_min4_reg[31]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min4[31]_i_25_n_1 ,\min4[31]_i_26_n_1 ,\min4[31]_i_27_n_1 ,\min4[31]_i_28_n_1 }),
        .S({\min4[31]_i_29_n_1 ,\min4[31]_i_30_n_1 ,\min4[31]_i_31_n_1 ,\min4[31]_i_32_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min4_reg[31]_i_24 
       (.CI(\<const0> ),
        .CO({\min4_reg[31]_i_24_n_1 ,\NLW_min4_reg[31]_i_24_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min4[31]_i_33_n_1 ,\min4[31]_i_34_n_1 ,\min4[31]_i_35_n_1 ,\min4[31]_i_36_n_1 }),
        .S({\min4[31]_i_37_n_1 ,\min4[31]_i_38_n_1 ,\min4[31]_i_39_n_1 ,\min4[31]_i_40_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min4_reg[31]_i_3 
       (.CI(\min4_reg[31]_i_6_n_1 ),
        .CO({en40,\NLW_min4_reg[31]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min4[31]_i_7_n_1 ,\min4[31]_i_8_n_1 ,\min4[31]_i_9_n_1 ,\min4[31]_i_10_n_1 }),
        .S({\min4[31]_i_11_n_1 ,\min4[31]_i_12_n_1 ,\min4[31]_i_13_n_1 ,\min4[31]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min4_reg[31]_i_6 
       (.CI(\min4_reg[31]_i_15_n_1 ),
        .CO({\min4_reg[31]_i_6_n_1 ,\NLW_min4_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min4[31]_i_16_n_1 ,\min4[31]_i_17_n_1 ,\min4[31]_i_18_n_1 ,\min4[31]_i_19_n_1 }),
        .S({\min4[31]_i_20_n_1 ,\min4[31]_i_21_n_1 ,\min4[31]_i_22_n_1 ,\min4[31]_i_23_n_1 }));
  FDPE \min4_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[3]));
  FDPE \min4_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[4]));
  FDPE \min4_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[5]));
  FDPE \min4_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[6]));
  FDPE \min4_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[7]));
  FDPE \min4_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[8]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[8]));
  FDPE \min4_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en4),
        .D(\min4[9]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min4[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[0]),
        .O(\min5[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[10]),
        .O(\min5[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[11]),
        .O(\min5[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[12]),
        .O(\min5[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[13]),
        .O(\min5[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[14]),
        .O(\min5[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[15]),
        .O(\min5[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[16]),
        .O(\min5[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[17]),
        .O(\min5[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[18]),
        .O(\min5[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[19]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_87),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[19]),
        .O(\min5[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[1]),
        .O(\min5[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[20]),
        .O(\min5[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[21]),
        .O(\min5[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[22]),
        .O(\min5[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[23]),
        .O(\min5[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[24]),
        .O(\min5[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[25]),
        .O(\min5[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[26]),
        .O(\min5[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[27]),
        .O(\min5[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[28]),
        .O(\min5[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[29]),
        .O(\min5[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[2]),
        .O(\min5[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[30]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_76),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[30]),
        .O(\min5[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \min5[31]_i_1 
       (.I0(\min3[31]_i_1_n_1 ),
        .I1(en40),
        .I2(en50),
        .I3(\min5[31]_i_4_n_1 ),
        .O(en5));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_10 
       (.I0(min5[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(min5[24]),
        .I4(d_aux0_n_82),
        .O(\min5[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min5[31]_i_11 
       (.I0(d_aux0_n_75),
        .I1(min5[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[30]),
        .O(\min5[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_12 
       (.I0(d_aux0_n_77),
        .I1(min5[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[28]),
        .O(\min5[31]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_13 
       (.I0(d_aux0_n_80),
        .I1(min5[26]),
        .I2(d_aux0_n_79),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[27]),
        .O(\min5[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_14 
       (.I0(d_aux0_n_82),
        .I1(min5[24]),
        .I2(d_aux0_n_81),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[25]),
        .O(\min5[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min5[31]_i_17 
       (.I0(min5[22]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_84),
        .I3(min5[23]),
        .I4(d_aux0_n_83),
        .O(\min5[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_18 
       (.I0(min5[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(min5[20]),
        .I4(d_aux0_n_86),
        .O(\min5[31]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_19 
       (.I0(min5[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(min5[18]),
        .I4(d_aux0_n_88),
        .O(\min5[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min5[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[31]),
        .O(\min5[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min5[31]_i_20 
       (.I0(min5[16]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_90),
        .I3(min5[17]),
        .I4(d_aux0_n_89),
        .O(\min5[31]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_21 
       (.I0(d_aux0_n_83),
        .I1(min5[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[22]),
        .O(\min5[31]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_22 
       (.I0(d_aux0_n_86),
        .I1(min5[20]),
        .I2(d_aux0_n_85),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[21]),
        .O(\min5[31]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_23 
       (.I0(d_aux0_n_88),
        .I1(min5[18]),
        .I2(d_aux0_n_87),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[19]),
        .O(\min5[31]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_24 
       (.I0(d_aux0_n_89),
        .I1(min5[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[16]),
        .O(\min5[31]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min5[31]_i_26 
       (.I0(d_aux0_n_75),
        .I1(min4[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min4[30]),
        .O(\min5[31]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_27 
       (.I0(min4[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min4[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min4[27]),
        .O(\min5[31]_i_27_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_28 
       (.I0(\min2[31]_i_29_n_1 ),
        .I1(min4[26]),
        .I2(min4[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(min4[24]),
        .I5(\min2[31]_i_27_n_1 ),
        .O(\min5[31]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_30 
       (.I0(min5[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(min5[14]),
        .I4(d_aux0_n_92),
        .O(\min5[31]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_31 
       (.I0(min5[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(min5[12]),
        .I4(d_aux0_n_94),
        .O(\min5[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min5[31]_i_32 
       (.I0(min5[10]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_96),
        .I3(min5[11]),
        .I4(d_aux0_n_95),
        .O(\min5[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_33 
       (.I0(min5[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(min5[8]),
        .I4(d_aux0_n_98),
        .O(\min5[31]_i_33_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_34 
       (.I0(d_aux0_n_92),
        .I1(min5[14]),
        .I2(d_aux0_n_91),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[15]),
        .O(\min5[31]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_35 
       (.I0(d_aux0_n_94),
        .I1(min5[12]),
        .I2(d_aux0_n_93),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[13]),
        .O(\min5[31]_i_35_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_36 
       (.I0(d_aux0_n_95),
        .I1(min5[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[10]),
        .O(\min5[31]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_37 
       (.I0(d_aux0_n_98),
        .I1(min5[8]),
        .I2(d_aux0_n_97),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[9]),
        .O(\min5[31]_i_37_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_39 
       (.I0(min4[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min4[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min4[21]),
        .O(\min5[31]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000BB0B)) 
    \min5[31]_i_4 
       (.I0(en1),
        .I1(\min2_reg[31]_i_3_n_2 ),
        .I2(\min5_reg[31]_i_15_n_2 ),
        .I3(en40),
        .I4(\min3_reg[31]_i_4_n_2 ),
        .I5(\label4_reg[7]_i_2_n_2 ),
        .O(\min5[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_40 
       (.I0(\min2[31]_i_48_n_1 ),
        .I1(min4[20]),
        .I2(min4[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(min4[18]),
        .I5(\min2[31]_i_46_n_1 ),
        .O(\min5[31]_i_40_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_41 
       (.I0(min4[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min4[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min4[15]),
        .O(\min5[31]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_42 
       (.I0(\min2[31]_i_54_n_1 ),
        .I1(min4[14]),
        .I2(min4[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(min4[12]),
        .I5(\min2[31]_i_52_n_1 ),
        .O(\min5[31]_i_42_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_43 
       (.I0(min5[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(min5[6]),
        .I4(d_aux0_n_100),
        .O(\min5[31]_i_43_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min5[31]_i_44 
       (.I0(min5[4]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_102),
        .I3(min5[5]),
        .I4(d_aux0_n_101),
        .O(\min5[31]_i_44_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_45 
       (.I0(min5[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(min5[2]),
        .I4(d_aux0_n_104),
        .O(\min5[31]_i_45_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_46 
       (.I0(min5[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(min5[0]),
        .I4(d_aux0_n_106),
        .O(\min5[31]_i_46_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_47 
       (.I0(d_aux0_n_100),
        .I1(min5[6]),
        .I2(d_aux0_n_99),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[7]),
        .O(\min5[31]_i_47_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_48 
       (.I0(d_aux0_n_101),
        .I1(min5[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[4]),
        .O(\min5[31]_i_48_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_49 
       (.I0(d_aux0_n_104),
        .I1(min5[2]),
        .I2(d_aux0_n_103),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[3]),
        .O(\min5[31]_i_49_n_1 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \min5[31]_i_5 
       (.I0(\min3[31]_i_5_n_1 ),
        .I1(en40),
        .I2(\min5_reg[31]_i_15_n_2 ),
        .I3(en30),
        .I4(\label4_reg[7]_i_2_n_2 ),
        .O(\min5[31]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min5[31]_i_50 
       (.I0(d_aux0_n_106),
        .I1(min5[0]),
        .I2(d_aux0_n_105),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min5[1]),
        .O(\min5[31]_i_50_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_51 
       (.I0(min4[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min4[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min4[9]),
        .O(\min5[31]_i_51_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_52 
       (.I0(\min2[31]_i_69_n_1 ),
        .I1(min4[8]),
        .I2(min4[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(min4[6]),
        .I5(\min2[31]_i_67_n_1 ),
        .O(\min5[31]_i_52_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_53 
       (.I0(min4[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min4[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min4[3]),
        .O(\min5[31]_i_53_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min5[31]_i_54 
       (.I0(\min2[31]_i_75_n_1 ),
        .I1(min4[2]),
        .I2(min4[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(min4[0]),
        .I5(\min2[31]_i_73_n_1 ),
        .O(\min5[31]_i_54_n_1 ));
  LUT5 #(
    .INIT(32'h02330002)) 
    \min5[31]_i_7 
       (.I0(min5[30]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_76),
        .I3(min5[31]),
        .I4(d_aux0_n_75),
        .O(\min5[31]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min5[31]_i_8 
       (.I0(min5[28]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_78),
        .I3(min5[29]),
        .I4(d_aux0_n_77),
        .O(\min5[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min5[31]_i_9 
       (.I0(min5[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(min5[26]),
        .I4(d_aux0_n_80),
        .O(\min5[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[3]),
        .O(\min5[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[4]),
        .O(\min5[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[5]),
        .O(\min5[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[6]),
        .O(\min5[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[7]),
        .O(\min5[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[8]),
        .O(\min5[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min5[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min5[31]_i_5_n_1 ),
        .I5(min4[9]),
        .O(\min5[9]_i_1_n_1 ));
  FDPE \min5_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[0]));
  FDPE \min5_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[10]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[10]));
  FDPE \min5_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[11]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[11]));
  FDPE \min5_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[12]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[12]));
  FDPE \min5_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[13]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[13]));
  FDPE \min5_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[14]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[14]));
  FDPE \min5_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[15]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[15]));
  FDPE \min5_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[16]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[16]));
  FDPE \min5_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[17]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[17]));
  FDPE \min5_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[18]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[18]));
  FDPE \min5_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[19]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[19]));
  FDPE \min5_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[1]));
  FDPE \min5_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[20]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[20]));
  FDPE \min5_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[21]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[21]));
  FDPE \min5_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[22]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[22]));
  FDPE \min5_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[23]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[23]));
  FDPE \min5_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[24]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[24]));
  FDPE \min5_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[25]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[25]));
  FDPE \min5_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[26]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[26]));
  FDPE \min5_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[27]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[27]));
  FDPE \min5_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[28]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[28]));
  FDPE \min5_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[29]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[29]));
  FDPE \min5_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[2]));
  FDPE \min5_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[30]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[30]));
  FDCE \min5_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .CLR(\min3_reg[31]_0 [0]),
        .D(\min5[31]_i_2_n_1 ),
        .Q(min5[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min5_reg[31]_i_15 
       (.CI(\min5_reg[31]_i_25_n_1 ),
        .CO({\min5_reg[31]_i_15_n_2 ,\NLW_min5_reg[31]_i_15_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\min5[31]_i_26_n_1 ,\min5[31]_i_27_n_1 ,\min5[31]_i_28_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min5_reg[31]_i_16 
       (.CI(\min5_reg[31]_i_29_n_1 ),
        .CO({\min5_reg[31]_i_16_n_1 ,\NLW_min5_reg[31]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min5[31]_i_30_n_1 ,\min5[31]_i_31_n_1 ,\min5[31]_i_32_n_1 ,\min5[31]_i_33_n_1 }),
        .S({\min5[31]_i_34_n_1 ,\min5[31]_i_35_n_1 ,\min5[31]_i_36_n_1 ,\min5[31]_i_37_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min5_reg[31]_i_25 
       (.CI(\min5_reg[31]_i_38_n_1 ),
        .CO({\min5_reg[31]_i_25_n_1 ,\NLW_min5_reg[31]_i_25_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min5[31]_i_39_n_1 ,\min5[31]_i_40_n_1 ,\min5[31]_i_41_n_1 ,\min5[31]_i_42_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min5_reg[31]_i_29 
       (.CI(\<const0> ),
        .CO({\min5_reg[31]_i_29_n_1 ,\NLW_min5_reg[31]_i_29_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min5[31]_i_43_n_1 ,\min5[31]_i_44_n_1 ,\min5[31]_i_45_n_1 ,\min5[31]_i_46_n_1 }),
        .S({\min5[31]_i_47_n_1 ,\min5[31]_i_48_n_1 ,\min5[31]_i_49_n_1 ,\min5[31]_i_50_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min5_reg[31]_i_3 
       (.CI(\min5_reg[31]_i_6_n_1 ),
        .CO({en50,\NLW_min5_reg[31]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min5[31]_i_7_n_1 ,\min5[31]_i_8_n_1 ,\min5[31]_i_9_n_1 ,\min5[31]_i_10_n_1 }),
        .S({\min5[31]_i_11_n_1 ,\min5[31]_i_12_n_1 ,\min5[31]_i_13_n_1 ,\min5[31]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min5_reg[31]_i_38 
       (.CI(\<const0> ),
        .CO({\min5_reg[31]_i_38_n_1 ,\NLW_min5_reg[31]_i_38_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min5[31]_i_51_n_1 ,\min5[31]_i_52_n_1 ,\min5[31]_i_53_n_1 ,\min5[31]_i_54_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min5_reg[31]_i_6 
       (.CI(\min5_reg[31]_i_16_n_1 ),
        .CO({\min5_reg[31]_i_6_n_1 ,\NLW_min5_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min5[31]_i_17_n_1 ,\min5[31]_i_18_n_1 ,\min5[31]_i_19_n_1 ,\min5[31]_i_20_n_1 }),
        .S({\min5[31]_i_21_n_1 ,\min5[31]_i_22_n_1 ,\min5[31]_i_23_n_1 ,\min5[31]_i_24_n_1 }));
  FDPE \min5_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[3]));
  FDPE \min5_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[4]));
  FDPE \min5_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[5]));
  FDPE \min5_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[6]));
  FDPE \min5_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[7]));
  FDPE \min5_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[8]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[8]));
  FDPE \min5_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en5),
        .D(\min5[9]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min5[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[0]),
        .O(\min6[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[10]),
        .O(\min6[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[11]),
        .O(\min6[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[12]),
        .O(\min6[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[13]),
        .O(\min6[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[14]),
        .O(\min6[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[15]),
        .O(\min6[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[16]),
        .O(\min6[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[17]),
        .O(\min6[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[18]),
        .O(\min6[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[19]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_87),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[19]),
        .O(\min6[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[1]),
        .O(\min6[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[20]),
        .O(\min6[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[21]),
        .O(\min6[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[22]),
        .O(\min6[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[23]),
        .O(\min6[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[24]),
        .O(\min6[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[25]),
        .O(\min6[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[26]),
        .O(\min6[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[27]),
        .O(\min6[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[28]),
        .O(\min6[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[29]),
        .O(\min6[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[2]),
        .O(\min6[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[30]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_76),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[30]),
        .O(\min6[30]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hCEFFCECE)) 
    \min6[31]_i_1 
       (.I0(en20),
        .I1(en1),
        .I2(\min2_reg[31]_i_3_n_2 ),
        .I3(\min6[31]_i_3_n_1 ),
        .I4(\min4[31]_i_4_n_1 ),
        .O(en6));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_10 
       (.I0(min6[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(min6[24]),
        .I4(d_aux0_n_82),
        .O(\min6[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min6[31]_i_11 
       (.I0(d_aux0_n_75),
        .I1(min6[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[30]),
        .O(\min6[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_12 
       (.I0(d_aux0_n_77),
        .I1(min6[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[28]),
        .O(\min6[31]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_13 
       (.I0(d_aux0_n_80),
        .I1(min6[26]),
        .I2(d_aux0_n_79),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[27]),
        .O(\min6[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_14 
       (.I0(d_aux0_n_82),
        .I1(min6[24]),
        .I2(d_aux0_n_81),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[25]),
        .O(\min6[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min6[31]_i_16 
       (.I0(min6[22]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_84),
        .I3(min6[23]),
        .I4(d_aux0_n_83),
        .O(\min6[31]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_17 
       (.I0(min6[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(min6[20]),
        .I4(d_aux0_n_86),
        .O(\min6[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_18 
       (.I0(min6[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(min6[18]),
        .I4(d_aux0_n_88),
        .O(\min6[31]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min6[31]_i_19 
       (.I0(min6[16]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_90),
        .I3(min6[17]),
        .I4(d_aux0_n_89),
        .O(\min6[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min6[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[31]),
        .O(\min6[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_20 
       (.I0(d_aux0_n_83),
        .I1(min6[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[22]),
        .O(\min6[31]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_21 
       (.I0(d_aux0_n_86),
        .I1(min6[20]),
        .I2(d_aux0_n_85),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[21]),
        .O(\min6[31]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_22 
       (.I0(d_aux0_n_88),
        .I1(min6[18]),
        .I2(d_aux0_n_87),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[19]),
        .O(\min6[31]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_23 
       (.I0(d_aux0_n_89),
        .I1(min6[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[16]),
        .O(\min6[31]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_25 
       (.I0(min6[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(min6[14]),
        .I4(d_aux0_n_92),
        .O(\min6[31]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_26 
       (.I0(min6[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(min6[12]),
        .I4(d_aux0_n_94),
        .O(\min6[31]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min6[31]_i_27 
       (.I0(min6[10]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_96),
        .I3(min6[11]),
        .I4(d_aux0_n_95),
        .O(\min6[31]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_28 
       (.I0(min6[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(min6[8]),
        .I4(d_aux0_n_98),
        .O(\min6[31]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_29 
       (.I0(d_aux0_n_92),
        .I1(min6[14]),
        .I2(d_aux0_n_91),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[15]),
        .O(\min6[31]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h1011101010111011)) 
    \min6[31]_i_3 
       (.I0(en40),
        .I1(en30),
        .I2(\min5_reg[31]_i_15_n_2 ),
        .I3(en50),
        .I4(\label6_reg[7]_i_2_n_2 ),
        .I5(en60),
        .O(\min6[31]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_30 
       (.I0(d_aux0_n_94),
        .I1(min6[12]),
        .I2(d_aux0_n_93),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[13]),
        .O(\min6[31]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_31 
       (.I0(d_aux0_n_95),
        .I1(min6[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[10]),
        .O(\min6[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_32 
       (.I0(d_aux0_n_98),
        .I1(min6[8]),
        .I2(d_aux0_n_97),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[9]),
        .O(\min6[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_33 
       (.I0(min6[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(min6[6]),
        .I4(d_aux0_n_100),
        .O(\min6[31]_i_33_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min6[31]_i_34 
       (.I0(min6[4]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_102),
        .I3(min6[5]),
        .I4(d_aux0_n_101),
        .O(\min6[31]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_35 
       (.I0(min6[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(min6[2]),
        .I4(d_aux0_n_104),
        .O(\min6[31]_i_35_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_36 
       (.I0(min6[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(min6[0]),
        .I4(d_aux0_n_106),
        .O(\min6[31]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_37 
       (.I0(d_aux0_n_100),
        .I1(min6[6]),
        .I2(d_aux0_n_99),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[7]),
        .O(\min6[31]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_38 
       (.I0(d_aux0_n_101),
        .I1(min6[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[4]),
        .O(\min6[31]_i_38_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_39 
       (.I0(d_aux0_n_104),
        .I1(min6[2]),
        .I2(d_aux0_n_103),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[3]),
        .O(\min6[31]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'h02)) 
    \min6[31]_i_4 
       (.I0(\min5[31]_i_5_n_1 ),
        .I1(\label6_reg[7]_i_2_n_2 ),
        .I2(en50),
        .O(\min6[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min6[31]_i_40 
       (.I0(d_aux0_n_106),
        .I1(min6[0]),
        .I2(d_aux0_n_105),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[1]),
        .O(\min6[31]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'h02330002)) 
    \min6[31]_i_7 
       (.I0(min6[30]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_76),
        .I3(min6[31]),
        .I4(d_aux0_n_75),
        .O(\min6[31]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min6[31]_i_8 
       (.I0(min6[28]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_78),
        .I3(min6[29]),
        .I4(d_aux0_n_77),
        .O(\min6[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min6[31]_i_9 
       (.I0(min6[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(min6[26]),
        .I4(d_aux0_n_80),
        .O(\min6[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[3]),
        .O(\min6[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[4]),
        .O(\min6[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[5]),
        .O(\min6[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[6]),
        .O(\min6[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[7]),
        .O(\min6[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[8]),
        .O(\min6[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min6[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min6[31]_i_4_n_1 ),
        .I5(min5[9]),
        .O(\min6[9]_i_1_n_1 ));
  FDPE \min6_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[0]));
  FDPE \min6_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[10]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[10]));
  FDPE \min6_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[11]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[11]));
  FDPE \min6_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[12]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[12]));
  FDPE \min6_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[13]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[13]));
  FDPE \min6_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[14]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[14]));
  FDPE \min6_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[15]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[15]));
  FDPE \min6_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[16]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[16]));
  FDPE \min6_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[17]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[17]));
  FDPE \min6_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[18]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[18]));
  FDPE \min6_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[19]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[19]));
  FDPE \min6_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[1]));
  FDPE \min6_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[20]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[20]));
  FDPE \min6_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[21]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[21]));
  FDPE \min6_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[22]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[22]));
  FDPE \min6_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[23]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[23]));
  FDPE \min6_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[24]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[24]));
  FDPE \min6_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[25]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[25]));
  FDPE \min6_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[26]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[26]));
  FDPE \min6_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[27]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[27]));
  FDPE \min6_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[28]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[28]));
  FDPE \min6_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[29]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[29]));
  FDPE \min6_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[2]));
  FDPE \min6_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[30]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[30]));
  FDCE \min6_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .CLR(\min3_reg[31]_0 [0]),
        .D(\min6[31]_i_2_n_1 ),
        .Q(min6[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min6_reg[31]_i_15 
       (.CI(\min6_reg[31]_i_24_n_1 ),
        .CO({\min6_reg[31]_i_15_n_1 ,\NLW_min6_reg[31]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min6[31]_i_25_n_1 ,\min6[31]_i_26_n_1 ,\min6[31]_i_27_n_1 ,\min6[31]_i_28_n_1 }),
        .S({\min6[31]_i_29_n_1 ,\min6[31]_i_30_n_1 ,\min6[31]_i_31_n_1 ,\min6[31]_i_32_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min6_reg[31]_i_24 
       (.CI(\<const0> ),
        .CO({\min6_reg[31]_i_24_n_1 ,\NLW_min6_reg[31]_i_24_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min6[31]_i_33_n_1 ,\min6[31]_i_34_n_1 ,\min6[31]_i_35_n_1 ,\min6[31]_i_36_n_1 }),
        .S({\min6[31]_i_37_n_1 ,\min6[31]_i_38_n_1 ,\min6[31]_i_39_n_1 ,\min6[31]_i_40_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min6_reg[31]_i_5 
       (.CI(\min6_reg[31]_i_6_n_1 ),
        .CO({en60,\NLW_min6_reg[31]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min6[31]_i_7_n_1 ,\min6[31]_i_8_n_1 ,\min6[31]_i_9_n_1 ,\min6[31]_i_10_n_1 }),
        .S({\min6[31]_i_11_n_1 ,\min6[31]_i_12_n_1 ,\min6[31]_i_13_n_1 ,\min6[31]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min6_reg[31]_i_6 
       (.CI(\min6_reg[31]_i_15_n_1 ),
        .CO({\min6_reg[31]_i_6_n_1 ,\NLW_min6_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min6[31]_i_16_n_1 ,\min6[31]_i_17_n_1 ,\min6[31]_i_18_n_1 ,\min6[31]_i_19_n_1 }),
        .S({\min6[31]_i_20_n_1 ,\min6[31]_i_21_n_1 ,\min6[31]_i_22_n_1 ,\min6[31]_i_23_n_1 }));
  FDPE \min6_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[3]));
  FDPE \min6_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[4]));
  FDPE \min6_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[5]));
  FDPE \min6_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[6]));
  FDPE \min6_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[7]));
  FDPE \min6_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[8]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[8]));
  FDPE \min6_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en6),
        .D(\min6[9]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min6[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[0]),
        .O(\min7[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[10]),
        .O(\min7[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[11]),
        .O(\min7[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[12]),
        .O(\min7[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[13]),
        .O(\min7[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[14]),
        .O(\min7[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[15]),
        .O(\min7[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[16]),
        .O(\min7[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[17]),
        .O(\min7[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[18]),
        .O(\min7[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[19]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_87),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[19]),
        .O(\min7[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[1]),
        .O(\min7[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[20]),
        .O(\min7[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[21]),
        .O(\min7[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[22]),
        .O(\min7[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[23]),
        .O(\min7[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[24]),
        .O(\min7[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[25]),
        .O(\min7[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[26]),
        .O(\min7[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[27]),
        .O(\min7[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[28]),
        .O(\min7[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[29]),
        .O(\min7[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[2]),
        .O(\min7[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[30]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_76),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[30]),
        .O(\min7[30]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \min7[31]_i_1 
       (.I0(\min3[31]_i_1_n_1 ),
        .I1(\min7[31]_i_3_n_1 ),
        .I2(\min5[31]_i_4_n_1 ),
        .O(en7));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_11 
       (.I0(min6[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min6[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min6[21]),
        .O(\min7[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_12 
       (.I0(\min2[31]_i_48_n_1 ),
        .I1(min6[20]),
        .I2(min6[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(min6[18]),
        .I5(\min2[31]_i_46_n_1 ),
        .O(\min7[31]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_13 
       (.I0(min6[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min6[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min6[15]),
        .O(\min7[31]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_14 
       (.I0(\min2[31]_i_54_n_1 ),
        .I1(min6[14]),
        .I2(min6[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(min6[12]),
        .I5(\min2[31]_i_52_n_1 ),
        .O(\min7[31]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_15 
       (.I0(min6[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min6[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min6[9]),
        .O(\min7[31]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_16 
       (.I0(\min2[31]_i_69_n_1 ),
        .I1(min6[8]),
        .I2(min6[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(min6[6]),
        .I5(\min2[31]_i_67_n_1 ),
        .O(\min7[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_17 
       (.I0(min6[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min6[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min6[3]),
        .O(\min7[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_18 
       (.I0(\min2[31]_i_75_n_1 ),
        .I1(min6[2]),
        .I2(min6[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(min6[0]),
        .I5(\min2[31]_i_73_n_1 ),
        .O(\min7[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min7[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[31]),
        .O(\min7[31]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h1011101010111011)) 
    \min7[31]_i_3 
       (.I0(en50),
        .I1(en40),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en60),
        .I4(\min7_reg[31]_i_5_n_2 ),
        .I5(en70),
        .O(\min7[31]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \min7[31]_i_4 
       (.I0(en50),
        .I1(\label6_reg[7]_i_2_n_2 ),
        .I2(\min5[31]_i_5_n_1 ),
        .I3(\min7_reg[31]_i_5_n_2 ),
        .I4(en60),
        .O(\min7[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min7[31]_i_7 
       (.I0(d_aux0_n_75),
        .I1(min6[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min6[30]),
        .O(\min7[31]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_8 
       (.I0(min6[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min6[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min6[27]),
        .O(\min7[31]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min7[31]_i_9 
       (.I0(\min2[31]_i_29_n_1 ),
        .I1(min6[26]),
        .I2(min6[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(min6[24]),
        .I5(\min2[31]_i_27_n_1 ),
        .O(\min7[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[3]),
        .O(\min7[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[4]),
        .O(\min7[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[5]),
        .O(\min7[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[6]),
        .O(\min7[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[7]),
        .O(\min7[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[8]),
        .O(\min7[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min7[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min7[31]_i_4_n_1 ),
        .I5(min6[9]),
        .O(\min7[9]_i_1_n_1 ));
  FDPE \min7_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[0]));
  FDPE \min7_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[10]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[10]));
  FDPE \min7_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[11]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[11]));
  FDPE \min7_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[12]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[12]));
  FDPE \min7_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[13]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[13]));
  FDPE \min7_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[14]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[14]));
  FDPE \min7_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[15]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[15]));
  FDPE \min7_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[16]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[16]));
  FDPE \min7_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[17]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[17]));
  FDPE \min7_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[18]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[18]));
  FDPE \min7_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[19]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[19]));
  FDPE \min7_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[1]));
  FDPE \min7_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[20]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[20]));
  FDPE \min7_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[21]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[21]));
  FDPE \min7_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[22]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[22]));
  FDPE \min7_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[23]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[23]));
  FDPE \min7_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[24]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[24]));
  FDPE \min7_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[25]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[25]));
  FDPE \min7_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[26]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[26]));
  FDPE \min7_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[27]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[27]));
  FDPE \min7_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[28]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[28]));
  FDPE \min7_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[29]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[29]));
  FDPE \min7_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[2]));
  FDPE \min7_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[30]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[30]));
  FDCE \min7_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .CLR(\min3_reg[31]_0 [0]),
        .D(\min7[31]_i_2_n_1 ),
        .Q(min7[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min7_reg[31]_i_10 
       (.CI(\<const0> ),
        .CO({\min7_reg[31]_i_10_n_1 ,\NLW_min7_reg[31]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min7[31]_i_15_n_1 ,\min7[31]_i_16_n_1 ,\min7[31]_i_17_n_1 ,\min7[31]_i_18_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min7_reg[31]_i_5 
       (.CI(\min7_reg[31]_i_6_n_1 ),
        .CO({\min7_reg[31]_i_5_n_2 ,\NLW_min7_reg[31]_i_5_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\min7[31]_i_7_n_1 ,\min7[31]_i_8_n_1 ,\min7[31]_i_9_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min7_reg[31]_i_6 
       (.CI(\min7_reg[31]_i_10_n_1 ),
        .CO({\min7_reg[31]_i_6_n_1 ,\NLW_min7_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min7[31]_i_11_n_1 ,\min7[31]_i_12_n_1 ,\min7[31]_i_13_n_1 ,\min7[31]_i_14_n_1 }));
  FDPE \min7_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[3]));
  FDPE \min7_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[4]));
  FDPE \min7_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[5]));
  FDPE \min7_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[6]));
  FDPE \min7_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[7]));
  FDPE \min7_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[8]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[8]));
  FDPE \min7_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en7),
        .D(\min7[9]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min7[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[0]),
        .O(\min8[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[10]),
        .O(\min8[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[11]),
        .O(\min8[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[12]),
        .O(\min8[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[13]),
        .O(\min8[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[14]),
        .O(\min8[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[15]),
        .O(\min8[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[16]),
        .O(\min8[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[17]),
        .O(\min8[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[18]),
        .O(\min8[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[19]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_87),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[19]),
        .O(\min8[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[1]),
        .O(\min8[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[20]),
        .O(\min8[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[21]),
        .O(\min8[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[22]),
        .O(\min8[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[23]),
        .O(\min8[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[24]),
        .O(\min8[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[25]),
        .O(\min8[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[26]),
        .O(\min8[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[27]),
        .O(\min8[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[28]),
        .O(\min8[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[29]),
        .O(\min8[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[2]),
        .O(\min8[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[30]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_76),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[30]),
        .O(\min8[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBFBFBFBBAAAAAAAA)) 
    \min8[31]_i_1 
       (.I0(en2),
        .I1(\min6[31]_i_3_n_1 ),
        .I2(\min8[31]_i_3_n_1 ),
        .I3(en70),
        .I4(en80),
        .I5(\min4[31]_i_4_n_1 ),
        .O(en8));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_10 
       (.I0(min7[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(min7[26]),
        .I4(d_aux0_n_80),
        .O(\min8[31]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_11 
       (.I0(min7[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(min7[24]),
        .I4(d_aux0_n_82),
        .O(\min8[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min8[31]_i_12 
       (.I0(d_aux0_n_75),
        .I1(min7[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[30]),
        .O(\min8[31]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_13 
       (.I0(d_aux0_n_77),
        .I1(min7[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[28]),
        .O(\min8[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_14 
       (.I0(d_aux0_n_80),
        .I1(min7[26]),
        .I2(d_aux0_n_79),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[27]),
        .O(\min8[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_15 
       (.I0(d_aux0_n_82),
        .I1(min7[24]),
        .I2(d_aux0_n_81),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[25]),
        .O(\min8[31]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h02330002)) 
    \min8[31]_i_17 
       (.I0(min8[30]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_76),
        .I3(min8[31]),
        .I4(d_aux0_n_75),
        .O(\min8[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_18 
       (.I0(min8[28]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_78),
        .I3(min8[29]),
        .I4(d_aux0_n_77),
        .O(\min8[31]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_19 
       (.I0(min8[27]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_79),
        .I3(min8[26]),
        .I4(d_aux0_n_80),
        .O(\min8[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min8[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[31]),
        .O(\min8[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_20 
       (.I0(min8[25]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_81),
        .I3(min8[24]),
        .I4(d_aux0_n_82),
        .O(\min8[31]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min8[31]_i_21 
       (.I0(d_aux0_n_75),
        .I1(min8[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[30]),
        .O(\min8[31]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_22 
       (.I0(d_aux0_n_77),
        .I1(min8[29]),
        .I2(d_aux0_n_78),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[28]),
        .O(\min8[31]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_23 
       (.I0(d_aux0_n_80),
        .I1(min8[26]),
        .I2(d_aux0_n_79),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[27]),
        .O(\min8[31]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_24 
       (.I0(d_aux0_n_82),
        .I1(min8[24]),
        .I2(d_aux0_n_81),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[25]),
        .O(\min8[31]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_26 
       (.I0(min7[22]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_84),
        .I3(min7[23]),
        .I4(d_aux0_n_83),
        .O(\min8[31]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_27 
       (.I0(min7[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(min7[20]),
        .I4(d_aux0_n_86),
        .O(\min8[31]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_28 
       (.I0(min7[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(min7[18]),
        .I4(d_aux0_n_88),
        .O(\min8[31]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_29 
       (.I0(min7[16]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_90),
        .I3(min7[17]),
        .I4(d_aux0_n_89),
        .O(\min8[31]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \min8[31]_i_3 
       (.I0(\label6_reg[7]_i_2_n_2 ),
        .I1(en50),
        .I2(\min5_reg[31]_i_15_n_2 ),
        .I3(\label8_reg[7]_i_2_n_2 ),
        .I4(en70),
        .I5(\min7_reg[31]_i_5_n_2 ),
        .O(\min8[31]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_30 
       (.I0(d_aux0_n_83),
        .I1(min7[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[22]),
        .O(\min8[31]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_31 
       (.I0(d_aux0_n_86),
        .I1(min7[20]),
        .I2(d_aux0_n_85),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[21]),
        .O(\min8[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_32 
       (.I0(d_aux0_n_88),
        .I1(min7[18]),
        .I2(d_aux0_n_87),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[19]),
        .O(\min8[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_33 
       (.I0(d_aux0_n_89),
        .I1(min7[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[16]),
        .O(\min8[31]_i_33_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_35 
       (.I0(min8[22]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_84),
        .I3(min8[23]),
        .I4(d_aux0_n_83),
        .O(\min8[31]_i_35_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_36 
       (.I0(min8[21]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_85),
        .I3(min8[20]),
        .I4(d_aux0_n_86),
        .O(\min8[31]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_37 
       (.I0(min8[19]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_87),
        .I3(min8[18]),
        .I4(d_aux0_n_88),
        .O(\min8[31]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_38 
       (.I0(min8[16]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_90),
        .I3(min8[17]),
        .I4(d_aux0_n_89),
        .O(\min8[31]_i_38_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_39 
       (.I0(d_aux0_n_83),
        .I1(min8[23]),
        .I2(d_aux0_n_84),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[22]),
        .O(\min8[31]_i_39_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_40 
       (.I0(d_aux0_n_86),
        .I1(min8[20]),
        .I2(d_aux0_n_85),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[21]),
        .O(\min8[31]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_41 
       (.I0(d_aux0_n_88),
        .I1(min8[18]),
        .I2(d_aux0_n_87),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[19]),
        .O(\min8[31]_i_41_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_42 
       (.I0(d_aux0_n_89),
        .I1(min8[17]),
        .I2(d_aux0_n_90),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[16]),
        .O(\min8[31]_i_42_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_44 
       (.I0(min7[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(min7[14]),
        .I4(d_aux0_n_92),
        .O(\min8[31]_i_44_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_45 
       (.I0(min7[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(min7[12]),
        .I4(d_aux0_n_94),
        .O(\min8[31]_i_45_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_46 
       (.I0(min7[10]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_96),
        .I3(min7[11]),
        .I4(d_aux0_n_95),
        .O(\min8[31]_i_46_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_47 
       (.I0(min7[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(min7[8]),
        .I4(d_aux0_n_98),
        .O(\min8[31]_i_47_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_48 
       (.I0(d_aux0_n_92),
        .I1(min7[14]),
        .I2(d_aux0_n_91),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[15]),
        .O(\min8[31]_i_48_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_49 
       (.I0(d_aux0_n_94),
        .I1(min7[12]),
        .I2(d_aux0_n_93),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[13]),
        .O(\min8[31]_i_49_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_50 
       (.I0(d_aux0_n_95),
        .I1(min7[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[10]),
        .O(\min8[31]_i_50_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_51 
       (.I0(d_aux0_n_98),
        .I1(min7[8]),
        .I2(d_aux0_n_97),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[9]),
        .O(\min8[31]_i_51_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_53 
       (.I0(min8[15]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_91),
        .I3(min8[14]),
        .I4(d_aux0_n_92),
        .O(\min8[31]_i_53_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_54 
       (.I0(min8[13]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_93),
        .I3(min8[12]),
        .I4(d_aux0_n_94),
        .O(\min8[31]_i_54_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_55 
       (.I0(min8[10]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_96),
        .I3(min8[11]),
        .I4(d_aux0_n_95),
        .O(\min8[31]_i_55_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_56 
       (.I0(min8[9]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_97),
        .I3(min8[8]),
        .I4(d_aux0_n_98),
        .O(\min8[31]_i_56_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_57 
       (.I0(d_aux0_n_92),
        .I1(min8[14]),
        .I2(d_aux0_n_91),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[15]),
        .O(\min8[31]_i_57_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_58 
       (.I0(d_aux0_n_94),
        .I1(min8[12]),
        .I2(d_aux0_n_93),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[13]),
        .O(\min8[31]_i_58_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_59 
       (.I0(d_aux0_n_95),
        .I1(min8[11]),
        .I2(d_aux0_n_96),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[10]),
        .O(\min8[31]_i_59_n_1 ));
  LUT3 #(
    .INIT(8'h02)) 
    \min8[31]_i_6 
       (.I0(\min7[31]_i_4_n_1 ),
        .I1(\label8_reg[7]_i_2_n_2 ),
        .I2(en70),
        .O(\min8[31]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_60 
       (.I0(d_aux0_n_98),
        .I1(min8[8]),
        .I2(d_aux0_n_97),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[9]),
        .O(\min8[31]_i_60_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_61 
       (.I0(min7[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(min7[6]),
        .I4(d_aux0_n_100),
        .O(\min8[31]_i_61_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_62 
       (.I0(min7[4]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_102),
        .I3(min7[5]),
        .I4(d_aux0_n_101),
        .O(\min8[31]_i_62_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_63 
       (.I0(min7[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(min7[2]),
        .I4(d_aux0_n_104),
        .O(\min8[31]_i_63_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_64 
       (.I0(min7[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(min7[0]),
        .I4(d_aux0_n_106),
        .O(\min8[31]_i_64_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_65 
       (.I0(d_aux0_n_100),
        .I1(min7[6]),
        .I2(d_aux0_n_99),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[7]),
        .O(\min8[31]_i_65_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_66 
       (.I0(d_aux0_n_101),
        .I1(min7[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[4]),
        .O(\min8[31]_i_66_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_67 
       (.I0(d_aux0_n_104),
        .I1(min7[2]),
        .I2(d_aux0_n_103),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[3]),
        .O(\min8[31]_i_67_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_68 
       (.I0(d_aux0_n_106),
        .I1(min7[0]),
        .I2(d_aux0_n_105),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min7[1]),
        .O(\min8[31]_i_68_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_69 
       (.I0(min8[7]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_99),
        .I3(min8[6]),
        .I4(d_aux0_n_100),
        .O(\min8[31]_i_69_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_70 
       (.I0(min8[4]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_102),
        .I3(min8[5]),
        .I4(d_aux0_n_101),
        .O(\min8[31]_i_70_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_71 
       (.I0(min8[3]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_103),
        .I3(min8[2]),
        .I4(d_aux0_n_104),
        .O(\min8[31]_i_71_n_1 ));
  LUT5 #(
    .INIT(32'h02022302)) 
    \min8[31]_i_72 
       (.I0(min8[1]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_105),
        .I3(min8[0]),
        .I4(d_aux0_n_106),
        .O(\min8[31]_i_72_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_73 
       (.I0(d_aux0_n_100),
        .I1(min8[6]),
        .I2(d_aux0_n_99),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[7]),
        .O(\min8[31]_i_73_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_74 
       (.I0(d_aux0_n_101),
        .I1(min8[5]),
        .I2(d_aux0_n_102),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[4]),
        .O(\min8[31]_i_74_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_75 
       (.I0(d_aux0_n_104),
        .I1(min8[2]),
        .I2(d_aux0_n_103),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[3]),
        .O(\min8[31]_i_75_n_1 ));
  LUT5 #(
    .INIT(32'hCC900009)) 
    \min8[31]_i_76 
       (.I0(d_aux0_n_106),
        .I1(min8[0]),
        .I2(d_aux0_n_105),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[1]),
        .O(\min8[31]_i_76_n_1 ));
  LUT5 #(
    .INIT(32'h02330002)) 
    \min8[31]_i_8 
       (.I0(min7[30]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_76),
        .I3(min7[31]),
        .I4(d_aux0_n_75),
        .O(\min8[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h02003302)) 
    \min8[31]_i_9 
       (.I0(min7[28]),
        .I1(\min1[31]_i_21_n_1 ),
        .I2(d_aux0_n_78),
        .I3(min7[29]),
        .I4(d_aux0_n_77),
        .O(\min8[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[3]),
        .O(\min8[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[4]),
        .O(\min8[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[5]),
        .O(\min8[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[6]),
        .O(\min8[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[7]),
        .O(\min8[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[8]),
        .O(\min8[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min8[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min8[31]_i_6_n_1 ),
        .I5(min7[9]),
        .O(\min8[9]_i_1_n_1 ));
  FDPE \min8_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[0]));
  FDPE \min8_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[10]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[10]));
  FDPE \min8_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[11]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[11]));
  FDPE \min8_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[12]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[12]));
  FDPE \min8_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[13]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[13]));
  FDPE \min8_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[14]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[14]));
  FDPE \min8_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[15]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[15]));
  FDPE \min8_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[16]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[16]));
  FDPE \min8_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[17]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[17]));
  FDPE \min8_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[18]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[18]));
  FDPE \min8_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[19]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[19]));
  FDPE \min8_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[1]));
  FDPE \min8_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[20]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[20]));
  FDPE \min8_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[21]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[21]));
  FDPE \min8_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[22]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[22]));
  FDPE \min8_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[23]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[23]));
  FDPE \min8_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[24]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[24]));
  FDPE \min8_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[25]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[25]));
  FDPE \min8_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[26]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[26]));
  FDPE \min8_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[27]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[27]));
  FDPE \min8_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[28]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[28]));
  FDPE \min8_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[29]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[29]));
  FDPE \min8_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[2]));
  FDPE \min8_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[30]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[30]));
  FDCE \min8_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .CLR(\min3_reg[31]_0 [0]),
        .D(\min8[31]_i_2_n_1 ),
        .Q(min8[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min8_reg[31]_i_16 
       (.CI(\min8_reg[31]_i_34_n_1 ),
        .CO({\min8_reg[31]_i_16_n_1 ,\NLW_min8_reg[31]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min8[31]_i_35_n_1 ,\min8[31]_i_36_n_1 ,\min8[31]_i_37_n_1 ,\min8[31]_i_38_n_1 }),
        .S({\min8[31]_i_39_n_1 ,\min8[31]_i_40_n_1 ,\min8[31]_i_41_n_1 ,\min8[31]_i_42_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min8_reg[31]_i_25 
       (.CI(\min8_reg[31]_i_43_n_1 ),
        .CO({\min8_reg[31]_i_25_n_1 ,\NLW_min8_reg[31]_i_25_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min8[31]_i_44_n_1 ,\min8[31]_i_45_n_1 ,\min8[31]_i_46_n_1 ,\min8[31]_i_47_n_1 }),
        .S({\min8[31]_i_48_n_1 ,\min8[31]_i_49_n_1 ,\min8[31]_i_50_n_1 ,\min8[31]_i_51_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min8_reg[31]_i_34 
       (.CI(\min8_reg[31]_i_52_n_1 ),
        .CO({\min8_reg[31]_i_34_n_1 ,\NLW_min8_reg[31]_i_34_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min8[31]_i_53_n_1 ,\min8[31]_i_54_n_1 ,\min8[31]_i_55_n_1 ,\min8[31]_i_56_n_1 }),
        .S({\min8[31]_i_57_n_1 ,\min8[31]_i_58_n_1 ,\min8[31]_i_59_n_1 ,\min8[31]_i_60_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min8_reg[31]_i_4 
       (.CI(\min8_reg[31]_i_7_n_1 ),
        .CO({en70,\NLW_min8_reg[31]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min8[31]_i_8_n_1 ,\min8[31]_i_9_n_1 ,\min8[31]_i_10_n_1 ,\min8[31]_i_11_n_1 }),
        .S({\min8[31]_i_12_n_1 ,\min8[31]_i_13_n_1 ,\min8[31]_i_14_n_1 ,\min8[31]_i_15_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min8_reg[31]_i_43 
       (.CI(\<const0> ),
        .CO({\min8_reg[31]_i_43_n_1 ,\NLW_min8_reg[31]_i_43_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min8[31]_i_61_n_1 ,\min8[31]_i_62_n_1 ,\min8[31]_i_63_n_1 ,\min8[31]_i_64_n_1 }),
        .S({\min8[31]_i_65_n_1 ,\min8[31]_i_66_n_1 ,\min8[31]_i_67_n_1 ,\min8[31]_i_68_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min8_reg[31]_i_5 
       (.CI(\min8_reg[31]_i_16_n_1 ),
        .CO({en80,\NLW_min8_reg[31]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min8[31]_i_17_n_1 ,\min8[31]_i_18_n_1 ,\min8[31]_i_19_n_1 ,\min8[31]_i_20_n_1 }),
        .S({\min8[31]_i_21_n_1 ,\min8[31]_i_22_n_1 ,\min8[31]_i_23_n_1 ,\min8[31]_i_24_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min8_reg[31]_i_52 
       (.CI(\<const0> ),
        .CO({\min8_reg[31]_i_52_n_1 ,\NLW_min8_reg[31]_i_52_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min8[31]_i_69_n_1 ,\min8[31]_i_70_n_1 ,\min8[31]_i_71_n_1 ,\min8[31]_i_72_n_1 }),
        .S({\min8[31]_i_73_n_1 ,\min8[31]_i_74_n_1 ,\min8[31]_i_75_n_1 ,\min8[31]_i_76_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min8_reg[31]_i_7 
       (.CI(\min8_reg[31]_i_25_n_1 ),
        .CO({\min8_reg[31]_i_7_n_1 ,\NLW_min8_reg[31]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\min8[31]_i_26_n_1 ,\min8[31]_i_27_n_1 ,\min8[31]_i_28_n_1 ,\min8[31]_i_29_n_1 }),
        .S({\min8[31]_i_30_n_1 ,\min8[31]_i_31_n_1 ,\min8[31]_i_32_n_1 ,\min8[31]_i_33_n_1 }));
  FDPE \min8_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[3]));
  FDPE \min8_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[4]));
  FDPE \min8_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[5]));
  FDPE \min8_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[6]));
  FDPE \min8_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[7]));
  FDPE \min8_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[8]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[8]));
  FDPE \min8_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en8),
        .D(\min8[9]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min8[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[0]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_106),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[0]),
        .O(\min9[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[10]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_96),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[10]),
        .O(\min9[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[11]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_95),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[11]),
        .O(\min9[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[12]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_94),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[12]),
        .O(\min9[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[13]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_93),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[13]),
        .O(\min9[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[14]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_92),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[14]),
        .O(\min9[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[15]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_91),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[15]),
        .O(\min9[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[16]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_90),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[16]),
        .O(\min9[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[17]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_89),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[17]),
        .O(\min9[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[18]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_88),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[18]),
        .O(\min9[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[19]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_87),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[19]),
        .O(\min9[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[1]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_105),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[1]),
        .O(\min9[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[20]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_86),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[20]),
        .O(\min9[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[21]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_85),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[21]),
        .O(\min9[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[22]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_84),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[22]),
        .O(\min9[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[23]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_83),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[23]),
        .O(\min9[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[24]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_82),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[24]),
        .O(\min9[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[25]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_81),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[25]),
        .O(\min9[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[26]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_80),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[26]),
        .O(\min9[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[27]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_79),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[27]),
        .O(\min9[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[28]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_78),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[28]),
        .O(\min9[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[29]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_77),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[29]),
        .O(\min9[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[2]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_104),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[2]),
        .O(\min9[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[30]_i_1 
       (.I0(\min3_reg[31]_0 [2]),
        .I1(\min3_reg[31]_0 [1]),
        .I2(\min3_reg[31]_0 [3]),
        .I3(d_aux0_n_76),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[30]),
        .O(\min9[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEE0EEEEEEEEEEEEE)) 
    \min9[31]_i_1 
       (.I0(\min5[31]_i_4_n_1 ),
        .I1(\min3[31]_i_1_n_1 ),
        .I2(\min7[31]_i_3_n_1 ),
        .I3(en30),
        .I4(\min9[31]_i_3_n_1 ),
        .I5(\min9[31]_i_4_n_1 ),
        .O(en9));
  LUT5 #(
    .INIT(32'h33900009)) 
    \min9[31]_i_10 
       (.I0(d_aux0_n_75),
        .I1(min8[31]),
        .I2(d_aux0_n_76),
        .I3(\min1[31]_i_21_n_1 ),
        .I4(min8[30]),
        .O(\min9[31]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_11 
       (.I0(min8[28]),
        .I1(\min2[31]_i_24_n_1 ),
        .I2(min8[29]),
        .I3(\min2[31]_i_25_n_1 ),
        .I4(\min2[31]_i_26_n_1 ),
        .I5(min8[27]),
        .O(\min9[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_12 
       (.I0(\min2[31]_i_29_n_1 ),
        .I1(min8[26]),
        .I2(min8[25]),
        .I3(\min2[31]_i_28_n_1 ),
        .I4(min8[24]),
        .I5(\min2[31]_i_27_n_1 ),
        .O(\min9[31]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_14 
       (.I0(min8[22]),
        .I1(\min2[31]_i_43_n_1 ),
        .I2(min8[23]),
        .I3(\min2[31]_i_44_n_1 ),
        .I4(\min2[31]_i_45_n_1 ),
        .I5(min8[21]),
        .O(\min9[31]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_15 
       (.I0(\min2[31]_i_48_n_1 ),
        .I1(min8[20]),
        .I2(min8[19]),
        .I3(\min2[31]_i_47_n_1 ),
        .I4(min8[18]),
        .I5(\min2[31]_i_46_n_1 ),
        .O(\min9[31]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_16 
       (.I0(min8[16]),
        .I1(\min2[31]_i_49_n_1 ),
        .I2(min8[17]),
        .I3(\min2[31]_i_50_n_1 ),
        .I4(\min2[31]_i_51_n_1 ),
        .I5(min8[15]),
        .O(\min9[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_17 
       (.I0(\min2[31]_i_54_n_1 ),
        .I1(min8[14]),
        .I2(min8[13]),
        .I3(\min2[31]_i_53_n_1 ),
        .I4(min8[12]),
        .I5(\min2[31]_i_52_n_1 ),
        .O(\min9[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_18 
       (.I0(min8[10]),
        .I1(\min2[31]_i_64_n_1 ),
        .I2(min8[11]),
        .I3(\min2[31]_i_65_n_1 ),
        .I4(\min2[31]_i_66_n_1 ),
        .I5(min8[9]),
        .O(\min9[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_19 
       (.I0(\min2[31]_i_69_n_1 ),
        .I1(min8[8]),
        .I2(min8[7]),
        .I3(\min2[31]_i_68_n_1 ),
        .I4(min8[6]),
        .I5(\min2[31]_i_67_n_1 ),
        .O(\min9[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \min9[31]_i_2 
       (.I0(d_aux0_n_75),
        .I1(\min3_reg[31]_0 [3]),
        .I2(\min3_reg[31]_0 [1]),
        .I3(\min3_reg[31]_0 [2]),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[31]),
        .O(\min9[31]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_20 
       (.I0(min8[4]),
        .I1(\min2[31]_i_70_n_1 ),
        .I2(min8[5]),
        .I3(\min2[31]_i_71_n_1 ),
        .I4(\min2[31]_i_72_n_1 ),
        .I5(min8[3]),
        .O(\min9[31]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \min9[31]_i_21 
       (.I0(\min2[31]_i_75_n_1 ),
        .I1(min8[2]),
        .I2(min8[1]),
        .I3(\min2[31]_i_74_n_1 ),
        .I4(min8[0]),
        .I5(\min2[31]_i_73_n_1 ),
        .O(\min9[31]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \min9[31]_i_3 
       (.I0(en20),
        .I1(en1),
        .O(\min9[31]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAFB)) 
    \min9[31]_i_4 
       (.I0(\min9[31]_i_6_n_1 ),
        .I1(en90),
        .I2(\min9_reg[31]_i_7_n_2 ),
        .I3(en80),
        .I4(\label8_reg[7]_i_2_n_2 ),
        .O(\min9[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \min9[31]_i_5 
       (.I0(\min5[31]_i_5_n_1 ),
        .I1(\min9[31]_i_8_n_1 ),
        .I2(\label6_reg[7]_i_2_n_2 ),
        .I3(en50),
        .I4(\min7_reg[31]_i_5_n_2 ),
        .I5(en60),
        .O(\min9[31]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \min9[31]_i_6 
       (.I0(\label6_reg[7]_i_2_n_2 ),
        .I1(en60),
        .I2(\min7_reg[31]_i_5_n_2 ),
        .O(\min9[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \min9[31]_i_8 
       (.I0(\label8_reg[7]_i_2_n_2 ),
        .I1(en70),
        .I2(\min9_reg[31]_i_7_n_2 ),
        .I3(en80),
        .O(\min9[31]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[3]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_103),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[3]),
        .O(\min9[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[4]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_102),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[4]),
        .O(\min9[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[5]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_101),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[5]),
        .O(\min9[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[6]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_100),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[6]),
        .O(\min9[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[7]_i_1 
       (.I0(\min3_reg[7]_2 ),
        .I1(\min3_reg[7]_1 ),
        .I2(\min3_reg[7]_0 ),
        .I3(d_aux0_n_99),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[7]),
        .O(\min9[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[8]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_98),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[8]),
        .O(\min9[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \min9[9]_i_1 
       (.I0(\min4_reg[19]_0 ),
        .I1(\min4_reg[19]_1 ),
        .I2(\min4_reg[19]_2 ),
        .I3(d_aux0_n_97),
        .I4(\min9[31]_i_5_n_1 ),
        .I5(min8[9]),
        .O(\min9[9]_i_1_n_1 ));
  FDPE \min9_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[0]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[0]));
  FDPE \min9_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[10]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[10]));
  FDPE \min9_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[11]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[11]));
  FDPE \min9_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[12]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[12]));
  FDPE \min9_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[13]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[13]));
  FDPE \min9_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[14]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[14]));
  FDPE \min9_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[15]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[15]));
  FDPE \min9_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[16]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[16]));
  FDPE \min9_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[17]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[17]));
  FDPE \min9_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[18]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[18]));
  FDPE \min9_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[19]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[19]));
  FDPE \min9_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[1]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[1]));
  FDPE \min9_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[20]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[20]));
  FDPE \min9_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[21]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[21]));
  FDPE \min9_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[22]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[22]));
  FDPE \min9_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[23]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[23]));
  FDPE \min9_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[24]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[24]));
  FDPE \min9_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[25]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[25]));
  FDPE \min9_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[26]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[26]));
  FDPE \min9_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[27]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[27]));
  FDPE \min9_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[28]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[28]));
  FDPE \min9_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[29]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[29]));
  FDPE \min9_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[2]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[2]));
  FDPE \min9_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[30]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[30]));
  FDCE \min9_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .CLR(\min3_reg[31]_0 [0]),
        .D(\min9[31]_i_2_n_1 ),
        .Q(min9[31]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min9_reg[31]_i_13 
       (.CI(\<const0> ),
        .CO({\min9_reg[31]_i_13_n_1 ,\NLW_min9_reg[31]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min9[31]_i_18_n_1 ,\min9[31]_i_19_n_1 ,\min9[31]_i_20_n_1 ,\min9[31]_i_21_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min9_reg[31]_i_7 
       (.CI(\min9_reg[31]_i_9_n_1 ),
        .CO({\min9_reg[31]_i_7_n_2 ,\NLW_min9_reg[31]_i_7_CO_UNCONNECTED [1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\min9[31]_i_10_n_1 ,\min9[31]_i_11_n_1 ,\min9[31]_i_12_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \min9_reg[31]_i_9 
       (.CI(\min9_reg[31]_i_13_n_1 ),
        .CO({\min9_reg[31]_i_9_n_1 ,\NLW_min9_reg[31]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\min9[31]_i_14_n_1 ,\min9[31]_i_15_n_1 ,\min9[31]_i_16_n_1 ,\min9[31]_i_17_n_1 }));
  FDPE \min9_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[3]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[3]));
  FDPE \min9_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[4]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[4]));
  FDPE \min9_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[5]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[5]));
  FDPE \min9_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[6]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[6]));
  FDPE \min9_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[7]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[7]));
  FDPE \min9_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[8]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[8]));
  FDPE \min9_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(en9),
        .D(\min9[9]_i_1_n_1 ),
        .PRE(\min3_reg[31]_0 [0]),
        .Q(min9[9]));
endmodule

module merge
   (\sel_reg_reg[0]_0 ,
    sel,
    sel_en_reg_0,
    ram_i_req,
    mem_instr_reg,
    \sel_reg_reg[0]_1 ,
    en_b,
    mem_instr_reg_0,
    mem_instr_reg_1,
    mem_instr_reg_2,
    clk_IBUF_BUFG,
    sys_rst_int,
    sel_en_reg_1,
    cpu_instr,
    ram_reg_0_7,
    ram_reg_0_7_0,
    \mem_rdata_q_reg[0] ,
    s_sel_reg,
    ram_i_resp,
    \mem_rdata_q_reg[0]_0 ,
    sel_en_reg_2);
  output \sel_reg_reg[0]_0 ;
  output sel;
  output sel_en_reg_0;
  output [0:0]ram_i_req;
  output mem_instr_reg;
  output \sel_reg_reg[0]_1 ;
  output en_b;
  output mem_instr_reg_0;
  output mem_instr_reg_1;
  output mem_instr_reg_2;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input sel_en_reg_1;
  input cpu_instr;
  input [0:0]ram_reg_0_7;
  input ram_reg_0_7_0;
  input \mem_rdata_q_reg[0] ;
  input [0:0]s_sel_reg;
  input [1:0]ram_i_resp;
  input \mem_rdata_q_reg[0]_0 ;
  input sel_en_reg_2;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire en_b;
  wire mem_instr_reg;
  wire mem_instr_reg_0;
  wire mem_instr_reg_1;
  wire mem_instr_reg_2;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire [0:0]ram_i_req;
  wire [1:0]ram_i_resp;
  wire [0:0]ram_reg_0_7;
  wire ram_reg_0_7_0;
  wire [0:0]s_sel_reg;
  wire sel;
  wire sel_en_i_1_n_1;
  wire sel_en_reg_0;
  wire sel_en_reg_1;
  wire sel_en_reg_2;
  wire \sel_reg_reg[0]_0 ;
  wire \sel_reg_reg[0]_1 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFF04FF00FF040404)) 
    i_ready_i_1
       (.I0(sel_en_reg_1),
        .I1(cpu_instr),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(sel_en_reg_0),
        .I5(\sel_reg_reg[0]_0 ),
        .O(ram_i_req));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_q[15]_i_3 
       (.I0(\sel_reg_reg[0]_0 ),
        .I1(s_sel_reg),
        .I2(cpu_instr),
        .O(\sel_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAAAA)) 
    \mem_rdata_word_reg[0]_i_3 
       (.I0(\mem_rdata_q_reg[0] ),
        .I1(cpu_instr),
        .I2(s_sel_reg),
        .I3(\sel_reg_reg[0]_0 ),
        .I4(ram_i_resp[1]),
        .I5(\mem_rdata_q_reg[0]_0 ),
        .O(mem_instr_reg));
  LUT6 #(
    .INIT(64'hFF04FF00FF040404)) 
    ram_reg_0_0_i_2__0
       (.I0(sel_en_reg_1),
        .I1(cpu_instr),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(sel_en_reg_0),
        .I5(\sel_reg_reg[0]_0 ),
        .O(en_b));
  LUT6 #(
    .INIT(64'hFF04FF00FF040404)) 
    ram_reg_0_0_i_2__1
       (.I0(sel_en_reg_1),
        .I1(cpu_instr),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(sel_en_reg_0),
        .I5(\sel_reg_reg[0]_0 ),
        .O(mem_instr_reg_0));
  LUT6 #(
    .INIT(64'hFF04FF00FF040404)) 
    ram_reg_0_0_i_2__2
       (.I0(sel_en_reg_1),
        .I1(cpu_instr),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(sel_en_reg_0),
        .I5(\sel_reg_reg[0]_0 ),
        .O(mem_instr_reg_1));
  LUT6 #(
    .INIT(64'hFF04FF00FF040404)) 
    ram_reg_0_6_i_1__2
       (.I0(sel_en_reg_1),
        .I1(cpu_instr),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_7_0),
        .I4(sel_en_reg_0),
        .I5(\sel_reg_reg[0]_0 ),
        .O(mem_instr_reg_2));
  LUT6 #(
    .INIT(64'h1F1F1F020C0C0C00)) 
    sel_en_i_1
       (.I0(\sel_reg_reg[0]_0 ),
        .I1(sel_en_reg_0),
        .I2(ram_reg_0_7_0),
        .I3(sel_en_reg_2),
        .I4(sel_en_reg_1),
        .I5(ram_i_resp[0]),
        .O(sel_en_i_1_n_1));
  FDPE sel_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(sel_en_i_1_n_1),
        .PRE(sys_rst_int),
        .Q(sel_en_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sel_reg[0]_i_1 
       (.I0(ram_reg_0_7_0),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .O(sel));
  FDCE \sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(sel),
        .Q(\sel_reg_reg[0]_0 ));
endmodule

module picorv32
   (instr_jal_reg_0,
    is_lui_auipc_jal_jalr_addi_add_sub0,
    instr_sub,
    instr_add,
    instr_addi,
    instr_jalr,
    is_lbu_lhu_lw,
    instr_ecall_ebreak,
    pcpi_timeout,
    trap_reg_0,
    mem_instr_reg_0,
    instr_lh,
    mem_do_rdata,
    cpu_valid,
    mem_do_wdata,
    is_beq_bne_blt_bge_bltu_bgeu,
    latched_store_reg_0,
    latched_branch_reg_0,
    latched_stalu_reg_0,
    latched_is_lh_reg_0,
    latched_is_lu_reg_0,
    pcpi_valid_reg_0,
    rst_soft,
    boot_ctr_req,
    Q,
    E,
    \mem_wstrb_reg[0]_0 ,
    \mem_addr_reg[4]_0 ,
    CONTROL1,
    \mem_addr_reg[3]_0 ,
    \mem_addr_reg[2]_0 ,
    \mem_addr_reg[3]_1 ,
    \mem_addr_reg[3]_2 ,
    \mem_addr_reg[4]_1 ,
    \mem_wstrb_reg[2]_0 ,
    mem_instr_reg_1,
    D,
    \mem_addr_reg[4]_2 ,
    \send_bitcnt_reg[0] ,
    slaves_req,
    \mem_addr_reg[31]_0 ,
    cpu_rst_req,
    mem_instr_reg_2,
    mem_instr_reg_3,
    \mem_addr_reg[3]_3 ,
    \mem_addr_reg[4]_3 ,
    \counter_reg_reg[1] ,
    \counter_reg_reg[2] ,
    \counter_reg_reg[3] ,
    \counter_reg_reg[4] ,
    \counter_reg_reg[5] ,
    \counter_reg_reg[6] ,
    \counter_reg_reg[7] ,
    mem_instr_reg_4,
    S,
    data_a,
    \mem_wdata_reg[15]_0 ,
    \mem_wdata_reg[23]_0 ,
    \mem_wdata_reg[31]_0 ,
    DI,
    \mem_addr_reg[30]_0 ,
    cpu_d_req,
    ram_i_req,
    \mem_addr_reg[15]_0 ,
    \mem_addr_reg[14]_0 ,
    \mem_addr_reg[31]_1 ,
    cpu_i_req,
    WEBWE,
    \mem_wstrb_reg[3]_0 ,
    WEA,
    \mem_wstrb_reg[3]_1 ,
    \mem_wstrb_reg[2]_1 ,
    \mem_wstrb_reg[2]_2 ,
    \mem_wstrb_reg[2]_3 ,
    \mem_wstrb_reg[2]_4 ,
    \mem_wstrb_reg[1]_0 ,
    \mem_wstrb_reg[1]_1 ,
    \mem_wstrb_reg[1]_2 ,
    \mem_wstrb_reg[1]_3 ,
    \mem_wstrb_reg[0]_1 ,
    \mem_wstrb_reg[0]_2 ,
    \mem_wstrb_reg[0]_3 ,
    \mem_wstrb_reg[0]_4 ,
    addr_b,
    ADDRBWRADDR,
    \ram_w_addr_reg[9] ,
    \ram_w_addr_reg[9]_0 ,
    addr_a,
    ADDRARDADDR,
    \mem_addr_reg[11]_0 ,
    \mem_addr_reg[11]_1 ,
    en_a,
    \mem_addr_reg[31]_2 ,
    \mem_addr_reg[31]_3 ,
    \mem_addr_reg[31]_4 ,
    \mem_addr_reg[14]_1 ,
    \mem_addr_reg[14]_2 ,
    \cpu_state_reg[6]_0 ,
    instr_jalr_reg_0,
    \mem_state_reg[0]_0 ,
    \cpu_state_reg[3]_0 ,
    \mem_wdata_reg[0]_0 ,
    recv_buf_valid_reg,
    tx_en_reg,
    \mem_wdata_reg[0]_1 ,
    \mem_wdata_reg[0]_2 ,
    \mem_wdata_reg[0]_3 ,
    \quotient_msk_reg[16] ,
    \cpu_state_reg[1]_0 ,
    \pcpi_insn_reg[1]_0 ,
    set_mem_do_rdata4_out,
    set_mem_do_wdata16_out,
    latched_is_lu,
    \cpu_state_reg[0]_0 ,
    pcpi_ready_reg,
    instr_jalr_reg_1,
    \cpu_state_reg[0]_1 ,
    \cpu_state_reg[7]_0 ,
    n_0_1040_BUFG_inst_n_1,
    \cpu_state_reg[0]_2 ,
    clk_IBUF_BUFG,
    SR,
    mem_do_rdata_reg_0,
    mem_do_wdata_reg_0,
    latched_store_reg_1,
    latched_branch_reg_1,
    latched_stalu_reg_1,
    latched_is_lh_reg_1,
    latched_is_lu_reg_1,
    is_lui_auipc_jal_jalr_addi_add_sub_reg_0,
    pcpi_valid_reg_1,
    cpu_d_req__0,
    \send_pattern_reg[7] ,
    \send_bitcnt_reg[0]_0 ,
    \mem_rdata_q_reg[31]_0 ,
    \mem_rdata_q_reg[16]_0 ,
    \mem_rdata_q_reg[17]_0 ,
    \mem_rdata_q_reg[18]_0 ,
    \mem_rdata_q_reg[19]_0 ,
    \mem_rdata_q_reg[20]_0 ,
    \mem_rdata_q_reg[21]_0 ,
    \mem_rdata_q_reg[22]_0 ,
    \mem_rdata_q_reg[23]_0 ,
    \mem_rdata_q_reg[24]_0 ,
    \mem_rdata_q_reg[25]_0 ,
    \mem_rdata_q_reg[26]_0 ,
    \mem_rdata_q_reg[27]_0 ,
    \mem_rdata_q_reg[28]_0 ,
    \mem_rdata_q_reg[29]_0 ,
    \mem_rdata_q_reg[30]_0 ,
    \mem_rdata_q_reg[31]_1 ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[8]_1 ,
    \mem_rdata_word_reg[0]_i_3 ,
    Xlabel,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_word_reg[1]_i_3 ,
    \mem_rdata_word_reg[2]_i_3 ,
    \mem_rdata_word_reg[3]_i_3 ,
    \mem_rdata_q_reg[7]_1 ,
    \mem_rdata_q_reg[7]_2 ,
    \mem_rdata_q[15]_i_4 ,
    \mem_rdata_word_reg[4]_i_4_0 ,
    \mem_rdata_q[7]_i_2_0 ,
    \mem_rdata_q_reg[31]_2 ,
    boot,
    DOADO,
    sel,
    ram_reg_0_7,
    ram_reg_0_7_0,
    sel_reg,
    ram_reg_0_6,
    boot_reset,
    sys_rst_int,
    \cpu_state_reg[7]_1 ,
    recv_buf_valid_reg_0,
    recv_buf_valid,
    tx_en,
    \TIMER_RESET_reg[0] ,
    \TIMER_SAMPLE_reg[0] ,
    TIMER_ENABLE,
    TIMER_RESET,
    \mem_rdata_q_reg[1]_0 ,
    \mem_rdata_q_reg[0]_0 ,
    \active[0]_i_2 ,
    mem_do_rinst0,
    mem_valid_reg_0,
    \mem_rdata_q_reg[2]_0 ,
    \mem_rdata_q_reg[3]_0 ,
    \mem_rdata_q_reg[4]_0 ,
    \mem_rdata_q_reg[5]_0 ,
    \mem_rdata_q_reg[6]_0 ,
    \mem_rdata_q_reg[7]_3 ,
    \mem_rdata_q_reg[8]_2 ,
    \mem_rdata_q_reg[9]_0 ,
    \mem_rdata_q_reg[10]_0 ,
    \mem_rdata_q_reg[11]_0 ,
    \decoded_imm_uj_reg[12]_0 ,
    \decoded_imm_uj_reg[13]_0 ,
    \decoded_imm_uj_reg[14]_0 ,
    \mem_rdata_q_reg[15]_0 ,
    \mem_wstrb_reg[0]_5 ,
    \quotient_msk_reg[31] ,
    \mem_wstrb_reg[3]_2 ,
    \cpu_state_reg[5]_0 );
  output instr_jal_reg_0;
  output is_lui_auipc_jal_jalr_addi_add_sub0;
  output instr_sub;
  output instr_add;
  output instr_addi;
  output instr_jalr;
  output is_lbu_lhu_lw;
  output instr_ecall_ebreak;
  output pcpi_timeout;
  output trap_reg_0;
  output mem_instr_reg_0;
  output instr_lh;
  output mem_do_rdata;
  output cpu_valid;
  output mem_do_wdata;
  output is_beq_bne_blt_bge_bltu_bgeu;
  output latched_store_reg_0;
  output latched_branch_reg_0;
  output latched_stalu_reg_0;
  output latched_is_lh_reg_0;
  output latched_is_lu_reg_0;
  output pcpi_valid_reg_0;
  output rst_soft;
  output [0:0]boot_ctr_req;
  output [0:0]Q;
  output [0:0]E;
  output \mem_wstrb_reg[0]_0 ;
  output [0:0]\mem_addr_reg[4]_0 ;
  output [0:0]CONTROL1;
  output [0:0]\mem_addr_reg[3]_0 ;
  output [0:0]\mem_addr_reg[2]_0 ;
  output [0:0]\mem_addr_reg[3]_1 ;
  output [0:0]\mem_addr_reg[3]_2 ;
  output [0:0]\mem_addr_reg[4]_1 ;
  output \mem_wstrb_reg[2]_0 ;
  output mem_instr_reg_1;
  output [7:0]D;
  output \mem_addr_reg[4]_2 ;
  output [0:0]\send_bitcnt_reg[0] ;
  output [36:0]slaves_req;
  output \mem_addr_reg[31]_0 ;
  output cpu_rst_req;
  output mem_instr_reg_2;
  output mem_instr_reg_3;
  output \mem_addr_reg[3]_3 ;
  output \mem_addr_reg[4]_3 ;
  output \counter_reg_reg[1] ;
  output \counter_reg_reg[2] ;
  output \counter_reg_reg[3] ;
  output \counter_reg_reg[4] ;
  output \counter_reg_reg[5] ;
  output \counter_reg_reg[6] ;
  output \counter_reg_reg[7] ;
  output [1:0]mem_instr_reg_4;
  output [0:0]S;
  output [7:0]data_a;
  output [7:0]\mem_wdata_reg[15]_0 ;
  output [7:0]\mem_wdata_reg[23]_0 ;
  output [7:0]\mem_wdata_reg[31]_0 ;
  output [2:0]DI;
  output \mem_addr_reg[30]_0 ;
  output [0:0]cpu_d_req;
  output [31:0]ram_i_req;
  output [0:0]\mem_addr_reg[15]_0 ;
  output [2:0]\mem_addr_reg[14]_0 ;
  output \mem_addr_reg[31]_1 ;
  output [0:0]cpu_i_req;
  output [1:0]WEBWE;
  output [1:0]\mem_wstrb_reg[3]_0 ;
  output [1:0]WEA;
  output [1:0]\mem_wstrb_reg[3]_1 ;
  output [1:0]\mem_wstrb_reg[2]_1 ;
  output [1:0]\mem_wstrb_reg[2]_2 ;
  output [1:0]\mem_wstrb_reg[2]_3 ;
  output [1:0]\mem_wstrb_reg[2]_4 ;
  output [1:0]\mem_wstrb_reg[1]_0 ;
  output [1:0]\mem_wstrb_reg[1]_1 ;
  output [1:0]\mem_wstrb_reg[1]_2 ;
  output [1:0]\mem_wstrb_reg[1]_3 ;
  output [1:0]\mem_wstrb_reg[0]_1 ;
  output [1:0]\mem_wstrb_reg[0]_2 ;
  output [1:0]\mem_wstrb_reg[0]_3 ;
  output [1:0]\mem_wstrb_reg[0]_4 ;
  output [9:0]addr_b;
  output [9:0]ADDRBWRADDR;
  output [9:0]\ram_w_addr_reg[9] ;
  output [9:0]\ram_w_addr_reg[9]_0 ;
  output [9:0]addr_a;
  output [9:0]ADDRARDADDR;
  output [9:0]\mem_addr_reg[11]_0 ;
  output [9:0]\mem_addr_reg[11]_1 ;
  output en_a;
  output \mem_addr_reg[31]_2 ;
  output \mem_addr_reg[31]_3 ;
  output \mem_addr_reg[31]_4 ;
  output [3:0]\mem_addr_reg[14]_1 ;
  output [3:0]\mem_addr_reg[14]_2 ;
  output [2:0]\cpu_state_reg[6]_0 ;
  output instr_jalr_reg_0;
  output \mem_state_reg[0]_0 ;
  output \cpu_state_reg[3]_0 ;
  output \mem_wdata_reg[0]_0 ;
  output recv_buf_valid_reg;
  output tx_en_reg;
  output \mem_wdata_reg[0]_1 ;
  output \mem_wdata_reg[0]_2 ;
  output \mem_wdata_reg[0]_3 ;
  output \quotient_msk_reg[16] ;
  output \cpu_state_reg[1]_0 ;
  output [1:0]\pcpi_insn_reg[1]_0 ;
  output set_mem_do_rdata4_out;
  output set_mem_do_wdata16_out;
  output latched_is_lu;
  output \cpu_state_reg[0]_0 ;
  output pcpi_ready_reg;
  output instr_jalr_reg_1;
  output \cpu_state_reg[0]_1 ;
  output \cpu_state_reg[7]_0 ;
  output n_0_1040_BUFG_inst_n_1;
  output \cpu_state_reg[0]_2 ;
  input clk_IBUF_BUFG;
  input [0:0]SR;
  input mem_do_rdata_reg_0;
  input mem_do_wdata_reg_0;
  input latched_store_reg_1;
  input latched_branch_reg_1;
  input latched_stalu_reg_1;
  input latched_is_lh_reg_1;
  input latched_is_lu_reg_1;
  input is_lui_auipc_jal_jalr_addi_add_sub_reg_0;
  input pcpi_valid_reg_1;
  input [0:0]cpu_d_req__0;
  input [6:0]\send_pattern_reg[7] ;
  input [0:0]\send_bitcnt_reg[0]_0 ;
  input [44:0]\mem_rdata_q_reg[31]_0 ;
  input \mem_rdata_q_reg[16]_0 ;
  input \mem_rdata_q_reg[17]_0 ;
  input \mem_rdata_q_reg[18]_0 ;
  input \mem_rdata_q_reg[19]_0 ;
  input \mem_rdata_q_reg[20]_0 ;
  input \mem_rdata_q_reg[21]_0 ;
  input \mem_rdata_q_reg[22]_0 ;
  input \mem_rdata_q_reg[23]_0 ;
  input \mem_rdata_q_reg[24]_0 ;
  input \mem_rdata_q_reg[25]_0 ;
  input \mem_rdata_q_reg[26]_0 ;
  input \mem_rdata_q_reg[27]_0 ;
  input \mem_rdata_q_reg[28]_0 ;
  input \mem_rdata_q_reg[29]_0 ;
  input \mem_rdata_q_reg[30]_0 ;
  input \mem_rdata_q_reg[31]_1 ;
  input \mem_rdata_q_reg[8]_0 ;
  input \mem_rdata_q_reg[8]_1 ;
  input \mem_rdata_word_reg[0]_i_3 ;
  input [4:0]Xlabel;
  input \mem_rdata_q_reg[7]_0 ;
  input \mem_rdata_word_reg[1]_i_3 ;
  input \mem_rdata_word_reg[2]_i_3 ;
  input \mem_rdata_word_reg[3]_i_3 ;
  input [3:0]\mem_rdata_q_reg[7]_1 ;
  input \mem_rdata_q_reg[7]_2 ;
  input [1:0]\mem_rdata_q[15]_i_4 ;
  input \mem_rdata_word_reg[4]_i_4_0 ;
  input [3:0]\mem_rdata_q[7]_i_2_0 ;
  input \mem_rdata_q_reg[31]_2 ;
  input boot;
  input [31:0]DOADO;
  input sel;
  input ram_reg_0_7;
  input ram_reg_0_7_0;
  input sel_reg;
  input [9:0]ram_reg_0_6;
  input boot_reset;
  input sys_rst_int;
  input \cpu_state_reg[7]_1 ;
  input [0:0]recv_buf_valid_reg_0;
  input recv_buf_valid;
  input tx_en;
  input \TIMER_RESET_reg[0] ;
  input [0:0]\TIMER_SAMPLE_reg[0] ;
  input TIMER_ENABLE;
  input TIMER_RESET;
  input \mem_rdata_q_reg[1]_0 ;
  input \mem_rdata_q_reg[0]_0 ;
  input \active[0]_i_2 ;
  input mem_do_rinst0;
  input mem_valid_reg_0;
  input \mem_rdata_q_reg[2]_0 ;
  input \mem_rdata_q_reg[3]_0 ;
  input \mem_rdata_q_reg[4]_0 ;
  input \mem_rdata_q_reg[5]_0 ;
  input \mem_rdata_q_reg[6]_0 ;
  input \mem_rdata_q_reg[7]_3 ;
  input \mem_rdata_q_reg[8]_2 ;
  input \mem_rdata_q_reg[9]_0 ;
  input \mem_rdata_q_reg[10]_0 ;
  input \mem_rdata_q_reg[11]_0 ;
  input \decoded_imm_uj_reg[12]_0 ;
  input \decoded_imm_uj_reg[13]_0 ;
  input \decoded_imm_uj_reg[14]_0 ;
  input \mem_rdata_q_reg[15]_0 ;
  input \mem_wstrb_reg[0]_5 ;
  input [0:0]\quotient_msk_reg[31] ;
  input [0:0]\mem_wstrb_reg[3]_2 ;
  input [0:0]\cpu_state_reg[5]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [0:0]CONTROL1;
  wire [7:0]D;
  wire [2:0]DI;
  wire [31:0]DOADO;
  wire [0:0]E;
  wire GND_2;
  wire \NK[7]_i_3_n_1 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire TIMER_ENABLE;
  wire \TIMER_ENABLE[0]_i_2_n_1 ;
  wire TIMER_RESET;
  wire \TIMER_RESET[0]_i_2_n_1 ;
  wire \TIMER_RESET_reg[0] ;
  wire \TIMER_SAMPLE[0]_i_3_n_1 ;
  wire \TIMER_SAMPLE[0]_i_4_n_1 ;
  wire [0:0]\TIMER_SAMPLE_reg[0] ;
  wire VCC_2;
  wire [1:0]WEA;
  wire [1:0]WEBWE;
  wire [4:0]Xlabel;
  wire \active[0]_i_2 ;
  wire [9:0]addr_a;
  wire [9:0]addr_b;
  wire alu_eq;
  wire alu_lts;
  wire alu_ltu;
  wire [29:29]alu_out;
  wire [31:0]alu_out_q;
  wire \alu_out_q[0]_i_10_n_1 ;
  wire \alu_out_q[0]_i_11_n_1 ;
  wire \alu_out_q[0]_i_12_n_1 ;
  wire \alu_out_q[0]_i_13_n_1 ;
  wire \alu_out_q[0]_i_15_n_1 ;
  wire \alu_out_q[0]_i_16_n_1 ;
  wire \alu_out_q[0]_i_17_n_1 ;
  wire \alu_out_q[0]_i_1_n_1 ;
  wire \alu_out_q[0]_i_2_n_1 ;
  wire \alu_out_q[0]_i_3_n_1 ;
  wire \alu_out_q[0]_i_4_n_1 ;
  wire \alu_out_q[0]_i_5_n_1 ;
  wire \alu_out_q[0]_i_6_n_1 ;
  wire \alu_out_q[0]_i_7_n_1 ;
  wire \alu_out_q[0]_i_8_n_1 ;
  wire \alu_out_q[0]_i_9_n_1 ;
  wire \alu_out_q[10]_i_1_n_1 ;
  wire \alu_out_q[10]_i_2_n_1 ;
  wire \alu_out_q[10]_i_3_n_1 ;
  wire \alu_out_q[10]_i_4_n_1 ;
  wire \alu_out_q[10]_i_5_n_1 ;
  wire \alu_out_q[10]_i_6_n_1 ;
  wire \alu_out_q[10]_i_7_n_1 ;
  wire \alu_out_q[10]_i_8_n_1 ;
  wire \alu_out_q[10]_i_9_n_1 ;
  wire \alu_out_q[11]_i_10_n_1 ;
  wire \alu_out_q[11]_i_11_n_1 ;
  wire \alu_out_q[11]_i_12_n_1 ;
  wire \alu_out_q[11]_i_13_n_1 ;
  wire \alu_out_q[11]_i_14_n_1 ;
  wire \alu_out_q[11]_i_1_n_1 ;
  wire \alu_out_q[11]_i_3_n_1 ;
  wire \alu_out_q[11]_i_4_n_1 ;
  wire \alu_out_q[11]_i_5_n_1 ;
  wire \alu_out_q[11]_i_6_n_1 ;
  wire \alu_out_q[11]_i_7_n_1 ;
  wire \alu_out_q[11]_i_8_n_1 ;
  wire \alu_out_q[11]_i_9_n_1 ;
  wire \alu_out_q[12]_i_10_n_1 ;
  wire \alu_out_q[12]_i_1_n_1 ;
  wire \alu_out_q[12]_i_2_n_1 ;
  wire \alu_out_q[12]_i_3_n_1 ;
  wire \alu_out_q[12]_i_4_n_1 ;
  wire \alu_out_q[12]_i_5_n_1 ;
  wire \alu_out_q[12]_i_6_n_1 ;
  wire \alu_out_q[12]_i_7_n_1 ;
  wire \alu_out_q[12]_i_8_n_1 ;
  wire \alu_out_q[12]_i_9_n_1 ;
  wire \alu_out_q[13]_i_1_n_1 ;
  wire \alu_out_q[13]_i_2_n_1 ;
  wire \alu_out_q[13]_i_3_n_1 ;
  wire \alu_out_q[13]_i_4_n_1 ;
  wire \alu_out_q[13]_i_5_n_1 ;
  wire \alu_out_q[13]_i_6_n_1 ;
  wire \alu_out_q[13]_i_7_n_1 ;
  wire \alu_out_q[13]_i_8_n_1 ;
  wire \alu_out_q[13]_i_9_n_1 ;
  wire \alu_out_q[14]_i_10_n_1 ;
  wire \alu_out_q[14]_i_1_n_1 ;
  wire \alu_out_q[14]_i_2_n_1 ;
  wire \alu_out_q[14]_i_3_n_1 ;
  wire \alu_out_q[14]_i_4_n_1 ;
  wire \alu_out_q[14]_i_5_n_1 ;
  wire \alu_out_q[14]_i_6_n_1 ;
  wire \alu_out_q[14]_i_7_n_1 ;
  wire \alu_out_q[14]_i_8_n_1 ;
  wire \alu_out_q[14]_i_9_n_1 ;
  wire \alu_out_q[15]_i_10_n_1 ;
  wire \alu_out_q[15]_i_11_n_1 ;
  wire \alu_out_q[15]_i_12_n_1 ;
  wire \alu_out_q[15]_i_13_n_1 ;
  wire \alu_out_q[15]_i_14_n_1 ;
  wire \alu_out_q[15]_i_15_n_1 ;
  wire \alu_out_q[15]_i_1_n_1 ;
  wire \alu_out_q[15]_i_3_n_1 ;
  wire \alu_out_q[15]_i_4_n_1 ;
  wire \alu_out_q[15]_i_5_n_1 ;
  wire \alu_out_q[15]_i_6_n_1 ;
  wire \alu_out_q[15]_i_7_n_1 ;
  wire \alu_out_q[15]_i_8_n_1 ;
  wire \alu_out_q[15]_i_9_n_1 ;
  wire \alu_out_q[16]_i_10_n_1 ;
  wire \alu_out_q[16]_i_1_n_1 ;
  wire \alu_out_q[16]_i_2_n_1 ;
  wire \alu_out_q[16]_i_3_n_1 ;
  wire \alu_out_q[16]_i_4_n_1 ;
  wire \alu_out_q[16]_i_5_n_1 ;
  wire \alu_out_q[16]_i_6_n_1 ;
  wire \alu_out_q[16]_i_7_n_1 ;
  wire \alu_out_q[16]_i_8_n_1 ;
  wire \alu_out_q[16]_i_9_n_1 ;
  wire \alu_out_q[17]_i_10_n_1 ;
  wire \alu_out_q[17]_i_1_n_1 ;
  wire \alu_out_q[17]_i_2_n_1 ;
  wire \alu_out_q[17]_i_3_n_1 ;
  wire \alu_out_q[17]_i_4_n_1 ;
  wire \alu_out_q[17]_i_5_n_1 ;
  wire \alu_out_q[17]_i_6_n_1 ;
  wire \alu_out_q[17]_i_7_n_1 ;
  wire \alu_out_q[17]_i_8_n_1 ;
  wire \alu_out_q[17]_i_9_n_1 ;
  wire \alu_out_q[18]_i_10_n_1 ;
  wire \alu_out_q[18]_i_1_n_1 ;
  wire \alu_out_q[18]_i_2_n_1 ;
  wire \alu_out_q[18]_i_3_n_1 ;
  wire \alu_out_q[18]_i_4_n_1 ;
  wire \alu_out_q[18]_i_5_n_1 ;
  wire \alu_out_q[18]_i_6_n_1 ;
  wire \alu_out_q[18]_i_7_n_1 ;
  wire \alu_out_q[18]_i_8_n_1 ;
  wire \alu_out_q[18]_i_9_n_1 ;
  wire \alu_out_q[19]_i_10_n_1 ;
  wire \alu_out_q[19]_i_11_n_1 ;
  wire \alu_out_q[19]_i_12_n_1 ;
  wire \alu_out_q[19]_i_13_n_1 ;
  wire \alu_out_q[19]_i_14_n_1 ;
  wire \alu_out_q[19]_i_1_n_1 ;
  wire \alu_out_q[19]_i_3_n_1 ;
  wire \alu_out_q[19]_i_4_n_1 ;
  wire \alu_out_q[19]_i_5_n_1 ;
  wire \alu_out_q[19]_i_6_n_1 ;
  wire \alu_out_q[19]_i_7_n_1 ;
  wire \alu_out_q[19]_i_8_n_1 ;
  wire \alu_out_q[19]_i_9_n_1 ;
  wire \alu_out_q[1]_i_1_n_1 ;
  wire \alu_out_q[1]_i_2_n_1 ;
  wire \alu_out_q[1]_i_3_n_1 ;
  wire \alu_out_q[1]_i_4_n_1 ;
  wire \alu_out_q[1]_i_5_n_1 ;
  wire \alu_out_q[20]_i_10_n_1 ;
  wire \alu_out_q[20]_i_1_n_1 ;
  wire \alu_out_q[20]_i_2_n_1 ;
  wire \alu_out_q[20]_i_3_n_1 ;
  wire \alu_out_q[20]_i_4_n_1 ;
  wire \alu_out_q[20]_i_5_n_1 ;
  wire \alu_out_q[20]_i_6_n_1 ;
  wire \alu_out_q[20]_i_7_n_1 ;
  wire \alu_out_q[20]_i_8_n_1 ;
  wire \alu_out_q[20]_i_9_n_1 ;
  wire \alu_out_q[21]_i_1_n_1 ;
  wire \alu_out_q[21]_i_2_n_1 ;
  wire \alu_out_q[21]_i_3_n_1 ;
  wire \alu_out_q[21]_i_4_n_1 ;
  wire \alu_out_q[21]_i_5_n_1 ;
  wire \alu_out_q[21]_i_6_n_1 ;
  wire \alu_out_q[21]_i_7_n_1 ;
  wire \alu_out_q[21]_i_8_n_1 ;
  wire \alu_out_q[21]_i_9_n_1 ;
  wire \alu_out_q[22]_i_10_n_1 ;
  wire \alu_out_q[22]_i_1_n_1 ;
  wire \alu_out_q[22]_i_2_n_1 ;
  wire \alu_out_q[22]_i_3_n_1 ;
  wire \alu_out_q[22]_i_4_n_1 ;
  wire \alu_out_q[22]_i_5_n_1 ;
  wire \alu_out_q[22]_i_6_n_1 ;
  wire \alu_out_q[22]_i_7_n_1 ;
  wire \alu_out_q[22]_i_8_n_1 ;
  wire \alu_out_q[22]_i_9_n_1 ;
  wire \alu_out_q[23]_i_10_n_1 ;
  wire \alu_out_q[23]_i_11_n_1 ;
  wire \alu_out_q[23]_i_12_n_1 ;
  wire \alu_out_q[23]_i_13_n_1 ;
  wire \alu_out_q[23]_i_14_n_1 ;
  wire \alu_out_q[23]_i_15_n_1 ;
  wire \alu_out_q[23]_i_1_n_1 ;
  wire \alu_out_q[23]_i_3_n_1 ;
  wire \alu_out_q[23]_i_4_n_1 ;
  wire \alu_out_q[23]_i_5_n_1 ;
  wire \alu_out_q[23]_i_6_n_1 ;
  wire \alu_out_q[23]_i_7_n_1 ;
  wire \alu_out_q[23]_i_8_n_1 ;
  wire \alu_out_q[23]_i_9_n_1 ;
  wire \alu_out_q[24]_i_10_n_1 ;
  wire \alu_out_q[24]_i_1_n_1 ;
  wire \alu_out_q[24]_i_2_n_1 ;
  wire \alu_out_q[24]_i_3_n_1 ;
  wire \alu_out_q[24]_i_4_n_1 ;
  wire \alu_out_q[24]_i_5_n_1 ;
  wire \alu_out_q[24]_i_6_n_1 ;
  wire \alu_out_q[24]_i_7_n_1 ;
  wire \alu_out_q[24]_i_8_n_1 ;
  wire \alu_out_q[24]_i_9_n_1 ;
  wire \alu_out_q[25]_i_10_n_1 ;
  wire \alu_out_q[25]_i_1_n_1 ;
  wire \alu_out_q[25]_i_2_n_1 ;
  wire \alu_out_q[25]_i_3_n_1 ;
  wire \alu_out_q[25]_i_4_n_1 ;
  wire \alu_out_q[25]_i_5_n_1 ;
  wire \alu_out_q[25]_i_6_n_1 ;
  wire \alu_out_q[25]_i_7_n_1 ;
  wire \alu_out_q[25]_i_8_n_1 ;
  wire \alu_out_q[25]_i_9_n_1 ;
  wire \alu_out_q[26]_i_10_n_1 ;
  wire \alu_out_q[26]_i_1_n_1 ;
  wire \alu_out_q[26]_i_2_n_1 ;
  wire \alu_out_q[26]_i_3_n_1 ;
  wire \alu_out_q[26]_i_4_n_1 ;
  wire \alu_out_q[26]_i_5_n_1 ;
  wire \alu_out_q[26]_i_6_n_1 ;
  wire \alu_out_q[26]_i_7_n_1 ;
  wire \alu_out_q[26]_i_8_n_1 ;
  wire \alu_out_q[26]_i_9_n_1 ;
  wire \alu_out_q[27]_i_10_n_1 ;
  wire \alu_out_q[27]_i_11_n_1 ;
  wire \alu_out_q[27]_i_12_n_1 ;
  wire \alu_out_q[27]_i_13_n_1 ;
  wire \alu_out_q[27]_i_14_n_1 ;
  wire \alu_out_q[27]_i_15_n_1 ;
  wire \alu_out_q[27]_i_1_n_1 ;
  wire \alu_out_q[27]_i_3_n_1 ;
  wire \alu_out_q[27]_i_4_n_1 ;
  wire \alu_out_q[27]_i_5_n_1 ;
  wire \alu_out_q[27]_i_6_n_1 ;
  wire \alu_out_q[27]_i_7_n_1 ;
  wire \alu_out_q[27]_i_8_n_1 ;
  wire \alu_out_q[27]_i_9_n_1 ;
  wire \alu_out_q[28]_i_10_n_1 ;
  wire \alu_out_q[28]_i_1_n_1 ;
  wire \alu_out_q[28]_i_2_n_1 ;
  wire \alu_out_q[28]_i_3_n_1 ;
  wire \alu_out_q[28]_i_4_n_1 ;
  wire \alu_out_q[28]_i_5_n_1 ;
  wire \alu_out_q[28]_i_6_n_1 ;
  wire \alu_out_q[28]_i_7_n_1 ;
  wire \alu_out_q[28]_i_8_n_1 ;
  wire \alu_out_q[28]_i_9_n_1 ;
  wire \alu_out_q[29]_i_1_n_1 ;
  wire \alu_out_q[29]_i_2_n_1 ;
  wire \alu_out_q[29]_i_3_n_1 ;
  wire \alu_out_q[29]_i_4_n_1 ;
  wire \alu_out_q[29]_i_5_n_1 ;
  wire \alu_out_q[29]_i_6_n_1 ;
  wire \alu_out_q[29]_i_7_n_1 ;
  wire \alu_out_q[29]_i_8_n_1 ;
  wire \alu_out_q[29]_i_9_n_1 ;
  wire \alu_out_q[2]_i_1_n_1 ;
  wire \alu_out_q[2]_i_2_n_1 ;
  wire \alu_out_q[2]_i_3_n_1 ;
  wire \alu_out_q[2]_i_4_n_1 ;
  wire \alu_out_q[2]_i_5_n_1 ;
  wire \alu_out_q[2]_i_6_n_1 ;
  wire \alu_out_q[2]_i_7_n_1 ;
  wire \alu_out_q[30]_i_10_n_1 ;
  wire \alu_out_q[30]_i_1_n_1 ;
  wire \alu_out_q[30]_i_2_n_1 ;
  wire \alu_out_q[30]_i_3_n_1 ;
  wire \alu_out_q[30]_i_4_n_1 ;
  wire \alu_out_q[30]_i_5_n_1 ;
  wire \alu_out_q[30]_i_6_n_1 ;
  wire \alu_out_q[30]_i_7_n_1 ;
  wire \alu_out_q[30]_i_8_n_1 ;
  wire \alu_out_q[30]_i_9_n_1 ;
  wire \alu_out_q[31]_i_10_n_1 ;
  wire \alu_out_q[31]_i_11_n_1 ;
  wire \alu_out_q[31]_i_12_n_1 ;
  wire \alu_out_q[31]_i_14_n_1 ;
  wire \alu_out_q[31]_i_15_n_1 ;
  wire \alu_out_q[31]_i_16_n_1 ;
  wire \alu_out_q[31]_i_17_n_1 ;
  wire \alu_out_q[31]_i_18_n_1 ;
  wire \alu_out_q[31]_i_19_n_1 ;
  wire \alu_out_q[31]_i_20_n_1 ;
  wire \alu_out_q[31]_i_21_n_1 ;
  wire \alu_out_q[31]_i_22_n_1 ;
  wire \alu_out_q[31]_i_23_n_1 ;
  wire \alu_out_q[31]_i_24_n_1 ;
  wire \alu_out_q[31]_i_25_n_1 ;
  wire \alu_out_q[31]_i_2_n_1 ;
  wire \alu_out_q[31]_i_4_n_1 ;
  wire \alu_out_q[31]_i_5_n_1 ;
  wire \alu_out_q[31]_i_6_n_1 ;
  wire \alu_out_q[31]_i_7_n_1 ;
  wire \alu_out_q[31]_i_8_n_1 ;
  wire \alu_out_q[31]_i_9_n_1 ;
  wire \alu_out_q[3]_i_10_n_1 ;
  wire \alu_out_q[3]_i_11_n_1 ;
  wire \alu_out_q[3]_i_12_n_1 ;
  wire \alu_out_q[3]_i_1_n_1 ;
  wire \alu_out_q[3]_i_3_n_1 ;
  wire \alu_out_q[3]_i_4_n_1 ;
  wire \alu_out_q[3]_i_5_n_1 ;
  wire \alu_out_q[3]_i_6_n_1 ;
  wire \alu_out_q[3]_i_7_n_1 ;
  wire \alu_out_q[3]_i_9_n_1 ;
  wire \alu_out_q[4]_i_10_n_1 ;
  wire \alu_out_q[4]_i_11_n_1 ;
  wire \alu_out_q[4]_i_12_n_1 ;
  wire \alu_out_q[4]_i_13_n_1 ;
  wire \alu_out_q[4]_i_14_n_1 ;
  wire \alu_out_q[4]_i_15_n_1 ;
  wire \alu_out_q[4]_i_16_n_1 ;
  wire \alu_out_q[4]_i_17_n_1 ;
  wire \alu_out_q[4]_i_18_n_1 ;
  wire \alu_out_q[4]_i_19_n_1 ;
  wire \alu_out_q[4]_i_1_n_1 ;
  wire \alu_out_q[4]_i_20_n_1 ;
  wire \alu_out_q[4]_i_21_n_1 ;
  wire \alu_out_q[4]_i_22_n_1 ;
  wire \alu_out_q[4]_i_2_n_1 ;
  wire \alu_out_q[4]_i_3_n_1 ;
  wire \alu_out_q[4]_i_4_n_1 ;
  wire \alu_out_q[4]_i_5_n_1 ;
  wire \alu_out_q[4]_i_6_n_1 ;
  wire \alu_out_q[4]_i_7_n_1 ;
  wire \alu_out_q[4]_i_8_n_1 ;
  wire \alu_out_q[4]_i_9_n_1 ;
  wire \alu_out_q[5]_i_1_n_1 ;
  wire \alu_out_q[5]_i_2_n_1 ;
  wire \alu_out_q[5]_i_3_n_1 ;
  wire \alu_out_q[5]_i_4_n_1 ;
  wire \alu_out_q[5]_i_5_n_1 ;
  wire \alu_out_q[6]_i_1_n_1 ;
  wire \alu_out_q[6]_i_2_n_1 ;
  wire \alu_out_q[6]_i_3_n_1 ;
  wire \alu_out_q[6]_i_4_n_1 ;
  wire \alu_out_q[6]_i_5_n_1 ;
  wire \alu_out_q[6]_i_6_n_1 ;
  wire \alu_out_q[6]_i_7_n_1 ;
  wire \alu_out_q[6]_i_8_n_1 ;
  wire \alu_out_q[6]_i_9_n_1 ;
  wire \alu_out_q[7]_i_10_n_1 ;
  wire \alu_out_q[7]_i_11_n_1 ;
  wire \alu_out_q[7]_i_12_n_1 ;
  wire \alu_out_q[7]_i_13_n_1 ;
  wire \alu_out_q[7]_i_14_n_1 ;
  wire \alu_out_q[7]_i_15_n_1 ;
  wire \alu_out_q[7]_i_16_n_1 ;
  wire \alu_out_q[7]_i_1_n_1 ;
  wire \alu_out_q[7]_i_3_n_1 ;
  wire \alu_out_q[7]_i_4_n_1 ;
  wire \alu_out_q[7]_i_5_n_1 ;
  wire \alu_out_q[7]_i_6_n_1 ;
  wire \alu_out_q[7]_i_7_n_1 ;
  wire \alu_out_q[7]_i_8_n_1 ;
  wire \alu_out_q[7]_i_9_n_1 ;
  wire \alu_out_q[8]_i_1_n_1 ;
  wire \alu_out_q[8]_i_2_n_1 ;
  wire \alu_out_q[8]_i_3_n_1 ;
  wire \alu_out_q[8]_i_4_n_1 ;
  wire \alu_out_q[8]_i_5_n_1 ;
  wire \alu_out_q[8]_i_6_n_1 ;
  wire \alu_out_q[9]_i_10_n_1 ;
  wire \alu_out_q[9]_i_11_n_1 ;
  wire \alu_out_q[9]_i_12_n_1 ;
  wire \alu_out_q[9]_i_13_n_1 ;
  wire \alu_out_q[9]_i_14_n_1 ;
  wire \alu_out_q[9]_i_15_n_1 ;
  wire \alu_out_q[9]_i_16_n_1 ;
  wire \alu_out_q[9]_i_1_n_1 ;
  wire \alu_out_q[9]_i_2_n_1 ;
  wire \alu_out_q[9]_i_3_n_1 ;
  wire \alu_out_q[9]_i_4_n_1 ;
  wire \alu_out_q[9]_i_5_n_1 ;
  wire \alu_out_q[9]_i_6_n_1 ;
  wire \alu_out_q[9]_i_8_n_1 ;
  wire \alu_out_q[9]_i_9_n_1 ;
  wire \alu_out_q_reg[0]_i_14_n_1 ;
  wire \alu_out_q_reg[11]_i_2_n_1 ;
  wire \alu_out_q_reg[11]_i_2_n_5 ;
  wire \alu_out_q_reg[11]_i_2_n_6 ;
  wire \alu_out_q_reg[11]_i_2_n_7 ;
  wire \alu_out_q_reg[11]_i_2_n_8 ;
  wire \alu_out_q_reg[15]_i_2_n_1 ;
  wire \alu_out_q_reg[15]_i_2_n_5 ;
  wire \alu_out_q_reg[15]_i_2_n_6 ;
  wire \alu_out_q_reg[15]_i_2_n_7 ;
  wire \alu_out_q_reg[15]_i_2_n_8 ;
  wire \alu_out_q_reg[19]_i_2_n_1 ;
  wire \alu_out_q_reg[19]_i_2_n_5 ;
  wire \alu_out_q_reg[19]_i_2_n_6 ;
  wire \alu_out_q_reg[19]_i_2_n_7 ;
  wire \alu_out_q_reg[19]_i_2_n_8 ;
  wire \alu_out_q_reg[23]_i_2_n_1 ;
  wire \alu_out_q_reg[23]_i_2_n_5 ;
  wire \alu_out_q_reg[23]_i_2_n_6 ;
  wire \alu_out_q_reg[23]_i_2_n_7 ;
  wire \alu_out_q_reg[23]_i_2_n_8 ;
  wire \alu_out_q_reg[27]_i_2_n_1 ;
  wire \alu_out_q_reg[27]_i_2_n_5 ;
  wire \alu_out_q_reg[27]_i_2_n_6 ;
  wire \alu_out_q_reg[27]_i_2_n_7 ;
  wire \alu_out_q_reg[27]_i_2_n_8 ;
  wire \alu_out_q_reg[31]_i_3_n_5 ;
  wire \alu_out_q_reg[31]_i_3_n_6 ;
  wire \alu_out_q_reg[31]_i_3_n_7 ;
  wire \alu_out_q_reg[31]_i_3_n_8 ;
  wire \alu_out_q_reg[3]_i_2_n_1 ;
  wire \alu_out_q_reg[3]_i_2_n_5 ;
  wire \alu_out_q_reg[3]_i_2_n_6 ;
  wire \alu_out_q_reg[3]_i_2_n_7 ;
  wire \alu_out_q_reg[3]_i_2_n_8 ;
  wire \alu_out_q_reg[7]_i_2_n_1 ;
  wire \alu_out_q_reg[7]_i_2_n_5 ;
  wire \alu_out_q_reg[7]_i_2_n_6 ;
  wire \alu_out_q_reg[7]_i_2_n_7 ;
  wire \alu_out_q_reg[7]_i_2_n_8 ;
  wire \alu_out_q_reg[9]_i_7_n_1 ;
  wire boot;
  wire [0:0]boot_ctr_req;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire \count_cycle[0]_i_2_n_1 ;
  wire \count_cycle_reg[0]_i_1_n_1 ;
  wire \count_cycle_reg[0]_i_1_n_5 ;
  wire \count_cycle_reg[0]_i_1_n_6 ;
  wire \count_cycle_reg[0]_i_1_n_7 ;
  wire \count_cycle_reg[0]_i_1_n_8 ;
  wire \count_cycle_reg[12]_i_1_n_1 ;
  wire \count_cycle_reg[12]_i_1_n_5 ;
  wire \count_cycle_reg[12]_i_1_n_6 ;
  wire \count_cycle_reg[12]_i_1_n_7 ;
  wire \count_cycle_reg[12]_i_1_n_8 ;
  wire \count_cycle_reg[16]_i_1_n_1 ;
  wire \count_cycle_reg[16]_i_1_n_5 ;
  wire \count_cycle_reg[16]_i_1_n_6 ;
  wire \count_cycle_reg[16]_i_1_n_7 ;
  wire \count_cycle_reg[16]_i_1_n_8 ;
  wire \count_cycle_reg[20]_i_1_n_1 ;
  wire \count_cycle_reg[20]_i_1_n_5 ;
  wire \count_cycle_reg[20]_i_1_n_6 ;
  wire \count_cycle_reg[20]_i_1_n_7 ;
  wire \count_cycle_reg[20]_i_1_n_8 ;
  wire \count_cycle_reg[24]_i_1_n_1 ;
  wire \count_cycle_reg[24]_i_1_n_5 ;
  wire \count_cycle_reg[24]_i_1_n_6 ;
  wire \count_cycle_reg[24]_i_1_n_7 ;
  wire \count_cycle_reg[24]_i_1_n_8 ;
  wire \count_cycle_reg[28]_i_1_n_1 ;
  wire \count_cycle_reg[28]_i_1_n_5 ;
  wire \count_cycle_reg[28]_i_1_n_6 ;
  wire \count_cycle_reg[28]_i_1_n_7 ;
  wire \count_cycle_reg[28]_i_1_n_8 ;
  wire \count_cycle_reg[32]_i_1_n_1 ;
  wire \count_cycle_reg[32]_i_1_n_5 ;
  wire \count_cycle_reg[32]_i_1_n_6 ;
  wire \count_cycle_reg[32]_i_1_n_7 ;
  wire \count_cycle_reg[32]_i_1_n_8 ;
  wire \count_cycle_reg[36]_i_1_n_1 ;
  wire \count_cycle_reg[36]_i_1_n_5 ;
  wire \count_cycle_reg[36]_i_1_n_6 ;
  wire \count_cycle_reg[36]_i_1_n_7 ;
  wire \count_cycle_reg[36]_i_1_n_8 ;
  wire \count_cycle_reg[40]_i_1_n_1 ;
  wire \count_cycle_reg[40]_i_1_n_5 ;
  wire \count_cycle_reg[40]_i_1_n_6 ;
  wire \count_cycle_reg[40]_i_1_n_7 ;
  wire \count_cycle_reg[40]_i_1_n_8 ;
  wire \count_cycle_reg[44]_i_1_n_1 ;
  wire \count_cycle_reg[44]_i_1_n_5 ;
  wire \count_cycle_reg[44]_i_1_n_6 ;
  wire \count_cycle_reg[44]_i_1_n_7 ;
  wire \count_cycle_reg[44]_i_1_n_8 ;
  wire \count_cycle_reg[48]_i_1_n_1 ;
  wire \count_cycle_reg[48]_i_1_n_5 ;
  wire \count_cycle_reg[48]_i_1_n_6 ;
  wire \count_cycle_reg[48]_i_1_n_7 ;
  wire \count_cycle_reg[48]_i_1_n_8 ;
  wire \count_cycle_reg[4]_i_1_n_1 ;
  wire \count_cycle_reg[4]_i_1_n_5 ;
  wire \count_cycle_reg[4]_i_1_n_6 ;
  wire \count_cycle_reg[4]_i_1_n_7 ;
  wire \count_cycle_reg[4]_i_1_n_8 ;
  wire \count_cycle_reg[52]_i_1_n_1 ;
  wire \count_cycle_reg[52]_i_1_n_5 ;
  wire \count_cycle_reg[52]_i_1_n_6 ;
  wire \count_cycle_reg[52]_i_1_n_7 ;
  wire \count_cycle_reg[52]_i_1_n_8 ;
  wire \count_cycle_reg[56]_i_1_n_1 ;
  wire \count_cycle_reg[56]_i_1_n_5 ;
  wire \count_cycle_reg[56]_i_1_n_6 ;
  wire \count_cycle_reg[56]_i_1_n_7 ;
  wire \count_cycle_reg[56]_i_1_n_8 ;
  wire \count_cycle_reg[60]_i_1_n_5 ;
  wire \count_cycle_reg[60]_i_1_n_6 ;
  wire \count_cycle_reg[60]_i_1_n_7 ;
  wire \count_cycle_reg[60]_i_1_n_8 ;
  wire \count_cycle_reg[8]_i_1_n_1 ;
  wire \count_cycle_reg[8]_i_1_n_5 ;
  wire \count_cycle_reg[8]_i_1_n_6 ;
  wire \count_cycle_reg[8]_i_1_n_7 ;
  wire \count_cycle_reg[8]_i_1_n_8 ;
  wire \count_cycle_reg_n_1_[0] ;
  wire \count_cycle_reg_n_1_[10] ;
  wire \count_cycle_reg_n_1_[11] ;
  wire \count_cycle_reg_n_1_[12] ;
  wire \count_cycle_reg_n_1_[13] ;
  wire \count_cycle_reg_n_1_[14] ;
  wire \count_cycle_reg_n_1_[15] ;
  wire \count_cycle_reg_n_1_[16] ;
  wire \count_cycle_reg_n_1_[17] ;
  wire \count_cycle_reg_n_1_[18] ;
  wire \count_cycle_reg_n_1_[19] ;
  wire \count_cycle_reg_n_1_[1] ;
  wire \count_cycle_reg_n_1_[20] ;
  wire \count_cycle_reg_n_1_[21] ;
  wire \count_cycle_reg_n_1_[22] ;
  wire \count_cycle_reg_n_1_[23] ;
  wire \count_cycle_reg_n_1_[24] ;
  wire \count_cycle_reg_n_1_[25] ;
  wire \count_cycle_reg_n_1_[26] ;
  wire \count_cycle_reg_n_1_[27] ;
  wire \count_cycle_reg_n_1_[28] ;
  wire \count_cycle_reg_n_1_[29] ;
  wire \count_cycle_reg_n_1_[2] ;
  wire \count_cycle_reg_n_1_[30] ;
  wire \count_cycle_reg_n_1_[31] ;
  wire \count_cycle_reg_n_1_[3] ;
  wire \count_cycle_reg_n_1_[4] ;
  wire \count_cycle_reg_n_1_[5] ;
  wire \count_cycle_reg_n_1_[6] ;
  wire \count_cycle_reg_n_1_[7] ;
  wire \count_cycle_reg_n_1_[8] ;
  wire \count_cycle_reg_n_1_[9] ;
  wire count_instr;
  wire \count_instr[0]_i_3_n_1 ;
  wire \count_instr_reg[0]_i_2_n_1 ;
  wire \count_instr_reg[0]_i_2_n_5 ;
  wire \count_instr_reg[0]_i_2_n_6 ;
  wire \count_instr_reg[0]_i_2_n_7 ;
  wire \count_instr_reg[0]_i_2_n_8 ;
  wire \count_instr_reg[12]_i_1_n_1 ;
  wire \count_instr_reg[12]_i_1_n_5 ;
  wire \count_instr_reg[12]_i_1_n_6 ;
  wire \count_instr_reg[12]_i_1_n_7 ;
  wire \count_instr_reg[12]_i_1_n_8 ;
  wire \count_instr_reg[16]_i_1_n_1 ;
  wire \count_instr_reg[16]_i_1_n_5 ;
  wire \count_instr_reg[16]_i_1_n_6 ;
  wire \count_instr_reg[16]_i_1_n_7 ;
  wire \count_instr_reg[16]_i_1_n_8 ;
  wire \count_instr_reg[20]_i_1_n_1 ;
  wire \count_instr_reg[20]_i_1_n_5 ;
  wire \count_instr_reg[20]_i_1_n_6 ;
  wire \count_instr_reg[20]_i_1_n_7 ;
  wire \count_instr_reg[20]_i_1_n_8 ;
  wire \count_instr_reg[24]_i_1_n_1 ;
  wire \count_instr_reg[24]_i_1_n_5 ;
  wire \count_instr_reg[24]_i_1_n_6 ;
  wire \count_instr_reg[24]_i_1_n_7 ;
  wire \count_instr_reg[24]_i_1_n_8 ;
  wire \count_instr_reg[28]_i_1_n_1 ;
  wire \count_instr_reg[28]_i_1_n_5 ;
  wire \count_instr_reg[28]_i_1_n_6 ;
  wire \count_instr_reg[28]_i_1_n_7 ;
  wire \count_instr_reg[28]_i_1_n_8 ;
  wire \count_instr_reg[32]_i_1_n_1 ;
  wire \count_instr_reg[32]_i_1_n_5 ;
  wire \count_instr_reg[32]_i_1_n_6 ;
  wire \count_instr_reg[32]_i_1_n_7 ;
  wire \count_instr_reg[32]_i_1_n_8 ;
  wire \count_instr_reg[36]_i_1_n_1 ;
  wire \count_instr_reg[36]_i_1_n_5 ;
  wire \count_instr_reg[36]_i_1_n_6 ;
  wire \count_instr_reg[36]_i_1_n_7 ;
  wire \count_instr_reg[36]_i_1_n_8 ;
  wire \count_instr_reg[40]_i_1_n_1 ;
  wire \count_instr_reg[40]_i_1_n_5 ;
  wire \count_instr_reg[40]_i_1_n_6 ;
  wire \count_instr_reg[40]_i_1_n_7 ;
  wire \count_instr_reg[40]_i_1_n_8 ;
  wire \count_instr_reg[44]_i_1_n_1 ;
  wire \count_instr_reg[44]_i_1_n_5 ;
  wire \count_instr_reg[44]_i_1_n_6 ;
  wire \count_instr_reg[44]_i_1_n_7 ;
  wire \count_instr_reg[44]_i_1_n_8 ;
  wire \count_instr_reg[48]_i_1_n_1 ;
  wire \count_instr_reg[48]_i_1_n_5 ;
  wire \count_instr_reg[48]_i_1_n_6 ;
  wire \count_instr_reg[48]_i_1_n_7 ;
  wire \count_instr_reg[48]_i_1_n_8 ;
  wire \count_instr_reg[4]_i_1_n_1 ;
  wire \count_instr_reg[4]_i_1_n_5 ;
  wire \count_instr_reg[4]_i_1_n_6 ;
  wire \count_instr_reg[4]_i_1_n_7 ;
  wire \count_instr_reg[4]_i_1_n_8 ;
  wire \count_instr_reg[52]_i_1_n_1 ;
  wire \count_instr_reg[52]_i_1_n_5 ;
  wire \count_instr_reg[52]_i_1_n_6 ;
  wire \count_instr_reg[52]_i_1_n_7 ;
  wire \count_instr_reg[52]_i_1_n_8 ;
  wire \count_instr_reg[56]_i_1_n_1 ;
  wire \count_instr_reg[56]_i_1_n_5 ;
  wire \count_instr_reg[56]_i_1_n_6 ;
  wire \count_instr_reg[56]_i_1_n_7 ;
  wire \count_instr_reg[56]_i_1_n_8 ;
  wire \count_instr_reg[60]_i_1_n_5 ;
  wire \count_instr_reg[60]_i_1_n_6 ;
  wire \count_instr_reg[60]_i_1_n_7 ;
  wire \count_instr_reg[60]_i_1_n_8 ;
  wire \count_instr_reg[8]_i_1_n_1 ;
  wire \count_instr_reg[8]_i_1_n_5 ;
  wire \count_instr_reg[8]_i_1_n_6 ;
  wire \count_instr_reg[8]_i_1_n_7 ;
  wire \count_instr_reg[8]_i_1_n_8 ;
  wire \count_instr_reg_n_1_[0] ;
  wire \count_instr_reg_n_1_[10] ;
  wire \count_instr_reg_n_1_[11] ;
  wire \count_instr_reg_n_1_[12] ;
  wire \count_instr_reg_n_1_[13] ;
  wire \count_instr_reg_n_1_[14] ;
  wire \count_instr_reg_n_1_[15] ;
  wire \count_instr_reg_n_1_[16] ;
  wire \count_instr_reg_n_1_[17] ;
  wire \count_instr_reg_n_1_[18] ;
  wire \count_instr_reg_n_1_[19] ;
  wire \count_instr_reg_n_1_[1] ;
  wire \count_instr_reg_n_1_[20] ;
  wire \count_instr_reg_n_1_[21] ;
  wire \count_instr_reg_n_1_[22] ;
  wire \count_instr_reg_n_1_[23] ;
  wire \count_instr_reg_n_1_[24] ;
  wire \count_instr_reg_n_1_[25] ;
  wire \count_instr_reg_n_1_[26] ;
  wire \count_instr_reg_n_1_[27] ;
  wire \count_instr_reg_n_1_[28] ;
  wire \count_instr_reg_n_1_[29] ;
  wire \count_instr_reg_n_1_[2] ;
  wire \count_instr_reg_n_1_[30] ;
  wire \count_instr_reg_n_1_[31] ;
  wire \count_instr_reg_n_1_[3] ;
  wire \count_instr_reg_n_1_[4] ;
  wire \count_instr_reg_n_1_[5] ;
  wire \count_instr_reg_n_1_[6] ;
  wire \count_instr_reg_n_1_[7] ;
  wire \count_instr_reg_n_1_[8] ;
  wire \count_instr_reg_n_1_[9] ;
  wire \counter_reg_reg[1] ;
  wire \counter_reg_reg[2] ;
  wire \counter_reg_reg[3] ;
  wire \counter_reg_reg[4] ;
  wire \counter_reg_reg[5] ;
  wire \counter_reg_reg[6] ;
  wire \counter_reg_reg[7] ;
  wire [0:0]cpu_d_req;
  wire [0:0]cpu_d_req__0;
  wire [0:0]cpu_i_req;
  wire cpu_rst_req;
  wire cpu_rst_req_i_2_n_1;
  wire [7:0]cpu_state0_out;
  wire \cpu_state[0]_i_2_n_1 ;
  wire \cpu_state[1]_i_2_n_1 ;
  wire \cpu_state[3]_i_2_n_1 ;
  wire \cpu_state[3]_i_3_n_1 ;
  wire \cpu_state[7]_i_10_n_1 ;
  wire \cpu_state[7]_i_1_n_1 ;
  wire \cpu_state[7]_i_4_n_1 ;
  wire \cpu_state[7]_i_6_n_1 ;
  wire \cpu_state[7]_i_7_n_1 ;
  wire \cpu_state[7]_i_8_n_1 ;
  wire \cpu_state[7]_i_9_n_1 ;
  wire \cpu_state_reg[0]_0 ;
  wire \cpu_state_reg[0]_1 ;
  wire \cpu_state_reg[0]_2 ;
  wire \cpu_state_reg[1]_0 ;
  wire \cpu_state_reg[3]_0 ;
  wire [0:0]\cpu_state_reg[5]_0 ;
  wire [2:0]\cpu_state_reg[6]_0 ;
  wire \cpu_state_reg[7]_0 ;
  wire \cpu_state_reg[7]_1 ;
  wire \cpu_state_reg_n_1_[0] ;
  wire \cpu_state_reg_n_1_[1] ;
  wire \cpu_state_reg_n_1_[7] ;
  wire cpu_valid;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_5;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_6;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_7;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_5;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_6;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_7;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_8;
  wire cpuregs_reg_r1_0_31_0_5_i_12_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_1_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_2_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_3_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_4_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_5_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_6_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_7_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_8_n_1;
  wire cpuregs_reg_r1_0_31_0_5_i_9_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_1_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_2_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_3_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_4_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_5_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_6_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_5;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_6;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_7;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_8;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_1;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_5;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_6;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_7;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_8;
  wire cpuregs_reg_r1_0_31_18_23_i_1_n_1;
  wire cpuregs_reg_r1_0_31_18_23_i_2_n_1;
  wire cpuregs_reg_r1_0_31_18_23_i_3_n_1;
  wire cpuregs_reg_r1_0_31_18_23_i_4_n_1;
  wire cpuregs_reg_r1_0_31_18_23_i_5_n_1;
  wire cpuregs_reg_r1_0_31_18_23_i_6_n_1;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_1;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_5;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_6;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_7;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_8;
  wire cpuregs_reg_r1_0_31_24_29_i_1_n_1;
  wire cpuregs_reg_r1_0_31_24_29_i_2_n_1;
  wire cpuregs_reg_r1_0_31_24_29_i_3_n_1;
  wire cpuregs_reg_r1_0_31_24_29_i_4_n_1;
  wire cpuregs_reg_r1_0_31_24_29_i_5_n_1;
  wire cpuregs_reg_r1_0_31_24_29_i_6_n_1;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_1;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_5;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_6;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_7;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_8;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_5;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_6;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_7;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_8;
  wire cpuregs_reg_r1_0_31_30_31_i_1_n_1;
  wire cpuregs_reg_r1_0_31_30_31_i_2_n_1;
  wire cpuregs_reg_r1_0_31_6_11_i_1_n_1;
  wire cpuregs_reg_r1_0_31_6_11_i_2_n_1;
  wire cpuregs_reg_r1_0_31_6_11_i_3_n_1;
  wire cpuregs_reg_r1_0_31_6_11_i_4_n_1;
  wire cpuregs_reg_r1_0_31_6_11_i_5_n_1;
  wire cpuregs_reg_r1_0_31_6_11_i_6_n_1;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_1;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_5;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_6;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_7;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_8;
  wire [31:1]current_pc;
  wire [31:0]data2;
  wire [31:0]data4;
  wire [7:0]data_a;
  wire \decoded_imm[0]_i_1_n_1 ;
  wire \decoded_imm[10]_i_1_n_1 ;
  wire \decoded_imm[11]_i_1_n_1 ;
  wire \decoded_imm[11]_i_2_n_1 ;
  wire \decoded_imm[12]_i_1_n_1 ;
  wire \decoded_imm[13]_i_1_n_1 ;
  wire \decoded_imm[14]_i_1_n_1 ;
  wire \decoded_imm[15]_i_1_n_1 ;
  wire \decoded_imm[16]_i_1_n_1 ;
  wire \decoded_imm[17]_i_1_n_1 ;
  wire \decoded_imm[18]_i_1_n_1 ;
  wire \decoded_imm[19]_i_1_n_1 ;
  wire \decoded_imm[1]_i_1_n_1 ;
  wire \decoded_imm[20]_i_1_n_1 ;
  wire \decoded_imm[21]_i_1_n_1 ;
  wire \decoded_imm[22]_i_1_n_1 ;
  wire \decoded_imm[23]_i_1_n_1 ;
  wire \decoded_imm[24]_i_1_n_1 ;
  wire \decoded_imm[25]_i_1_n_1 ;
  wire \decoded_imm[26]_i_1_n_1 ;
  wire \decoded_imm[27]_i_1_n_1 ;
  wire \decoded_imm[28]_i_1_n_1 ;
  wire \decoded_imm[29]_i_1_n_1 ;
  wire \decoded_imm[2]_i_1_n_1 ;
  wire \decoded_imm[30]_i_1_n_1 ;
  wire \decoded_imm[31]_i_1_n_1 ;
  wire \decoded_imm[31]_i_2_n_1 ;
  wire \decoded_imm[31]_i_3_n_1 ;
  wire \decoded_imm[3]_i_1_n_1 ;
  wire \decoded_imm[4]_i_1_n_1 ;
  wire \decoded_imm[5]_i_1_n_1 ;
  wire \decoded_imm[6]_i_1_n_1 ;
  wire \decoded_imm[7]_i_1_n_1 ;
  wire \decoded_imm[8]_i_1_n_1 ;
  wire \decoded_imm[9]_i_1_n_1 ;
  wire \decoded_imm_reg_n_1_[0] ;
  wire \decoded_imm_reg_n_1_[10] ;
  wire \decoded_imm_reg_n_1_[11] ;
  wire \decoded_imm_reg_n_1_[12] ;
  wire \decoded_imm_reg_n_1_[13] ;
  wire \decoded_imm_reg_n_1_[14] ;
  wire \decoded_imm_reg_n_1_[15] ;
  wire \decoded_imm_reg_n_1_[16] ;
  wire \decoded_imm_reg_n_1_[17] ;
  wire \decoded_imm_reg_n_1_[18] ;
  wire \decoded_imm_reg_n_1_[19] ;
  wire \decoded_imm_reg_n_1_[1] ;
  wire \decoded_imm_reg_n_1_[20] ;
  wire \decoded_imm_reg_n_1_[21] ;
  wire \decoded_imm_reg_n_1_[22] ;
  wire \decoded_imm_reg_n_1_[23] ;
  wire \decoded_imm_reg_n_1_[24] ;
  wire \decoded_imm_reg_n_1_[25] ;
  wire \decoded_imm_reg_n_1_[26] ;
  wire \decoded_imm_reg_n_1_[27] ;
  wire \decoded_imm_reg_n_1_[28] ;
  wire \decoded_imm_reg_n_1_[29] ;
  wire \decoded_imm_reg_n_1_[2] ;
  wire \decoded_imm_reg_n_1_[30] ;
  wire \decoded_imm_reg_n_1_[31] ;
  wire \decoded_imm_reg_n_1_[3] ;
  wire \decoded_imm_reg_n_1_[4] ;
  wire \decoded_imm_reg_n_1_[5] ;
  wire \decoded_imm_reg_n_1_[6] ;
  wire \decoded_imm_reg_n_1_[7] ;
  wire \decoded_imm_reg_n_1_[8] ;
  wire \decoded_imm_reg_n_1_[9] ;
  wire [29:1]decoded_imm_uj;
  wire \decoded_imm_uj[10]_i_1_n_1 ;
  wire \decoded_imm_uj[5]_i_1_n_1 ;
  wire \decoded_imm_uj[6]_i_1_n_1 ;
  wire \decoded_imm_uj[7]_i_1_n_1 ;
  wire \decoded_imm_uj[8]_i_1_n_1 ;
  wire \decoded_imm_uj[9]_i_1_n_1 ;
  wire \decoded_imm_uj_reg[12]_0 ;
  wire \decoded_imm_uj_reg[13]_0 ;
  wire \decoded_imm_uj_reg[14]_0 ;
  wire [4:0]decoded_rd;
  wire \decoded_rd[0]_i_1_n_1 ;
  wire \decoded_rd[1]_i_1_n_1 ;
  wire \decoded_rd[2]_i_1_n_1 ;
  wire \decoded_rd[3]_i_1_n_1 ;
  wire \decoded_rd[4]_i_1_n_1 ;
  wire [4:0]decoded_rs1;
  wire [4:0]decoded_rs1__0;
  wire \decoded_rs1_rep[0]_i_1_n_1 ;
  wire \decoded_rs1_rep[1]_i_1_n_1 ;
  wire \decoded_rs1_rep[2]_i_1_n_1 ;
  wire \decoded_rs1_rep[3]_i_1_n_1 ;
  wire \decoded_rs1_rep[4]_i_1_n_1 ;
  wire [4:0]decoded_rs2;
  wire decoder_pseudo_trigger;
  wire decoder_pseudo_trigger_i_2_n_1;
  wire decoder_pseudo_trigger_i_3_n_1;
  wire decoder_pseudo_trigger_reg_n_1;
  wire decoder_trigger_i_13_n_1;
  wire decoder_trigger_i_14_n_1;
  wire decoder_trigger_i_15_n_1;
  wire decoder_trigger_i_16_n_1;
  wire decoder_trigger_i_18_n_1;
  wire decoder_trigger_i_19_n_1;
  wire decoder_trigger_i_1_n_1;
  wire decoder_trigger_i_20_n_1;
  wire decoder_trigger_i_21_n_1;
  wire decoder_trigger_i_22_n_1;
  wire decoder_trigger_i_23_n_1;
  wire decoder_trigger_i_24_n_1;
  wire decoder_trigger_i_25_n_1;
  wire decoder_trigger_i_27_n_1;
  wire decoder_trigger_i_28_n_1;
  wire decoder_trigger_i_29_n_1;
  wire decoder_trigger_i_2_n_1;
  wire decoder_trigger_i_30_n_1;
  wire decoder_trigger_i_31_n_1;
  wire decoder_trigger_i_32_n_1;
  wire decoder_trigger_i_33_n_1;
  wire decoder_trigger_i_34_n_1;
  wire decoder_trigger_i_35_n_1;
  wire decoder_trigger_i_36_n_1;
  wire decoder_trigger_i_37_n_1;
  wire decoder_trigger_i_38_n_1;
  wire decoder_trigger_i_3_n_1;
  wire decoder_trigger_i_40_n_1;
  wire decoder_trigger_i_41_n_1;
  wire decoder_trigger_i_42_n_1;
  wire decoder_trigger_i_43_n_1;
  wire decoder_trigger_i_44_n_1;
  wire decoder_trigger_i_45_n_1;
  wire decoder_trigger_i_46_n_1;
  wire decoder_trigger_i_47_n_1;
  wire decoder_trigger_i_49_n_1;
  wire decoder_trigger_i_50_n_1;
  wire decoder_trigger_i_51_n_1;
  wire decoder_trigger_i_52_n_1;
  wire decoder_trigger_i_53_n_1;
  wire decoder_trigger_i_54_n_1;
  wire decoder_trigger_i_55_n_1;
  wire decoder_trigger_i_56_n_1;
  wire decoder_trigger_i_58_n_1;
  wire decoder_trigger_i_59_n_1;
  wire decoder_trigger_i_5_n_1;
  wire decoder_trigger_i_60_n_1;
  wire decoder_trigger_i_61_n_1;
  wire decoder_trigger_i_62_n_1;
  wire decoder_trigger_i_63_n_1;
  wire decoder_trigger_i_64_n_1;
  wire decoder_trigger_i_65_n_1;
  wire decoder_trigger_i_67_n_1;
  wire decoder_trigger_i_68_n_1;
  wire decoder_trigger_i_69_n_1;
  wire decoder_trigger_i_70_n_1;
  wire decoder_trigger_i_71_n_1;
  wire decoder_trigger_i_72_n_1;
  wire decoder_trigger_i_73_n_1;
  wire decoder_trigger_i_74_n_1;
  wire decoder_trigger_i_75_n_1;
  wire decoder_trigger_i_76_n_1;
  wire decoder_trigger_i_77_n_1;
  wire decoder_trigger_i_78_n_1;
  wire decoder_trigger_i_79_n_1;
  wire decoder_trigger_i_7_n_1;
  wire decoder_trigger_i_80_n_1;
  wire decoder_trigger_i_81_n_1;
  wire decoder_trigger_i_82_n_1;
  wire decoder_trigger_i_83_n_1;
  wire decoder_trigger_i_84_n_1;
  wire decoder_trigger_i_85_n_1;
  wire decoder_trigger_i_86_n_1;
  wire decoder_trigger_i_87_n_1;
  wire decoder_trigger_i_88_n_1;
  wire decoder_trigger_i_89_n_1;
  wire decoder_trigger_i_8_n_1;
  wire decoder_trigger_i_90_n_1;
  wire decoder_trigger_i_9_n_1;
  wire decoder_trigger_reg_i_12_n_1;
  wire decoder_trigger_reg_i_17_n_1;
  wire decoder_trigger_reg_i_26_n_1;
  wire decoder_trigger_reg_i_39_n_1;
  wire decoder_trigger_reg_i_48_n_1;
  wire decoder_trigger_reg_i_57_n_1;
  wire decoder_trigger_reg_i_66_n_1;
  wire decoder_trigger_reg_i_6_n_1;
  wire decoder_trigger_reg_n_1;
  wire en_a;
  wire [29:1]in;
  wire instr_add;
  wire instr_add0;
  wire instr_addi;
  wire instr_addi0;
  wire instr_and;
  wire instr_and0;
  wire instr_and_i_2_n_1;
  wire instr_and_i_3_n_1;
  wire instr_andi;
  wire instr_andi0;
  wire instr_auipc;
  wire instr_auipc_i_1_n_1;
  wire instr_beq;
  wire instr_beq0;
  wire instr_bge;
  wire instr_bge_i_1_n_1;
  wire instr_bgeu;
  wire instr_bgeu0;
  wire instr_blt;
  wire instr_blt0;
  wire instr_bltu;
  wire instr_bltu0;
  wire instr_bne;
  wire instr_bne0;
  wire instr_ecall_ebreak;
  wire instr_ecall_ebreak0;
  wire instr_ecall_ebreak_i_2_n_1;
  wire instr_ecall_ebreak_i_3_n_1;
  wire instr_ecall_ebreak_i_4_n_1;
  wire instr_ecall_ebreak_i_5_n_1;
  wire instr_ecall_ebreak_i_6_n_1;
  wire instr_jal;
  wire instr_jal_i_2_n_1;
  wire instr_jal_i_4_n_1;
  wire instr_jal_i_5_n_1;
  wire instr_jal_reg_0;
  wire instr_jalr;
  wire instr_jalr0;
  wire instr_jalr_reg_0;
  wire instr_jalr_reg_1;
  wire instr_lb;
  wire instr_lb_i_1_n_1;
  wire instr_lbu;
  wire instr_lbu_i_1_n_1;
  wire instr_lh;
  wire instr_lh_i_1_n_1;
  wire instr_lhu;
  wire instr_lhu_i_1_n_1;
  wire instr_lhu_i_2_n_1;
  wire instr_lui;
  wire instr_lui0;
  wire instr_lui_i_1_n_1;
  wire instr_lw;
  wire instr_lw_i_1_n_1;
  wire instr_or;
  wire instr_or0;
  wire instr_ori;
  wire instr_ori0;
  wire instr_rdcycle;
  wire instr_rdcycle0;
  wire instr_rdcycle_i_2_n_1;
  wire instr_rdcycle_i_3_n_1;
  wire instr_rdcycleh;
  wire instr_rdcycleh0;
  wire instr_rdcycleh_i_2_n_1;
  wire instr_rdcycleh_i_3_n_1;
  wire instr_rdinstr;
  wire instr_rdinstr0;
  wire instr_rdinstr_i_2_n_1;
  wire instr_rdinstr_i_3_n_1;
  wire instr_rdinstrh;
  wire instr_rdinstrh0;
  wire instr_rdinstrh_i_3_n_1;
  wire instr_rdinstrh_i_4_n_1;
  wire instr_rdinstrh_i_5_n_1;
  wire instr_rdinstrh_i_6_n_1;
  wire instr_rdinstrh_i_7_n_1;
  wire instr_sb;
  wire instr_sb0;
  wire instr_sh;
  wire instr_sh0;
  wire instr_sll;
  wire instr_sll0;
  wire instr_slli;
  wire instr_slli0;
  wire instr_slt;
  wire instr_slt0;
  wire instr_slti;
  wire instr_slti0;
  wire instr_sltiu;
  wire instr_sltiu_i_1_n_1;
  wire instr_sltu;
  wire instr_sltu0;
  wire instr_sra;
  wire instr_sra_i_1_n_1;
  wire instr_sra_i_2_n_1;
  wire instr_srai;
  wire instr_srai0;
  wire instr_srl;
  wire instr_srl_i_1_n_1;
  wire instr_srli;
  wire instr_srli0;
  wire instr_sub;
  wire instr_sub0;
  wire instr_sub_i_2_n_1;
  wire instr_sub_i_3_n_1;
  wire instr_sw;
  wire instr_sw0;
  wire instr_xor;
  wire instr_xor0;
  wire instr_xori;
  wire instr_xori0;
  wire is_alu_reg_imm;
  wire is_alu_reg_imm_i_1_n_1;
  wire is_alu_reg_reg;
  wire is_alu_reg_reg_i_1_n_1;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_1_n_1;
  wire is_compare;
  wire is_compare_i_1_n_1;
  wire is_compare_i_2_n_1;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi0;
  wire is_lb_lh_lw_lbu_lhu;
  wire is_lb_lh_lw_lbu_lhu_i_1_n_1;
  wire is_lbu_lhu_lw;
  wire is_lbu_lhu_lw_i_1_n_1;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_jalr_addi_add_sub;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_reg_0;
  wire is_sb_sh_sw;
  wire is_sb_sh_sw_i_1_n_1;
  wire is_sb_sh_sw_i_2_n_1;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai0;
  wire is_slli_srli_srai_i_2_n_1;
  wire is_slti_blt_slt;
  wire is_slti_blt_slt_i_1_n_1;
  wire is_sltiu_bltu_sltu;
  wire is_sltiu_bltu_sltu_i_1_n_1;
  wire latched_branch_reg_0;
  wire latched_branch_reg_1;
  wire latched_is_lh_reg_0;
  wire latched_is_lh_reg_1;
  wire latched_is_lu;
  wire latched_is_lu_reg_0;
  wire latched_is_lu_reg_1;
  wire [4:0]latched_rd;
  wire \latched_rd[4]_i_1_n_1 ;
  wire \latched_rd[4]_i_2_n_1 ;
  wire latched_stalu_reg_0;
  wire latched_stalu_reg_1;
  wire latched_store_reg_0;
  wire latched_store_reg_1;
  wire \mem_addr[10]_i_1_n_1 ;
  wire \mem_addr[11]_i_1_n_1 ;
  wire \mem_addr[12]_i_1_n_1 ;
  wire \mem_addr[13]_i_1_n_1 ;
  wire \mem_addr[14]_i_1_n_1 ;
  wire \mem_addr[15]_i_1_n_1 ;
  wire \mem_addr[16]_i_1_n_1 ;
  wire \mem_addr[29]_i_1_n_1 ;
  wire \mem_addr[2]_i_1_n_1 ;
  wire \mem_addr[30]_i_1_n_1 ;
  wire \mem_addr[31]_i_1_n_1 ;
  wire \mem_addr[31]_i_2_n_1 ;
  wire \mem_addr[31]_i_4_n_1 ;
  wire \mem_addr[31]_i_5_n_1 ;
  wire \mem_addr[3]_i_1_n_1 ;
  wire \mem_addr[4]_i_1_n_1 ;
  wire \mem_addr[5]_i_1_n_1 ;
  wire \mem_addr[6]_i_1_n_1 ;
  wire \mem_addr[7]_i_1_n_1 ;
  wire \mem_addr[8]_i_1_n_1 ;
  wire \mem_addr[9]_i_1_n_1 ;
  wire [9:0]\mem_addr_reg[11]_0 ;
  wire [9:0]\mem_addr_reg[11]_1 ;
  wire [2:0]\mem_addr_reg[14]_0 ;
  wire [3:0]\mem_addr_reg[14]_1 ;
  wire [3:0]\mem_addr_reg[14]_2 ;
  wire [0:0]\mem_addr_reg[15]_0 ;
  wire [0:0]\mem_addr_reg[2]_0 ;
  wire \mem_addr_reg[30]_0 ;
  wire \mem_addr_reg[31]_0 ;
  wire \mem_addr_reg[31]_1 ;
  wire \mem_addr_reg[31]_2 ;
  wire \mem_addr_reg[31]_3 ;
  wire \mem_addr_reg[31]_4 ;
  wire [0:0]\mem_addr_reg[3]_0 ;
  wire [0:0]\mem_addr_reg[3]_1 ;
  wire [0:0]\mem_addr_reg[3]_2 ;
  wire \mem_addr_reg[3]_3 ;
  wire [0:0]\mem_addr_reg[4]_0 ;
  wire [0:0]\mem_addr_reg[4]_1 ;
  wire \mem_addr_reg[4]_2 ;
  wire \mem_addr_reg[4]_3 ;
  wire mem_do_prefetch_i_1_n_1;
  wire mem_do_prefetch_reg_n_1;
  wire mem_do_rdata;
  wire mem_do_rdata_reg_0;
  wire mem_do_rinst;
  wire mem_do_rinst0;
  wire mem_do_rinst_i_4_n_1;
  wire mem_do_rinst_i_6_n_1;
  wire mem_do_rinst_i_7_n_1;
  wire mem_do_rinst_reg_n_1;
  wire mem_do_wdata;
  wire mem_do_wdata_reg_0;
  wire mem_instr_i_1_n_1;
  wire mem_instr_reg_0;
  wire mem_instr_reg_1;
  wire mem_instr_reg_2;
  wire mem_instr_reg_3;
  wire [1:0]mem_instr_reg_4;
  wire \mem_la_wdata_reg[10]_i_1_n_1 ;
  wire \mem_la_wdata_reg[11]_i_1_n_1 ;
  wire \mem_la_wdata_reg[12]_i_1_n_1 ;
  wire \mem_la_wdata_reg[13]_i_1_n_1 ;
  wire \mem_la_wdata_reg[14]_i_1_n_1 ;
  wire \mem_la_wdata_reg[15]_i_1_n_1 ;
  wire \mem_la_wdata_reg[16]_i_1_n_1 ;
  wire \mem_la_wdata_reg[17]_i_1_n_1 ;
  wire \mem_la_wdata_reg[18]_i_1_n_1 ;
  wire \mem_la_wdata_reg[19]_i_1_n_1 ;
  wire \mem_la_wdata_reg[20]_i_1_n_1 ;
  wire \mem_la_wdata_reg[21]_i_1_n_1 ;
  wire \mem_la_wdata_reg[22]_i_1_n_1 ;
  wire \mem_la_wdata_reg[23]_i_1_n_1 ;
  wire \mem_la_wdata_reg[24]_i_1_n_1 ;
  wire \mem_la_wdata_reg[25]_i_1_n_1 ;
  wire \mem_la_wdata_reg[26]_i_1_n_1 ;
  wire \mem_la_wdata_reg[27]_i_1_n_1 ;
  wire \mem_la_wdata_reg[28]_i_1_n_1 ;
  wire \mem_la_wdata_reg[29]_i_1_n_1 ;
  wire \mem_la_wdata_reg[30]_i_1_n_1 ;
  wire \mem_la_wdata_reg[31]_i_1_n_1 ;
  wire \mem_la_wdata_reg[8]_i_1_n_1 ;
  wire \mem_la_wdata_reg[9]_i_1_n_1 ;
  wire \mem_la_wdata_reg_n_1_[0] ;
  wire \mem_la_wdata_reg_n_1_[10] ;
  wire \mem_la_wdata_reg_n_1_[11] ;
  wire \mem_la_wdata_reg_n_1_[12] ;
  wire \mem_la_wdata_reg_n_1_[13] ;
  wire \mem_la_wdata_reg_n_1_[14] ;
  wire \mem_la_wdata_reg_n_1_[15] ;
  wire \mem_la_wdata_reg_n_1_[16] ;
  wire \mem_la_wdata_reg_n_1_[17] ;
  wire \mem_la_wdata_reg_n_1_[18] ;
  wire \mem_la_wdata_reg_n_1_[19] ;
  wire \mem_la_wdata_reg_n_1_[1] ;
  wire \mem_la_wdata_reg_n_1_[20] ;
  wire \mem_la_wdata_reg_n_1_[21] ;
  wire \mem_la_wdata_reg_n_1_[22] ;
  wire \mem_la_wdata_reg_n_1_[23] ;
  wire \mem_la_wdata_reg_n_1_[24] ;
  wire \mem_la_wdata_reg_n_1_[25] ;
  wire \mem_la_wdata_reg_n_1_[26] ;
  wire \mem_la_wdata_reg_n_1_[27] ;
  wire \mem_la_wdata_reg_n_1_[28] ;
  wire \mem_la_wdata_reg_n_1_[29] ;
  wire \mem_la_wdata_reg_n_1_[2] ;
  wire \mem_la_wdata_reg_n_1_[30] ;
  wire \mem_la_wdata_reg_n_1_[31] ;
  wire \mem_la_wdata_reg_n_1_[3] ;
  wire \mem_la_wdata_reg_n_1_[4] ;
  wire \mem_la_wdata_reg_n_1_[5] ;
  wire \mem_la_wdata_reg_n_1_[6] ;
  wire \mem_la_wdata_reg_n_1_[7] ;
  wire \mem_la_wdata_reg_n_1_[8] ;
  wire \mem_la_wdata_reg_n_1_[9] ;
  wire \mem_la_wstrb_reg[0]_i_1_n_1 ;
  wire \mem_la_wstrb_reg[1]_i_1_n_1 ;
  wire \mem_la_wstrb_reg[2]_i_1_n_1 ;
  wire \mem_la_wstrb_reg[3]_i_1_n_1 ;
  wire \mem_la_wstrb_reg_n_1_[0] ;
  wire \mem_la_wstrb_reg_n_1_[1] ;
  wire \mem_la_wstrb_reg_n_1_[2] ;
  wire \mem_la_wstrb_reg_n_1_[3] ;
  wire \mem_rdata_q[0]_i_1_n_1 ;
  wire \mem_rdata_q[12]_i_1_n_1 ;
  wire \mem_rdata_q[13]_i_1_n_1 ;
  wire \mem_rdata_q[14]_i_1_n_1 ;
  wire [1:0]\mem_rdata_q[15]_i_4 ;
  wire \mem_rdata_q[16]_i_1_n_1 ;
  wire \mem_rdata_q[17]_i_1_n_1 ;
  wire \mem_rdata_q[18]_i_1_n_1 ;
  wire \mem_rdata_q[19]_i_1_n_1 ;
  wire \mem_rdata_q[1]_i_1_n_1 ;
  wire \mem_rdata_q[20]_i_1_n_1 ;
  wire \mem_rdata_q[21]_i_1_n_1 ;
  wire \mem_rdata_q[22]_i_1_n_1 ;
  wire \mem_rdata_q[23]_i_1_n_1 ;
  wire \mem_rdata_q[24]_i_1_n_1 ;
  wire \mem_rdata_q[25]_i_1_n_1 ;
  wire \mem_rdata_q[26]_i_1_n_1 ;
  wire \mem_rdata_q[27]_i_1_n_1 ;
  wire \mem_rdata_q[28]_i_1_n_1 ;
  wire \mem_rdata_q[29]_i_1_n_1 ;
  wire \mem_rdata_q[2]_i_1_n_1 ;
  wire \mem_rdata_q[30]_i_1_n_1 ;
  wire \mem_rdata_q[31]_i_1_n_1 ;
  wire \mem_rdata_q[31]_i_2_n_1 ;
  wire \mem_rdata_q[31]_i_3_n_1 ;
  wire \mem_rdata_q[31]_i_4_n_1 ;
  wire \mem_rdata_q[3]_i_1_n_1 ;
  wire \mem_rdata_q[4]_i_1_n_1 ;
  wire \mem_rdata_q[5]_i_1_n_1 ;
  wire \mem_rdata_q[6]_i_1_n_1 ;
  wire [3:0]\mem_rdata_q[7]_i_2_0 ;
  wire \mem_rdata_q[7]_i_3_n_1 ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[10]_0 ;
  wire \mem_rdata_q_reg[11]_0 ;
  wire \mem_rdata_q_reg[15]_0 ;
  wire \mem_rdata_q_reg[16]_0 ;
  wire \mem_rdata_q_reg[17]_0 ;
  wire \mem_rdata_q_reg[18]_0 ;
  wire \mem_rdata_q_reg[19]_0 ;
  wire \mem_rdata_q_reg[1]_0 ;
  wire \mem_rdata_q_reg[20]_0 ;
  wire \mem_rdata_q_reg[21]_0 ;
  wire \mem_rdata_q_reg[22]_0 ;
  wire \mem_rdata_q_reg[23]_0 ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[25]_0 ;
  wire \mem_rdata_q_reg[26]_0 ;
  wire \mem_rdata_q_reg[27]_0 ;
  wire \mem_rdata_q_reg[28]_0 ;
  wire \mem_rdata_q_reg[29]_0 ;
  wire \mem_rdata_q_reg[2]_0 ;
  wire \mem_rdata_q_reg[30]_0 ;
  wire [44:0]\mem_rdata_q_reg[31]_0 ;
  wire \mem_rdata_q_reg[31]_1 ;
  wire \mem_rdata_q_reg[31]_2 ;
  wire \mem_rdata_q_reg[3]_0 ;
  wire \mem_rdata_q_reg[4]_0 ;
  wire \mem_rdata_q_reg[5]_0 ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire [3:0]\mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[7]_2 ;
  wire \mem_rdata_q_reg[7]_3 ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[8]_1 ;
  wire \mem_rdata_q_reg[8]_2 ;
  wire \mem_rdata_q_reg[9]_0 ;
  wire \mem_rdata_q_reg_n_1_[0] ;
  wire \mem_rdata_q_reg_n_1_[10] ;
  wire \mem_rdata_q_reg_n_1_[11] ;
  wire \mem_rdata_q_reg_n_1_[15] ;
  wire \mem_rdata_q_reg_n_1_[16] ;
  wire \mem_rdata_q_reg_n_1_[17] ;
  wire \mem_rdata_q_reg_n_1_[18] ;
  wire \mem_rdata_q_reg_n_1_[19] ;
  wire \mem_rdata_q_reg_n_1_[1] ;
  wire \mem_rdata_q_reg_n_1_[20] ;
  wire \mem_rdata_q_reg_n_1_[21] ;
  wire \mem_rdata_q_reg_n_1_[22] ;
  wire \mem_rdata_q_reg_n_1_[23] ;
  wire \mem_rdata_q_reg_n_1_[24] ;
  wire \mem_rdata_q_reg_n_1_[25] ;
  wire \mem_rdata_q_reg_n_1_[26] ;
  wire \mem_rdata_q_reg_n_1_[27] ;
  wire \mem_rdata_q_reg_n_1_[28] ;
  wire \mem_rdata_q_reg_n_1_[29] ;
  wire \mem_rdata_q_reg_n_1_[2] ;
  wire \mem_rdata_q_reg_n_1_[30] ;
  wire \mem_rdata_q_reg_n_1_[31] ;
  wire \mem_rdata_q_reg_n_1_[3] ;
  wire \mem_rdata_q_reg_n_1_[4] ;
  wire \mem_rdata_q_reg_n_1_[5] ;
  wire \mem_rdata_q_reg_n_1_[6] ;
  wire \mem_rdata_q_reg_n_1_[7] ;
  wire \mem_rdata_q_reg_n_1_[8] ;
  wire \mem_rdata_q_reg_n_1_[9] ;
  wire [31:0]mem_rdata_word;
  wire \mem_rdata_word_reg[0]_i_1_n_1 ;
  wire \mem_rdata_word_reg[0]_i_2_n_1 ;
  wire \mem_rdata_word_reg[0]_i_3 ;
  wire \mem_rdata_word_reg[0]_i_6_n_1 ;
  wire \mem_rdata_word_reg[10]_i_1_n_1 ;
  wire \mem_rdata_word_reg[11]_i_1_n_1 ;
  wire \mem_rdata_word_reg[12]_i_1_n_1 ;
  wire \mem_rdata_word_reg[13]_i_1_n_1 ;
  wire \mem_rdata_word_reg[14]_i_1_n_1 ;
  wire \mem_rdata_word_reg[15]_i_1_n_1 ;
  wire \mem_rdata_word_reg[16]_i_1_n_1 ;
  wire \mem_rdata_word_reg[17]_i_1_n_1 ;
  wire \mem_rdata_word_reg[18]_i_1_n_1 ;
  wire \mem_rdata_word_reg[19]_i_1_n_1 ;
  wire \mem_rdata_word_reg[1]_i_1_n_1 ;
  wire \mem_rdata_word_reg[1]_i_2_n_1 ;
  wire \mem_rdata_word_reg[1]_i_3 ;
  wire \mem_rdata_word_reg[20]_i_1_n_1 ;
  wire \mem_rdata_word_reg[21]_i_1_n_1 ;
  wire \mem_rdata_word_reg[22]_i_1_n_1 ;
  wire \mem_rdata_word_reg[23]_i_1_n_1 ;
  wire \mem_rdata_word_reg[24]_i_1_n_1 ;
  wire \mem_rdata_word_reg[25]_i_1_n_1 ;
  wire \mem_rdata_word_reg[26]_i_1_n_1 ;
  wire \mem_rdata_word_reg[27]_i_1_n_1 ;
  wire \mem_rdata_word_reg[28]_i_1_n_1 ;
  wire \mem_rdata_word_reg[29]_i_1_n_1 ;
  wire \mem_rdata_word_reg[2]_i_1_n_1 ;
  wire \mem_rdata_word_reg[2]_i_2_n_1 ;
  wire \mem_rdata_word_reg[2]_i_3 ;
  wire \mem_rdata_word_reg[30]_i_1_n_1 ;
  wire \mem_rdata_word_reg[31]_i_1_n_1 ;
  wire \mem_rdata_word_reg[3]_i_1_n_1 ;
  wire \mem_rdata_word_reg[3]_i_2_n_1 ;
  wire \mem_rdata_word_reg[3]_i_3 ;
  wire \mem_rdata_word_reg[3]_i_5_n_1 ;
  wire \mem_rdata_word_reg[4]_i_1_n_1 ;
  wire \mem_rdata_word_reg[4]_i_2_n_1 ;
  wire \mem_rdata_word_reg[4]_i_4_0 ;
  wire \mem_rdata_word_reg[4]_i_5_n_1 ;
  wire \mem_rdata_word_reg[5]_i_1_n_1 ;
  wire \mem_rdata_word_reg[5]_i_2_n_1 ;
  wire \mem_rdata_word_reg[5]_i_5_n_1 ;
  wire \mem_rdata_word_reg[6]_i_1_n_1 ;
  wire \mem_rdata_word_reg[6]_i_2_n_1 ;
  wire \mem_rdata_word_reg[6]_i_5_n_1 ;
  wire \mem_rdata_word_reg[7]_i_1_n_1 ;
  wire \mem_rdata_word_reg[7]_i_2_n_1 ;
  wire \mem_rdata_word_reg[8]_i_1_n_1 ;
  wire \mem_rdata_word_reg[9]_i_1_n_1 ;
  wire mem_state;
  wire \mem_state[0]_i_1_n_1 ;
  wire \mem_state[1]_i_1_n_1 ;
  wire \mem_state_reg[0]_0 ;
  wire \mem_state_reg_n_1_[0] ;
  wire \mem_state_reg_n_1_[1] ;
  wire mem_valid15_out;
  wire mem_valid_i_1_n_1;
  wire mem_valid_i_3_n_1;
  wire mem_valid_reg_0;
  wire \mem_wdata[31]_i_1_n_1 ;
  wire \mem_wdata_reg[0]_0 ;
  wire \mem_wdata_reg[0]_1 ;
  wire \mem_wdata_reg[0]_2 ;
  wire \mem_wdata_reg[0]_3 ;
  wire [7:0]\mem_wdata_reg[15]_0 ;
  wire [7:0]\mem_wdata_reg[23]_0 ;
  wire [7:0]\mem_wdata_reg[31]_0 ;
  wire [1:0]mem_wordsize;
  wire \mem_wordsize[0]_i_1_n_1 ;
  wire \mem_wordsize[1]_i_1_n_1 ;
  wire \mem_wordsize[1]_i_3_n_1 ;
  wire \mem_wordsize[1]_i_4_n_1 ;
  wire \mem_wordsize[1]_i_5_n_1 ;
  wire \mem_wordsize[1]_i_6_n_1 ;
  wire \mem_wordsize[1]_i_7_n_1 ;
  wire \mem_wordsize[1]_i_8_n_1 ;
  wire \mem_wordsize_reg_n_1_[0] ;
  wire \mem_wordsize_reg_n_1_[1] ;
  wire \mem_wstrb[3]_i_1_n_1 ;
  wire \mem_wstrb_reg[0]_0 ;
  wire [1:0]\mem_wstrb_reg[0]_1 ;
  wire [1:0]\mem_wstrb_reg[0]_2 ;
  wire [1:0]\mem_wstrb_reg[0]_3 ;
  wire [1:0]\mem_wstrb_reg[0]_4 ;
  wire \mem_wstrb_reg[0]_5 ;
  wire [1:0]\mem_wstrb_reg[1]_0 ;
  wire [1:0]\mem_wstrb_reg[1]_1 ;
  wire [1:0]\mem_wstrb_reg[1]_2 ;
  wire [1:0]\mem_wstrb_reg[1]_3 ;
  wire \mem_wstrb_reg[2]_0 ;
  wire [1:0]\mem_wstrb_reg[2]_1 ;
  wire [1:0]\mem_wstrb_reg[2]_2 ;
  wire [1:0]\mem_wstrb_reg[2]_3 ;
  wire [1:0]\mem_wstrb_reg[2]_4 ;
  wire [1:0]\mem_wstrb_reg[3]_0 ;
  wire [1:0]\mem_wstrb_reg[3]_1 ;
  wire [0:0]\mem_wstrb_reg[3]_2 ;
  wire n_0_1040_BUFG_inst_n_1;
  wire [3:1]p_0_in;
  wire p_0_in0;
  wire [2:0]p_0_in_1;
  wire [31:0]p_1_in;
  wire [4:0]p_1_in_0;
  wire [30:2]p_2_in;
  wire pcpi_div_n_10;
  wire pcpi_div_n_11;
  wire pcpi_div_n_12;
  wire pcpi_div_n_13;
  wire pcpi_div_n_14;
  wire pcpi_div_n_15;
  wire pcpi_div_n_16;
  wire pcpi_div_n_17;
  wire pcpi_div_n_18;
  wire pcpi_div_n_19;
  wire pcpi_div_n_20;
  wire pcpi_div_n_21;
  wire pcpi_div_n_22;
  wire pcpi_div_n_23;
  wire pcpi_div_n_24;
  wire pcpi_div_n_25;
  wire pcpi_div_n_26;
  wire pcpi_div_n_27;
  wire pcpi_div_n_28;
  wire pcpi_div_n_29;
  wire pcpi_div_n_30;
  wire pcpi_div_n_31;
  wire pcpi_div_n_32;
  wire pcpi_div_n_33;
  wire pcpi_div_n_34;
  wire pcpi_div_n_35;
  wire pcpi_div_n_36;
  wire pcpi_div_n_37;
  wire pcpi_div_n_38;
  wire pcpi_div_n_39;
  wire pcpi_div_n_4;
  wire pcpi_div_n_7;
  wire pcpi_div_n_8;
  wire pcpi_div_n_9;
  wire pcpi_div_ready;
  wire [1:0]\pcpi_insn_reg[1]_0 ;
  wire \pcpi_insn_reg_n_1_[12] ;
  wire \pcpi_insn_reg_n_1_[13] ;
  wire \pcpi_insn_reg_n_1_[14] ;
  wire \pcpi_insn_reg_n_1_[25] ;
  wire \pcpi_insn_reg_n_1_[26] ;
  wire \pcpi_insn_reg_n_1_[27] ;
  wire \pcpi_insn_reg_n_1_[28] ;
  wire \pcpi_insn_reg_n_1_[29] ;
  wire \pcpi_insn_reg_n_1_[2] ;
  wire \pcpi_insn_reg_n_1_[30] ;
  wire \pcpi_insn_reg_n_1_[31] ;
  wire \pcpi_insn_reg_n_1_[3] ;
  wire \pcpi_insn_reg_n_1_[4] ;
  wire \pcpi_insn_reg_n_1_[5] ;
  wire \pcpi_insn_reg_n_1_[6] ;
  wire pcpi_mul_n_1;
  wire pcpi_mul_n_10;
  wire pcpi_mul_n_11;
  wire pcpi_mul_n_12;
  wire pcpi_mul_n_13;
  wire pcpi_mul_n_14;
  wire pcpi_mul_n_15;
  wire pcpi_mul_n_16;
  wire pcpi_mul_n_17;
  wire pcpi_mul_n_18;
  wire pcpi_mul_n_19;
  wire pcpi_mul_n_2;
  wire pcpi_mul_n_3;
  wire pcpi_mul_n_37;
  wire pcpi_mul_n_39;
  wire pcpi_mul_n_4;
  wire pcpi_mul_n_41;
  wire pcpi_mul_n_42;
  wire pcpi_mul_n_5;
  wire pcpi_mul_n_6;
  wire pcpi_mul_n_7;
  wire pcpi_mul_n_76;
  wire pcpi_mul_n_77;
  wire pcpi_mul_n_8;
  wire pcpi_mul_n_81;
  wire pcpi_mul_n_82;
  wire pcpi_mul_n_84;
  wire pcpi_mul_n_85;
  wire pcpi_mul_n_86;
  wire pcpi_mul_n_87;
  wire pcpi_mul_n_88;
  wire pcpi_mul_n_9;
  wire pcpi_mul_ready;
  wire pcpi_ready_reg;
  wire pcpi_timeout;
  wire [3:0]pcpi_timeout_counter0;
  wire \pcpi_timeout_counter[1]_i_1_n_1 ;
  wire \pcpi_timeout_counter[3]_i_2_n_1 ;
  wire [3:0]pcpi_timeout_counter_reg;
  wire pcpi_timeout_i_1_n_1;
  wire pcpi_valid_reg_0;
  wire pcpi_valid_reg_1;
  wire \quotient_msk_reg[16] ;
  wire [0:0]\quotient_msk_reg[31] ;
  wire [31:0]ram_i_req;
  wire [9:0]ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_7_0;
  wire [9:0]\ram_w_addr_reg[9] ;
  wire [9:0]\ram_w_addr_reg[9]_0 ;
  wire recv_buf_valid;
  wire recv_buf_valid_i_2_n_1;
  wire recv_buf_valid_reg;
  wire [0:0]recv_buf_valid_reg_0;
  wire \reg_next_pc[13]_i_6_n_1 ;
  wire \reg_next_pc[13]_i_7_n_1 ;
  wire \reg_next_pc[13]_i_8_n_1 ;
  wire \reg_next_pc[13]_i_9_n_1 ;
  wire \reg_next_pc[17]_i_6_n_1 ;
  wire \reg_next_pc[17]_i_7_n_1 ;
  wire \reg_next_pc[17]_i_8_n_1 ;
  wire \reg_next_pc[17]_i_9_n_1 ;
  wire \reg_next_pc[1]_i_1_n_1 ;
  wire \reg_next_pc[21]_i_2_n_1 ;
  wire \reg_next_pc[21]_i_3_n_1 ;
  wire \reg_next_pc[21]_i_4_n_1 ;
  wire \reg_next_pc[21]_i_5_n_1 ;
  wire \reg_next_pc[25]_i_2_n_1 ;
  wire \reg_next_pc[25]_i_3_n_1 ;
  wire \reg_next_pc[25]_i_4_n_1 ;
  wire \reg_next_pc[25]_i_5_n_1 ;
  wire \reg_next_pc[29]_i_2_n_1 ;
  wire \reg_next_pc[29]_i_3_n_1 ;
  wire \reg_next_pc[29]_i_4_n_1 ;
  wire \reg_next_pc[2]_i_6_n_1 ;
  wire \reg_next_pc[2]_i_7_n_1 ;
  wire \reg_next_pc[2]_i_8_n_1 ;
  wire \reg_next_pc[2]_i_9_n_1 ;
  wire \reg_next_pc[5]_i_6_n_1 ;
  wire \reg_next_pc[5]_i_7_n_1 ;
  wire \reg_next_pc[5]_i_8_n_1 ;
  wire \reg_next_pc[5]_i_9_n_1 ;
  wire \reg_next_pc[9]_i_6_n_1 ;
  wire \reg_next_pc[9]_i_7_n_1 ;
  wire \reg_next_pc[9]_i_8_n_1 ;
  wire \reg_next_pc[9]_i_9_n_1 ;
  wire [31:1]reg_next_pc_reg;
  wire \reg_next_pc_reg[13]_i_1_n_1 ;
  wire \reg_next_pc_reg[13]_i_1_n_5 ;
  wire \reg_next_pc_reg[13]_i_1_n_6 ;
  wire \reg_next_pc_reg[13]_i_1_n_7 ;
  wire \reg_next_pc_reg[13]_i_1_n_8 ;
  wire \reg_next_pc_reg[17]_i_1_n_1 ;
  wire \reg_next_pc_reg[17]_i_1_n_5 ;
  wire \reg_next_pc_reg[17]_i_1_n_6 ;
  wire \reg_next_pc_reg[17]_i_1_n_7 ;
  wire \reg_next_pc_reg[17]_i_1_n_8 ;
  wire \reg_next_pc_reg[21]_i_1_n_1 ;
  wire \reg_next_pc_reg[21]_i_1_n_5 ;
  wire \reg_next_pc_reg[21]_i_1_n_6 ;
  wire \reg_next_pc_reg[21]_i_1_n_7 ;
  wire \reg_next_pc_reg[21]_i_1_n_8 ;
  wire \reg_next_pc_reg[25]_i_1_n_1 ;
  wire \reg_next_pc_reg[25]_i_1_n_5 ;
  wire \reg_next_pc_reg[25]_i_1_n_6 ;
  wire \reg_next_pc_reg[25]_i_1_n_7 ;
  wire \reg_next_pc_reg[25]_i_1_n_8 ;
  wire \reg_next_pc_reg[29]_i_1_n_6 ;
  wire \reg_next_pc_reg[29]_i_1_n_7 ;
  wire \reg_next_pc_reg[29]_i_1_n_8 ;
  wire \reg_next_pc_reg[2]_i_1_n_1 ;
  wire \reg_next_pc_reg[2]_i_1_n_5 ;
  wire \reg_next_pc_reg[2]_i_1_n_6 ;
  wire \reg_next_pc_reg[2]_i_1_n_7 ;
  wire \reg_next_pc_reg[5]_i_1_n_1 ;
  wire \reg_next_pc_reg[5]_i_1_n_5 ;
  wire \reg_next_pc_reg[5]_i_1_n_6 ;
  wire \reg_next_pc_reg[5]_i_1_n_7 ;
  wire \reg_next_pc_reg[5]_i_1_n_8 ;
  wire \reg_next_pc_reg[9]_i_1_n_1 ;
  wire \reg_next_pc_reg[9]_i_1_n_5 ;
  wire \reg_next_pc_reg[9]_i_1_n_6 ;
  wire \reg_next_pc_reg[9]_i_1_n_7 ;
  wire \reg_next_pc_reg[9]_i_1_n_8 ;
  wire [31:0]reg_op1;
  wire [31:0]reg_op11;
  wire \reg_op1[17]_i_2_n_1 ;
  wire \reg_op1[18]_i_2_n_1 ;
  wire \reg_op1[19]_i_2_n_1 ;
  wire \reg_op1[20]_i_2_n_1 ;
  wire \reg_op1[21]_i_2_n_1 ;
  wire \reg_op1[22]_i_2_n_1 ;
  wire \reg_op1[23]_i_2_n_1 ;
  wire \reg_op1[23]_i_4_n_1 ;
  wire \reg_op1[23]_i_5_n_1 ;
  wire \reg_op1[23]_i_6_n_1 ;
  wire \reg_op1[23]_i_7_n_1 ;
  wire \reg_op1[24]_i_2_n_1 ;
  wire \reg_op1[25]_i_2_n_1 ;
  wire \reg_op1[26]_i_2_n_1 ;
  wire \reg_op1[27]_i_2_n_1 ;
  wire \reg_op1[27]_i_4_n_1 ;
  wire \reg_op1[27]_i_5_n_1 ;
  wire \reg_op1[27]_i_6_n_1 ;
  wire \reg_op1[27]_i_7_n_1 ;
  wire \reg_op1[28]_i_2_n_1 ;
  wire \reg_op1[29]_i_2_n_1 ;
  wire \reg_op1[30]_i_2_n_1 ;
  wire \reg_op1[31]_i_2_n_1 ;
  wire \reg_op1[31]_i_4_n_1 ;
  wire \reg_op1[31]_i_5_n_1 ;
  wire \reg_op1[31]_i_6_n_1 ;
  wire \reg_op1[31]_i_7_n_1 ;
  wire \reg_op1_reg[23]_i_3_n_1 ;
  wire \reg_op1_reg[23]_i_3_n_5 ;
  wire \reg_op1_reg[23]_i_3_n_6 ;
  wire \reg_op1_reg[23]_i_3_n_7 ;
  wire \reg_op1_reg[23]_i_3_n_8 ;
  wire \reg_op1_reg[27]_i_3_n_1 ;
  wire \reg_op1_reg[27]_i_3_n_5 ;
  wire \reg_op1_reg[27]_i_3_n_6 ;
  wire \reg_op1_reg[27]_i_3_n_7 ;
  wire \reg_op1_reg[27]_i_3_n_8 ;
  wire \reg_op1_reg[31]_i_3_n_5 ;
  wire \reg_op1_reg[31]_i_3_n_6 ;
  wire \reg_op1_reg[31]_i_3_n_7 ;
  wire \reg_op1_reg[31]_i_3_n_8 ;
  wire \reg_op1_reg_n_1_[0] ;
  wire \reg_op1_reg_n_1_[10] ;
  wire \reg_op1_reg_n_1_[11] ;
  wire \reg_op1_reg_n_1_[12] ;
  wire \reg_op1_reg_n_1_[13] ;
  wire \reg_op1_reg_n_1_[14] ;
  wire \reg_op1_reg_n_1_[15] ;
  wire \reg_op1_reg_n_1_[16] ;
  wire \reg_op1_reg_n_1_[17] ;
  wire \reg_op1_reg_n_1_[18] ;
  wire \reg_op1_reg_n_1_[19] ;
  wire \reg_op1_reg_n_1_[1] ;
  wire \reg_op1_reg_n_1_[20] ;
  wire \reg_op1_reg_n_1_[21] ;
  wire \reg_op1_reg_n_1_[22] ;
  wire \reg_op1_reg_n_1_[23] ;
  wire \reg_op1_reg_n_1_[24] ;
  wire \reg_op1_reg_n_1_[25] ;
  wire \reg_op1_reg_n_1_[26] ;
  wire \reg_op1_reg_n_1_[27] ;
  wire \reg_op1_reg_n_1_[28] ;
  wire \reg_op1_reg_n_1_[29] ;
  wire \reg_op1_reg_n_1_[2] ;
  wire \reg_op1_reg_n_1_[30] ;
  wire \reg_op1_reg_n_1_[31] ;
  wire \reg_op1_reg_n_1_[3] ;
  wire \reg_op1_reg_n_1_[4] ;
  wire \reg_op1_reg_n_1_[5] ;
  wire \reg_op1_reg_n_1_[6] ;
  wire \reg_op1_reg_n_1_[7] ;
  wire \reg_op1_reg_n_1_[8] ;
  wire \reg_op1_reg_n_1_[9] ;
  wire \reg_op2[17]_i_1_n_1 ;
  wire \reg_op2[18]_i_1_n_1 ;
  wire \reg_op2[19]_i_1_n_1 ;
  wire \reg_op2[20]_i_1_n_1 ;
  wire \reg_op2[21]_i_1_n_1 ;
  wire \reg_op2[22]_i_1_n_1 ;
  wire \reg_op2[23]_i_1_n_1 ;
  wire \reg_op2[24]_i_1_n_1 ;
  wire \reg_op2[25]_i_1_n_1 ;
  wire \reg_op2[26]_i_1_n_1 ;
  wire \reg_op2[27]_i_1_n_1 ;
  wire \reg_op2[28]_i_1_n_1 ;
  wire \reg_op2[29]_i_1_n_1 ;
  wire \reg_op2[30]_i_1_n_1 ;
  wire \reg_op2[31]_i_1_n_1 ;
  wire \reg_op2_reg_n_1_[0] ;
  wire \reg_op2_reg_n_1_[10] ;
  wire \reg_op2_reg_n_1_[11] ;
  wire \reg_op2_reg_n_1_[12] ;
  wire \reg_op2_reg_n_1_[13] ;
  wire \reg_op2_reg_n_1_[14] ;
  wire \reg_op2_reg_n_1_[15] ;
  wire \reg_op2_reg_n_1_[16] ;
  wire \reg_op2_reg_n_1_[17] ;
  wire \reg_op2_reg_n_1_[18] ;
  wire \reg_op2_reg_n_1_[19] ;
  wire \reg_op2_reg_n_1_[1] ;
  wire \reg_op2_reg_n_1_[20] ;
  wire \reg_op2_reg_n_1_[21] ;
  wire \reg_op2_reg_n_1_[22] ;
  wire \reg_op2_reg_n_1_[23] ;
  wire \reg_op2_reg_n_1_[24] ;
  wire \reg_op2_reg_n_1_[25] ;
  wire \reg_op2_reg_n_1_[26] ;
  wire \reg_op2_reg_n_1_[27] ;
  wire \reg_op2_reg_n_1_[28] ;
  wire \reg_op2_reg_n_1_[29] ;
  wire \reg_op2_reg_n_1_[2] ;
  wire \reg_op2_reg_n_1_[30] ;
  wire \reg_op2_reg_n_1_[31] ;
  wire \reg_op2_reg_n_1_[3] ;
  wire \reg_op2_reg_n_1_[4] ;
  wire \reg_op2_reg_n_1_[5] ;
  wire \reg_op2_reg_n_1_[6] ;
  wire \reg_op2_reg_n_1_[7] ;
  wire \reg_op2_reg_n_1_[8] ;
  wire \reg_op2_reg_n_1_[9] ;
  wire [31:0]reg_out;
  wire \reg_out[0]_i_4_n_1 ;
  wire \reg_out[10]_i_3_n_1 ;
  wire \reg_out[10]_i_4_n_1 ;
  wire \reg_out[11]_i_2_n_1 ;
  wire \reg_out[11]_i_4_n_1 ;
  wire \reg_out[12]_i_3_n_1 ;
  wire \reg_out[12]_i_4_n_1 ;
  wire \reg_out[12]_i_6_n_1 ;
  wire \reg_out[12]_i_7_n_1 ;
  wire \reg_out[12]_i_8_n_1 ;
  wire \reg_out[12]_i_9_n_1 ;
  wire \reg_out[13]_i_2_n_1 ;
  wire \reg_out[13]_i_4_n_1 ;
  wire \reg_out[14]_i_3_n_1 ;
  wire \reg_out[14]_i_4_n_1 ;
  wire \reg_out[15]_i_3_n_1 ;
  wire \reg_out[15]_i_4_n_1 ;
  wire \reg_out[15]_i_6_n_1 ;
  wire \reg_out[16]_i_2_n_1 ;
  wire \reg_out[16]_i_4_n_1 ;
  wire \reg_out[16]_i_6_n_1 ;
  wire \reg_out[16]_i_7_n_1 ;
  wire \reg_out[16]_i_8_n_1 ;
  wire \reg_out[16]_i_9_n_1 ;
  wire \reg_out[17]_i_2_n_1 ;
  wire \reg_out[17]_i_4_n_1 ;
  wire \reg_out[18]_i_3_n_1 ;
  wire \reg_out[18]_i_4_n_1 ;
  wire \reg_out[19]_i_3_n_1 ;
  wire \reg_out[19]_i_4_n_1 ;
  wire \reg_out[1]_i_4_n_1 ;
  wire \reg_out[20]_i_2_n_1 ;
  wire \reg_out[20]_i_4_n_1 ;
  wire \reg_out[20]_i_6_n_1 ;
  wire \reg_out[20]_i_7_n_1 ;
  wire \reg_out[20]_i_8_n_1 ;
  wire \reg_out[20]_i_9_n_1 ;
  wire \reg_out[21]_i_2_n_1 ;
  wire \reg_out[21]_i_4_n_1 ;
  wire \reg_out[22]_i_3_n_1 ;
  wire \reg_out[22]_i_4_n_1 ;
  wire \reg_out[23]_i_2_n_1 ;
  wire \reg_out[23]_i_4_n_1 ;
  wire \reg_out[24]_i_3_n_1 ;
  wire \reg_out[24]_i_4_n_1 ;
  wire \reg_out[24]_i_6_n_1 ;
  wire \reg_out[24]_i_7_n_1 ;
  wire \reg_out[24]_i_8_n_1 ;
  wire \reg_out[24]_i_9_n_1 ;
  wire \reg_out[25]_i_2_n_1 ;
  wire \reg_out[25]_i_4_n_1 ;
  wire \reg_out[26]_i_3_n_1 ;
  wire \reg_out[26]_i_4_n_1 ;
  wire \reg_out[27]_i_3_n_1 ;
  wire \reg_out[27]_i_4_n_1 ;
  wire \reg_out[28]_i_3_n_1 ;
  wire \reg_out[28]_i_4_n_1 ;
  wire \reg_out[28]_i_6_n_1 ;
  wire \reg_out[28]_i_7_n_1 ;
  wire \reg_out[28]_i_8_n_1 ;
  wire \reg_out[28]_i_9_n_1 ;
  wire \reg_out[29]_i_2_n_1 ;
  wire \reg_out[29]_i_4_n_1 ;
  wire \reg_out[2]_i_3_n_1 ;
  wire \reg_out[30]_i_2_n_1 ;
  wire \reg_out[30]_i_4_n_1 ;
  wire \reg_out[31]_i_18_n_1 ;
  wire \reg_out[31]_i_19_n_1 ;
  wire \reg_out[31]_i_20_n_1 ;
  wire \reg_out[31]_i_2_n_1 ;
  wire \reg_out[31]_i_4_n_1 ;
  wire \reg_out[31]_i_5_n_1 ;
  wire \reg_out[31]_i_9_n_1 ;
  wire \reg_out[3]_i_4_n_1 ;
  wire \reg_out[4]_i_5_n_1 ;
  wire \reg_out[4]_i_6_n_1 ;
  wire \reg_out[4]_i_7_n_1 ;
  wire \reg_out[4]_i_8_n_1 ;
  wire \reg_out[4]_i_9_n_1 ;
  wire \reg_out[5]_i_4_n_1 ;
  wire \reg_out[6]_i_4_n_1 ;
  wire \reg_out[7]_i_4_n_1 ;
  wire \reg_out[7]_i_6_n_1 ;
  wire \reg_out[7]_i_7_n_1 ;
  wire \reg_out[7]_i_8_n_1 ;
  wire \reg_out[7]_i_9_n_1 ;
  wire \reg_out[8]_i_3_n_1 ;
  wire \reg_out[8]_i_4_n_1 ;
  wire \reg_out[9]_i_3_n_1 ;
  wire \reg_out[9]_i_4_n_1 ;
  wire \reg_out_reg[12]_i_5_n_1 ;
  wire \reg_out_reg[12]_i_5_n_5 ;
  wire \reg_out_reg[12]_i_5_n_6 ;
  wire \reg_out_reg[12]_i_5_n_7 ;
  wire \reg_out_reg[12]_i_5_n_8 ;
  wire \reg_out_reg[16]_i_5_n_1 ;
  wire \reg_out_reg[16]_i_5_n_5 ;
  wire \reg_out_reg[16]_i_5_n_6 ;
  wire \reg_out_reg[16]_i_5_n_7 ;
  wire \reg_out_reg[16]_i_5_n_8 ;
  wire \reg_out_reg[20]_i_5_n_1 ;
  wire \reg_out_reg[20]_i_5_n_5 ;
  wire \reg_out_reg[20]_i_5_n_6 ;
  wire \reg_out_reg[20]_i_5_n_7 ;
  wire \reg_out_reg[20]_i_5_n_8 ;
  wire \reg_out_reg[24]_i_5_n_1 ;
  wire \reg_out_reg[24]_i_5_n_5 ;
  wire \reg_out_reg[24]_i_5_n_6 ;
  wire \reg_out_reg[24]_i_5_n_7 ;
  wire \reg_out_reg[24]_i_5_n_8 ;
  wire \reg_out_reg[28]_i_5_n_1 ;
  wire \reg_out_reg[28]_i_5_n_5 ;
  wire \reg_out_reg[28]_i_5_n_6 ;
  wire \reg_out_reg[28]_i_5_n_7 ;
  wire \reg_out_reg[28]_i_5_n_8 ;
  wire \reg_out_reg[31]_i_8_n_6 ;
  wire \reg_out_reg[31]_i_8_n_7 ;
  wire \reg_out_reg[31]_i_8_n_8 ;
  wire \reg_out_reg[4]_i_3_n_1 ;
  wire \reg_out_reg[4]_i_3_n_5 ;
  wire \reg_out_reg[4]_i_3_n_6 ;
  wire \reg_out_reg[4]_i_3_n_7 ;
  wire \reg_out_reg[7]_i_3_n_1 ;
  wire \reg_out_reg[7]_i_3_n_5 ;
  wire \reg_out_reg[7]_i_3_n_6 ;
  wire \reg_out_reg[7]_i_3_n_7 ;
  wire \reg_out_reg[7]_i_3_n_8 ;
  wire \reg_out_reg_n_1_[0] ;
  wire \reg_out_reg_n_1_[10] ;
  wire \reg_out_reg_n_1_[11] ;
  wire \reg_out_reg_n_1_[12] ;
  wire \reg_out_reg_n_1_[13] ;
  wire \reg_out_reg_n_1_[14] ;
  wire \reg_out_reg_n_1_[15] ;
  wire \reg_out_reg_n_1_[16] ;
  wire \reg_out_reg_n_1_[17] ;
  wire \reg_out_reg_n_1_[18] ;
  wire \reg_out_reg_n_1_[19] ;
  wire \reg_out_reg_n_1_[1] ;
  wire \reg_out_reg_n_1_[20] ;
  wire \reg_out_reg_n_1_[21] ;
  wire \reg_out_reg_n_1_[22] ;
  wire \reg_out_reg_n_1_[23] ;
  wire \reg_out_reg_n_1_[24] ;
  wire \reg_out_reg_n_1_[25] ;
  wire \reg_out_reg_n_1_[26] ;
  wire \reg_out_reg_n_1_[27] ;
  wire \reg_out_reg_n_1_[28] ;
  wire \reg_out_reg_n_1_[29] ;
  wire \reg_out_reg_n_1_[2] ;
  wire \reg_out_reg_n_1_[30] ;
  wire \reg_out_reg_n_1_[31] ;
  wire \reg_out_reg_n_1_[3] ;
  wire \reg_out_reg_n_1_[4] ;
  wire \reg_out_reg_n_1_[5] ;
  wire \reg_out_reg_n_1_[6] ;
  wire \reg_out_reg_n_1_[7] ;
  wire \reg_out_reg_n_1_[8] ;
  wire \reg_out_reg_n_1_[9] ;
  wire reg_pc;
  wire \reg_pc_reg_n_1_[10] ;
  wire \reg_pc_reg_n_1_[11] ;
  wire \reg_pc_reg_n_1_[12] ;
  wire \reg_pc_reg_n_1_[13] ;
  wire \reg_pc_reg_n_1_[14] ;
  wire \reg_pc_reg_n_1_[15] ;
  wire \reg_pc_reg_n_1_[16] ;
  wire \reg_pc_reg_n_1_[17] ;
  wire \reg_pc_reg_n_1_[18] ;
  wire \reg_pc_reg_n_1_[19] ;
  wire \reg_pc_reg_n_1_[1] ;
  wire \reg_pc_reg_n_1_[20] ;
  wire \reg_pc_reg_n_1_[21] ;
  wire \reg_pc_reg_n_1_[22] ;
  wire \reg_pc_reg_n_1_[23] ;
  wire \reg_pc_reg_n_1_[24] ;
  wire \reg_pc_reg_n_1_[25] ;
  wire \reg_pc_reg_n_1_[26] ;
  wire \reg_pc_reg_n_1_[27] ;
  wire \reg_pc_reg_n_1_[28] ;
  wire \reg_pc_reg_n_1_[29] ;
  wire \reg_pc_reg_n_1_[2] ;
  wire \reg_pc_reg_n_1_[30] ;
  wire \reg_pc_reg_n_1_[31] ;
  wire \reg_pc_reg_n_1_[3] ;
  wire \reg_pc_reg_n_1_[4] ;
  wire \reg_pc_reg_n_1_[5] ;
  wire \reg_pc_reg_n_1_[6] ;
  wire \reg_pc_reg_n_1_[7] ;
  wire \reg_pc_reg_n_1_[8] ;
  wire \reg_pc_reg_n_1_[9] ;
  wire [31:0]reg_sh1;
  wire rst_soft;
  wire rst_soft_i_2_n_1;
  wire sel;
  wire sel_reg;
  wire [0:0]\send_bitcnt_reg[0] ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire [6:0]\send_pattern_reg[7] ;
  wire set_mem_do_rdata4_out;
  wire set_mem_do_wdata16_out;
  wire [36:0]slaves_req;
  wire sys_rst_int;
  wire trap_i_1_n_1;
  wire trap_reg_0;
  wire tx_en;
  wire tx_en_reg;
  wire wstrb_reg_i_2_n_1;
  wire [3:0]\NLW_alu_out_q_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[52]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[52]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_10_O_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_11_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_12_17_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_12_17_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_18_23_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_24_29_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_6_11_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_11_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_12_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_17_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_26_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_39_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_48_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_57_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_66_CO_UNCONNECTED;
  wire [3:0]\NLW_reg_next_pc_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[2]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_op1_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_op1_reg[27]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[12]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[16]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[20]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[24]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[28]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[7]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \CONTROL[3]_i_1 
       (.I0(p_2_in[4]),
        .I1(p_2_in[3]),
        .I2(p_2_in[2]),
        .I3(\NK[7]_i_3_n_1 ),
        .I4(cpu_d_req__0),
        .I5(\mem_wstrb_reg[0]_0 ),
        .O(CONTROL1));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \DATA_LABEL[7]_i_1 
       (.I0(p_2_in[3]),
        .I1(p_2_in[4]),
        .I2(p_2_in[2]),
        .I3(\NK[7]_i_3_n_1 ),
        .I4(cpu_d_req__0),
        .I5(\mem_wstrb_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \DATA_X[15]_i_1 
       (.I0(p_2_in[3]),
        .I1(p_2_in[2]),
        .I2(\NK[7]_i_3_n_1 ),
        .I3(p_2_in[4]),
        .I4(\mem_wstrb_reg[0]_0 ),
        .I5(cpu_d_req__0),
        .O(\mem_addr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \DATA_Y[15]_i_1 
       (.I0(p_2_in[4]),
        .I1(p_2_in[2]),
        .I2(p_2_in[3]),
        .I3(\NK[7]_i_3_n_1 ),
        .I4(cpu_d_req__0),
        .I5(\mem_wstrb_reg[0]_0 ),
        .O(\mem_addr_reg[4]_0 ));
  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  LUT5 #(
    .INIT(32'h00200000)) 
    \NK[0]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[0]),
        .O(slaves_req[20]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \NK[1]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[1]),
        .O(slaves_req[21]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \NK[2]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[2]),
        .O(slaves_req[22]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \NK[3]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[3]),
        .O(slaves_req[23]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \NK[4]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[4]),
        .O(slaves_req[24]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \NK[5]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[5]),
        .O(slaves_req[25]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \NK[6]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[6]),
        .O(slaves_req[26]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \NK[7]_i_1 
       (.I0(p_2_in[3]),
        .I1(p_2_in[2]),
        .I2(\NK[7]_i_3_n_1 ),
        .I3(p_2_in[4]),
        .I4(\mem_wstrb_reg[0]_0 ),
        .I5(cpu_d_req__0),
        .O(\mem_addr_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \NK[7]_i_2 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[7]),
        .O(slaves_req[27]));
  LUT4 #(
    .INIT(16'h0400)) 
    \NK[7]_i_3 
       (.I0(p_2_in[29]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\NK[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \TIMER_ENABLE[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(\TIMER_RESET_reg[0] ),
        .I2(p_2_in[3]),
        .I3(\TIMER_SAMPLE[0]_i_4_n_1 ),
        .I4(\TIMER_ENABLE[0]_i_2_n_1 ),
        .I5(TIMER_ENABLE),
        .O(\mem_wdata_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \TIMER_ENABLE[0]_i_2 
       (.I0(p_2_in[2]),
        .I1(p_2_in[4]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(mem_instr_reg_0),
        .I5(Q),
        .O(\TIMER_ENABLE[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \TIMER_RESET[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(\TIMER_RESET_reg[0] ),
        .I2(p_2_in[4]),
        .I3(\TIMER_SAMPLE[0]_i_4_n_1 ),
        .I4(\TIMER_RESET[0]_i_2_n_1 ),
        .I5(TIMER_RESET),
        .O(\mem_wdata_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF1FFFFFFFFFF)) 
    \TIMER_RESET[0]_i_2 
       (.I0(p_2_in[2]),
        .I1(p_2_in[3]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(mem_instr_reg_0),
        .I5(Q),
        .O(\TIMER_RESET[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \TIMER_SAMPLE[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(\TIMER_RESET_reg[0] ),
        .I2(\TIMER_SAMPLE[0]_i_3_n_1 ),
        .I3(\TIMER_SAMPLE[0]_i_4_n_1 ),
        .I4(p_2_in[3]),
        .I5(\TIMER_SAMPLE_reg[0] ),
        .O(\mem_wdata_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF1FFFFFFFFFF)) 
    \TIMER_SAMPLE[0]_i_3 
       (.I0(p_2_in[2]),
        .I1(p_2_in[4]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(mem_instr_reg_0),
        .I5(Q),
        .O(\TIMER_SAMPLE[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \TIMER_SAMPLE[0]_i_4 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\TIMER_SAMPLE[0]_i_4_n_1 ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT5 #(
    .INIT(32'h00200000)) 
    \XX[10]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[10]),
        .O(slaves_req[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \XX[11]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[11]),
        .O(slaves_req[31]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \XX[12]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[12]),
        .O(slaves_req[32]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \XX[13]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[13]),
        .O(slaves_req[33]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \XX[14]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[14]),
        .O(slaves_req[34]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \XX[15]_i_1 
       (.I0(p_2_in[3]),
        .I1(p_2_in[2]),
        .I2(\NK[7]_i_3_n_1 ),
        .I3(p_2_in[4]),
        .I4(\mem_wstrb_reg[0]_0 ),
        .I5(cpu_d_req__0),
        .O(\mem_addr_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \XX[15]_i_2 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[15]),
        .O(slaves_req[35]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \XX[8]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[8]),
        .O(slaves_req[28]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \XX[9]_i_1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[9]),
        .O(slaves_req[29]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \YY[15]_i_1 
       (.I0(p_2_in[2]),
        .I1(p_2_in[3]),
        .I2(\NK[7]_i_3_n_1 ),
        .I3(p_2_in[4]),
        .I4(\mem_wstrb_reg[0]_0 ),
        .I5(cpu_d_req__0),
        .O(\mem_addr_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \address_reg[0]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[2]),
        .O(slaves_req[16]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \address_reg[1]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[3]),
        .O(slaves_req[17]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \address_reg[2]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[4]),
        .O(slaves_req[18]));
  LUT6 #(
    .INIT(64'h8BBB8BBB8BBB8B88)) 
    \alu_out_q[0]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_8 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[0]_i_2_n_1 ),
        .I3(\alu_out_q[31]_i_5_n_1 ),
        .I4(\alu_out_q[0]_i_3_n_1 ),
        .I5(\alu_out_q[0]_i_4_n_1 ),
        .O(\alu_out_q[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \alu_out_q[0]_i_10 
       (.I0(\alu_out_q[4]_i_16_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[4]_i_17_n_1 ),
        .I3(\alu_out_q[0]_i_15_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[0]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[0]_i_11 
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\reg_op1_reg_n_1_[13] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[21] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[5] ),
        .O(\alu_out_q[0]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[0]_i_12 
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op1_reg_n_1_[9] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[17] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[1] ),
        .O(\alu_out_q[0]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_out_q[0]_i_13 
       (.I0(\reg_op1_reg_n_1_[8] ),
        .I1(\reg_op1_reg_n_1_[24] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[0] ),
        .O(\alu_out_q[0]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_out_q[0]_i_15 
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(\reg_op1_reg_n_1_[27] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[19] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[3] ),
        .O(\alu_out_q[0]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \alu_out_q[0]_i_16 
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(\reg_op1_reg_n_1_[26] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[2] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[18] ),
        .O(\alu_out_q[0]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hEFEAE5E04F4A4540)) 
    \alu_out_q[0]_i_17 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[22] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .I4(\reg_op1_reg_n_1_[14] ),
        .I5(\reg_op1_reg_n_1_[30] ),
        .O(\alu_out_q[0]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hB88BBBBB888B888B)) 
    \alu_out_q[0]_i_2 
       (.I0(decoder_trigger_i_3_n_1),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[0] ),
        .I4(\alu_out_q[4]_i_5_n_1 ),
        .I5(\alu_out_q[0]_i_5_n_1 ),
        .O(\alu_out_q[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0540004005450545)) 
    \alu_out_q[0]_i_3 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[0]_i_6_n_1 ),
        .I2(\alu_out_q[0]_i_7_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[0]_i_8_n_1 ),
        .I5(\alu_out_q[0]_i_9_n_1 ),
        .O(\alu_out_q[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \alu_out_q[0]_i_4 
       (.I0(instr_andi),
        .I1(instr_and),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[0] ),
        .O(\alu_out_q[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hEEEF)) 
    \alu_out_q[0]_i_5 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .O(\alu_out_q[0]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_out_q[0]_i_6 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[0]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[0]_i_7 
       (.I0(instr_slli),
        .I1(instr_sll),
        .O(\alu_out_q[0]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \alu_out_q[0]_i_8 
       (.I0(\alu_out_q[0]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[0]_i_11_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[0]_i_12_n_1 ),
        .O(\alu_out_q[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \alu_out_q[0]_i_9 
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\alu_out_q[0]_i_13_n_1 ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\alu_out_q[4]_i_12_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q_reg[0]_i_14_n_1 ),
        .O(\alu_out_q[0]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[10]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[10]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[10]_i_3_n_1 ),
        .O(\alu_out_q[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[10]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[10] ),
        .I5(\reg_op2_reg_n_1_[10] ),
        .O(\alu_out_q[10]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[10]_i_3 
       (.I0(\alu_out_q[10]_i_4_n_1 ),
        .I1(\alu_out_q[10]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[10] ),
        .I4(\reg_op1_reg_n_1_[10] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[10]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hA8FCA800)) 
    \alu_out_q[10]_i_4 
       (.I0(\alu_out_q[10]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[11]_i_11_n_1 ),
        .O(\alu_out_q[10]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF5C)) 
    \alu_out_q[10]_i_5 
       (.I0(\alu_out_q[11]_i_12_n_1 ),
        .I1(\alu_out_q[10]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[10]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[10]_i_6 
       (.I0(\alu_out_q[10]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[12]_i_8_n_1 ),
        .O(\alu_out_q[10]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[10]_i_7 
       (.I0(\alu_out_q[12]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[12]_i_10_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[10]_i_9_n_1 ),
        .O(\alu_out_q[10]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[10]_i_8 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[7] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[10]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \alu_out_q[10]_i_9 
       (.I0(\alu_out_q[14]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[4]_i_20_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[4]_i_21_n_1 ),
        .O(\alu_out_q[10]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[11]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[11]_i_3_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[11]_i_4_n_1 ),
        .O(\alu_out_q[11]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF8B)) 
    \alu_out_q[11]_i_10 
       (.I0(\alu_out_q[12]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[11]_i_12_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[11]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[11]_i_11 
       (.I0(\alu_out_q[11]_i_13_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[13]_i_9_n_1 ),
        .O(\alu_out_q[11]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[11]_i_12 
       (.I0(\alu_out_q[17]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[13]_i_8_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[15]_i_14_n_1 ),
        .I5(\alu_out_q[11]_i_14_n_1 ),
        .O(\alu_out_q[11]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \alu_out_q[11]_i_13 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[8] ),
        .O(\alu_out_q[11]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[11]_i_14 
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\alu_out_q[30]_i_10_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[27] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[11] ),
        .O(\alu_out_q[11]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[11]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[11] ),
        .I5(\reg_op2_reg_n_1_[11] ),
        .O(\alu_out_q[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[11]_i_4 
       (.I0(\alu_out_q[11]_i_9_n_1 ),
        .I1(\alu_out_q[11]_i_10_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[11] ),
        .I4(\reg_op1_reg_n_1_[11] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[11]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_5 
       (.I0(\reg_op2_reg_n_1_[11] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[11] ),
        .O(\alu_out_q[11]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_6 
       (.I0(\reg_op2_reg_n_1_[10] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[10] ),
        .O(\alu_out_q[11]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_7 
       (.I0(\reg_op2_reg_n_1_[9] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[9] ),
        .O(\alu_out_q[11]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_8 
       (.I0(\reg_op2_reg_n_1_[8] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[8] ),
        .O(\alu_out_q[11]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFCA800A8)) 
    \alu_out_q[11]_i_9 
       (.I0(\alu_out_q[12]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[11]_i_11_n_1 ),
        .O(\alu_out_q[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[12]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_8 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[12]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[12]_i_3_n_1 ),
        .O(\alu_out_q[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0A0A0EFE0)) 
    \alu_out_q[12]_i_10 
       (.I0(\alu_out_q[30]_i_10_n_1 ),
        .I1(\reg_op1_reg_n_1_[20] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[28] ),
        .O(\alu_out_q[12]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[12]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[12] ),
        .I5(\reg_op2_reg_n_1_[12] ),
        .O(\alu_out_q[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[12]_i_3 
       (.I0(\alu_out_q[12]_i_4_n_1 ),
        .I1(\alu_out_q[12]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[12] ),
        .I4(\reg_op1_reg_n_1_[12] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[12]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFCA800A8)) 
    \alu_out_q[12]_i_4 
       (.I0(\alu_out_q[13]_i_7_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[12]_i_6_n_1 ),
        .O(\alu_out_q[12]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF2E)) 
    \alu_out_q[12]_i_5 
       (.I0(\alu_out_q[12]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[13]_i_6_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[12]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[12]_i_6 
       (.I0(\alu_out_q[12]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[14]_i_8_n_1 ),
        .O(\alu_out_q[12]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[12]_i_7 
       (.I0(\alu_out_q[12]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[12]_i_10_n_1 ),
        .I3(\alu_out_q[14]_i_9_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[12]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \alu_out_q[12]_i_8 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[9] ),
        .O(\alu_out_q[12]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hF0F0FBF8)) 
    \alu_out_q[12]_i_9 
       (.I0(\reg_op1_reg_n_1_[24] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[30]_i_10_n_1 ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[12]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[13]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[13]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[13]_i_3_n_1 ),
        .O(\alu_out_q[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[13]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[13] ),
        .I5(\reg_op2_reg_n_1_[13] ),
        .O(\alu_out_q[13]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1010101)) 
    \alu_out_q[13]_i_3 
       (.I0(\alu_out_q[13]_i_4_n_1 ),
        .I1(\alu_out_q[13]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[13] ),
        .I4(\reg_op1_reg_n_1_[13] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[13]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00000074)) 
    \alu_out_q[13]_i_4 
       (.I0(\alu_out_q[14]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[13]_i_6_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[13]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hEE0E000E)) 
    \alu_out_q[13]_i_5 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[14]_i_6_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[13]_i_7_n_1 ),
        .O(\alu_out_q[13]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[13]_i_6 
       (.I0(\alu_out_q[19]_i_14_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[15]_i_14_n_1 ),
        .I3(\alu_out_q[17]_i_9_n_1 ),
        .I4(\alu_out_q[13]_i_8_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[13]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[13]_i_7 
       (.I0(\alu_out_q[13]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[15]_i_13_n_1 ),
        .O(\alu_out_q[13]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h3030101F3F3F101F)) 
    \alu_out_q[13]_i_8 
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\alu_out_q[30]_i_10_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[29] ),
        .O(\alu_out_q[13]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFF5F5F3F3)) 
    \alu_out_q[13]_i_9 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[10] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[13]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[14]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[14]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[14]_i_3_n_1 ),
        .O(\alu_out_q[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[14]_i_10 
       (.I0(\alu_out_q[30]_i_10_n_1 ),
        .I1(\reg_op1_reg_n_1_[22] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[14] ),
        .O(\alu_out_q[14]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[14]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[14] ),
        .I5(\reg_op2_reg_n_1_[14] ),
        .O(\alu_out_q[14]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[14]_i_3 
       (.I0(\alu_out_q[14]_i_4_n_1 ),
        .I1(\alu_out_q[14]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[14] ),
        .I4(\reg_op1_reg_n_1_[14] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[14]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[14]_i_4 
       (.I0(\alu_out_q[14]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[15]_i_11_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[14]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF5C)) 
    \alu_out_q[14]_i_5 
       (.I0(\alu_out_q[15]_i_12_n_1 ),
        .I1(\alu_out_q[14]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[14]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[14]_i_6 
       (.I0(\alu_out_q[14]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[16]_i_9_n_1 ),
        .O(\alu_out_q[14]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[14]_i_7 
       (.I0(\alu_out_q[16]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[14]_i_9_n_1 ),
        .O(\alu_out_q[14]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \alu_out_q[14]_i_8 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op1_reg_n_1_[3] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op1_reg_n_1_[11] ),
        .I5(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[14]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \alu_out_q[14]_i_9 
       (.I0(\alu_out_q[26]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[4]_i_20_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[14]_i_10_n_1 ),
        .O(\alu_out_q[14]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[15]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[15]_i_3_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[15]_i_4_n_1 ),
        .O(\alu_out_q[15]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[15]_i_10 
       (.I0(\alu_out_q[16]_i_6_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[15]_i_12_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[15]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[15]_i_11 
       (.I0(\alu_out_q[15]_i_13_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[17]_i_8_n_1 ),
        .O(\alu_out_q[15]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[15]_i_12 
       (.I0(\alu_out_q[19]_i_14_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[15]_i_14_n_1 ),
        .I3(\alu_out_q[21]_i_9_n_1 ),
        .I4(\alu_out_q[17]_i_9_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0B080B080000FFFF)) 
    \alu_out_q[15]_i_13 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .I4(\alu_out_q[15]_i_15_n_1 ),
        .I5(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[15]_i_14 
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\alu_out_q[30]_i_10_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[15] ),
        .O(\alu_out_q[15]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \alu_out_q[15]_i_15 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .O(\alu_out_q[15]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[15]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[15] ),
        .I5(\reg_op2_reg_n_1_[15] ),
        .O(\alu_out_q[15]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[15]_i_4 
       (.I0(\alu_out_q[15]_i_9_n_1 ),
        .I1(\alu_out_q[15]_i_10_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[15] ),
        .I4(\reg_op1_reg_n_1_[15] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[15]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_5 
       (.I0(\reg_op2_reg_n_1_[15] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[15] ),
        .O(\alu_out_q[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_6 
       (.I0(\reg_op2_reg_n_1_[14] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[14] ),
        .O(\alu_out_q[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_7 
       (.I0(\reg_op2_reg_n_1_[13] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[13] ),
        .O(\alu_out_q[15]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_8 
       (.I0(\reg_op2_reg_n_1_[12] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[12] ),
        .O(\alu_out_q[15]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h000EEE0E)) 
    \alu_out_q[15]_i_9 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[16]_i_7_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[15]_i_11_n_1 ),
        .O(\alu_out_q[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[16]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_8 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[16]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[16]_i_3_n_1 ),
        .O(\alu_out_q[16]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \alu_out_q[16]_i_10 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .O(\alu_out_q[16]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[16]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[16] ),
        .I5(\reg_op2_reg_n_1_[16] ),
        .O(\alu_out_q[16]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1010101)) 
    \alu_out_q[16]_i_3 
       (.I0(\alu_out_q[16]_i_4_n_1 ),
        .I1(\alu_out_q[16]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[16] ),
        .I4(\reg_op1_reg_n_1_[16] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[16]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \alu_out_q[16]_i_4 
       (.I0(\alu_out_q[16]_i_6_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[17]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[16]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h540054FC)) 
    \alu_out_q[16]_i_5 
       (.I0(\alu_out_q[16]_i_7_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[17]_i_6_n_1 ),
        .O(\alu_out_q[16]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[16]_i_6 
       (.I0(\alu_out_q[18]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[16]_i_8_n_1 ),
        .O(\alu_out_q[16]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[16]_i_7 
       (.I0(\alu_out_q[16]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[18]_i_8_n_1 ),
        .O(\alu_out_q[16]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \alu_out_q[16]_i_8 
       (.I0(\alu_out_q[28]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[20]_i_10_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[12]_i_9_n_1 ),
        .O(\alu_out_q[16]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0B080B080000FFFF)) 
    \alu_out_q[16]_i_9 
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .I4(\alu_out_q[16]_i_10_n_1 ),
        .I5(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[17]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[17]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[17]_i_3_n_1 ),
        .O(\alu_out_q[17]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[17]_i_10 
       (.I0(\reg_op1_reg_n_1_[6] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[14] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[17]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[17]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[17] ),
        .I5(\reg_op2_reg_n_1_[17] ),
        .O(\alu_out_q[17]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[17]_i_3 
       (.I0(\alu_out_q[17]_i_4_n_1 ),
        .I1(\alu_out_q[17]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[17] ),
        .I4(\reg_op1_reg_n_1_[17] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[17]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[17]_i_4 
       (.I0(\alu_out_q[17]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[18]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[17]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[17]_i_5 
       (.I0(\alu_out_q[17]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[18]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[17]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[17]_i_6 
       (.I0(\alu_out_q[17]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[19]_i_13_n_1 ),
        .O(\alu_out_q[17]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[17]_i_7 
       (.I0(\alu_out_q[23]_i_15_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[19]_i_14_n_1 ),
        .I3(\alu_out_q[21]_i_9_n_1 ),
        .I4(\alu_out_q[17]_i_9_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[17]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[17]_i_8 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[10] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[17]_i_10_n_1 ),
        .O(\alu_out_q[17]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[17]_i_9 
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[17] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_10_n_1 ),
        .O(\alu_out_q[17]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[18]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[18]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[18]_i_3_n_1 ),
        .O(\alu_out_q[18]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[18]_i_10 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[15] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[18]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[18]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[18] ),
        .I5(\reg_op2_reg_n_1_[18] ),
        .O(\alu_out_q[18]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[18]_i_3 
       (.I0(\alu_out_q[18]_i_4_n_1 ),
        .I1(\alu_out_q[18]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[18] ),
        .I4(\reg_op1_reg_n_1_[18] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[18]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[18]_i_4 
       (.I0(\alu_out_q[18]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[19]_i_11_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[18]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[18]_i_5 
       (.I0(\alu_out_q[19]_i_12_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[18]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[18]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[18]_i_6 
       (.I0(\alu_out_q[18]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[20]_i_8_n_1 ),
        .O(\alu_out_q[18]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[18]_i_7 
       (.I0(\alu_out_q[20]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[18]_i_9_n_1 ),
        .O(\alu_out_q[18]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[18]_i_8 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[11] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[18]_i_10_n_1 ),
        .O(\alu_out_q[18]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[18]_i_9 
       (.I0(\alu_out_q[22]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[26]_i_10_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[4]_i_20_n_1 ),
        .O(\alu_out_q[18]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[19]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[19]_i_3_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[19]_i_4_n_1 ),
        .O(\alu_out_q[19]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[19]_i_10 
       (.I0(\alu_out_q[19]_i_12_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[20]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[19]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[19]_i_11 
       (.I0(\alu_out_q[19]_i_13_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[21]_i_8_n_1 ),
        .O(\alu_out_q[19]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[19]_i_12 
       (.I0(\alu_out_q[25]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[21]_i_9_n_1 ),
        .I3(\alu_out_q[23]_i_15_n_1 ),
        .I4(\alu_out_q[19]_i_14_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[19]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \alu_out_q[19]_i_13 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[23]_i_13_n_1 ),
        .O(\alu_out_q[19]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[19]_i_14 
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[19] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_10_n_1 ),
        .O(\alu_out_q[19]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[19]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[19] ),
        .I5(\reg_op2_reg_n_1_[19] ),
        .O(\alu_out_q[19]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[19]_i_4 
       (.I0(\alu_out_q[19]_i_9_n_1 ),
        .I1(\alu_out_q[19]_i_10_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[19] ),
        .I4(\reg_op1_reg_n_1_[19] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[19]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_5 
       (.I0(\reg_op2_reg_n_1_[19] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[19] ),
        .O(\alu_out_q[19]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_6 
       (.I0(\reg_op2_reg_n_1_[18] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[18] ),
        .O(\alu_out_q[19]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_7 
       (.I0(\reg_op2_reg_n_1_[17] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[17] ),
        .O(\alu_out_q[19]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_8 
       (.I0(\reg_op2_reg_n_1_[16] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[16] ),
        .O(\alu_out_q[19]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h00FC5454)) 
    \alu_out_q[19]_i_9 
       (.I0(\alu_out_q[20]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[19]_i_11_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[19]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[1]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[1]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[1]_i_3_n_1 ),
        .O(\alu_out_q[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[1]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1010101)) 
    \alu_out_q[1]_i_3 
       (.I0(\alu_out_q[1]_i_4_n_1 ),
        .I1(\alu_out_q[1]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[1]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h000000A3)) 
    \alu_out_q[1]_i_4 
       (.I0(\alu_out_q[2]_i_6_n_1 ),
        .I1(\alu_out_q[0]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[1]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h000EEE0E)) 
    \alu_out_q[1]_i_5 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[2]_i_7_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[0]_i_6_n_1 ),
        .O(\alu_out_q[1]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[20]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_8 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[20]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[20]_i_3_n_1 ),
        .O(\alu_out_q[20]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[20]_i_10 
       (.I0(\reg_op1_reg_n_1_[20] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[20]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[20]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[20] ),
        .I5(\reg_op2_reg_n_1_[20] ),
        .O(\alu_out_q[20]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[20]_i_3 
       (.I0(\alu_out_q[20]_i_4_n_1 ),
        .I1(\alu_out_q[20]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[20] ),
        .I4(\reg_op1_reg_n_1_[20] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[20]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h1D1D1D00)) 
    \alu_out_q[20]_i_4 
       (.I0(\alu_out_q[21]_i_6_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[20]_i_6_n_1 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[20]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[20]_i_5 
       (.I0(\alu_out_q[21]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[20]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[20]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[20]_i_6 
       (.I0(\alu_out_q[20]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[22]_i_8_n_1 ),
        .O(\alu_out_q[20]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[20]_i_7 
       (.I0(\alu_out_q[22]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[20]_i_9_n_1 ),
        .O(\alu_out_q[20]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \alu_out_q[20]_i_8 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[24]_i_8_n_1 ),
        .O(\alu_out_q[20]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[20]_i_9 
       (.I0(\alu_out_q[24]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[28]_i_10_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[20]_i_10_n_1 ),
        .O(\alu_out_q[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[21]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[21]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[21]_i_3_n_1 ),
        .O(\alu_out_q[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[21]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[21] ),
        .I5(\reg_op2_reg_n_1_[21] ),
        .O(\alu_out_q[21]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[21]_i_3 
       (.I0(\alu_out_q[21]_i_4_n_1 ),
        .I1(\alu_out_q[21]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[21] ),
        .I4(\reg_op1_reg_n_1_[21] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[21]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h47474700)) 
    \alu_out_q[21]_i_4 
       (.I0(\alu_out_q[21]_i_6_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[22]_i_6_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[21]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[21]_i_5 
       (.I0(\alu_out_q[22]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[21]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[21]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[21]_i_6 
       (.I0(\alu_out_q[23]_i_13_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[27]_i_13_n_1 ),
        .I3(\alu_out_q[21]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[21]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[21]_i_7 
       (.I0(\alu_out_q[23]_i_14_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[23]_i_15_n_1 ),
        .I3(\alu_out_q[25]_i_9_n_1 ),
        .I4(\alu_out_q[21]_i_9_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[21]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[21]_i_8 
       (.I0(\reg_op1_reg_n_1_[6] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[14] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[25]_i_10_n_1 ),
        .O(\alu_out_q[21]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[21]_i_9 
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[21] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_10_n_1 ),
        .O(\alu_out_q[21]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[22]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[22]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[22]_i_3_n_1 ),
        .O(\alu_out_q[22]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[22]_i_10 
       (.I0(\reg_op1_reg_n_1_[30] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[22] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_10_n_1 ),
        .O(\alu_out_q[22]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[22]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[22] ),
        .I5(\reg_op2_reg_n_1_[22] ),
        .O(\alu_out_q[22]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[22]_i_3 
       (.I0(\alu_out_q[22]_i_4_n_1 ),
        .I1(\alu_out_q[22]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[22] ),
        .I4(\reg_op1_reg_n_1_[22] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[22]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FC5454)) 
    \alu_out_q[22]_i_4 
       (.I0(\alu_out_q[23]_i_11_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[22]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[22]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[22]_i_5 
       (.I0(\alu_out_q[23]_i_12_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[22]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[22]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[22]_i_6 
       (.I0(\alu_out_q[24]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[28]_i_8_n_1 ),
        .I3(\alu_out_q[22]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[22]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[22]_i_7 
       (.I0(\alu_out_q[24]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[22]_i_9_n_1 ),
        .O(\alu_out_q[22]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[22]_i_8 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[15] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[26]_i_8_n_1 ),
        .O(\alu_out_q[22]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[22]_i_9 
       (.I0(\alu_out_q[31]_i_15_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[26]_i_10_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[22]_i_10_n_1 ),
        .O(\alu_out_q[22]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[23]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[23]_i_3_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[23]_i_4_n_1 ),
        .O(\alu_out_q[23]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[23]_i_10 
       (.I0(\alu_out_q[24]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[23]_i_12_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[23]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[23]_i_11 
       (.I0(\alu_out_q[23]_i_13_n_1 ),
        .I1(\alu_out_q[27]_i_13_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[25]_i_10_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[29]_i_8_n_1 ),
        .O(\alu_out_q[23]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[23]_i_12 
       (.I0(\alu_out_q[25]_i_8_n_1 ),
        .I1(\alu_out_q[25]_i_9_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[23]_i_14_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[23]_i_15_n_1 ),
        .O(\alu_out_q[23]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[23]_i_13 
       (.I0(\reg_op1_reg_n_1_[8] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[16] ),
        .O(\alu_out_q[23]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[23]_i_14 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[27] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFF1B)) 
    \alu_out_q[23]_i_15 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[23]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[23]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[23] ),
        .I5(\reg_op2_reg_n_1_[23] ),
        .O(\alu_out_q[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[23]_i_4 
       (.I0(\alu_out_q[23]_i_9_n_1 ),
        .I1(\alu_out_q[23]_i_10_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[23] ),
        .I4(\reg_op1_reg_n_1_[23] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[23]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_5 
       (.I0(\reg_op2_reg_n_1_[23] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[23] ),
        .O(\alu_out_q[23]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_6 
       (.I0(\reg_op2_reg_n_1_[22] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[22] ),
        .O(\alu_out_q[23]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_7 
       (.I0(\reg_op2_reg_n_1_[21] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[21] ),
        .O(\alu_out_q[23]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_8 
       (.I0(\reg_op2_reg_n_1_[20] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[20] ),
        .O(\alu_out_q[23]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[23]_i_9 
       (.I0(\alu_out_q[23]_i_11_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[24]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[24]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_8 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[24]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[24]_i_3_n_1 ),
        .O(\alu_out_q[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[24]_i_10 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[24] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[24]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[24]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[24] ),
        .I5(\reg_op2_reg_n_1_[24] ),
        .O(\alu_out_q[24]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[24]_i_3 
       (.I0(\alu_out_q[24]_i_4_n_1 ),
        .I1(\alu_out_q[24]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[24] ),
        .I4(\reg_op1_reg_n_1_[24] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[24]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[24]_i_4 
       (.I0(\alu_out_q[24]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[25]_i_7_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[24]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[24]_i_5 
       (.I0(\alu_out_q[24]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[25]_i_6_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[24]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[24]_i_6 
       (.I0(\alu_out_q[24]_i_8_n_1 ),
        .I1(\alu_out_q[28]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[26]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[30]_i_9_n_1 ),
        .O(\alu_out_q[24]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[24]_i_7 
       (.I0(\alu_out_q[26]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[24]_i_9_n_1 ),
        .O(\alu_out_q[24]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[24]_i_8 
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[17] ),
        .O(\alu_out_q[24]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[24]_i_9 
       (.I0(\alu_out_q[31]_i_15_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[28]_i_10_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[24]_i_10_n_1 ),
        .O(\alu_out_q[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[25]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[25]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[25]_i_3_n_1 ),
        .O(\alu_out_q[25]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[25]_i_10 
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[2] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[18] ),
        .O(\alu_out_q[25]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[25]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[25] ),
        .I5(\reg_op2_reg_n_1_[25] ),
        .O(\alu_out_q[25]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1010101)) 
    \alu_out_q[25]_i_3 
       (.I0(\alu_out_q[25]_i_4_n_1 ),
        .I1(\alu_out_q[25]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[25] ),
        .I4(\reg_op1_reg_n_1_[25] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[25]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \alu_out_q[25]_i_4 
       (.I0(\alu_out_q[26]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[25]_i_6_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[25]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h000EEE0E)) 
    \alu_out_q[25]_i_5 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[26]_i_6_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[25]_i_7_n_1 ),
        .O(\alu_out_q[25]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[25]_i_6 
       (.I0(\alu_out_q[25]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[25]_i_9_n_1 ),
        .I3(\alu_out_q[27]_i_14_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[25]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[25]_i_7 
       (.I0(\alu_out_q[25]_i_10_n_1 ),
        .I1(\alu_out_q[29]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[27]_i_13_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_22_n_1 ),
        .O(\alu_out_q[25]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[25]_i_8 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[29] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[25]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[25]_i_9 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[25] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[25]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[26]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[26]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[26]_i_3_n_1 ),
        .O(\alu_out_q[26]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[26]_i_10 
       (.I0(\reg_op1_reg_n_1_[26] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[26]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[26]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[26] ),
        .I5(\reg_op2_reg_n_1_[26] ),
        .O(\alu_out_q[26]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[26]_i_3 
       (.I0(\alu_out_q[26]_i_4_n_1 ),
        .I1(\alu_out_q[26]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[26] ),
        .I4(\reg_op1_reg_n_1_[26] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[26]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[26]_i_4 
       (.I0(\alu_out_q[26]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[27]_i_11_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[26]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[26]_i_5 
       (.I0(\alu_out_q[26]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[27]_i_12_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[26]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[26]_i_6 
       (.I0(\alu_out_q[26]_i_8_n_1 ),
        .I1(\alu_out_q[30]_i_9_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[28]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_18_n_1 ),
        .O(\alu_out_q[26]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \alu_out_q[26]_i_7 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\alu_out_q[31]_i_15_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\alu_out_q[28]_i_10_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[26]_i_9_n_1 ),
        .O(\alu_out_q[26]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[26]_i_8 
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[3] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[19] ),
        .O(\alu_out_q[26]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[26]_i_9 
       (.I0(\alu_out_q[28]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_15_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[26]_i_10_n_1 ),
        .O(\alu_out_q[26]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[27]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[27]_i_3_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[27]_i_4_n_1 ),
        .O(\alu_out_q[27]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[27]_i_10 
       (.I0(\alu_out_q[27]_i_12_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[28]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[27]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[27]_i_11 
       (.I0(\alu_out_q[27]_i_13_n_1 ),
        .I1(\alu_out_q[31]_i_22_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[29]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_24_n_1 ),
        .O(\alu_out_q[27]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[27]_i_12 
       (.I0(\alu_out_q[29]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[27]_i_14_n_1 ),
        .O(\alu_out_q[27]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[27]_i_13 
       (.I0(\reg_op1_reg_n_1_[12] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[4] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[20] ),
        .O(\alu_out_q[27]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h00FF01EFFFFFCDEF)) 
    \alu_out_q[27]_i_14 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[27] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\alu_out_q[27]_i_15_n_1 ),
        .O(\alu_out_q[27]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[27]_i_15 
       (.I0(instr_srai),
        .I1(instr_sra),
        .O(\alu_out_q[27]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[27]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[27] ),
        .I5(\reg_op2_reg_n_1_[27] ),
        .O(\alu_out_q[27]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[27]_i_4 
       (.I0(\alu_out_q[27]_i_9_n_1 ),
        .I1(\alu_out_q[27]_i_10_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[27] ),
        .I4(\reg_op1_reg_n_1_[27] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[27]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_5 
       (.I0(\reg_op2_reg_n_1_[27] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[27] ),
        .O(\alu_out_q[27]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_6 
       (.I0(\reg_op2_reg_n_1_[26] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[26] ),
        .O(\alu_out_q[27]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_7 
       (.I0(\reg_op2_reg_n_1_[25] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[25] ),
        .O(\alu_out_q[27]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_8 
       (.I0(\reg_op2_reg_n_1_[24] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[24] ),
        .O(\alu_out_q[27]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h000EEE0E)) 
    \alu_out_q[27]_i_9 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[28]_i_6_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[27]_i_11_n_1 ),
        .O(\alu_out_q[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[28]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_8 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[28]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[28]_i_3_n_1 ),
        .O(\alu_out_q[28]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[28]_i_10 
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[28]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[28]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[28] ),
        .I5(\reg_op2_reg_n_1_[28] ),
        .O(\alu_out_q[28]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[28]_i_3 
       (.I0(\alu_out_q[28]_i_4_n_1 ),
        .I1(\alu_out_q[28]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[28] ),
        .I4(\reg_op1_reg_n_1_[28] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[28]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[28]_i_4 
       (.I0(\alu_out_q[28]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[29]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[28]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[28]_i_5 
       (.I0(\alu_out_q[29]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[28]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[28]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[28]_i_6 
       (.I0(\alu_out_q[28]_i_8_n_1 ),
        .I1(\alu_out_q[31]_i_18_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[30]_i_9_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_20_n_1 ),
        .O(\alu_out_q[28]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFB08FB0BFB08F808)) 
    \alu_out_q[28]_i_7 
       (.I0(\alu_out_q[28]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\alu_out_q[31]_i_15_n_1 ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\alu_out_q[28]_i_10_n_1 ),
        .O(\alu_out_q[28]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[28]_i_8 
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[5] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[21] ),
        .O(\alu_out_q[28]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[28]_i_9 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[30] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[29]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[29]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[29]_i_3_n_1 ),
        .O(\alu_out_q[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[29]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[29] ),
        .I5(\reg_op2_reg_n_1_[29] ),
        .O(\alu_out_q[29]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[29]_i_3 
       (.I0(\alu_out_q[29]_i_4_n_1 ),
        .I1(\alu_out_q[29]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[29] ),
        .I4(\reg_op1_reg_n_1_[29] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[29]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[29]_i_4 
       (.I0(\alu_out_q[29]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[30]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[29]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F53535)) 
    \alu_out_q[29]_i_5 
       (.I0(\alu_out_q[29]_i_7_n_1 ),
        .I1(\alu_out_q[30]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[31]_i_15_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[0]_i_7_n_1 ),
        .O(\alu_out_q[29]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[29]_i_6 
       (.I0(\alu_out_q[31]_i_22_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_23_n_1 ),
        .I3(\alu_out_q[29]_i_8_n_1 ),
        .I4(\alu_out_q[31]_i_24_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[29]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[29]_i_7 
       (.I0(\alu_out_q[30]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[29]_i_9_n_1 ),
        .O(\alu_out_q[29]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[29]_i_8 
       (.I0(\reg_op1_reg_n_1_[14] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[6] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[22] ),
        .O(\alu_out_q[29]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8CDCDC8CD)) 
    \alu_out_q[29]_i_9 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\alu_out_q[31]_i_15_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[29] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\alu_out_q[30]_i_10_n_1 ),
        .O(\alu_out_q[29]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[2]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[2]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[2]_i_3_n_1 ),
        .O(\alu_out_q[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[2]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[2] ),
        .I5(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1010101)) 
    \alu_out_q[2]_i_3 
       (.I0(\alu_out_q[2]_i_4_n_1 ),
        .I1(\alu_out_q[2]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\reg_op1_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[2]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \alu_out_q[2]_i_4 
       (.I0(\alu_out_q[2]_i_6_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[3]_i_11_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[2]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h540054FC)) 
    \alu_out_q[2]_i_5 
       (.I0(\alu_out_q[2]_i_7_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[3]_i_12_n_1 ),
        .O(\alu_out_q[2]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \alu_out_q[2]_i_6 
       (.I0(\alu_out_q[4]_i_11_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[4]_i_12_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q_reg[0]_i_14_n_1 ),
        .O(\alu_out_q[2]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \alu_out_q[2]_i_7 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[2]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[30]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[30]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[30]_i_3_n_1 ),
        .O(\alu_out_q[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \alu_out_q[30]_i_10 
       (.I0(instr_sra),
        .I1(instr_srai),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[30]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[30]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[30] ),
        .I5(\reg_op2_reg_n_1_[30] ),
        .O(\alu_out_q[30]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[30]_i_3 
       (.I0(\alu_out_q[30]_i_4_n_1 ),
        .I1(\alu_out_q[30]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[30] ),
        .I4(\reg_op1_reg_n_1_[30] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[30]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[30]_i_4 
       (.I0(\alu_out_q[30]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[31]_i_17_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[30]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF003F3535)) 
    \alu_out_q[30]_i_5 
       (.I0(\alu_out_q[30]_i_7_n_1 ),
        .I1(\alu_out_q[30]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[31]_i_15_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[0]_i_7_n_1 ),
        .O(\alu_out_q[30]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[30]_i_6 
       (.I0(\alu_out_q[31]_i_18_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_19_n_1 ),
        .I3(\alu_out_q[30]_i_9_n_1 ),
        .I4(\alu_out_q[31]_i_20_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[30]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8CDCDC8CD)) 
    \alu_out_q[30]_i_7 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\alu_out_q[31]_i_15_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\alu_out_q[30]_i_10_n_1 ),
        .O(\alu_out_q[30]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h000000FEFFFFFFFF)) 
    \alu_out_q[30]_i_8 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .I5(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[30]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[30]_i_9 
       (.I0(\reg_op1_reg_n_1_[15] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[7] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[23] ),
        .O(\alu_out_q[30]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_out_q[31]_i_1 
       (.I0(is_compare),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(alu_out));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_10 
       (.I0(\reg_op2_reg_n_1_[28] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[28] ),
        .O(\alu_out_q[31]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \alu_out_q[31]_i_11 
       (.I0(\alu_out_q[31]_i_14_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[31]_i_15_n_1 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[31]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hE2E2E2FF)) 
    \alu_out_q[31]_i_12 
       (.I0(\alu_out_q[31]_i_16_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[31]_i_17_n_1 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[31]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \alu_out_q[31]_i_14 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[31]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h57)) 
    \alu_out_q[31]_i_15 
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(instr_sra),
        .I2(instr_srai),
        .O(\alu_out_q[31]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[31]_i_16 
       (.I0(\alu_out_q[31]_i_18_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_19_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[31]_i_20_n_1 ),
        .I5(\alu_out_q[31]_i_21_n_1 ),
        .O(\alu_out_q[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[31]_i_17 
       (.I0(\alu_out_q[31]_i_22_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_23_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[31]_i_24_n_1 ),
        .I5(\alu_out_q[31]_i_25_n_1 ),
        .O(\alu_out_q[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_18 
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op1_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[25] ),
        .O(\alu_out_q[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_19 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op1_reg_n_1_[21] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[29] ),
        .O(\alu_out_q[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[31]_i_2 
       (.I0(\alu_out_q_reg[31]_i_3_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[31]_i_4_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[31]_i_6_n_1 ),
        .O(\alu_out_q[31]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_20 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[19] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[11] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[27] ),
        .O(\alu_out_q[31]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_21 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[15] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[31]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_22 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op1_reg_n_1_[16] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[24] ),
        .O(\alu_out_q[31]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_23 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op1_reg_n_1_[20] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[28] ),
        .O(\alu_out_q[31]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_24 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[18] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[26] ),
        .O(\alu_out_q[31]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_25 
       (.I0(\reg_op1_reg_n_1_[6] ),
        .I1(\reg_op1_reg_n_1_[22] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[14] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[30] ),
        .O(\alu_out_q[31]_i_25_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[31]_i_4 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[31] ),
        .I5(\reg_op2_reg_n_1_[31] ),
        .O(\alu_out_q[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \alu_out_q[31]_i_5 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_or),
        .I3(instr_ori),
        .I4(is_compare),
        .O(\alu_out_q[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[31]_i_6 
       (.I0(\alu_out_q[31]_i_11_n_1 ),
        .I1(\alu_out_q[31]_i_12_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[31] ),
        .I4(\reg_op1_reg_n_1_[31] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[31]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_7 
       (.I0(instr_sub),
        .I1(\reg_op2_reg_n_1_[31] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[31]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_8 
       (.I0(\reg_op2_reg_n_1_[30] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[30] ),
        .O(\alu_out_q[31]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_9 
       (.I0(\reg_op2_reg_n_1_[29] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[29] ),
        .O(\alu_out_q[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[3]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[3]_i_3_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[3]_i_4_n_1 ),
        .O(\alu_out_q[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h000EEE0E)) 
    \alu_out_q[3]_i_10 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[4]_i_15_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[3]_i_12_n_1 ),
        .O(\alu_out_q[3]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[3]_i_11 
       (.I0(\alu_out_q[4]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[0]_i_10_n_1 ),
        .O(\alu_out_q[3]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000002200000030)) 
    \alu_out_q[3]_i_12 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op1_reg_n_1_[2] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[3]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[3]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[3] ),
        .I5(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1010101)) 
    \alu_out_q[3]_i_4 
       (.I0(\alu_out_q[3]_i_9_n_1 ),
        .I1(\alu_out_q[3]_i_10_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op1_reg_n_1_[3] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[3]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_5 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[3] ),
        .O(\alu_out_q[3]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_6 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[2] ),
        .O(\alu_out_q[3]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_7 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[1] ),
        .O(\alu_out_q[3]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \alu_out_q[3]_i_9 
       (.I0(\alu_out_q[4]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[3]_i_11_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[3]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[4]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_8 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[4]_i_2_n_1 ),
        .I3(\alu_out_q[4]_i_3_n_1 ),
        .I4(\alu_out_q[4]_i_4_n_1 ),
        .O(\alu_out_q[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[4]_i_10 
       (.I0(\alu_out_q[7]_i_16_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[4]_i_18_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[4]_i_19_n_1 ),
        .O(\alu_out_q[4]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0A0A0EFE0)) 
    \alu_out_q[4]_i_11 
       (.I0(\alu_out_q[30]_i_10_n_1 ),
        .I1(\reg_op1_reg_n_1_[16] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[24] ),
        .O(\alu_out_q[4]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_out_q[4]_i_12 
       (.I0(\reg_op1_reg_n_1_[12] ),
        .I1(\reg_op1_reg_n_1_[28] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[20] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[4] ),
        .O(\alu_out_q[4]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \alu_out_q[4]_i_13 
       (.I0(\alu_out_q[4]_i_20_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[4]_i_21_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[4]_i_22_n_1 ),
        .O(\alu_out_q[4]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \alu_out_q[4]_i_14 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[7]_i_15_n_1 ),
        .O(\alu_out_q[4]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \alu_out_q[4]_i_15 
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\reg_op1_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[4]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h47)) 
    \alu_out_q[4]_i_16 
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[15] ),
        .O(\alu_out_q[4]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \alu_out_q[4]_i_17 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[23] ),
        .O(\alu_out_q[4]_i_17_n_1 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \alu_out_q[4]_i_18 
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[29] ),
        .O(\alu_out_q[4]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \alu_out_q[4]_i_19 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[21] ),
        .O(\alu_out_q[4]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hEBEBEBEBABABABAA)) 
    \alu_out_q[4]_i_2 
       (.I0(is_compare),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[4] ),
        .I3(instr_or),
        .I4(instr_ori),
        .I5(\alu_out_q[4]_i_5_n_1 ),
        .O(\alu_out_q[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[4]_i_20 
       (.I0(\reg_op1_reg_n_1_[18] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[4]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \alu_out_q[4]_i_21 
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[26] ),
        .O(\alu_out_q[4]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'h55335533000FFF0F)) 
    \alu_out_q[4]_i_22 
       (.I0(\reg_op1_reg_n_1_[30] ),
        .I1(\reg_op1_reg_n_1_[14] ),
        .I2(\reg_op1_reg_n_1_[6] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[22] ),
        .I5(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[4]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[4]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[4]_i_6_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[4]_i_7_n_1 ),
        .I5(\alu_out_q[4]_i_8_n_1 ),
        .O(\alu_out_q[4]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[4]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(\reg_op1_reg_n_1_[4] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[4]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[4]_i_5 
       (.I0(instr_xor),
        .I1(instr_xori),
        .O(\alu_out_q[4]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[4]_i_6 
       (.I0(\alu_out_q[4]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[4]_i_10_n_1 ),
        .O(\alu_out_q[4]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFF004747)) 
    \alu_out_q[4]_i_7 
       (.I0(\alu_out_q[4]_i_11_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[4]_i_12_n_1 ),
        .I3(\alu_out_q[4]_i_13_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[4]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hBABABAAAFEFEFEAA)) 
    \alu_out_q[4]_i_8 
       (.I0(pcpi_mul_n_84),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[4]_i_14_n_1 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[4]_i_15_n_1 ),
        .O(\alu_out_q[4]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[4]_i_9 
       (.I0(\alu_out_q[11]_i_14_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[4]_i_16_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[4]_i_17_n_1 ),
        .O(\alu_out_q[4]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[5]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[5]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[5]_i_3_n_1 ),
        .O(\alu_out_q[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[5]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[5] ),
        .I5(\reg_op2_reg_n_1_[5] ),
        .O(\alu_out_q[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAAAAAA)) 
    \alu_out_q[5]_i_3 
       (.I0(\alu_out_q[5]_i_4_n_1 ),
        .I1(instr_andi),
        .I2(instr_and),
        .I3(\reg_op2_reg_n_1_[5] ),
        .I4(\reg_op1_reg_n_1_[5] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[5]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[5]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[6]_i_7_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[4]_i_6_n_1 ),
        .I5(\alu_out_q[5]_i_5_n_1 ),
        .O(\alu_out_q[5]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E000EE)) 
    \alu_out_q[5]_i_5 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[4]_i_14_n_1 ),
        .I3(\alu_out_q[6]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .I5(pcpi_mul_n_84),
        .O(\alu_out_q[5]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[6]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[6]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[6]_i_3_n_1 ),
        .O(\alu_out_q[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[6]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[6] ),
        .I5(\reg_op2_reg_n_1_[6] ),
        .O(\alu_out_q[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[6]_i_3 
       (.I0(\alu_out_q[6]_i_4_n_1 ),
        .I1(\alu_out_q[6]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[6] ),
        .I4(\reg_op1_reg_n_1_[6] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[6]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h54FC5400)) 
    \alu_out_q[6]_i_4 
       (.I0(\alu_out_q[6]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[7]_i_12_n_1 ),
        .O(\alu_out_q[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[6]_i_5 
       (.I0(\alu_out_q[6]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[7]_i_13_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[6]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h000400000004FFFF)) 
    \alu_out_q[6]_i_6 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[7]_i_14_n_1 ),
        .O(\alu_out_q[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[6]_i_7 
       (.I0(\alu_out_q[6]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[6]_i_9_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[4]_i_13_n_1 ),
        .O(\alu_out_q[6]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[6]_i_8 
       (.I0(\reg_op1_reg_n_1_[20] ),
        .I1(\alu_out_q[30]_i_10_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[12] ),
        .O(\alu_out_q[6]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[6]_i_9 
       (.I0(\reg_op1_reg_n_1_[16] ),
        .I1(\alu_out_q[30]_i_10_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[24] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[8] ),
        .O(\alu_out_q[6]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[7]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[7]_i_3_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[7]_i_4_n_1 ),
        .O(\alu_out_q[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFC5)) 
    \alu_out_q[7]_i_10 
       (.I0(\alu_out_q[7]_i_13_n_1 ),
        .I1(\alu_out_q[8]_i_5_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[7]_i_11 
       (.I0(\alu_out_q[7]_i_14_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[10]_i_8_n_1 ),
        .O(\alu_out_q[7]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[7]_i_12 
       (.I0(\alu_out_q[7]_i_15_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[9]_i_8_n_1 ),
        .O(\alu_out_q[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[7]_i_13 
       (.I0(\alu_out_q[13]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[7]_i_16_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[4]_i_9_n_1 ),
        .O(\alu_out_q[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hFFDDFFCF)) 
    \alu_out_q[7]_i_14 
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[5] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[7]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[7]_i_15 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[7]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h3030101F3F3F101F)) 
    \alu_out_q[7]_i_16 
       (.I0(\reg_op1_reg_n_1_[17] ),
        .I1(\alu_out_q[30]_i_10_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[25] ),
        .O(\alu_out_q[7]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[7]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[7] ),
        .I5(\reg_op2_reg_n_1_[7] ),
        .O(\alu_out_q[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[7]_i_4 
       (.I0(\alu_out_q[7]_i_9_n_1 ),
        .I1(\alu_out_q[7]_i_10_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[7] ),
        .I4(\reg_op1_reg_n_1_[7] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[7]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_5 
       (.I0(\reg_op2_reg_n_1_[7] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[7] ),
        .O(\alu_out_q[7]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_6 
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[6] ),
        .O(\alu_out_q[7]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_7 
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[5] ),
        .O(\alu_out_q[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_8 
       (.I0(\reg_op2_reg_n_1_[4] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[4] ),
        .O(\alu_out_q[7]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hEEE00E00)) 
    \alu_out_q[7]_i_9 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[7]_i_11_n_1 ),
        .I4(\alu_out_q[7]_i_12_n_1 ),
        .O(\alu_out_q[7]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[8]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_8 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[8]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[8]_i_3_n_1 ),
        .O(\alu_out_q[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[8]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[8] ),
        .I5(\reg_op2_reg_n_1_[8] ),
        .O(\alu_out_q[8]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAAAAAA)) 
    \alu_out_q[8]_i_3 
       (.I0(\alu_out_q[8]_i_4_n_1 ),
        .I1(instr_andi),
        .I2(instr_and),
        .I3(\reg_op2_reg_n_1_[8] ),
        .I4(\reg_op1_reg_n_1_[8] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[8]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFEEFEE)) 
    \alu_out_q[8]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[8]_i_5_n_1 ),
        .I4(\alu_out_q_reg[9]_i_7_n_1 ),
        .I5(\alu_out_q[8]_i_6_n_1 ),
        .O(\alu_out_q[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[8]_i_5 
       (.I0(\alu_out_q[10]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[12]_i_10_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[4]_i_11_n_1 ),
        .O(\alu_out_q[8]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0EE00)) 
    \alu_out_q[8]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[7]_i_11_n_1 ),
        .I3(\alu_out_q[9]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .I5(pcpi_mul_n_84),
        .O(\alu_out_q[8]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[9]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[9]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[9]_i_3_n_1 ),
        .O(\alu_out_q[9]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \alu_out_q[9]_i_10 
       (.I0(\alu_out_q[9]_i_14_n_1 ),
        .I1(\alu_out_q[4]_i_16_n_1 ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\alu_out_q[9]_i_15_n_1 ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\alu_out_q[9]_i_16_n_1 ),
        .O(\alu_out_q[9]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[9]_i_11 
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[9]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[9]_i_12 
       (.I0(\reg_op1_reg_n_1_[17] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[9]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \alu_out_q[9]_i_13 
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[25] ),
        .O(\alu_out_q[9]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[9]_i_14 
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[9]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[9]_i_15 
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[9]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h47)) 
    \alu_out_q[9]_i_16 
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[11] ),
        .O(\alu_out_q[9]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[9]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[9] ),
        .I5(\reg_op2_reg_n_1_[9] ),
        .O(\alu_out_q[9]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[9]_i_3 
       (.I0(\alu_out_q[9]_i_4_n_1 ),
        .I1(\alu_out_q[9]_i_5_n_1 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_1_[9] ),
        .I4(\reg_op1_reg_n_1_[9] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[9]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hEEE00E00)) 
    \alu_out_q[9]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[10]_i_6_n_1 ),
        .I4(\alu_out_q[9]_i_6_n_1 ),
        .O(\alu_out_q[9]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFAC)) 
    \alu_out_q[9]_i_5 
       (.I0(\alu_out_q[10]_i_7_n_1 ),
        .I1(\alu_out_q_reg[9]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[9]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[9]_i_6 
       (.I0(\alu_out_q[9]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[11]_i_13_n_1 ),
        .O(\alu_out_q[9]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[9]_i_8 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \alu_out_q[9]_i_9 
       (.I0(\alu_out_q[9]_i_11_n_1 ),
        .I1(\alu_out_q[4]_i_18_n_1 ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\alu_out_q[9]_i_12_n_1 ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\alu_out_q[9]_i_13_n_1 ),
        .O(\alu_out_q[9]_i_9_n_1 ));
  FDRE \alu_out_q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[0]_i_1_n_1 ),
        .Q(alu_out_q[0]),
        .R(\<const0> ));
  MUXF7 \alu_out_q_reg[0]_i_14 
       (.I0(\alu_out_q[0]_i_16_n_1 ),
        .I1(\alu_out_q[0]_i_17_n_1 ),
        .O(\alu_out_q_reg[0]_i_14_n_1 ),
        .S(\reg_op2_reg_n_1_[2] ));
  FDRE \alu_out_q_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[10]_i_1_n_1 ),
        .Q(alu_out_q[10]),
        .R(alu_out));
  FDRE \alu_out_q_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[11]_i_1_n_1 ),
        .Q(alu_out_q[11]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[11]_i_2 
       (.CI(\alu_out_q_reg[7]_i_2_n_1 ),
        .CO({\alu_out_q_reg[11]_i_2_n_1 ,\NLW_alu_out_q_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_1_[11] ,\reg_op1_reg_n_1_[10] ,\reg_op1_reg_n_1_[9] ,\reg_op1_reg_n_1_[8] }),
        .O({\alu_out_q_reg[11]_i_2_n_5 ,\alu_out_q_reg[11]_i_2_n_6 ,\alu_out_q_reg[11]_i_2_n_7 ,\alu_out_q_reg[11]_i_2_n_8 }),
        .S({\alu_out_q[11]_i_5_n_1 ,\alu_out_q[11]_i_6_n_1 ,\alu_out_q[11]_i_7_n_1 ,\alu_out_q[11]_i_8_n_1 }));
  FDRE \alu_out_q_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[12]_i_1_n_1 ),
        .Q(alu_out_q[12]),
        .R(alu_out));
  FDRE \alu_out_q_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[13]_i_1_n_1 ),
        .Q(alu_out_q[13]),
        .R(alu_out));
  FDRE \alu_out_q_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[14]_i_1_n_1 ),
        .Q(alu_out_q[14]),
        .R(alu_out));
  FDRE \alu_out_q_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[15]_i_1_n_1 ),
        .Q(alu_out_q[15]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[15]_i_2 
       (.CI(\alu_out_q_reg[11]_i_2_n_1 ),
        .CO({\alu_out_q_reg[15]_i_2_n_1 ,\NLW_alu_out_q_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_1_[15] ,\reg_op1_reg_n_1_[14] ,\reg_op1_reg_n_1_[13] ,\reg_op1_reg_n_1_[12] }),
        .O({\alu_out_q_reg[15]_i_2_n_5 ,\alu_out_q_reg[15]_i_2_n_6 ,\alu_out_q_reg[15]_i_2_n_7 ,\alu_out_q_reg[15]_i_2_n_8 }),
        .S({\alu_out_q[15]_i_5_n_1 ,\alu_out_q[15]_i_6_n_1 ,\alu_out_q[15]_i_7_n_1 ,\alu_out_q[15]_i_8_n_1 }));
  FDRE \alu_out_q_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[16]_i_1_n_1 ),
        .Q(alu_out_q[16]),
        .R(alu_out));
  FDRE \alu_out_q_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[17]_i_1_n_1 ),
        .Q(alu_out_q[17]),
        .R(alu_out));
  FDRE \alu_out_q_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[18]_i_1_n_1 ),
        .Q(alu_out_q[18]),
        .R(alu_out));
  FDRE \alu_out_q_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[19]_i_1_n_1 ),
        .Q(alu_out_q[19]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[19]_i_2 
       (.CI(\alu_out_q_reg[15]_i_2_n_1 ),
        .CO({\alu_out_q_reg[19]_i_2_n_1 ,\NLW_alu_out_q_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_1_[19] ,\reg_op1_reg_n_1_[18] ,\reg_op1_reg_n_1_[17] ,\reg_op1_reg_n_1_[16] }),
        .O({\alu_out_q_reg[19]_i_2_n_5 ,\alu_out_q_reg[19]_i_2_n_6 ,\alu_out_q_reg[19]_i_2_n_7 ,\alu_out_q_reg[19]_i_2_n_8 }),
        .S({\alu_out_q[19]_i_5_n_1 ,\alu_out_q[19]_i_6_n_1 ,\alu_out_q[19]_i_7_n_1 ,\alu_out_q[19]_i_8_n_1 }));
  FDRE \alu_out_q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[1]_i_1_n_1 ),
        .Q(alu_out_q[1]),
        .R(alu_out));
  FDRE \alu_out_q_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[20]_i_1_n_1 ),
        .Q(alu_out_q[20]),
        .R(alu_out));
  FDRE \alu_out_q_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[21]_i_1_n_1 ),
        .Q(alu_out_q[21]),
        .R(alu_out));
  FDRE \alu_out_q_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[22]_i_1_n_1 ),
        .Q(alu_out_q[22]),
        .R(alu_out));
  FDRE \alu_out_q_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[23]_i_1_n_1 ),
        .Q(alu_out_q[23]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[23]_i_2 
       (.CI(\alu_out_q_reg[19]_i_2_n_1 ),
        .CO({\alu_out_q_reg[23]_i_2_n_1 ,\NLW_alu_out_q_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_1_[23] ,\reg_op1_reg_n_1_[22] ,\reg_op1_reg_n_1_[21] ,\reg_op1_reg_n_1_[20] }),
        .O({\alu_out_q_reg[23]_i_2_n_5 ,\alu_out_q_reg[23]_i_2_n_6 ,\alu_out_q_reg[23]_i_2_n_7 ,\alu_out_q_reg[23]_i_2_n_8 }),
        .S({\alu_out_q[23]_i_5_n_1 ,\alu_out_q[23]_i_6_n_1 ,\alu_out_q[23]_i_7_n_1 ,\alu_out_q[23]_i_8_n_1 }));
  FDRE \alu_out_q_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[24]_i_1_n_1 ),
        .Q(alu_out_q[24]),
        .R(alu_out));
  FDRE \alu_out_q_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[25]_i_1_n_1 ),
        .Q(alu_out_q[25]),
        .R(alu_out));
  FDRE \alu_out_q_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[26]_i_1_n_1 ),
        .Q(alu_out_q[26]),
        .R(alu_out));
  FDRE \alu_out_q_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[27]_i_1_n_1 ),
        .Q(alu_out_q[27]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[27]_i_2 
       (.CI(\alu_out_q_reg[23]_i_2_n_1 ),
        .CO({\alu_out_q_reg[27]_i_2_n_1 ,\NLW_alu_out_q_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_1_[27] ,\reg_op1_reg_n_1_[26] ,\reg_op1_reg_n_1_[25] ,\reg_op1_reg_n_1_[24] }),
        .O({\alu_out_q_reg[27]_i_2_n_5 ,\alu_out_q_reg[27]_i_2_n_6 ,\alu_out_q_reg[27]_i_2_n_7 ,\alu_out_q_reg[27]_i_2_n_8 }),
        .S({\alu_out_q[27]_i_5_n_1 ,\alu_out_q[27]_i_6_n_1 ,\alu_out_q[27]_i_7_n_1 ,\alu_out_q[27]_i_8_n_1 }));
  FDRE \alu_out_q_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[28]_i_1_n_1 ),
        .Q(alu_out_q[28]),
        .R(alu_out));
  FDRE \alu_out_q_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[29]_i_1_n_1 ),
        .Q(alu_out_q[29]),
        .R(alu_out));
  FDRE \alu_out_q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[2]_i_1_n_1 ),
        .Q(alu_out_q[2]),
        .R(alu_out));
  FDRE \alu_out_q_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[30]_i_1_n_1 ),
        .Q(alu_out_q[30]),
        .R(alu_out));
  FDRE \alu_out_q_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[31]_i_2_n_1 ),
        .Q(alu_out_q[31]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[31]_i_3 
       (.CI(\alu_out_q_reg[27]_i_2_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_op1_reg_n_1_[30] ,\reg_op1_reg_n_1_[29] ,\reg_op1_reg_n_1_[28] }),
        .O({\alu_out_q_reg[31]_i_3_n_5 ,\alu_out_q_reg[31]_i_3_n_6 ,\alu_out_q_reg[31]_i_3_n_7 ,\alu_out_q_reg[31]_i_3_n_8 }),
        .S({\alu_out_q[31]_i_7_n_1 ,\alu_out_q[31]_i_8_n_1 ,\alu_out_q[31]_i_9_n_1 ,\alu_out_q[31]_i_10_n_1 }));
  FDRE \alu_out_q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[3]_i_1_n_1 ),
        .Q(alu_out_q[3]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY4 \alu_out_q_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\alu_out_q_reg[3]_i_2_n_1 ,\NLW_alu_out_q_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\reg_op1_reg_n_1_[0] ),
        .DI({\reg_op1_reg_n_1_[3] ,\reg_op1_reg_n_1_[2] ,\reg_op1_reg_n_1_[1] ,instr_sub}),
        .O({\alu_out_q_reg[3]_i_2_n_5 ,\alu_out_q_reg[3]_i_2_n_6 ,\alu_out_q_reg[3]_i_2_n_7 ,\alu_out_q_reg[3]_i_2_n_8 }),
        .S({\alu_out_q[3]_i_5_n_1 ,\alu_out_q[3]_i_6_n_1 ,\alu_out_q[3]_i_7_n_1 ,\reg_op2_reg_n_1_[0] }));
  FDRE \alu_out_q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[4]_i_1_n_1 ),
        .Q(alu_out_q[4]),
        .R(alu_out));
  FDRE \alu_out_q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[5]_i_1_n_1 ),
        .Q(alu_out_q[5]),
        .R(alu_out));
  FDRE \alu_out_q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[6]_i_1_n_1 ),
        .Q(alu_out_q[6]),
        .R(alu_out));
  FDRE \alu_out_q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[7]_i_1_n_1 ),
        .Q(alu_out_q[7]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[7]_i_2 
       (.CI(\alu_out_q_reg[3]_i_2_n_1 ),
        .CO({\alu_out_q_reg[7]_i_2_n_1 ,\NLW_alu_out_q_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_1_[7] ,\reg_op1_reg_n_1_[6] ,\reg_op1_reg_n_1_[5] ,\reg_op1_reg_n_1_[4] }),
        .O({\alu_out_q_reg[7]_i_2_n_5 ,\alu_out_q_reg[7]_i_2_n_6 ,\alu_out_q_reg[7]_i_2_n_7 ,\alu_out_q_reg[7]_i_2_n_8 }),
        .S({\alu_out_q[7]_i_5_n_1 ,\alu_out_q[7]_i_6_n_1 ,\alu_out_q[7]_i_7_n_1 ,\alu_out_q[7]_i_8_n_1 }));
  FDRE \alu_out_q_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[8]_i_1_n_1 ),
        .Q(alu_out_q[8]),
        .R(alu_out));
  FDRE \alu_out_q_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[9]_i_1_n_1 ),
        .Q(alu_out_q[9]),
        .R(alu_out));
  MUXF7 \alu_out_q_reg[9]_i_7 
       (.I0(\alu_out_q[9]_i_9_n_1 ),
        .I1(\alu_out_q[9]_i_10_n_1 ),
        .O(\alu_out_q_reg[9]_i_7_n_1 ),
        .S(\reg_op2_reg_n_1_[1] ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[0]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[0]),
        .O(slaves_req[0]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[10]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[10]),
        .O(slaves_req[10]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[11]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[11]),
        .O(slaves_req[11]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[12]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[12]),
        .O(slaves_req[12]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[13]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[13]),
        .O(slaves_req[13]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[14]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[14]),
        .O(slaves_req[14]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bit_duration[15]_i_2 
       (.I0(\mem_wstrb_reg[2]_0 ),
        .I1(p_2_in[4]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(p_2_in[2]),
        .I4(p_2_in[3]),
        .I5(mem_instr_reg_1),
        .O(\mem_addr_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[15]_i_3 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[15]),
        .O(slaves_req[15]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[1]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[1]),
        .O(slaves_req[1]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[2]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[2]),
        .O(slaves_req[2]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[3]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[3]),
        .O(slaves_req[3]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[4]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[4]),
        .O(slaves_req[4]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[5]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[5]),
        .O(slaves_req[5]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[6]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[6]),
        .O(slaves_req[6]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[7]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[7]),
        .O(slaves_req[7]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[8]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[8]),
        .O(slaves_req[8]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \bit_duration[9]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_1_in[9]),
        .O(slaves_req[9]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    boot_i_1
       (.I0(p_1_in[0]),
        .I1(boot_ctr_req),
        .I2(\mem_addr_reg[30]_0 ),
        .I3(cpu_rst_req_i_2_n_1),
        .I4(boot),
        .O(\mem_wdata_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_cycle[0]_i_2 
       (.I0(\count_cycle_reg_n_1_[0] ),
        .O(\count_cycle[0]_i_2_n_1 ));
  FDRE \count_cycle_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_8 ),
        .Q(\count_cycle_reg_n_1_[0] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\count_cycle_reg[0]_i_1_n_1 ,\NLW_count_cycle_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_cycle_reg[0]_i_1_n_5 ,\count_cycle_reg[0]_i_1_n_6 ,\count_cycle_reg[0]_i_1_n_7 ,\count_cycle_reg[0]_i_1_n_8 }),
        .S({\count_cycle_reg_n_1_[3] ,\count_cycle_reg_n_1_[2] ,\count_cycle_reg_n_1_[1] ,\count_cycle[0]_i_2_n_1 }));
  FDRE \count_cycle_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_1_[10] ),
        .R(SR));
  FDRE \count_cycle_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_1_[11] ),
        .R(SR));
  FDRE \count_cycle_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_8 ),
        .Q(\count_cycle_reg_n_1_[12] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[12]_i_1 
       (.CI(\count_cycle_reg[8]_i_1_n_1 ),
        .CO({\count_cycle_reg[12]_i_1_n_1 ,\NLW_count_cycle_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[12]_i_1_n_5 ,\count_cycle_reg[12]_i_1_n_6 ,\count_cycle_reg[12]_i_1_n_7 ,\count_cycle_reg[12]_i_1_n_8 }),
        .S({\count_cycle_reg_n_1_[15] ,\count_cycle_reg_n_1_[14] ,\count_cycle_reg_n_1_[13] ,\count_cycle_reg_n_1_[12] }));
  FDRE \count_cycle_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_1_[13] ),
        .R(SR));
  FDRE \count_cycle_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_1_[14] ),
        .R(SR));
  FDRE \count_cycle_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_1_[15] ),
        .R(SR));
  FDRE \count_cycle_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_8 ),
        .Q(\count_cycle_reg_n_1_[16] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[16]_i_1 
       (.CI(\count_cycle_reg[12]_i_1_n_1 ),
        .CO({\count_cycle_reg[16]_i_1_n_1 ,\NLW_count_cycle_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[16]_i_1_n_5 ,\count_cycle_reg[16]_i_1_n_6 ,\count_cycle_reg[16]_i_1_n_7 ,\count_cycle_reg[16]_i_1_n_8 }),
        .S({\count_cycle_reg_n_1_[19] ,\count_cycle_reg_n_1_[18] ,\count_cycle_reg_n_1_[17] ,\count_cycle_reg_n_1_[16] }));
  FDRE \count_cycle_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_1_[17] ),
        .R(SR));
  FDRE \count_cycle_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_1_[18] ),
        .R(SR));
  FDRE \count_cycle_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_1_[19] ),
        .R(SR));
  FDRE \count_cycle_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_1_[1] ),
        .R(SR));
  FDRE \count_cycle_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_8 ),
        .Q(\count_cycle_reg_n_1_[20] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[20]_i_1 
       (.CI(\count_cycle_reg[16]_i_1_n_1 ),
        .CO({\count_cycle_reg[20]_i_1_n_1 ,\NLW_count_cycle_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[20]_i_1_n_5 ,\count_cycle_reg[20]_i_1_n_6 ,\count_cycle_reg[20]_i_1_n_7 ,\count_cycle_reg[20]_i_1_n_8 }),
        .S({\count_cycle_reg_n_1_[23] ,\count_cycle_reg_n_1_[22] ,\count_cycle_reg_n_1_[21] ,\count_cycle_reg_n_1_[20] }));
  FDRE \count_cycle_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_1_[21] ),
        .R(SR));
  FDRE \count_cycle_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_1_[22] ),
        .R(SR));
  FDRE \count_cycle_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_1_[23] ),
        .R(SR));
  FDRE \count_cycle_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_8 ),
        .Q(\count_cycle_reg_n_1_[24] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[24]_i_1 
       (.CI(\count_cycle_reg[20]_i_1_n_1 ),
        .CO({\count_cycle_reg[24]_i_1_n_1 ,\NLW_count_cycle_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[24]_i_1_n_5 ,\count_cycle_reg[24]_i_1_n_6 ,\count_cycle_reg[24]_i_1_n_7 ,\count_cycle_reg[24]_i_1_n_8 }),
        .S({\count_cycle_reg_n_1_[27] ,\count_cycle_reg_n_1_[26] ,\count_cycle_reg_n_1_[25] ,\count_cycle_reg_n_1_[24] }));
  FDRE \count_cycle_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_1_[25] ),
        .R(SR));
  FDRE \count_cycle_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_1_[26] ),
        .R(SR));
  FDRE \count_cycle_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_1_[27] ),
        .R(SR));
  FDRE \count_cycle_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_8 ),
        .Q(\count_cycle_reg_n_1_[28] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[28]_i_1 
       (.CI(\count_cycle_reg[24]_i_1_n_1 ),
        .CO({\count_cycle_reg[28]_i_1_n_1 ,\NLW_count_cycle_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[28]_i_1_n_5 ,\count_cycle_reg[28]_i_1_n_6 ,\count_cycle_reg[28]_i_1_n_7 ,\count_cycle_reg[28]_i_1_n_8 }),
        .S({\count_cycle_reg_n_1_[31] ,\count_cycle_reg_n_1_[30] ,\count_cycle_reg_n_1_[29] ,\count_cycle_reg_n_1_[28] }));
  FDRE \count_cycle_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_1_[29] ),
        .R(SR));
  FDRE \count_cycle_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_1_[2] ),
        .R(SR));
  FDRE \count_cycle_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_1_[30] ),
        .R(SR));
  FDRE \count_cycle_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_1_[31] ),
        .R(SR));
  FDRE \count_cycle_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_8 ),
        .Q(data2[0]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[32]_i_1 
       (.CI(\count_cycle_reg[28]_i_1_n_1 ),
        .CO({\count_cycle_reg[32]_i_1_n_1 ,\NLW_count_cycle_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[32]_i_1_n_5 ,\count_cycle_reg[32]_i_1_n_6 ,\count_cycle_reg[32]_i_1_n_7 ,\count_cycle_reg[32]_i_1_n_8 }),
        .S(data2[3:0]));
  FDRE \count_cycle_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_7 ),
        .Q(data2[1]),
        .R(SR));
  FDRE \count_cycle_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_6 ),
        .Q(data2[2]),
        .R(SR));
  FDRE \count_cycle_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_5 ),
        .Q(data2[3]),
        .R(SR));
  FDRE \count_cycle_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_8 ),
        .Q(data2[4]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[36]_i_1 
       (.CI(\count_cycle_reg[32]_i_1_n_1 ),
        .CO({\count_cycle_reg[36]_i_1_n_1 ,\NLW_count_cycle_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[36]_i_1_n_5 ,\count_cycle_reg[36]_i_1_n_6 ,\count_cycle_reg[36]_i_1_n_7 ,\count_cycle_reg[36]_i_1_n_8 }),
        .S(data2[7:4]));
  FDRE \count_cycle_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_7 ),
        .Q(data2[5]),
        .R(SR));
  FDRE \count_cycle_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_6 ),
        .Q(data2[6]),
        .R(SR));
  FDRE \count_cycle_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_5 ),
        .Q(data2[7]),
        .R(SR));
  FDRE \count_cycle_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_1_[3] ),
        .R(SR));
  FDRE \count_cycle_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_8 ),
        .Q(data2[8]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[40]_i_1 
       (.CI(\count_cycle_reg[36]_i_1_n_1 ),
        .CO({\count_cycle_reg[40]_i_1_n_1 ,\NLW_count_cycle_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[40]_i_1_n_5 ,\count_cycle_reg[40]_i_1_n_6 ,\count_cycle_reg[40]_i_1_n_7 ,\count_cycle_reg[40]_i_1_n_8 }),
        .S(data2[11:8]));
  FDRE \count_cycle_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_7 ),
        .Q(data2[9]),
        .R(SR));
  FDRE \count_cycle_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_6 ),
        .Q(data2[10]),
        .R(SR));
  FDRE \count_cycle_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_5 ),
        .Q(data2[11]),
        .R(SR));
  FDRE \count_cycle_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_8 ),
        .Q(data2[12]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[44]_i_1 
       (.CI(\count_cycle_reg[40]_i_1_n_1 ),
        .CO({\count_cycle_reg[44]_i_1_n_1 ,\NLW_count_cycle_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[44]_i_1_n_5 ,\count_cycle_reg[44]_i_1_n_6 ,\count_cycle_reg[44]_i_1_n_7 ,\count_cycle_reg[44]_i_1_n_8 }),
        .S(data2[15:12]));
  FDRE \count_cycle_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_7 ),
        .Q(data2[13]),
        .R(SR));
  FDRE \count_cycle_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_6 ),
        .Q(data2[14]),
        .R(SR));
  FDRE \count_cycle_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_5 ),
        .Q(data2[15]),
        .R(SR));
  FDRE \count_cycle_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_8 ),
        .Q(data2[16]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[48]_i_1 
       (.CI(\count_cycle_reg[44]_i_1_n_1 ),
        .CO({\count_cycle_reg[48]_i_1_n_1 ,\NLW_count_cycle_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[48]_i_1_n_5 ,\count_cycle_reg[48]_i_1_n_6 ,\count_cycle_reg[48]_i_1_n_7 ,\count_cycle_reg[48]_i_1_n_8 }),
        .S(data2[19:16]));
  FDRE \count_cycle_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_7 ),
        .Q(data2[17]),
        .R(SR));
  FDRE \count_cycle_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_8 ),
        .Q(\count_cycle_reg_n_1_[4] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[4]_i_1 
       (.CI(\count_cycle_reg[0]_i_1_n_1 ),
        .CO({\count_cycle_reg[4]_i_1_n_1 ,\NLW_count_cycle_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[4]_i_1_n_5 ,\count_cycle_reg[4]_i_1_n_6 ,\count_cycle_reg[4]_i_1_n_7 ,\count_cycle_reg[4]_i_1_n_8 }),
        .S({\count_cycle_reg_n_1_[7] ,\count_cycle_reg_n_1_[6] ,\count_cycle_reg_n_1_[5] ,\count_cycle_reg_n_1_[4] }));
  FDRE \count_cycle_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_6 ),
        .Q(data2[18]),
        .R(SR));
  FDRE \count_cycle_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_5 ),
        .Q(data2[19]),
        .R(SR));
  FDRE \count_cycle_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_8 ),
        .Q(data2[20]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[52]_i_1 
       (.CI(\count_cycle_reg[48]_i_1_n_1 ),
        .CO({\count_cycle_reg[52]_i_1_n_1 ,\NLW_count_cycle_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[52]_i_1_n_5 ,\count_cycle_reg[52]_i_1_n_6 ,\count_cycle_reg[52]_i_1_n_7 ,\count_cycle_reg[52]_i_1_n_8 }),
        .S(data2[23:20]));
  FDRE \count_cycle_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_7 ),
        .Q(data2[21]),
        .R(SR));
  FDRE \count_cycle_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_6 ),
        .Q(data2[22]),
        .R(SR));
  FDRE \count_cycle_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_5 ),
        .Q(data2[23]),
        .R(SR));
  FDRE \count_cycle_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_8 ),
        .Q(data2[24]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[56]_i_1 
       (.CI(\count_cycle_reg[52]_i_1_n_1 ),
        .CO({\count_cycle_reg[56]_i_1_n_1 ,\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[56]_i_1_n_5 ,\count_cycle_reg[56]_i_1_n_6 ,\count_cycle_reg[56]_i_1_n_7 ,\count_cycle_reg[56]_i_1_n_8 }),
        .S(data2[27:24]));
  FDRE \count_cycle_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_7 ),
        .Q(data2[25]),
        .R(SR));
  FDRE \count_cycle_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_6 ),
        .Q(data2[26]),
        .R(SR));
  FDRE \count_cycle_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_5 ),
        .Q(data2[27]),
        .R(SR));
  FDRE \count_cycle_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_1_[5] ),
        .R(SR));
  FDRE \count_cycle_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_8 ),
        .Q(data2[28]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[60]_i_1 
       (.CI(\count_cycle_reg[56]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[60]_i_1_n_5 ,\count_cycle_reg[60]_i_1_n_6 ,\count_cycle_reg[60]_i_1_n_7 ,\count_cycle_reg[60]_i_1_n_8 }),
        .S(data2[31:28]));
  FDRE \count_cycle_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_7 ),
        .Q(data2[29]),
        .R(SR));
  FDRE \count_cycle_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_6 ),
        .Q(data2[30]),
        .R(SR));
  FDRE \count_cycle_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_5 ),
        .Q(data2[31]),
        .R(SR));
  FDRE \count_cycle_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_1_[6] ),
        .R(SR));
  FDRE \count_cycle_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_1_[7] ),
        .R(SR));
  FDRE \count_cycle_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_8 ),
        .Q(\count_cycle_reg_n_1_[8] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[8]_i_1 
       (.CI(\count_cycle_reg[4]_i_1_n_1 ),
        .CO({\count_cycle_reg[8]_i_1_n_1 ,\NLW_count_cycle_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[8]_i_1_n_5 ,\count_cycle_reg[8]_i_1_n_6 ,\count_cycle_reg[8]_i_1_n_7 ,\count_cycle_reg[8]_i_1_n_8 }),
        .S({\count_cycle_reg_n_1_[11] ,\count_cycle_reg_n_1_[10] ,\count_cycle_reg_n_1_[9] ,\count_cycle_reg_n_1_[8] }));
  FDRE \count_cycle_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_1_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \count_instr[0]_i_1 
       (.I0(\cpu_state_reg[6]_0 [1]),
        .I1(\cpu_state_reg_n_1_[7] ),
        .I2(pcpi_mul_n_41),
        .I3(\cpu_state_reg[6]_0 [2]),
        .I4(\cpu_state_reg[6]_0 [0]),
        .I5(decoder_trigger_reg_n_1),
        .O(count_instr));
  LUT1 #(
    .INIT(2'h1)) 
    \count_instr[0]_i_3 
       (.I0(\count_instr_reg_n_1_[0] ),
        .O(\count_instr[0]_i_3_n_1 ));
  FDRE \count_instr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_8 ),
        .Q(\count_instr_reg_n_1_[0] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\count_instr_reg[0]_i_2_n_1 ,\NLW_count_instr_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_instr_reg[0]_i_2_n_5 ,\count_instr_reg[0]_i_2_n_6 ,\count_instr_reg[0]_i_2_n_7 ,\count_instr_reg[0]_i_2_n_8 }),
        .S({\count_instr_reg_n_1_[3] ,\count_instr_reg_n_1_[2] ,\count_instr_reg_n_1_[1] ,\count_instr[0]_i_3_n_1 }));
  FDRE \count_instr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_6 ),
        .Q(\count_instr_reg_n_1_[10] ),
        .R(SR));
  FDRE \count_instr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_5 ),
        .Q(\count_instr_reg_n_1_[11] ),
        .R(SR));
  FDRE \count_instr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_8 ),
        .Q(\count_instr_reg_n_1_[12] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[12]_i_1 
       (.CI(\count_instr_reg[8]_i_1_n_1 ),
        .CO({\count_instr_reg[12]_i_1_n_1 ,\NLW_count_instr_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[12]_i_1_n_5 ,\count_instr_reg[12]_i_1_n_6 ,\count_instr_reg[12]_i_1_n_7 ,\count_instr_reg[12]_i_1_n_8 }),
        .S({\count_instr_reg_n_1_[15] ,\count_instr_reg_n_1_[14] ,\count_instr_reg_n_1_[13] ,\count_instr_reg_n_1_[12] }));
  FDRE \count_instr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_7 ),
        .Q(\count_instr_reg_n_1_[13] ),
        .R(SR));
  FDRE \count_instr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_6 ),
        .Q(\count_instr_reg_n_1_[14] ),
        .R(SR));
  FDRE \count_instr_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_5 ),
        .Q(\count_instr_reg_n_1_[15] ),
        .R(SR));
  FDRE \count_instr_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_8 ),
        .Q(\count_instr_reg_n_1_[16] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[16]_i_1 
       (.CI(\count_instr_reg[12]_i_1_n_1 ),
        .CO({\count_instr_reg[16]_i_1_n_1 ,\NLW_count_instr_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[16]_i_1_n_5 ,\count_instr_reg[16]_i_1_n_6 ,\count_instr_reg[16]_i_1_n_7 ,\count_instr_reg[16]_i_1_n_8 }),
        .S({\count_instr_reg_n_1_[19] ,\count_instr_reg_n_1_[18] ,\count_instr_reg_n_1_[17] ,\count_instr_reg_n_1_[16] }));
  FDRE \count_instr_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_7 ),
        .Q(\count_instr_reg_n_1_[17] ),
        .R(SR));
  FDRE \count_instr_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_6 ),
        .Q(\count_instr_reg_n_1_[18] ),
        .R(SR));
  FDRE \count_instr_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_5 ),
        .Q(\count_instr_reg_n_1_[19] ),
        .R(SR));
  FDRE \count_instr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_7 ),
        .Q(\count_instr_reg_n_1_[1] ),
        .R(SR));
  FDRE \count_instr_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_8 ),
        .Q(\count_instr_reg_n_1_[20] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[20]_i_1 
       (.CI(\count_instr_reg[16]_i_1_n_1 ),
        .CO({\count_instr_reg[20]_i_1_n_1 ,\NLW_count_instr_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[20]_i_1_n_5 ,\count_instr_reg[20]_i_1_n_6 ,\count_instr_reg[20]_i_1_n_7 ,\count_instr_reg[20]_i_1_n_8 }),
        .S({\count_instr_reg_n_1_[23] ,\count_instr_reg_n_1_[22] ,\count_instr_reg_n_1_[21] ,\count_instr_reg_n_1_[20] }));
  FDRE \count_instr_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_7 ),
        .Q(\count_instr_reg_n_1_[21] ),
        .R(SR));
  FDRE \count_instr_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_6 ),
        .Q(\count_instr_reg_n_1_[22] ),
        .R(SR));
  FDRE \count_instr_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_5 ),
        .Q(\count_instr_reg_n_1_[23] ),
        .R(SR));
  FDRE \count_instr_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_8 ),
        .Q(\count_instr_reg_n_1_[24] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[24]_i_1 
       (.CI(\count_instr_reg[20]_i_1_n_1 ),
        .CO({\count_instr_reg[24]_i_1_n_1 ,\NLW_count_instr_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[24]_i_1_n_5 ,\count_instr_reg[24]_i_1_n_6 ,\count_instr_reg[24]_i_1_n_7 ,\count_instr_reg[24]_i_1_n_8 }),
        .S({\count_instr_reg_n_1_[27] ,\count_instr_reg_n_1_[26] ,\count_instr_reg_n_1_[25] ,\count_instr_reg_n_1_[24] }));
  FDRE \count_instr_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_7 ),
        .Q(\count_instr_reg_n_1_[25] ),
        .R(SR));
  FDRE \count_instr_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_6 ),
        .Q(\count_instr_reg_n_1_[26] ),
        .R(SR));
  FDRE \count_instr_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_5 ),
        .Q(\count_instr_reg_n_1_[27] ),
        .R(SR));
  FDRE \count_instr_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_8 ),
        .Q(\count_instr_reg_n_1_[28] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[28]_i_1 
       (.CI(\count_instr_reg[24]_i_1_n_1 ),
        .CO({\count_instr_reg[28]_i_1_n_1 ,\NLW_count_instr_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[28]_i_1_n_5 ,\count_instr_reg[28]_i_1_n_6 ,\count_instr_reg[28]_i_1_n_7 ,\count_instr_reg[28]_i_1_n_8 }),
        .S({\count_instr_reg_n_1_[31] ,\count_instr_reg_n_1_[30] ,\count_instr_reg_n_1_[29] ,\count_instr_reg_n_1_[28] }));
  FDRE \count_instr_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_7 ),
        .Q(\count_instr_reg_n_1_[29] ),
        .R(SR));
  FDRE \count_instr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_6 ),
        .Q(\count_instr_reg_n_1_[2] ),
        .R(SR));
  FDRE \count_instr_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_6 ),
        .Q(\count_instr_reg_n_1_[30] ),
        .R(SR));
  FDRE \count_instr_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_5 ),
        .Q(\count_instr_reg_n_1_[31] ),
        .R(SR));
  FDRE \count_instr_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_8 ),
        .Q(data4[0]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[32]_i_1 
       (.CI(\count_instr_reg[28]_i_1_n_1 ),
        .CO({\count_instr_reg[32]_i_1_n_1 ,\NLW_count_instr_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[32]_i_1_n_5 ,\count_instr_reg[32]_i_1_n_6 ,\count_instr_reg[32]_i_1_n_7 ,\count_instr_reg[32]_i_1_n_8 }),
        .S(data4[3:0]));
  FDRE \count_instr_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_7 ),
        .Q(data4[1]),
        .R(SR));
  FDRE \count_instr_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_6 ),
        .Q(data4[2]),
        .R(SR));
  FDRE \count_instr_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_5 ),
        .Q(data4[3]),
        .R(SR));
  FDRE \count_instr_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_8 ),
        .Q(data4[4]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[36]_i_1 
       (.CI(\count_instr_reg[32]_i_1_n_1 ),
        .CO({\count_instr_reg[36]_i_1_n_1 ,\NLW_count_instr_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[36]_i_1_n_5 ,\count_instr_reg[36]_i_1_n_6 ,\count_instr_reg[36]_i_1_n_7 ,\count_instr_reg[36]_i_1_n_8 }),
        .S(data4[7:4]));
  FDRE \count_instr_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_7 ),
        .Q(data4[5]),
        .R(SR));
  FDRE \count_instr_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_6 ),
        .Q(data4[6]),
        .R(SR));
  FDRE \count_instr_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_5 ),
        .Q(data4[7]),
        .R(SR));
  FDRE \count_instr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_5 ),
        .Q(\count_instr_reg_n_1_[3] ),
        .R(SR));
  FDRE \count_instr_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_8 ),
        .Q(data4[8]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[40]_i_1 
       (.CI(\count_instr_reg[36]_i_1_n_1 ),
        .CO({\count_instr_reg[40]_i_1_n_1 ,\NLW_count_instr_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[40]_i_1_n_5 ,\count_instr_reg[40]_i_1_n_6 ,\count_instr_reg[40]_i_1_n_7 ,\count_instr_reg[40]_i_1_n_8 }),
        .S(data4[11:8]));
  FDRE \count_instr_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_7 ),
        .Q(data4[9]),
        .R(SR));
  FDRE \count_instr_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_6 ),
        .Q(data4[10]),
        .R(SR));
  FDRE \count_instr_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_5 ),
        .Q(data4[11]),
        .R(SR));
  FDRE \count_instr_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_8 ),
        .Q(data4[12]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[44]_i_1 
       (.CI(\count_instr_reg[40]_i_1_n_1 ),
        .CO({\count_instr_reg[44]_i_1_n_1 ,\NLW_count_instr_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[44]_i_1_n_5 ,\count_instr_reg[44]_i_1_n_6 ,\count_instr_reg[44]_i_1_n_7 ,\count_instr_reg[44]_i_1_n_8 }),
        .S(data4[15:12]));
  FDRE \count_instr_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_7 ),
        .Q(data4[13]),
        .R(SR));
  FDRE \count_instr_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_6 ),
        .Q(data4[14]),
        .R(SR));
  FDRE \count_instr_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_5 ),
        .Q(data4[15]),
        .R(SR));
  FDRE \count_instr_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_8 ),
        .Q(data4[16]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[48]_i_1 
       (.CI(\count_instr_reg[44]_i_1_n_1 ),
        .CO({\count_instr_reg[48]_i_1_n_1 ,\NLW_count_instr_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[48]_i_1_n_5 ,\count_instr_reg[48]_i_1_n_6 ,\count_instr_reg[48]_i_1_n_7 ,\count_instr_reg[48]_i_1_n_8 }),
        .S(data4[19:16]));
  FDRE \count_instr_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_7 ),
        .Q(data4[17]),
        .R(SR));
  FDRE \count_instr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_8 ),
        .Q(\count_instr_reg_n_1_[4] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[4]_i_1 
       (.CI(\count_instr_reg[0]_i_2_n_1 ),
        .CO({\count_instr_reg[4]_i_1_n_1 ,\NLW_count_instr_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[4]_i_1_n_5 ,\count_instr_reg[4]_i_1_n_6 ,\count_instr_reg[4]_i_1_n_7 ,\count_instr_reg[4]_i_1_n_8 }),
        .S({\count_instr_reg_n_1_[7] ,\count_instr_reg_n_1_[6] ,\count_instr_reg_n_1_[5] ,\count_instr_reg_n_1_[4] }));
  FDRE \count_instr_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_6 ),
        .Q(data4[18]),
        .R(SR));
  FDRE \count_instr_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_5 ),
        .Q(data4[19]),
        .R(SR));
  FDRE \count_instr_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_8 ),
        .Q(data4[20]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[52]_i_1 
       (.CI(\count_instr_reg[48]_i_1_n_1 ),
        .CO({\count_instr_reg[52]_i_1_n_1 ,\NLW_count_instr_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[52]_i_1_n_5 ,\count_instr_reg[52]_i_1_n_6 ,\count_instr_reg[52]_i_1_n_7 ,\count_instr_reg[52]_i_1_n_8 }),
        .S(data4[23:20]));
  FDRE \count_instr_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_7 ),
        .Q(data4[21]),
        .R(SR));
  FDRE \count_instr_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_6 ),
        .Q(data4[22]),
        .R(SR));
  FDRE \count_instr_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_5 ),
        .Q(data4[23]),
        .R(SR));
  FDRE \count_instr_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_8 ),
        .Q(data4[24]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[56]_i_1 
       (.CI(\count_instr_reg[52]_i_1_n_1 ),
        .CO({\count_instr_reg[56]_i_1_n_1 ,\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[56]_i_1_n_5 ,\count_instr_reg[56]_i_1_n_6 ,\count_instr_reg[56]_i_1_n_7 ,\count_instr_reg[56]_i_1_n_8 }),
        .S(data4[27:24]));
  FDRE \count_instr_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_7 ),
        .Q(data4[25]),
        .R(SR));
  FDRE \count_instr_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_6 ),
        .Q(data4[26]),
        .R(SR));
  FDRE \count_instr_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_5 ),
        .Q(data4[27]),
        .R(SR));
  FDRE \count_instr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_7 ),
        .Q(\count_instr_reg_n_1_[5] ),
        .R(SR));
  FDRE \count_instr_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_8 ),
        .Q(data4[28]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[60]_i_1 
       (.CI(\count_instr_reg[56]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[60]_i_1_n_5 ,\count_instr_reg[60]_i_1_n_6 ,\count_instr_reg[60]_i_1_n_7 ,\count_instr_reg[60]_i_1_n_8 }),
        .S(data4[31:28]));
  FDRE \count_instr_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_7 ),
        .Q(data4[29]),
        .R(SR));
  FDRE \count_instr_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_6 ),
        .Q(data4[30]),
        .R(SR));
  FDRE \count_instr_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_5 ),
        .Q(data4[31]),
        .R(SR));
  FDRE \count_instr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_6 ),
        .Q(\count_instr_reg_n_1_[6] ),
        .R(SR));
  FDRE \count_instr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_5 ),
        .Q(\count_instr_reg_n_1_[7] ),
        .R(SR));
  FDRE \count_instr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_8 ),
        .Q(\count_instr_reg_n_1_[8] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[8]_i_1 
       (.CI(\count_instr_reg[4]_i_1_n_1 ),
        .CO({\count_instr_reg[8]_i_1_n_1 ,\NLW_count_instr_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[8]_i_1_n_5 ,\count_instr_reg[8]_i_1_n_6 ,\count_instr_reg[8]_i_1_n_7 ,\count_instr_reg[8]_i_1_n_8 }),
        .S({\count_instr_reg_n_1_[11] ,\count_instr_reg_n_1_[10] ,\count_instr_reg_n_1_[9] ,\count_instr_reg_n_1_[8] }));
  FDRE \count_instr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_7 ),
        .Q(\count_instr_reg_n_1_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h1000)) 
    cpu_ready_i_1
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(cpu_d_req__0),
        .O(boot_ctr_req));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    cpu_rst_req_i_1
       (.I0(cpu_d_req__0),
        .I1(p_1_in[1]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .I4(Q),
        .I5(cpu_rst_req_i_2_n_1),
        .O(cpu_rst_req));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cpu_rst_req_i_2
       (.I0(p_0_in[1]),
        .I1(\mem_wstrb_reg[0]_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(cpu_rst_req_i_2_n_1));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \cpu_state[0]_i_1 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\cpu_state_reg[7]_1 ),
        .I3(instr_jalr_reg_0),
        .I4(\cpu_state[0]_i_2_n_1 ),
        .I5(is_lui_auipc_jal),
        .O(cpu_state0_out[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[0]_i_2 
       (.I0(instr_rdcycleh),
        .I1(instr_rdcycle),
        .I2(instr_rdinstrh),
        .I3(instr_rdinstr),
        .O(\cpu_state[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0008000800000008)) 
    \cpu_state[1]_i_1 
       (.I0(\cpu_state[1]_i_2_n_1 ),
        .I1(is_sb_sh_sw),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(is_slli_srli_srai),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(instr_jalr_reg_0),
        .O(cpu_state0_out[1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \cpu_state[1]_i_2 
       (.I0(is_lui_auipc_jal),
        .I1(\cpu_state[3]_i_3_n_1 ),
        .I2(boot_reset),
        .I3(sys_rst_int),
        .I4(\cpu_state_reg[6]_0 [1]),
        .O(\cpu_state[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \cpu_state[3]_i_1 
       (.I0(\cpu_state[3]_i_2_n_1 ),
        .I1(is_lui_auipc_jal),
        .I2(\cpu_state[3]_i_3_n_1 ),
        .I3(boot_reset),
        .I4(sys_rst_int),
        .I5(\cpu_state_reg[6]_0 [1]),
        .O(cpu_state0_out[3]));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \cpu_state[3]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(is_sb_sh_sw),
        .O(\cpu_state[3]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cpu_state[3]_i_3 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(instr_rdcycle),
        .I3(instr_rdcycleh),
        .I4(instr_jalr_reg_0),
        .O(\cpu_state[3]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h10001111)) 
    \cpu_state[7]_i_1 
       (.I0(boot_reset),
        .I1(sys_rst_int),
        .I2(mem_do_rinst_reg_n_1),
        .I3(\reg_pc_reg_n_1_[1] ),
        .I4(\cpu_state[7]_i_4_n_1 ),
        .O(\cpu_state[7]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cpu_state[7]_i_10 
       (.I0(\cpu_state_reg[6]_0 [1]),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(\cpu_state_reg_n_1_[7] ),
        .O(\cpu_state[7]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hCECFCECFCECFFFFF)) 
    \cpu_state[7]_i_4 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(mem_do_rdata),
        .I5(mem_do_wdata),
        .O(\cpu_state[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hF4F4FCFCF4F4FCFF)) 
    \cpu_state[7]_i_6 
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state[7]_i_8_n_1 ),
        .I3(pcpi_mul_n_41),
        .I4(pcpi_mul_n_39),
        .I5(mem_do_prefetch_reg_n_1),
        .O(\cpu_state[7]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \cpu_state[7]_i_7 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(\cpu_state_reg_n_1_[1] ),
        .I2(\cpu_state_reg[6]_0 [0]),
        .I3(\cpu_state[7]_i_9_n_1 ),
        .I4(\cpu_state[7]_i_10_n_1 ),
        .O(\cpu_state[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cpu_state[7]_i_8 
       (.I0(instr_jal),
        .I1(decoder_trigger_reg_n_1),
        .I2(\cpu_state_reg[6]_0 [2]),
        .O(\cpu_state[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h16)) 
    \cpu_state[7]_i_9 
       (.I0(\cpu_state_reg[6]_0 [1]),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(\cpu_state_reg_n_1_[7] ),
        .O(\cpu_state[7]_i_9_n_1 ));
  FDRE \cpu_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[0]),
        .Q(\cpu_state_reg_n_1_[0] ),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDRE \cpu_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[1]),
        .Q(\cpu_state_reg_n_1_[1] ),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDRE \cpu_state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[3]),
        .Q(\cpu_state_reg[6]_0 [0]),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDRE \cpu_state_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_37),
        .D(\cpu_state_reg[5]_0 ),
        .Q(\cpu_state_reg[6]_0 [1]),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDRE \cpu_state_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[6]),
        .Q(\cpu_state_reg[6]_0 [2]),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDSE \cpu_state_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[7]),
        .Q(\cpu_state_reg_n_1_[7] ),
        .S(\cpu_state[7]_i_1_n_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M cpuregs_reg_r1_0_31_0_5
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_5_i_2_n_1,cpuregs_reg_r1_0_31_0_5_i_3_n_1}),
        .DIB({cpuregs_reg_r1_0_31_0_5_i_4_n_1,cpuregs_reg_r1_0_31_0_5_i_5_n_1}),
        .DIC({cpuregs_reg_r1_0_31_0_5_i_6_n_1,cpuregs_reg_r1_0_31_0_5_i_7_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[1:0]),
        .DOB(reg_sh1[3:2]),
        .DOC(reg_sh1[5:4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  LUT4 #(
    .INIT(16'h2220)) 
    cpuregs_reg_r1_0_31_0_5_i_1
       (.I0(cpuregs_reg_r1_0_31_0_5_i_8_n_1),
        .I1(cpuregs_reg_r1_0_31_0_5_i_9_n_1),
        .I2(latched_store_reg_0),
        .I3(latched_branch_reg_0),
        .O(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_0_5_i_10
       (.CI(\<const0> ),
        .CO({cpuregs_reg_r1_0_31_0_5_i_10_n_1,NLW_cpuregs_reg_r1_0_31_0_5_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_pc_reg_n_1_[2] ,\reg_pc_reg_n_1_[1] ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_0_5_i_10_n_5,cpuregs_reg_r1_0_31_0_5_i_10_n_6,cpuregs_reg_r1_0_31_0_5_i_10_n_7,NLW_cpuregs_reg_r1_0_31_0_5_i_10_O_UNCONNECTED[0]}),
        .S({\reg_pc_reg_n_1_[3] ,cpuregs_reg_r1_0_31_0_5_i_12_n_1,\reg_pc_reg_n_1_[1] ,\<const0> }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_0_5_i_11
       (.CI(cpuregs_reg_r1_0_31_0_5_i_10_n_1),
        .CO({cpuregs_reg_r1_0_31_0_5_i_11_n_1,NLW_cpuregs_reg_r1_0_31_0_5_i_11_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_0_5_i_11_n_5,cpuregs_reg_r1_0_31_0_5_i_11_n_6,cpuregs_reg_r1_0_31_0_5_i_11_n_7,cpuregs_reg_r1_0_31_0_5_i_11_n_8}),
        .S({\reg_pc_reg_n_1_[7] ,\reg_pc_reg_n_1_[6] ,\reg_pc_reg_n_1_[5] ,\reg_pc_reg_n_1_[4] }));
  LUT1 #(
    .INIT(2'h1)) 
    cpuregs_reg_r1_0_31_0_5_i_12
       (.I0(\reg_pc_reg_n_1_[2] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_12_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_2
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[1]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[1] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_2_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    cpuregs_reg_r1_0_31_0_5_i_3
       (.I0(\reg_out_reg_n_1_[0] ),
        .I1(latched_stalu_reg_0),
        .I2(alu_out_q[0]),
        .I3(latched_branch_reg_0),
        .O(cpuregs_reg_r1_0_31_0_5_i_3_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_4
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[3]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[3] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_4_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_5
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[2]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[2] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_5_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_6
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[5]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[5] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_6_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_7
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_8),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[4]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[4] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_7_n_1));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    cpuregs_reg_r1_0_31_0_5_i_8
       (.I0(\cpu_state_reg[6]_0 [0]),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(pcpi_mul_n_41),
        .I3(\cpu_state_reg_n_1_[7] ),
        .I4(\cpu_state_reg[6]_0 [1]),
        .I5(\cpu_state_reg[7]_1 ),
        .O(cpuregs_reg_r1_0_31_0_5_i_8_n_1));
  LUT5 #(
    .INIT(32'h00000001)) 
    cpuregs_reg_r1_0_31_0_5_i_9
       (.I0(latched_rd[0]),
        .I1(latched_rd[2]),
        .I2(latched_rd[4]),
        .I3(latched_rd[3]),
        .I4(latched_rd[1]),
        .O(cpuregs_reg_r1_0_31_0_5_i_9_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M cpuregs_reg_r1_0_31_12_17
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_12_17_i_1_n_1,cpuregs_reg_r1_0_31_12_17_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_12_17_i_3_n_1,cpuregs_reg_r1_0_31_12_17_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_12_17_i_5_n_1,cpuregs_reg_r1_0_31_12_17_i_6_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[13:12]),
        .DOB(reg_sh1[15:14]),
        .DOC(reg_sh1[17:16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_1
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[13]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[13] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_2
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_8),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[12]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[12] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_2_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_3
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[15]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[15] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_3_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_4
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[14]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[14] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_4_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_5
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[17]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[17] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_5_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_6
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_8),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[16]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[16] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_6_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_12_17_i_7
       (.CI(cpuregs_reg_r1_0_31_6_11_i_7_n_1),
        .CO({cpuregs_reg_r1_0_31_12_17_i_7_n_1,NLW_cpuregs_reg_r1_0_31_12_17_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_12_17_i_7_n_5,cpuregs_reg_r1_0_31_12_17_i_7_n_6,cpuregs_reg_r1_0_31_12_17_i_7_n_7,cpuregs_reg_r1_0_31_12_17_i_7_n_8}),
        .S({\reg_pc_reg_n_1_[15] ,\reg_pc_reg_n_1_[14] ,\reg_pc_reg_n_1_[13] ,\reg_pc_reg_n_1_[12] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_12_17_i_8
       (.CI(cpuregs_reg_r1_0_31_12_17_i_7_n_1),
        .CO({cpuregs_reg_r1_0_31_12_17_i_8_n_1,NLW_cpuregs_reg_r1_0_31_12_17_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_12_17_i_8_n_5,cpuregs_reg_r1_0_31_12_17_i_8_n_6,cpuregs_reg_r1_0_31_12_17_i_8_n_7,cpuregs_reg_r1_0_31_12_17_i_8_n_8}),
        .S({\reg_pc_reg_n_1_[19] ,\reg_pc_reg_n_1_[18] ,\reg_pc_reg_n_1_[17] ,\reg_pc_reg_n_1_[16] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M cpuregs_reg_r1_0_31_18_23
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_18_23_i_1_n_1,cpuregs_reg_r1_0_31_18_23_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_18_23_i_3_n_1,cpuregs_reg_r1_0_31_18_23_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_18_23_i_5_n_1,cpuregs_reg_r1_0_31_18_23_i_6_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[19:18]),
        .DOB(reg_sh1[21:20]),
        .DOC(reg_sh1[23:22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_1
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[19]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[19] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_2
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[18]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[18] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_2_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_3
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[21]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[21] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_3_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_4
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_8),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[20]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[20] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_4_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_5
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[23]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[23] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_5_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_6
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[22]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[22] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_6_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_18_23_i_7
       (.CI(cpuregs_reg_r1_0_31_12_17_i_8_n_1),
        .CO({cpuregs_reg_r1_0_31_18_23_i_7_n_1,NLW_cpuregs_reg_r1_0_31_18_23_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_18_23_i_7_n_5,cpuregs_reg_r1_0_31_18_23_i_7_n_6,cpuregs_reg_r1_0_31_18_23_i_7_n_7,cpuregs_reg_r1_0_31_18_23_i_7_n_8}),
        .S({\reg_pc_reg_n_1_[23] ,\reg_pc_reg_n_1_[22] ,\reg_pc_reg_n_1_[21] ,\reg_pc_reg_n_1_[20] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M cpuregs_reg_r1_0_31_24_29
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_24_29_i_1_n_1,cpuregs_reg_r1_0_31_24_29_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_24_29_i_3_n_1,cpuregs_reg_r1_0_31_24_29_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_24_29_i_5_n_1,cpuregs_reg_r1_0_31_24_29_i_6_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[25:24]),
        .DOB(reg_sh1[27:26]),
        .DOC(reg_sh1[29:28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_1
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[25]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[25] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_2
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_8),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[24]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[24] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_2_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_3
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[27]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[27] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_3_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_4
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[26]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[26] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_4_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_5
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[29]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[29] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_5_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_6
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_8),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[28]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[28] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_6_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_24_29_i_7
       (.CI(cpuregs_reg_r1_0_31_18_23_i_7_n_1),
        .CO({cpuregs_reg_r1_0_31_24_29_i_7_n_1,NLW_cpuregs_reg_r1_0_31_24_29_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_24_29_i_7_n_5,cpuregs_reg_r1_0_31_24_29_i_7_n_6,cpuregs_reg_r1_0_31_24_29_i_7_n_7,cpuregs_reg_r1_0_31_24_29_i_7_n_8}),
        .S({\reg_pc_reg_n_1_[27] ,\reg_pc_reg_n_1_[26] ,\reg_pc_reg_n_1_[25] ,\reg_pc_reg_n_1_[24] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_24_29_i_8
       (.CI(cpuregs_reg_r1_0_31_24_29_i_7_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_24_29_i_8_n_5,cpuregs_reg_r1_0_31_24_29_i_8_n_6,cpuregs_reg_r1_0_31_24_29_i_8_n_7,cpuregs_reg_r1_0_31_24_29_i_8_n_8}),
        .S({\reg_pc_reg_n_1_[31] ,\reg_pc_reg_n_1_[30] ,\reg_pc_reg_n_1_[29] ,\reg_pc_reg_n_1_[28] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M cpuregs_reg_r1_0_31_30_31
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_30_31_i_1_n_1,cpuregs_reg_r1_0_31_30_31_i_2_n_1}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[31:30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_30_31_i_1
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[31]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[31] ),
        .O(cpuregs_reg_r1_0_31_30_31_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_30_31_i_2
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[30]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[30] ),
        .O(cpuregs_reg_r1_0_31_30_31_i_2_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M cpuregs_reg_r1_0_31_6_11
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_6_11_i_1_n_1,cpuregs_reg_r1_0_31_6_11_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_6_11_i_3_n_1,cpuregs_reg_r1_0_31_6_11_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_6_11_i_5_n_1,cpuregs_reg_r1_0_31_6_11_i_6_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[7:6]),
        .DOB(reg_sh1[9:8]),
        .DOC(reg_sh1[11:10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_1
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[7]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[7] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_2
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[6]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[6] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_2_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_3
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_7),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[9]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[9] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_3_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_4
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_8),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[8]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[8] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_4_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_5
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_5),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[11]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[11] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_5_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_6
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_6),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[10]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[10] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_6_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_6_11_i_7
       (.CI(cpuregs_reg_r1_0_31_0_5_i_11_n_1),
        .CO({cpuregs_reg_r1_0_31_6_11_i_7_n_1,NLW_cpuregs_reg_r1_0_31_6_11_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_6_11_i_7_n_5,cpuregs_reg_r1_0_31_6_11_i_7_n_6,cpuregs_reg_r1_0_31_6_11_i_7_n_7,cpuregs_reg_r1_0_31_6_11_i_7_n_8}),
        .S({\reg_pc_reg_n_1_[11] ,\reg_pc_reg_n_1_[10] ,\reg_pc_reg_n_1_[9] ,\reg_pc_reg_n_1_[8] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M cpuregs_reg_r2_0_31_0_5
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_5_i_2_n_1,cpuregs_reg_r1_0_31_0_5_i_3_n_1}),
        .DIB({cpuregs_reg_r1_0_31_0_5_i_4_n_1,cpuregs_reg_r1_0_31_0_5_i_5_n_1}),
        .DIC({cpuregs_reg_r1_0_31_0_5_i_6_n_1,cpuregs_reg_r1_0_31_0_5_i_7_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[1:0]),
        .DOB(reg_op11[3:2]),
        .DOC(reg_op11[5:4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M cpuregs_reg_r2_0_31_12_17
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_12_17_i_1_n_1,cpuregs_reg_r1_0_31_12_17_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_12_17_i_3_n_1,cpuregs_reg_r1_0_31_12_17_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_12_17_i_5_n_1,cpuregs_reg_r1_0_31_12_17_i_6_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[13:12]),
        .DOB(reg_op11[15:14]),
        .DOC(reg_op11[17:16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M cpuregs_reg_r2_0_31_18_23
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_18_23_i_1_n_1,cpuregs_reg_r1_0_31_18_23_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_18_23_i_3_n_1,cpuregs_reg_r1_0_31_18_23_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_18_23_i_5_n_1,cpuregs_reg_r1_0_31_18_23_i_6_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[19:18]),
        .DOB(reg_op11[21:20]),
        .DOC(reg_op11[23:22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M cpuregs_reg_r2_0_31_24_29
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_24_29_i_1_n_1,cpuregs_reg_r1_0_31_24_29_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_24_29_i_3_n_1,cpuregs_reg_r1_0_31_24_29_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_24_29_i_5_n_1,cpuregs_reg_r1_0_31_24_29_i_6_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[25:24]),
        .DOB(reg_op11[27:26]),
        .DOC(reg_op11[29:28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M cpuregs_reg_r2_0_31_30_31
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_30_31_i_1_n_1,cpuregs_reg_r1_0_31_30_31_i_2_n_1}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[31:30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M cpuregs_reg_r2_0_31_6_11
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_6_11_i_1_n_1,cpuregs_reg_r1_0_31_6_11_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_6_11_i_3_n_1,cpuregs_reg_r1_0_31_6_11_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_6_11_i_5_n_1,cpuregs_reg_r1_0_31_6_11_i_6_n_1}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[7:6]),
        .DOB(reg_op11[9:8]),
        .DOC(reg_op11[11:10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_1));
  LUT4 #(
    .INIT(16'hCD00)) 
    d_ready_i_1
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(cpu_d_req__0),
        .O(\mem_addr_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h04045404)) 
    \decoded_imm[0]_i_1 
       (.I0(instr_jal_reg_0),
        .I1(\mem_rdata_q_reg_n_1_[20] ),
        .I2(\decoded_imm[31]_i_3_n_1 ),
        .I3(\mem_rdata_q_reg_n_1_[7] ),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[10]_i_1 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[30] ),
        .O(\decoded_imm[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[11]_i_1 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\mem_rdata_q_reg_n_1_[7] ),
        .I4(\decoded_imm[11]_i_2_n_1 ),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \decoded_imm[11]_i_2 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[12]),
        .O(\decoded_imm[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[13]),
        .O(\decoded_imm[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[14]),
        .O(\decoded_imm[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[15]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[15] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[0]),
        .O(\decoded_imm[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[16]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[16] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[1]),
        .O(\decoded_imm[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[17]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[17] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[2]),
        .O(\decoded_imm[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[18]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[18] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[3]),
        .O(\decoded_imm[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[19]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[19] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[4]),
        .O(\decoded_imm[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[1]_i_1 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\mem_rdata_q_reg_n_1_[8] ),
        .I4(\decoded_imm[31]_i_3_n_1 ),
        .I5(\mem_rdata_q_reg_n_1_[21] ),
        .O(\decoded_imm[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[20]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[20] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[21]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[21] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[22]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[22] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[23]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[23] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[24]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[24] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[25]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[25] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[26]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[26] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[27]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[27] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[28]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[28] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[29]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8F8F8F88888F8888)) 
    \decoded_imm[2]_i_1 
       (.I0(decoded_imm_uj[2]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\decoded_imm[31]_i_3_n_1 ),
        .I4(\mem_rdata_q_reg_n_1_[22] ),
        .I5(\mem_rdata_q_reg_n_1_[9] ),
        .O(\decoded_imm[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[30]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[30] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \decoded_imm[31]_i_1 
       (.I0(instr_jal_reg_0),
        .I1(\decoded_imm[31]_i_3_n_1 ),
        .I2(decoder_pseudo_trigger_reg_n_1),
        .I3(decoder_trigger_reg_n_1),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(is_sb_sh_sw),
        .O(\decoded_imm[31]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm[31]_i_2 
       (.I0(decoded_imm_uj[29]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[31]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \decoded_imm[31]_i_3 
       (.I0(is_alu_reg_imm),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(instr_jalr),
        .O(\decoded_imm[31]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8F8F8F88888F8888)) 
    \decoded_imm[3]_i_1 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\decoded_imm[31]_i_3_n_1 ),
        .I4(\mem_rdata_q_reg_n_1_[23] ),
        .I5(\mem_rdata_q_reg_n_1_[10] ),
        .O(\decoded_imm[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[4]_i_1 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\mem_rdata_q_reg_n_1_[11] ),
        .I4(\decoded_imm[31]_i_3_n_1 ),
        .I5(\mem_rdata_q_reg_n_1_[24] ),
        .O(\decoded_imm[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[5]_i_1 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[25] ),
        .O(\decoded_imm[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[6]_i_1 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[26] ),
        .O(\decoded_imm[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[7]_i_1 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[27] ),
        .O(\decoded_imm[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[8]_i_1 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[28] ),
        .O(\decoded_imm[8]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[9]_i_1 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[29] ),
        .O(\decoded_imm[9]_i_1_n_1 ));
  FDRE \decoded_imm_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[0]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \decoded_imm_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[10]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[10] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[11]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[11] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[12]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[12] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[13]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[13] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[14]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[14] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[15]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[15] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[16]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[16] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[17]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[17] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[18]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[18] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[19]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[19] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[1]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[1] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[20]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[20] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[21]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[21] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[22]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[22] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[23]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[23] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[24]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[24] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[25]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[25] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[26]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[26] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[27]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[27] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[28]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[28] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[29]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[29] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[2]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[2] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[30]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[30] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[31]_i_2_n_1 ),
        .Q(\decoded_imm_reg_n_1_[31] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[3]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[3] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[4]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[4] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[5]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[5] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[6]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[6] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[7]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[7] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[8]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[8] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[9]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[9] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[10]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[30] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[30]_i_1_n_1 ),
        .O(\decoded_imm_uj[10]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[29]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[31] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[31]_i_2_n_1 ),
        .O(p_0_in0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[5]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[25] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[25]_i_1_n_1 ),
        .O(\decoded_imm_uj[5]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[6]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[26] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[26]_i_1_n_1 ),
        .O(\decoded_imm_uj[6]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[7]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[27] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[27]_i_1_n_1 ),
        .O(\decoded_imm_uj[7]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[8]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[28] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[28]_i_1_n_1 ),
        .O(\decoded_imm_uj[8]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[9]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[29] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[29]_i_1_n_1 ),
        .O(\decoded_imm_uj[9]_i_1_n_1 ));
  FDRE \decoded_imm_uj_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[10]_i_1_n_1 ),
        .Q(decoded_imm_uj[10]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[0]),
        .Q(decoded_imm_uj[11]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\mem_rdata_q[12]_i_1_n_1 ),
        .Q(decoded_imm_uj[12]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\mem_rdata_q[13]_i_1_n_1 ),
        .Q(decoded_imm_uj[13]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\mem_rdata_q[14]_i_1_n_1 ),
        .Q(decoded_imm_uj[14]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[1]),
        .Q(decoded_imm_uj[1]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_0_in0),
        .Q(decoded_imm_uj[29]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[2]),
        .Q(decoded_imm_uj[2]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[3]),
        .Q(decoded_imm_uj[3]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[4]),
        .Q(decoded_imm_uj[4]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[5]_i_1_n_1 ),
        .Q(decoded_imm_uj[5]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[6]_i_1_n_1 ),
        .Q(decoded_imm_uj[6]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[7]_i_1_n_1 ),
        .Q(decoded_imm_uj[7]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[8]_i_1_n_1 ),
        .Q(decoded_imm_uj[8]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[9]_i_1_n_1 ),
        .Q(decoded_imm_uj[9]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[0]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[7] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[7]_3 ),
        .O(\decoded_rd[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[1]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[8] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[8]_2 ),
        .O(\decoded_rd[1]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[9] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[9]_0 ),
        .O(\decoded_rd[2]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[3]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[10] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[10]_0 ),
        .O(\decoded_rd[3]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[11] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[11]_0 ),
        .O(\decoded_rd[4]_i_1_n_1 ));
  FDRE \decoded_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd[0]_i_1_n_1 ),
        .Q(decoded_rd[0]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd[1]_i_1_n_1 ),
        .Q(decoded_rd[1]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd[2]_i_1_n_1 ),
        .Q(decoded_rd[2]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd[3]_i_1_n_1 ),
        .Q(decoded_rd[3]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd[4]_i_1_n_1 ),
        .Q(decoded_rd[4]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[0]_i_1_n_1 ),
        .Q(decoded_rs1[0]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[1]_i_1_n_1 ),
        .Q(decoded_rs1[1]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[2]_i_1_n_1 ),
        .Q(decoded_rs1[2]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[3]_i_1_n_1 ),
        .Q(decoded_rs1[3]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[4]_i_1_n_1 ),
        .Q(decoded_rs1[4]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[0]_i_1_n_1 ),
        .Q(decoded_rs1__0[0]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[1]_i_1_n_1 ),
        .Q(decoded_rs1__0[1]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[2]_i_1_n_1 ),
        .Q(decoded_rs1__0[2]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[3]_i_1_n_1 ),
        .Q(decoded_rs1__0[3]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[4]_i_1_n_1 ),
        .Q(decoded_rs1__0[4]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[0]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[15] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[15]_0 ),
        .O(\decoded_rs1_rep[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[1]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[16] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[16]_i_1_n_1 ),
        .O(\decoded_rs1_rep[1]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[17] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[17]_i_1_n_1 ),
        .O(\decoded_rs1_rep[2]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[3]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[18] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[18]_i_1_n_1 ),
        .O(\decoded_rs1_rep[3]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[19] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[19]_i_1_n_1 ),
        .O(\decoded_rs1_rep[4]_i_1_n_1 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[0]),
        .Q(decoded_rs2[0]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[1]),
        .Q(decoded_rs2[1]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[2]),
        .Q(decoded_rs2[2]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[3]),
        .Q(decoded_rs2[3]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in_0[4]),
        .Q(decoded_rs2[4]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[0]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[20] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[20]_i_1_n_1 ),
        .O(p_1_in_0[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[1]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[21] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[21]_i_1_n_1 ),
        .O(p_1_in_0[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[22] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[22]_i_1_n_1 ),
        .O(p_1_in_0[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[3]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[23] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[23]_i_1_n_1 ),
        .O(p_1_in_0[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[24] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q[24]_i_1_n_1 ),
        .O(p_1_in_0[4]));
  LUT6 #(
    .INIT(64'h0000000000101000)) 
    decoder_pseudo_trigger_i_1
       (.I0(\cpu_state_reg_n_1_[7] ),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(decoder_pseudo_trigger_i_2_n_1),
        .I3(\cpu_state_reg_n_1_[0] ),
        .I4(\cpu_state_reg_n_1_[1] ),
        .I5(decoder_pseudo_trigger_i_3_n_1),
        .O(decoder_pseudo_trigger));
  LUT2 #(
    .INIT(4'h1)) 
    decoder_pseudo_trigger_i_2
       (.I0(\cpu_state_reg[6]_0 [0]),
        .I1(\cpu_state_reg[6]_0 [1]),
        .O(decoder_pseudo_trigger_i_2_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    decoder_pseudo_trigger_i_3
       (.I0(mem_do_prefetch_reg_n_1),
        .I1(pcpi_mul_n_39),
        .O(decoder_pseudo_trigger_i_3_n_1));
  FDRE decoder_pseudo_trigger_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(decoder_pseudo_trigger),
        .Q(decoder_pseudo_trigger_reg_n_1),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    decoder_trigger_i_1
       (.I0(decoder_pseudo_trigger),
        .I1(instr_lui0),
        .I2(decoder_trigger_i_2_n_1),
        .I3(\cpu_state_reg[1]_0 ),
        .I4(\cpu_state_reg[6]_0 [0]),
        .I5(\cpu_state_reg[6]_0 [2]),
        .O(decoder_trigger_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_13
       (.I0(\reg_op1_reg_n_1_[22] ),
        .I1(\reg_op2_reg_n_1_[22] ),
        .I2(\reg_op1_reg_n_1_[23] ),
        .I3(\reg_op2_reg_n_1_[23] ),
        .I4(\reg_op2_reg_n_1_[21] ),
        .I5(\reg_op1_reg_n_1_[21] ),
        .O(decoder_trigger_i_13_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_14
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\reg_op2_reg_n_1_[19] ),
        .I2(\reg_op1_reg_n_1_[18] ),
        .I3(\reg_op2_reg_n_1_[18] ),
        .I4(\reg_op2_reg_n_1_[20] ),
        .I5(\reg_op1_reg_n_1_[20] ),
        .O(decoder_trigger_i_14_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_15
       (.I0(\reg_op1_reg_n_1_[16] ),
        .I1(\reg_op2_reg_n_1_[16] ),
        .I2(\reg_op1_reg_n_1_[17] ),
        .I3(\reg_op2_reg_n_1_[17] ),
        .I4(\reg_op2_reg_n_1_[15] ),
        .I5(\reg_op1_reg_n_1_[15] ),
        .O(decoder_trigger_i_15_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_16
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[13] ),
        .I2(\reg_op1_reg_n_1_[12] ),
        .I3(\reg_op2_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[14] ),
        .I5(\reg_op1_reg_n_1_[14] ),
        .O(decoder_trigger_i_16_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    decoder_trigger_i_18
       (.I0(\reg_op2_reg_n_1_[30] ),
        .I1(\reg_op1_reg_n_1_[30] ),
        .I2(\reg_op2_reg_n_1_[31] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .O(decoder_trigger_i_18_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_19
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\reg_op2_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .O(decoder_trigger_i_19_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    decoder_trigger_i_2
       (.I0(decoder_trigger_i_3_n_1),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .O(decoder_trigger_i_2_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_20
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\reg_op2_reg_n_1_[27] ),
        .I2(\reg_op2_reg_n_1_[26] ),
        .I3(\reg_op1_reg_n_1_[26] ),
        .O(decoder_trigger_i_20_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_21
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op2_reg_n_1_[25] ),
        .I2(\reg_op2_reg_n_1_[24] ),
        .I3(\reg_op1_reg_n_1_[24] ),
        .O(decoder_trigger_i_21_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_22
       (.I0(\reg_op2_reg_n_1_[31] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .O(decoder_trigger_i_22_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_23
       (.I0(\reg_op2_reg_n_1_[29] ),
        .I1(\reg_op1_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .O(decoder_trigger_i_23_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_24
       (.I0(\reg_op2_reg_n_1_[26] ),
        .I1(\reg_op1_reg_n_1_[26] ),
        .I2(\reg_op2_reg_n_1_[27] ),
        .I3(\reg_op1_reg_n_1_[27] ),
        .O(decoder_trigger_i_24_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_25
       (.I0(\reg_op2_reg_n_1_[24] ),
        .I1(\reg_op1_reg_n_1_[24] ),
        .I2(\reg_op2_reg_n_1_[25] ),
        .I3(\reg_op1_reg_n_1_[25] ),
        .O(decoder_trigger_i_25_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_27
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(\reg_op2_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .O(decoder_trigger_i_27_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_28
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\reg_op2_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .O(decoder_trigger_i_28_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_29
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\reg_op2_reg_n_1_[27] ),
        .I2(\reg_op2_reg_n_1_[26] ),
        .I3(\reg_op1_reg_n_1_[26] ),
        .O(decoder_trigger_i_29_n_1));
  LUT4 #(
    .INIT(16'h6762)) 
    decoder_trigger_i_3
       (.I0(instr_beq),
        .I1(alu_eq),
        .I2(instr_bne),
        .I3(decoder_trigger_i_5_n_1),
        .O(decoder_trigger_i_3_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_30
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op2_reg_n_1_[25] ),
        .I2(\reg_op2_reg_n_1_[24] ),
        .I3(\reg_op1_reg_n_1_[24] ),
        .O(decoder_trigger_i_30_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_31
       (.I0(\reg_op2_reg_n_1_[31] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .O(decoder_trigger_i_31_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_32
       (.I0(\reg_op2_reg_n_1_[29] ),
        .I1(\reg_op1_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .O(decoder_trigger_i_32_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_33
       (.I0(\reg_op2_reg_n_1_[26] ),
        .I1(\reg_op1_reg_n_1_[26] ),
        .I2(\reg_op2_reg_n_1_[27] ),
        .I3(\reg_op1_reg_n_1_[27] ),
        .O(decoder_trigger_i_33_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_34
       (.I0(\reg_op2_reg_n_1_[24] ),
        .I1(\reg_op1_reg_n_1_[24] ),
        .I2(\reg_op2_reg_n_1_[25] ),
        .I3(\reg_op1_reg_n_1_[25] ),
        .O(decoder_trigger_i_34_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_35
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(\reg_op2_reg_n_1_[10] ),
        .I2(\reg_op1_reg_n_1_[11] ),
        .I3(\reg_op2_reg_n_1_[11] ),
        .I4(\reg_op2_reg_n_1_[9] ),
        .I5(\reg_op1_reg_n_1_[9] ),
        .O(decoder_trigger_i_35_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_36
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[7] ),
        .I2(\reg_op1_reg_n_1_[6] ),
        .I3(\reg_op2_reg_n_1_[6] ),
        .I4(\reg_op2_reg_n_1_[8] ),
        .I5(\reg_op1_reg_n_1_[8] ),
        .O(decoder_trigger_i_36_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_37
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[5] ),
        .I3(\reg_op2_reg_n_1_[5] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\reg_op1_reg_n_1_[3] ),
        .O(decoder_trigger_i_37_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_38
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\reg_op1_reg_n_1_[2] ),
        .O(decoder_trigger_i_38_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_40
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\reg_op2_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[22] ),
        .I3(\reg_op1_reg_n_1_[22] ),
        .O(decoder_trigger_i_40_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_41
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\reg_op2_reg_n_1_[21] ),
        .I2(\reg_op2_reg_n_1_[20] ),
        .I3(\reg_op1_reg_n_1_[20] ),
        .O(decoder_trigger_i_41_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_42
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\reg_op2_reg_n_1_[19] ),
        .I2(\reg_op2_reg_n_1_[18] ),
        .I3(\reg_op1_reg_n_1_[18] ),
        .O(decoder_trigger_i_42_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_43
       (.I0(\reg_op1_reg_n_1_[17] ),
        .I1(\reg_op2_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[16] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .O(decoder_trigger_i_43_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_44
       (.I0(\reg_op2_reg_n_1_[23] ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[22] ),
        .I3(\reg_op1_reg_n_1_[22] ),
        .O(decoder_trigger_i_44_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_45
       (.I0(\reg_op2_reg_n_1_[20] ),
        .I1(\reg_op1_reg_n_1_[20] ),
        .I2(\reg_op2_reg_n_1_[21] ),
        .I3(\reg_op1_reg_n_1_[21] ),
        .O(decoder_trigger_i_45_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_46
       (.I0(\reg_op2_reg_n_1_[18] ),
        .I1(\reg_op1_reg_n_1_[18] ),
        .I2(\reg_op2_reg_n_1_[19] ),
        .I3(\reg_op1_reg_n_1_[19] ),
        .O(decoder_trigger_i_46_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_47
       (.I0(\reg_op2_reg_n_1_[17] ),
        .I1(\reg_op1_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[16] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .O(decoder_trigger_i_47_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_49
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\reg_op2_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[22] ),
        .I3(\reg_op1_reg_n_1_[22] ),
        .O(decoder_trigger_i_49_n_1));
  LUT6 #(
    .INIT(64'hDDDD989D88889D9D)) 
    decoder_trigger_i_5
       (.I0(instr_bge),
        .I1(alu_lts),
        .I2(is_slti_blt_slt),
        .I3(is_sltiu_bltu_sltu),
        .I4(instr_bgeu),
        .I5(alu_ltu),
        .O(decoder_trigger_i_5_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_50
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\reg_op2_reg_n_1_[21] ),
        .I2(\reg_op2_reg_n_1_[20] ),
        .I3(\reg_op1_reg_n_1_[20] ),
        .O(decoder_trigger_i_50_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_51
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\reg_op2_reg_n_1_[19] ),
        .I2(\reg_op2_reg_n_1_[18] ),
        .I3(\reg_op1_reg_n_1_[18] ),
        .O(decoder_trigger_i_51_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_52
       (.I0(\reg_op1_reg_n_1_[17] ),
        .I1(\reg_op2_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[16] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .O(decoder_trigger_i_52_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_53
       (.I0(\reg_op2_reg_n_1_[23] ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[22] ),
        .I3(\reg_op1_reg_n_1_[22] ),
        .O(decoder_trigger_i_53_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_54
       (.I0(\reg_op2_reg_n_1_[20] ),
        .I1(\reg_op1_reg_n_1_[20] ),
        .I2(\reg_op2_reg_n_1_[21] ),
        .I3(\reg_op1_reg_n_1_[21] ),
        .O(decoder_trigger_i_54_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_55
       (.I0(\reg_op2_reg_n_1_[18] ),
        .I1(\reg_op1_reg_n_1_[18] ),
        .I2(\reg_op2_reg_n_1_[19] ),
        .I3(\reg_op1_reg_n_1_[19] ),
        .O(decoder_trigger_i_55_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_56
       (.I0(\reg_op2_reg_n_1_[17] ),
        .I1(\reg_op1_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[16] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .O(decoder_trigger_i_56_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_58
       (.I0(\reg_op1_reg_n_1_[15] ),
        .I1(\reg_op2_reg_n_1_[15] ),
        .I2(\reg_op2_reg_n_1_[14] ),
        .I3(\reg_op1_reg_n_1_[14] ),
        .O(decoder_trigger_i_58_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_59
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[13] ),
        .I2(\reg_op2_reg_n_1_[12] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .O(decoder_trigger_i_59_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_60
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(\reg_op2_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .O(decoder_trigger_i_60_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_61
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(\reg_op2_reg_n_1_[9] ),
        .I2(\reg_op2_reg_n_1_[8] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .O(decoder_trigger_i_61_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_62
       (.I0(\reg_op2_reg_n_1_[14] ),
        .I1(\reg_op1_reg_n_1_[14] ),
        .I2(\reg_op2_reg_n_1_[15] ),
        .I3(\reg_op1_reg_n_1_[15] ),
        .O(decoder_trigger_i_62_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_63
       (.I0(\reg_op2_reg_n_1_[12] ),
        .I1(\reg_op1_reg_n_1_[12] ),
        .I2(\reg_op2_reg_n_1_[13] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .O(decoder_trigger_i_63_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_64
       (.I0(\reg_op2_reg_n_1_[11] ),
        .I1(\reg_op1_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .O(decoder_trigger_i_64_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_65
       (.I0(\reg_op2_reg_n_1_[8] ),
        .I1(\reg_op1_reg_n_1_[8] ),
        .I2(\reg_op2_reg_n_1_[9] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .O(decoder_trigger_i_65_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_67
       (.I0(\reg_op1_reg_n_1_[15] ),
        .I1(\reg_op2_reg_n_1_[15] ),
        .I2(\reg_op2_reg_n_1_[14] ),
        .I3(\reg_op1_reg_n_1_[14] ),
        .O(decoder_trigger_i_67_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_68
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[13] ),
        .I2(\reg_op2_reg_n_1_[12] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .O(decoder_trigger_i_68_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_69
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(\reg_op2_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .O(decoder_trigger_i_69_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_7
       (.I0(\reg_op2_reg_n_1_[31] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .O(decoder_trigger_i_7_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_70
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(\reg_op2_reg_n_1_[9] ),
        .I2(\reg_op2_reg_n_1_[8] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .O(decoder_trigger_i_70_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_71
       (.I0(\reg_op2_reg_n_1_[14] ),
        .I1(\reg_op1_reg_n_1_[14] ),
        .I2(\reg_op2_reg_n_1_[15] ),
        .I3(\reg_op1_reg_n_1_[15] ),
        .O(decoder_trigger_i_71_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_72
       (.I0(\reg_op2_reg_n_1_[12] ),
        .I1(\reg_op1_reg_n_1_[12] ),
        .I2(\reg_op2_reg_n_1_[13] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .O(decoder_trigger_i_72_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_73
       (.I0(\reg_op2_reg_n_1_[11] ),
        .I1(\reg_op1_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .O(decoder_trigger_i_73_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_74
       (.I0(\reg_op2_reg_n_1_[8] ),
        .I1(\reg_op1_reg_n_1_[8] ),
        .I2(\reg_op2_reg_n_1_[9] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .O(decoder_trigger_i_74_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_75
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[7] ),
        .I2(\reg_op2_reg_n_1_[6] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .O(decoder_trigger_i_75_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_76
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[5] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .O(decoder_trigger_i_76_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_77
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\reg_op1_reg_n_1_[2] ),
        .O(decoder_trigger_i_77_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_78
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[0] ),
        .O(decoder_trigger_i_78_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_79
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(\reg_op1_reg_n_1_[6] ),
        .I2(\reg_op2_reg_n_1_[7] ),
        .I3(\reg_op1_reg_n_1_[7] ),
        .O(decoder_trigger_i_79_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_8
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\reg_op2_reg_n_1_[28] ),
        .I2(\reg_op1_reg_n_1_[29] ),
        .I3(\reg_op2_reg_n_1_[29] ),
        .I4(\reg_op2_reg_n_1_[27] ),
        .I5(\reg_op1_reg_n_1_[27] ),
        .O(decoder_trigger_i_8_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_80
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(\reg_op1_reg_n_1_[5] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .O(decoder_trigger_i_80_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_81
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[3] ),
        .O(decoder_trigger_i_81_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_82
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\reg_op1_reg_n_1_[0] ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .O(decoder_trigger_i_82_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_83
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[7] ),
        .I2(\reg_op2_reg_n_1_[6] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .O(decoder_trigger_i_83_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_84
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[5] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .O(decoder_trigger_i_84_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_85
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\reg_op1_reg_n_1_[2] ),
        .O(decoder_trigger_i_85_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_86
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[0] ),
        .O(decoder_trigger_i_86_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_87
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(\reg_op1_reg_n_1_[6] ),
        .I2(\reg_op2_reg_n_1_[7] ),
        .I3(\reg_op1_reg_n_1_[7] ),
        .O(decoder_trigger_i_87_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_88
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(\reg_op1_reg_n_1_[5] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .O(decoder_trigger_i_88_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_89
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[3] ),
        .O(decoder_trigger_i_89_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_9
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op2_reg_n_1_[25] ),
        .I2(\reg_op1_reg_n_1_[24] ),
        .I3(\reg_op2_reg_n_1_[24] ),
        .I4(\reg_op2_reg_n_1_[26] ),
        .I5(\reg_op1_reg_n_1_[26] ),
        .O(decoder_trigger_i_9_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_90
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\reg_op1_reg_n_1_[0] ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .O(decoder_trigger_i_90_n_1));
  FDRE decoder_trigger_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(decoder_trigger_i_1_n_1),
        .Q(decoder_trigger_reg_n_1),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_10
       (.CI(decoder_trigger_reg_i_17_n_1),
        .CO({alu_lts,NLW_decoder_trigger_reg_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_18_n_1,decoder_trigger_i_19_n_1,decoder_trigger_i_20_n_1,decoder_trigger_i_21_n_1}),
        .S({decoder_trigger_i_22_n_1,decoder_trigger_i_23_n_1,decoder_trigger_i_24_n_1,decoder_trigger_i_25_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_11
       (.CI(decoder_trigger_reg_i_26_n_1),
        .CO({alu_ltu,NLW_decoder_trigger_reg_i_11_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_27_n_1,decoder_trigger_i_28_n_1,decoder_trigger_i_29_n_1,decoder_trigger_i_30_n_1}),
        .S({decoder_trigger_i_31_n_1,decoder_trigger_i_32_n_1,decoder_trigger_i_33_n_1,decoder_trigger_i_34_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_12
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_12_n_1,NLW_decoder_trigger_reg_i_12_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({decoder_trigger_i_35_n_1,decoder_trigger_i_36_n_1,decoder_trigger_i_37_n_1,decoder_trigger_i_38_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_17
       (.CI(decoder_trigger_reg_i_39_n_1),
        .CO({decoder_trigger_reg_i_17_n_1,NLW_decoder_trigger_reg_i_17_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_40_n_1,decoder_trigger_i_41_n_1,decoder_trigger_i_42_n_1,decoder_trigger_i_43_n_1}),
        .S({decoder_trigger_i_44_n_1,decoder_trigger_i_45_n_1,decoder_trigger_i_46_n_1,decoder_trigger_i_47_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_26
       (.CI(decoder_trigger_reg_i_48_n_1),
        .CO({decoder_trigger_reg_i_26_n_1,NLW_decoder_trigger_reg_i_26_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_49_n_1,decoder_trigger_i_50_n_1,decoder_trigger_i_51_n_1,decoder_trigger_i_52_n_1}),
        .S({decoder_trigger_i_53_n_1,decoder_trigger_i_54_n_1,decoder_trigger_i_55_n_1,decoder_trigger_i_56_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_39
       (.CI(decoder_trigger_reg_i_57_n_1),
        .CO({decoder_trigger_reg_i_39_n_1,NLW_decoder_trigger_reg_i_39_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_58_n_1,decoder_trigger_i_59_n_1,decoder_trigger_i_60_n_1,decoder_trigger_i_61_n_1}),
        .S({decoder_trigger_i_62_n_1,decoder_trigger_i_63_n_1,decoder_trigger_i_64_n_1,decoder_trigger_i_65_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_4
       (.CI(decoder_trigger_reg_i_6_n_1),
        .CO({alu_eq,NLW_decoder_trigger_reg_i_4_CO_UNCONNECTED[1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,decoder_trigger_i_7_n_1,decoder_trigger_i_8_n_1,decoder_trigger_i_9_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_48
       (.CI(decoder_trigger_reg_i_66_n_1),
        .CO({decoder_trigger_reg_i_48_n_1,NLW_decoder_trigger_reg_i_48_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_67_n_1,decoder_trigger_i_68_n_1,decoder_trigger_i_69_n_1,decoder_trigger_i_70_n_1}),
        .S({decoder_trigger_i_71_n_1,decoder_trigger_i_72_n_1,decoder_trigger_i_73_n_1,decoder_trigger_i_74_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_57
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_57_n_1,NLW_decoder_trigger_reg_i_57_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_75_n_1,decoder_trigger_i_76_n_1,decoder_trigger_i_77_n_1,decoder_trigger_i_78_n_1}),
        .S({decoder_trigger_i_79_n_1,decoder_trigger_i_80_n_1,decoder_trigger_i_81_n_1,decoder_trigger_i_82_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_6
       (.CI(decoder_trigger_reg_i_12_n_1),
        .CO({decoder_trigger_reg_i_6_n_1,NLW_decoder_trigger_reg_i_6_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({decoder_trigger_i_13_n_1,decoder_trigger_i_14_n_1,decoder_trigger_i_15_n_1,decoder_trigger_i_16_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_66
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_66_n_1,NLW_decoder_trigger_reg_i_66_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_83_n_1,decoder_trigger_i_84_n_1,decoder_trigger_i_85_n_1,decoder_trigger_i_86_n_1}),
        .S({decoder_trigger_i_87_n_1,decoder_trigger_i_88_n_1,decoder_trigger_i_89_n_1,decoder_trigger_i_90_n_1}));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    instr_add_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(p_0_in_1[2]),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[1]),
        .O(instr_add0));
  FDRE instr_add_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_add0),
        .Q(instr_add),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_addi_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_1[2]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[1]),
        .O(instr_addi0));
  FDRE instr_addi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_addi0),
        .Q(instr_addi),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    instr_and_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(p_0_in_1[2]),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[1]),
        .O(instr_and0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    instr_and_i_2
       (.I0(\mem_rdata_q_reg_n_1_[30] ),
        .I1(\mem_rdata_q_reg_n_1_[31] ),
        .I2(\mem_rdata_q_reg_n_1_[27] ),
        .I3(\mem_rdata_q_reg_n_1_[26] ),
        .I4(\mem_rdata_q_reg_n_1_[25] ),
        .I5(instr_and_i_3_n_1),
        .O(instr_and_i_2_n_1));
  LUT2 #(
    .INIT(4'h1)) 
    instr_and_i_3
       (.I0(\mem_rdata_q_reg_n_1_[28] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .O(instr_and_i_3_n_1));
  FDRE instr_and_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_and0),
        .Q(instr_and),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_andi_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_1[2]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[1]),
        .O(instr_andi0));
  FDRE instr_andi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_andi0),
        .Q(instr_andi),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    instr_auipc_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_1 ),
        .I1(\mem_rdata_q[3]_i_1_n_1 ),
        .I2(instr_jal_i_5_n_1),
        .I3(\mem_rdata_q[4]_i_1_n_1 ),
        .I4(\mem_rdata_q[5]_i_1_n_1 ),
        .I5(\mem_rdata_q[2]_i_1_n_1 ),
        .O(instr_auipc_i_1_n_1));
  FDRE instr_auipc_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(instr_auipc_i_1_n_1),
        .Q(instr_auipc),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_beq_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in_1[2]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[1]),
        .O(instr_beq0));
  FDRE instr_beq_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_beq0),
        .Q(instr_beq),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    instr_bge_i_1
       (.I0(p_0_in_1[1]),
        .I1(p_0_in_1[0]),
        .I2(p_0_in_1[2]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bge_i_1_n_1));
  FDRE instr_bge_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bge_i_1_n_1),
        .Q(instr_bge),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_bgeu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in_1[2]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[1]),
        .O(instr_bgeu0));
  FDRE instr_bgeu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bgeu0),
        .Q(instr_bgeu),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_blt_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in_1[0]),
        .I2(p_0_in_1[2]),
        .I3(p_0_in_1[1]),
        .O(instr_blt0));
  FDRE instr_blt_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_blt0),
        .Q(instr_blt),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_bltu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in_1[1]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[2]),
        .O(instr_bltu0));
  FDRE instr_bltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bltu0),
        .Q(instr_bltu),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_bne_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in_1[1]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[2]),
        .O(instr_bne0));
  FDRE instr_bne_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bne0),
        .Q(instr_bne),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    instr_ecall_ebreak_i_1
       (.I0(instr_ecall_ebreak_i_2_n_1),
        .I1(instr_ecall_ebreak_i_3_n_1),
        .I2(instr_ecall_ebreak_i_4_n_1),
        .I3(instr_ecall_ebreak_i_5_n_1),
        .I4(instr_rdcycle_i_2_n_1),
        .I5(instr_sub_i_3_n_1),
        .O(instr_ecall_ebreak0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    instr_ecall_ebreak_i_2
       (.I0(instr_rdinstrh_i_7_n_1),
        .I1(\mem_rdata_q_reg_n_1_[24] ),
        .I2(\mem_rdata_q_reg_n_1_[25] ),
        .I3(\mem_rdata_q_reg_n_1_[26] ),
        .I4(\mem_rdata_q_reg_n_1_[27] ),
        .O(instr_ecall_ebreak_i_2_n_1));
  LUT4 #(
    .INIT(16'hFFDF)) 
    instr_ecall_ebreak_i_3
       (.I0(\mem_rdata_q_reg_n_1_[5] ),
        .I1(\mem_rdata_q_reg_n_1_[2] ),
        .I2(\mem_rdata_q_reg_n_1_[4] ),
        .I3(instr_rdinstrh_i_6_n_1),
        .O(instr_ecall_ebreak_i_3_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    instr_ecall_ebreak_i_4
       (.I0(\mem_rdata_q_reg_n_1_[7] ),
        .I1(\mem_rdata_q_reg_n_1_[8] ),
        .I2(\mem_rdata_q_reg_n_1_[9] ),
        .I3(\mem_rdata_q_reg_n_1_[10] ),
        .I4(\mem_rdata_q_reg_n_1_[11] ),
        .I5(instr_ecall_ebreak_i_6_n_1),
        .O(instr_ecall_ebreak_i_4_n_1));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_ecall_ebreak_i_5
       (.I0(\mem_rdata_q_reg_n_1_[15] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(\mem_rdata_q_reg_n_1_[28] ),
        .O(instr_ecall_ebreak_i_5_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    instr_ecall_ebreak_i_6
       (.I0(\mem_rdata_q_reg_n_1_[31] ),
        .I1(\mem_rdata_q_reg_n_1_[30] ),
        .O(instr_ecall_ebreak_i_6_n_1));
  FDRE instr_ecall_ebreak_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ecall_ebreak0),
        .Q(instr_ecall_ebreak),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    instr_jal_i_1
       (.I0(mem_do_rinst_reg_n_1),
        .I1(pcpi_mul_n_39),
        .O(instr_lui0));
  LUT3 #(
    .INIT(8'h80)) 
    instr_jal_i_2
       (.I0(instr_jal_i_4_n_1),
        .I1(instr_jal_i_5_n_1),
        .I2(\mem_rdata_q[3]_i_1_n_1 ),
        .O(instr_jal_i_2_n_1));
  LUT4 #(
    .INIT(16'h0080)) 
    instr_jal_i_4
       (.I0(\mem_rdata_q[6]_i_1_n_1 ),
        .I1(\mem_rdata_q[5]_i_1_n_1 ),
        .I2(\mem_rdata_q[2]_i_1_n_1 ),
        .I3(\mem_rdata_q[4]_i_1_n_1 ),
        .O(instr_jal_i_4_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hE2C02200)) 
    instr_jal_i_5
       (.I0(\mem_rdata_q_reg_n_1_[1] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[1]_0 ),
        .I3(\mem_rdata_q_reg_n_1_[0] ),
        .I4(\mem_rdata_q_reg[0]_0 ),
        .O(instr_jal_i_5_n_1));
  FDRE instr_jal_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(instr_jal_i_2_n_1),
        .Q(instr_jal),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    instr_jalr_i_1
       (.I0(instr_jal_i_4_n_1),
        .I1(\mem_rdata_q[3]_i_1_n_1 ),
        .I2(\mem_rdata_q[12]_i_1_n_1 ),
        .I3(\mem_rdata_q[13]_i_1_n_1 ),
        .I4(\mem_rdata_q[14]_i_1_n_1 ),
        .I5(instr_jal_i_5_n_1),
        .O(instr_jalr0));
  FDRE instr_jalr_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(instr_jalr0),
        .Q(instr_jalr),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h01)) 
    instr_lb_i_1
       (.I0(p_0_in_1[2]),
        .I1(p_0_in_1[0]),
        .I2(p_0_in_1[1]),
        .O(instr_lb_i_1_n_1));
  FDRE instr_lb_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lb_i_1_n_1),
        .Q(instr_lb),
        .R(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lbu_i_1
       (.I0(p_0_in_1[0]),
        .I1(p_0_in_1[2]),
        .I2(p_0_in_1[1]),
        .O(instr_lbu_i_1_n_1));
  FDRE instr_lbu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lbu_i_1_n_1),
        .Q(instr_lbu),
        .R(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lh_i_1
       (.I0(p_0_in_1[1]),
        .I1(p_0_in_1[0]),
        .I2(p_0_in_1[2]),
        .O(instr_lh_i_1_n_1));
  FDRE instr_lh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lh_i_1_n_1),
        .Q(instr_lh),
        .R(instr_lhu_i_1_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    instr_lhu_i_1
       (.I0(decoder_pseudo_trigger_reg_n_1),
        .I1(decoder_trigger_reg_n_1),
        .I2(is_lb_lh_lw_lbu_lhu),
        .O(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h08)) 
    instr_lhu_i_2
       (.I0(p_0_in_1[2]),
        .I1(p_0_in_1[0]),
        .I2(p_0_in_1[1]),
        .O(instr_lhu_i_2_n_1));
  FDRE instr_lhu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lhu_i_2_n_1),
        .Q(instr_lhu),
        .R(instr_lhu_i_1_n_1));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    instr_lui_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_1 ),
        .I1(\mem_rdata_q[3]_i_1_n_1 ),
        .I2(instr_jal_i_5_n_1),
        .I3(\mem_rdata_q[5]_i_1_n_1 ),
        .I4(\mem_rdata_q[4]_i_1_n_1 ),
        .I5(\mem_rdata_q[2]_i_1_n_1 ),
        .O(instr_lui_i_1_n_1));
  FDRE instr_lui_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(instr_lui_i_1_n_1),
        .Q(instr_lui),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_lw_i_1
       (.I0(p_0_in_1[1]),
        .I1(p_0_in_1[2]),
        .I2(p_0_in_1[0]),
        .O(instr_lw_i_1_n_1));
  FDRE instr_lw_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lw_i_1_n_1),
        .Q(instr_lw),
        .R(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    instr_or_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(p_0_in_1[1]),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .O(instr_or0));
  FDRE instr_or_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_or0),
        .Q(instr_or),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_ori_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_1[1]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[2]),
        .O(instr_ori0));
  FDRE instr_ori_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ori0),
        .Q(instr_ori),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    instr_rdcycle_i_1
       (.I0(instr_rdinstr_i_3_n_1),
        .I1(instr_rdcycle_i_2_n_1),
        .I2(\mem_rdata_q_reg_n_1_[15] ),
        .I3(instr_rdcycle_i_3_n_1),
        .I4(p_0_in_1[0]),
        .I5(instr_rdinstrh_i_3_n_1),
        .O(instr_rdcycle0));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_rdcycle_i_2
       (.I0(\mem_rdata_q_reg_n_1_[21] ),
        .I1(\mem_rdata_q_reg_n_1_[23] ),
        .I2(\mem_rdata_q_reg_n_1_[22] ),
        .O(instr_rdcycle_i_2_n_1));
  LUT3 #(
    .INIT(8'hFD)) 
    instr_rdcycle_i_3
       (.I0(\mem_rdata_q_reg_n_1_[30] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(\mem_rdata_q_reg_n_1_[28] ),
        .O(instr_rdcycle_i_3_n_1));
  FDRE instr_rdcycle_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycle0),
        .Q(instr_rdcycle),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'h0020)) 
    instr_rdcycleh_i_1
       (.I0(instr_rdcycleh_i_2_n_1),
        .I1(instr_rdcycleh_i_3_n_1),
        .I2(\mem_rdata_q_reg_n_1_[27] ),
        .I3(instr_rdinstrh_i_3_n_1),
        .O(instr_rdcycleh0));
  LUT6 #(
    .INIT(64'h000040FF00004040)) 
    instr_rdcycleh_i_2
       (.I0(\mem_rdata_q_reg_n_1_[15] ),
        .I1(\mem_rdata_q_reg_n_1_[20] ),
        .I2(instr_rdinstrh_i_5_n_1),
        .I3(instr_rdinstrh_i_7_n_1),
        .I4(instr_rdcycle_i_2_n_1),
        .I5(instr_rdinstr_i_2_n_1),
        .O(instr_rdcycleh_i_2_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdcycleh_i_3
       (.I0(\mem_rdata_q_reg_n_1_[25] ),
        .I1(\mem_rdata_q_reg_n_1_[24] ),
        .I2(\mem_rdata_q_reg_n_1_[26] ),
        .I3(p_0_in_1[2]),
        .O(instr_rdcycleh_i_3_n_1));
  FDRE instr_rdcycleh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycleh0),
        .Q(instr_rdcycleh),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    instr_rdinstr_i_1
       (.I0(instr_rdinstrh_i_3_n_1),
        .I1(\mem_rdata_q_reg_n_1_[22] ),
        .I2(\mem_rdata_q_reg_n_1_[23] ),
        .I3(\mem_rdata_q_reg_n_1_[21] ),
        .I4(instr_rdinstr_i_2_n_1),
        .I5(instr_rdinstr_i_3_n_1),
        .O(instr_rdinstr0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    instr_rdinstr_i_2
       (.I0(\mem_rdata_q_reg_n_1_[28] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(\mem_rdata_q_reg_n_1_[15] ),
        .I3(\mem_rdata_q_reg_n_1_[20] ),
        .I4(\mem_rdata_q_reg_n_1_[30] ),
        .I5(p_0_in_1[0]),
        .O(instr_rdinstr_i_2_n_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    instr_rdinstr_i_3
       (.I0(p_0_in_1[2]),
        .I1(\mem_rdata_q_reg_n_1_[27] ),
        .I2(\mem_rdata_q_reg_n_1_[26] ),
        .I3(\mem_rdata_q_reg_n_1_[25] ),
        .I4(\mem_rdata_q_reg_n_1_[24] ),
        .I5(instr_rdinstrh_i_7_n_1),
        .O(instr_rdinstr_i_3_n_1));
  FDRE instr_rdinstr_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstr0),
        .Q(instr_rdinstr),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    instr_rdinstrh_i_1
       (.I0(decoder_trigger_reg_n_1),
        .I1(decoder_pseudo_trigger_reg_n_1),
        .O(is_lui_auipc_jal_jalr_addi_add_sub0));
  LUT5 #(
    .INIT(32'h01000000)) 
    instr_rdinstrh_i_2
       (.I0(instr_rdinstrh_i_3_n_1),
        .I1(\mem_rdata_q_reg_n_1_[22] ),
        .I2(\mem_rdata_q_reg_n_1_[23] ),
        .I3(instr_rdinstrh_i_4_n_1),
        .I4(instr_rdinstrh_i_5_n_1),
        .O(instr_rdinstrh0));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    instr_rdinstrh_i_3
       (.I0(instr_rdinstrh_i_6_n_1),
        .I1(\mem_rdata_q_reg_n_1_[4] ),
        .I2(\mem_rdata_q_reg_n_1_[2] ),
        .I3(\mem_rdata_q_reg_n_1_[5] ),
        .I4(p_0_in_1[1]),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(instr_rdinstrh_i_3_n_1));
  LUT5 #(
    .INIT(32'h00100000)) 
    instr_rdinstrh_i_4
       (.I0(instr_rdcycleh_i_3_n_1),
        .I1(\mem_rdata_q_reg_n_1_[15] ),
        .I2(\mem_rdata_q_reg_n_1_[27] ),
        .I3(\mem_rdata_q_reg_n_1_[20] ),
        .I4(\mem_rdata_q_reg_n_1_[21] ),
        .O(instr_rdinstrh_i_4_n_1));
  LUT5 #(
    .INIT(32'h00000010)) 
    instr_rdinstrh_i_5
       (.I0(\mem_rdata_q_reg_n_1_[28] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(\mem_rdata_q_reg_n_1_[30] ),
        .I3(instr_rdinstrh_i_7_n_1),
        .I4(p_0_in_1[0]),
        .O(instr_rdinstrh_i_5_n_1));
  LUT4 #(
    .INIT(16'hFF7F)) 
    instr_rdinstrh_i_6
       (.I0(\mem_rdata_q_reg_n_1_[1] ),
        .I1(\mem_rdata_q_reg_n_1_[0] ),
        .I2(\mem_rdata_q_reg_n_1_[6] ),
        .I3(\mem_rdata_q_reg_n_1_[3] ),
        .O(instr_rdinstrh_i_6_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstrh_i_7
       (.I0(\mem_rdata_q_reg_n_1_[19] ),
        .I1(\mem_rdata_q_reg_n_1_[18] ),
        .I2(\mem_rdata_q_reg_n_1_[17] ),
        .I3(\mem_rdata_q_reg_n_1_[16] ),
        .O(instr_rdinstrh_i_7_n_1));
  FDRE instr_rdinstrh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstrh0),
        .Q(instr_rdinstrh),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'h0002)) 
    instr_sb_i_1
       (.I0(is_sb_sh_sw),
        .I1(p_0_in_1[2]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[1]),
        .O(instr_sb0));
  FDRE instr_sb_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sb0),
        .Q(instr_sb),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_sh_i_1
       (.I0(is_sb_sh_sw),
        .I1(p_0_in_1[1]),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[2]),
        .O(instr_sh0));
  FDRE instr_sh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sh0),
        .Q(instr_sh),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    instr_sll_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(p_0_in_1[1]),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .O(instr_sll0));
  FDRE instr_sll_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sll0),
        .Q(instr_sll),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_slli_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_imm),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[1]),
        .I4(p_0_in_1[2]),
        .O(instr_slli0));
  FDRE instr_slli_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slli0),
        .Q(instr_slli),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_slt_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(p_0_in_1[1]),
        .I3(p_0_in_1[2]),
        .I4(p_0_in_1[0]),
        .O(instr_slt0));
  FDRE instr_slt_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slt0),
        .Q(instr_slt),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_slti_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_1[1]),
        .I2(p_0_in_1[2]),
        .I3(p_0_in_1[0]),
        .O(instr_slti0));
  FDRE instr_slti_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slti0),
        .Q(instr_slti),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_sltiu_i_1
       (.I0(p_0_in_1[0]),
        .I1(p_0_in_1[1]),
        .I2(p_0_in_1[2]),
        .I3(is_alu_reg_imm),
        .O(instr_sltiu_i_1_n_1));
  FDRE instr_sltiu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltiu_i_1_n_1),
        .Q(instr_sltiu),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    instr_sltu_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[1]),
        .I4(p_0_in_1[2]),
        .O(instr_sltu0));
  FDRE instr_sltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltu0),
        .Q(instr_sltu),
        .R(SR));
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_sra_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_sra_i_2_n_1),
        .I2(p_0_in_1[1]),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .O(instr_sra_i_1_n_1));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    instr_sra_i_2
       (.I0(\mem_rdata_q_reg_n_1_[27] ),
        .I1(\mem_rdata_q_reg_n_1_[26] ),
        .I2(\mem_rdata_q_reg_n_1_[25] ),
        .I3(instr_and_i_3_n_1),
        .I4(\mem_rdata_q_reg_n_1_[30] ),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(instr_sra_i_2_n_1));
  FDRE instr_sra_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sra_i_1_n_1),
        .Q(instr_sra),
        .R(SR));
  LUT5 #(
    .INIT(32'h00008000)) 
    instr_srai_i_1
       (.I0(instr_sra_i_2_n_1),
        .I1(p_0_in_1[2]),
        .I2(is_alu_reg_imm),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[1]),
        .O(instr_srai0));
  FDRE instr_srai_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srai0),
        .Q(instr_srai),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    instr_srl_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(p_0_in_1[1]),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .O(instr_srl_i_1_n_1));
  FDRE instr_srl_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srl_i_1_n_1),
        .Q(instr_srl),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_srli_i_1
       (.I0(p_0_in_1[2]),
        .I1(is_alu_reg_imm),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[1]),
        .I4(instr_and_i_2_n_1),
        .O(instr_srli0));
  FDRE instr_srli_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srli0),
        .Q(instr_srli),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_sub_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_sub_i_2_n_1),
        .I2(\mem_rdata_q_reg_n_1_[30] ),
        .I3(\mem_rdata_q_reg_n_1_[31] ),
        .I4(instr_sub_i_3_n_1),
        .O(instr_sub0));
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_sub_i_2
       (.I0(\mem_rdata_q_reg_n_1_[29] ),
        .I1(\mem_rdata_q_reg_n_1_[28] ),
        .I2(\mem_rdata_q_reg_n_1_[25] ),
        .I3(\mem_rdata_q_reg_n_1_[26] ),
        .I4(\mem_rdata_q_reg_n_1_[27] ),
        .O(instr_sub_i_2_n_1));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_sub_i_3
       (.I0(p_0_in_1[1]),
        .I1(p_0_in_1[0]),
        .I2(p_0_in_1[2]),
        .O(instr_sub_i_3_n_1));
  FDRE instr_sub_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sub0),
        .Q(instr_sub),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_sw_i_1
       (.I0(is_sb_sh_sw),
        .I1(p_0_in_1[1]),
        .I2(p_0_in_1[2]),
        .I3(p_0_in_1[0]),
        .O(instr_sw0));
  FDRE instr_sw_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sw0),
        .Q(instr_sw),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    instr_xor_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(p_0_in_1[0]),
        .I3(p_0_in_1[2]),
        .I4(p_0_in_1[1]),
        .O(instr_xor0));
  FDRE instr_xor_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xor0),
        .Q(instr_xor),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_xori_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_1[0]),
        .I2(p_0_in_1[2]),
        .I3(p_0_in_1[1]),
        .O(instr_xori0));
  FDRE instr_xori_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xori0),
        .Q(instr_xori),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    is_alu_reg_imm_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_1 ),
        .I1(\mem_rdata_q[3]_i_1_n_1 ),
        .I2(instr_jal_i_5_n_1),
        .I3(\mem_rdata_q[5]_i_1_n_1 ),
        .I4(\mem_rdata_q[4]_i_1_n_1 ),
        .I5(\mem_rdata_q[2]_i_1_n_1 ),
        .O(is_alu_reg_imm_i_1_n_1));
  FDRE is_alu_reg_imm_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(is_alu_reg_imm_i_1_n_1),
        .Q(is_alu_reg_imm),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    is_alu_reg_reg_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_1 ),
        .I1(\mem_rdata_q[3]_i_1_n_1 ),
        .I2(instr_jal_i_5_n_1),
        .I3(\mem_rdata_q[4]_i_1_n_1 ),
        .I4(\mem_rdata_q[5]_i_1_n_1 ),
        .I5(\mem_rdata_q[2]_i_1_n_1 ),
        .O(is_alu_reg_reg_i_1_n_1));
  FDRE is_alu_reg_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(is_alu_reg_reg_i_1_n_1),
        .Q(is_alu_reg_reg),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_1 ),
        .I1(\mem_rdata_q[5]_i_1_n_1 ),
        .I2(is_sb_sh_sw_i_2_n_1),
        .I3(\mem_rdata_q[3]_i_1_n_1 ),
        .I4(instr_lui0),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_1));
  FDRE is_beq_bne_blt_bge_bltu_bgeu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_1),
        .Q(is_beq_bne_blt_bge_bltu_bgeu),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    is_compare_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(is_compare_i_2_n_1),
        .I2(instr_slti),
        .I3(instr_sltiu),
        .I4(\cpu_state_reg[7]_1 ),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_compare_i_1_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    is_compare_i_2
       (.I0(instr_slt),
        .I1(instr_sltu),
        .O(is_compare_i_2_n_1));
  FDRE is_compare_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_compare_i_1_n_1),
        .Q(is_compare),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hEAEE)) 
    is_jalr_addi_slti_sltiu_xori_ori_andi_i_1
       (.I0(instr_jalr),
        .I1(is_alu_reg_imm),
        .I2(p_0_in_1[1]),
        .I3(p_0_in_1[0]),
        .O(is_jalr_addi_slti_sltiu_xori_ori_andi0));
  FDRE is_jalr_addi_slti_sltiu_xori_ori_andi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_jalr_addi_slti_sltiu_xori_ori_andi0),
        .Q(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    is_lb_lh_lw_lbu_lhu_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_1 ),
        .I1(\mem_rdata_q[3]_i_1_n_1 ),
        .I2(\mem_rdata_q[5]_i_1_n_1 ),
        .I3(is_sb_sh_sw_i_2_n_1),
        .O(is_lb_lh_lw_lbu_lhu_i_1_n_1));
  FDRE is_lb_lh_lw_lbu_lhu_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(is_lb_lh_lw_lbu_lhu_i_1_n_1),
        .Q(is_lb_lh_lw_lbu_lhu),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lbu_lhu_lw_i_1
       (.I0(instr_lw),
        .I1(instr_lbu),
        .I2(instr_lhu),
        .O(is_lbu_lhu_lw_i_1_n_1));
  FDRE is_lbu_lhu_lw_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_lbu_lhu_lw_i_1_n_1),
        .Q(is_lbu_lhu_lw),
        .R(\<const0> ));
  FDRE is_lui_auipc_jal_jalr_addi_add_sub_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_lui_auipc_jal_jalr_addi_add_sub_reg_0),
        .Q(is_lui_auipc_jal_jalr_addi_add_sub),
        .R(\<const0> ));
  FDRE is_lui_auipc_jal_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_jal_reg_0),
        .Q(is_lui_auipc_jal),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    is_sb_sh_sw_i_1
       (.I0(\mem_rdata_q[6]_i_1_n_1 ),
        .I1(\mem_rdata_q[3]_i_1_n_1 ),
        .I2(\mem_rdata_q[5]_i_1_n_1 ),
        .I3(is_sb_sh_sw_i_2_n_1),
        .O(is_sb_sh_sw_i_1_n_1));
  LUT3 #(
    .INIT(8'h02)) 
    is_sb_sh_sw_i_2
       (.I0(instr_jal_i_5_n_1),
        .I1(\mem_rdata_q[2]_i_1_n_1 ),
        .I2(\mem_rdata_q[4]_i_1_n_1 ),
        .O(is_sb_sh_sw_i_2_n_1));
  FDRE is_sb_sh_sw_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(is_sb_sh_sw_i_1_n_1),
        .Q(is_sb_sh_sw),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    is_slli_srli_srai_i_1
       (.I0(p_0_in_1[2]),
        .I1(\mem_rdata_q_reg_n_1_[30] ),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_sub_i_2_n_1),
        .I4(is_alu_reg_imm),
        .I5(is_slli_srli_srai_i_2_n_1),
        .O(is_slli_srli_srai0));
  LUT2 #(
    .INIT(4'hB)) 
    is_slli_srli_srai_i_2
       (.I0(p_0_in_1[1]),
        .I1(p_0_in_1[0]),
        .O(is_slli_srli_srai_i_2_n_1));
  FDRE is_slli_srli_srai_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_slli_srli_srai0),
        .Q(is_slli_srli_srai),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_slti_blt_slt_i_1
       (.I0(instr_slt),
        .I1(instr_slti),
        .I2(instr_blt),
        .O(is_slti_blt_slt_i_1_n_1));
  FDRE is_slti_blt_slt_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_slti_blt_slt_i_1_n_1),
        .Q(is_slti_blt_slt),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_sltiu_bltu_sltu_i_1
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .I2(instr_bltu),
        .O(is_sltiu_bltu_sltu_i_1_n_1));
  FDRE is_sltiu_bltu_sltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_sltiu_bltu_sltu_i_1_n_1),
        .Q(is_sltiu_bltu_sltu),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h5DFF5D005D005D00)) 
    latched_branch_i_2
       (.I0(decoder_trigger_i_2_n_1),
        .I1(instr_jalr),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(\cpu_state_reg[6]_0 [0]),
        .I4(decoder_trigger_reg_n_1),
        .I5(instr_jal),
        .O(instr_jalr_reg_1));
  FDRE latched_branch_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_branch_reg_1),
        .Q(latched_branch_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    latched_is_lh_i_2
       (.I0(\cpu_state_reg[6]_0 [2]),
        .I1(\cpu_state_reg_n_1_[0] ),
        .I2(\mem_wordsize[1]_i_6_n_1 ),
        .I3(decoder_pseudo_trigger_i_2_n_1),
        .I4(\cpu_state_reg_n_1_[1] ),
        .I5(\cpu_state_reg_n_1_[7] ),
        .O(latched_is_lu));
  FDRE latched_is_lh_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_is_lh_reg_1),
        .Q(latched_is_lh_reg_0),
        .R(SR));
  FDRE latched_is_lu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_is_lu_reg_1),
        .Q(latched_is_lu_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \latched_rd[4]_i_1 
       (.I0(\cpu_state_reg[1]_0 ),
        .I1(sys_rst_int),
        .I2(boot_reset),
        .I3(\cpu_state_reg[6]_0 [0]),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\latched_rd[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0002020000020000)) 
    \latched_rd[4]_i_2 
       (.I0(\cpu_state_reg[1]_0 ),
        .I1(sys_rst_int),
        .I2(boot_reset),
        .I3(\cpu_state_reg[6]_0 [0]),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\latched_rd[4]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \latched_rd[4]_i_3 
       (.I0(\cpu_state_reg_n_1_[1] ),
        .I1(\cpu_state_reg_n_1_[0] ),
        .I2(\cpu_state_reg_n_1_[7] ),
        .I3(\cpu_state_reg[6]_0 [1]),
        .O(\cpu_state_reg[1]_0 ));
  FDRE \latched_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[0]),
        .Q(latched_rd[0]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE \latched_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[1]),
        .Q(latched_rd[1]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE \latched_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[2]),
        .Q(latched_rd[2]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE \latched_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[3]),
        .Q(latched_rd[3]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE \latched_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[4]),
        .Q(latched_rd[4]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE latched_stalu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_stalu_reg_1),
        .Q(latched_stalu_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    latched_store_i_2
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(decoder_trigger_i_3_n_1),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(\cpu_state_reg[6]_0 [0]),
        .O(\cpu_state_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    latched_store_i_3
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg[6]_0 [2]),
        .I3(\cpu_state_reg[6]_0 [1]),
        .O(\cpu_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    latched_store_i_5
       (.I0(\cpu_state_reg_n_1_[7] ),
        .I1(\cpu_state_reg_n_1_[1] ),
        .I2(\cpu_state_reg[6]_0 [1]),
        .I3(\cpu_state_reg[6]_0 [0]),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\cpu_state_reg[7]_0 ));
  FDRE latched_store_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_store_reg_1),
        .Q(latched_store_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[10]_i_1 
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[10]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[10] ),
        .O(\mem_addr[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[11]_i_1 
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[11]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[11] ),
        .O(\mem_addr[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[12]_i_1 
       (.I0(\reg_op1_reg_n_1_[12] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[12]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[12] ),
        .O(\mem_addr[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[13]_i_1 
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[13]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[13] ),
        .O(\mem_addr[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[14]_i_1 
       (.I0(\reg_op1_reg_n_1_[14] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[14]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[14] ),
        .O(\mem_addr[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[15]_i_1 
       (.I0(\reg_op1_reg_n_1_[15] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[15]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[15] ),
        .O(\mem_addr[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[16]_i_1 
       (.I0(\reg_op1_reg_n_1_[16] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[16]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[16] ),
        .O(\mem_addr[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[29]_i_1 
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[29]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[29] ),
        .O(\mem_addr[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[2]_i_1 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[2]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[2] ),
        .O(\mem_addr[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[30]_i_1 
       (.I0(\reg_op1_reg_n_1_[30] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[30]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[30] ),
        .O(\mem_addr[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0202020002020202)) 
    \mem_addr[31]_i_1 
       (.I0(\mem_wstrb_reg[0]_5 ),
        .I1(\mem_state_reg_n_1_[1] ),
        .I2(\mem_state_reg_n_1_[0] ),
        .I3(mem_do_rdata),
        .I4(mem_do_wdata),
        .I5(\mem_addr[31]_i_4_n_1 ),
        .O(\mem_addr[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[31]_i_2 
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[31]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[31] ),
        .O(\mem_addr[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_addr[31]_i_4 
       (.I0(mem_do_prefetch_reg_n_1),
        .I1(mem_do_rinst_reg_n_1),
        .O(\mem_addr[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_addr[31]_i_5 
       (.I0(latched_store_reg_0),
        .I1(latched_branch_reg_0),
        .O(\mem_addr[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[3]_i_1 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[3]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[3] ),
        .O(\mem_addr[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[4]_i_1 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[4]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[4] ),
        .O(\mem_addr[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[5]_i_1 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[5]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[5] ),
        .O(\mem_addr[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[6]_i_1 
       (.I0(\reg_op1_reg_n_1_[6] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[6]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[6] ),
        .O(\mem_addr[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[7]_i_1 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[7]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[7] ),
        .O(\mem_addr[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[8]_i_1 
       (.I0(\reg_op1_reg_n_1_[8] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[8]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[8] ),
        .O(\mem_addr[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[9]_i_1 
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[9]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[9] ),
        .O(\mem_addr[9]_i_1_n_1 ));
  FDRE \mem_addr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[10]_i_1_n_1 ),
        .Q(p_2_in[10]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[11]_i_1_n_1 ),
        .Q(p_2_in[11]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[12]_i_1_n_1 ),
        .Q(p_2_in[12]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[13]_i_1_n_1 ),
        .Q(p_2_in[13]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[14]_i_1_n_1 ),
        .Q(p_2_in[14]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[15]_i_1_n_1 ),
        .Q(p_2_in[15]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[16]_i_1_n_1 ),
        .Q(p_2_in[16]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[29]_i_1_n_1 ),
        .Q(p_2_in[29]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[2]_i_1_n_1 ),
        .Q(p_2_in[2]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[30]_i_1_n_1 ),
        .Q(p_2_in[30]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[31]_i_2_n_1 ),
        .Q(Q),
        .R(\<const0> ));
  FDRE \mem_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[3]_i_1_n_1 ),
        .Q(p_2_in[3]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[4]_i_1_n_1 ),
        .Q(p_2_in[4]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[5]_i_1_n_1 ),
        .Q(p_2_in[5]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[6]_i_1_n_1 ),
        .Q(p_2_in[6]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[7]_i_1_n_1 ),
        .Q(p_2_in[7]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[8]_i_1_n_1 ),
        .Q(p_2_in[8]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[9]_i_1_n_1 ),
        .Q(p_2_in[9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h00000000AA2AAAEA)) 
    mem_do_prefetch_i_1
       (.I0(mem_do_prefetch_reg_n_1),
        .I1(cpuregs_reg_r1_0_31_0_5_i_8_n_1),
        .I2(decoder_trigger_reg_n_1),
        .I3(instr_jal),
        .I4(instr_jalr),
        .I5(mem_do_rinst0),
        .O(mem_do_prefetch_i_1_n_1));
  FDRE mem_do_prefetch_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_prefetch_i_1_n_1),
        .Q(mem_do_prefetch_reg_n_1),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    mem_do_rdata_i_2
       (.I0(pcpi_mul_n_77),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(sys_rst_int),
        .I3(boot_reset),
        .I4(\cpu_state_reg_n_1_[7] ),
        .I5(\cpu_state_reg[6]_0 [2]),
        .O(set_mem_do_rdata4_out));
  FDRE mem_do_rdata_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_rdata_reg_0),
        .Q(mem_do_rdata),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    mem_do_rinst_i_4
       (.I0(pcpi_mul_n_41),
        .I1(\cpu_state_reg_n_1_[7] ),
        .I2(\cpu_state_reg[6]_0 [1]),
        .I3(\cpu_state_reg[7]_1 ),
        .I4(\cpu_state_reg[6]_0 [0]),
        .I5(\cpu_state_reg[6]_0 [2]),
        .O(mem_do_rinst_i_4_n_1));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_do_rinst_i_6
       (.I0(\cpu_state_reg_n_1_[7] ),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .O(mem_do_rinst_i_6_n_1));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_do_rinst_i_7
       (.I0(\cpu_state_reg[6]_0 [0]),
        .I1(\cpu_state_reg_n_1_[1] ),
        .I2(\cpu_state_reg_n_1_[0] ),
        .O(mem_do_rinst_i_7_n_1));
  FDRE mem_do_rinst_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_div_n_4),
        .Q(mem_do_rinst_reg_n_1),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    mem_do_wdata_i_2
       (.I0(pcpi_mul_n_76),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\cpu_state_reg[6]_0 [2]),
        .I3(\cpu_state_reg[6]_0 [0]),
        .I4(\cpu_state_reg[7]_1 ),
        .I5(\cpu_state_reg_n_1_[7] ),
        .O(set_mem_do_wdata16_out));
  FDRE mem_do_wdata_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_wdata_reg_0),
        .Q(mem_do_wdata),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h54)) 
    mem_instr_i_1
       (.I0(mem_do_wdata),
        .I1(mem_do_rinst_reg_n_1),
        .I2(mem_do_prefetch_reg_n_1),
        .O(mem_instr_i_1_n_1));
  FDRE mem_instr_reg
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(mem_instr_i_1_n_1),
        .Q(mem_instr_reg_0),
        .R(\<const0> ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[0] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[0] ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[10] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[10]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[10]_i_1 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .O(\mem_la_wdata_reg[10]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[11] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[11]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[11]_i_1 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[11] ),
        .O(\mem_la_wdata_reg[11]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[12] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[12]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[12]_i_1 
       (.I0(\reg_op2_reg_n_1_[4] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[12] ),
        .O(\mem_la_wdata_reg[12]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[13] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[13]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[13]_i_1 
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[13] ),
        .O(\mem_la_wdata_reg[13]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[14] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[14]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[14]_i_1 
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[14] ),
        .O(\mem_la_wdata_reg[14]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[15] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[15]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[15]_i_1 
       (.I0(\reg_op2_reg_n_1_[7] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[15] ),
        .O(\mem_la_wdata_reg[15]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[16] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[16]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[16] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[16]_i_1 
       (.I0(\reg_op2_reg_n_1_[16] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .O(\mem_la_wdata_reg[16]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[17] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[17]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[17] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[17]_i_1 
       (.I0(\reg_op2_reg_n_1_[17] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .O(\mem_la_wdata_reg[17]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[18] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[18]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[18] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[18]_i_1 
       (.I0(\reg_op2_reg_n_1_[18] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .O(\mem_la_wdata_reg[18]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[19] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[19]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[19] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[19]_i_1 
       (.I0(\reg_op2_reg_n_1_[19] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .O(\mem_la_wdata_reg[19]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[1] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[1] ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[20] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[20]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[20] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[20]_i_1 
       (.I0(\reg_op2_reg_n_1_[20] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .O(\mem_la_wdata_reg[20]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[21] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[21]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[21] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[21]_i_1 
       (.I0(\reg_op2_reg_n_1_[21] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[5] ),
        .O(\mem_la_wdata_reg[21]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[22] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[22]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[22] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[22]_i_1 
       (.I0(\reg_op2_reg_n_1_[22] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[6] ),
        .O(\mem_la_wdata_reg[22]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[23] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[23]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[23] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[23]_i_1 
       (.I0(\reg_op2_reg_n_1_[23] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[7] ),
        .O(\mem_la_wdata_reg[23]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[24] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[24]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[24] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[24]_i_1 
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[8] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[24] ),
        .O(\mem_la_wdata_reg[24]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[25] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[25]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[25] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[25]_i_1 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[9] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[25] ),
        .O(\mem_la_wdata_reg[25]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[26] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[26]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[26] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[26]_i_1 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[26] ),
        .O(\mem_la_wdata_reg[26]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[27] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[27]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[27] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[27]_i_1 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[11] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[27] ),
        .O(\mem_la_wdata_reg[27]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[28] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[28]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[28] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[28]_i_1 
       (.I0(\reg_op2_reg_n_1_[4] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[12] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[28] ),
        .O(\mem_la_wdata_reg[28]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[29] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[29]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[29] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[29]_i_1 
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[13] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[29] ),
        .O(\mem_la_wdata_reg[29]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[2] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[2] ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[30] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[30]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[30] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[30]_i_1 
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[14] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[30] ),
        .O(\mem_la_wdata_reg[30]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[31] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[31]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[31]_i_1 
       (.I0(\reg_op2_reg_n_1_[7] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[15] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[31] ),
        .O(\mem_la_wdata_reg[31]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[3] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[3] ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[4] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[4] ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[5] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[5] ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[6] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[6] ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[7] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[7] ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[8] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[8]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[8]_i_1 
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[8] ),
        .O(\mem_la_wdata_reg[8]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[9] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[9]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[9] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[9]_i_1 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[9] ),
        .O(\mem_la_wdata_reg[9]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[0] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[0]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_1_[0] ));
  LUT4 #(
    .INIT(16'h03F7)) 
    \mem_la_wstrb_reg[0]_i_1 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .O(\mem_la_wstrb_reg[0]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[1] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[1]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_1_[1] ));
  LUT4 #(
    .INIT(16'h03FB)) 
    \mem_la_wstrb_reg[1]_i_1 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .O(\mem_la_wstrb_reg[1]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[2] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[2]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_1_[2] ));
  LUT4 #(
    .INIT(16'hD0F3)) 
    \mem_la_wstrb_reg[2]_i_1 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .I3(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_la_wstrb_reg[2]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[3] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[3]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_1_[3] ));
  LUT4 #(
    .INIT(16'hE0F3)) 
    \mem_la_wstrb_reg[3]_i_1 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .I3(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_la_wstrb_reg[3]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[0]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[0] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .O(\mem_rdata_q[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\decoded_imm_uj_reg[12]_0 ),
        .O(\mem_rdata_q[12]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\decoded_imm_uj_reg[13]_0 ),
        .O(\mem_rdata_q[13]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\decoded_imm_uj_reg[14]_0 ),
        .O(\mem_rdata_q[14]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mem_rdata_q[15]_i_2 
       (.I0(mem_instr_reg_0),
        .I1(\mem_rdata_q_reg[8]_0 ),
        .I2(\mem_rdata_q_reg[8]_1 ),
        .O(mem_instr_reg_2));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \mem_rdata_q[15]_i_7 
       (.I0(\TIMER_SAMPLE[0]_i_4_n_1 ),
        .I1(p_2_in[4]),
        .I2(p_2_in[2]),
        .I3(p_2_in[3]),
        .I4(\mem_rdata_q[15]_i_4 [1]),
        .I5(\mem_rdata_q[15]_i_4 [0]),
        .O(\mem_addr_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem_rdata_q[15]_i_8 
       (.I0(\TIMER_SAMPLE[0]_i_4_n_1 ),
        .I1(p_2_in[3]),
        .I2(p_2_in[2]),
        .I3(p_2_in[4]),
        .I4(\mem_rdata_q[15]_i_4 [1]),
        .I5(\mem_rdata_q[15]_i_4 [0]),
        .O(\mem_addr_reg[3]_3 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[16]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [29]),
        .I4(\mem_rdata_q_reg[16]_0 ),
        .O(\mem_rdata_q[16]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[17]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [30]),
        .I4(\mem_rdata_q_reg[17]_0 ),
        .O(\mem_rdata_q[17]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[18]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [10]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [31]),
        .I4(\mem_rdata_q_reg[18]_0 ),
        .O(\mem_rdata_q[18]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[19]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [11]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [32]),
        .I4(\mem_rdata_q_reg[19]_0 ),
        .O(\mem_rdata_q[19]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[1]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[1] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[1]_0 ),
        .O(\mem_rdata_q[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[20]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [12]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [33]),
        .I4(\mem_rdata_q_reg[20]_0 ),
        .O(\mem_rdata_q[20]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[21]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [13]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [34]),
        .I4(\mem_rdata_q_reg[21]_0 ),
        .O(\mem_rdata_q[21]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[22]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [14]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [35]),
        .I4(\mem_rdata_q_reg[22]_0 ),
        .O(\mem_rdata_q[22]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[23]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [15]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [36]),
        .I4(\mem_rdata_q_reg[23]_0 ),
        .O(\mem_rdata_q[23]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[24]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [16]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [37]),
        .I4(\mem_rdata_q_reg[24]_0 ),
        .O(\mem_rdata_q[24]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[25]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [17]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [38]),
        .I4(\mem_rdata_q_reg[25]_0 ),
        .O(\mem_rdata_q[25]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[26]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [18]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [39]),
        .I4(\mem_rdata_q_reg[26]_0 ),
        .O(\mem_rdata_q[26]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[27]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [19]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [40]),
        .I4(\mem_rdata_q_reg[27]_0 ),
        .O(\mem_rdata_q[27]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[28]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [20]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [41]),
        .I4(\mem_rdata_q_reg[28]_0 ),
        .O(\mem_rdata_q[28]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[29]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [21]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [42]),
        .I4(\mem_rdata_q_reg[29]_0 ),
        .O(\mem_rdata_q[29]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[2] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[2]_0 ),
        .O(\mem_rdata_q[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[30]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [22]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [43]),
        .I4(\mem_rdata_q_reg[30]_0 ),
        .O(\mem_rdata_q[30]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[31]_i_2 
       (.I0(\mem_rdata_q[31]_i_3_n_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [23]),
        .I2(\mem_rdata_q[31]_i_4_n_1 ),
        .I3(\mem_rdata_q_reg[31]_0 [44]),
        .I4(\mem_rdata_q_reg[31]_1 ),
        .O(\mem_rdata_q[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \mem_rdata_q[31]_i_3 
       (.I0(\TIMER_SAMPLE[0]_i_4_n_1 ),
        .I1(p_2_in[4]),
        .I2(p_2_in[2]),
        .I3(p_2_in[3]),
        .I4(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[31]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem_rdata_q[31]_i_4 
       (.I0(\TIMER_SAMPLE[0]_i_4_n_1 ),
        .I1(p_2_in[3]),
        .I2(p_2_in[2]),
        .I3(p_2_in[4]),
        .I4(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[31]_i_4_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[3]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[3] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[3]_0 ),
        .O(\mem_rdata_q[3]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[4] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[4]_0 ),
        .O(\mem_rdata_q[4]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[5]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[5] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[5]_0 ),
        .O(\mem_rdata_q[5]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[6]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[6] ),
        .I1(\mem_rdata_q[31]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[6]_0 ),
        .O(\mem_rdata_q[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_q[7]_i_2 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_addr_reg[4]_3 ),
        .I3(\mem_rdata_q_reg[7]_1 [3]),
        .I4(\mem_rdata_q_reg[7]_2 ),
        .I5(\mem_rdata_q[7]_i_3_n_1 ),
        .O(\counter_reg_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[7]_i_3 
       (.I0(\mem_rdata_word_reg[3]_i_5_n_1 ),
        .I1(Xlabel[4]),
        .I2(\mem_rdata_word_reg[4]_i_4_0 ),
        .I3(\mem_rdata_q[7]_i_2_0 [3]),
        .I4(\mem_rdata_q_reg[31]_0 [28]),
        .I5(\mem_addr_reg[3]_3 ),
        .O(\mem_rdata_q[7]_i_3_n_1 ));
  FDRE \mem_rdata_q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[0]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q_reg[10]_0 ),
        .Q(\mem_rdata_q_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q_reg[11]_0 ),
        .Q(\mem_rdata_q_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[12]_i_1_n_1 ),
        .Q(p_0_in_1[0]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[13]_i_1_n_1 ),
        .Q(p_0_in_1[1]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[14]_i_1_n_1 ),
        .Q(p_0_in_1[2]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q_reg[15]_0 ),
        .Q(\mem_rdata_q_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[16]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[17]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[18]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[19]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[1]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[20]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[21]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[22]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[23]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[24]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[25]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[26]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[27]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[28]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[29]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[2]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[30]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q[31]_i_2_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[3]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[4]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[5]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[6]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q_reg[7]_3 ),
        .Q(\mem_rdata_q_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q_reg[8]_2 ),
        .Q(\mem_rdata_q_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q[31]_i_1_n_1 ),
        .D(\mem_rdata_q_reg[9]_0 ),
        .Q(\mem_rdata_q_reg_n_1_[9] ),
        .R(\<const0> ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[0] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[0]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[0]_i_1 
       (.I0(\mem_rdata_word_reg[0]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[16]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_q_reg[0]_0 ),
        .O(\mem_rdata_word_reg[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[0]_i_2 
       (.I0(\mem_rdata_q[16]_i_1_n_1 ),
        .I1(\mem_rdata_q[24]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[8]_2 ),
        .O(\mem_rdata_word_reg[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h4444444044404440)) 
    \mem_rdata_word_reg[0]_i_4 
       (.I0(mem_instr_reg_0),
        .I1(\mem_rdata_q_reg[8]_0 ),
        .I2(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I3(\mem_rdata_word_reg[0]_i_3 ),
        .I4(\mem_rdata_q_reg[31]_0 [24]),
        .I5(\mem_addr_reg[3]_3 ),
        .O(mem_instr_reg_3));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_rdata_word_reg[0]_i_6 
       (.I0(\mem_rdata_q_reg[31]_0 [0]),
        .I1(\mem_addr_reg[4]_3 ),
        .I2(Xlabel[0]),
        .I3(\mem_rdata_word_reg[3]_i_5_n_1 ),
        .O(\mem_rdata_word_reg[0]_i_6_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[10] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[10]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[10]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[10]_i_1 
       (.I0(\mem_rdata_q_reg[10]_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[26]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[10]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[11] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[11]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[11]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[11]_i_1 
       (.I0(\mem_rdata_q_reg[11]_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[27]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[11]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[12] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[12]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[12]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[12]_i_1 
       (.I0(\decoded_imm_uj_reg[12]_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[28]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[12]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[13] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[13]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[13]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[13]_i_1 
       (.I0(\decoded_imm_uj_reg[13]_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[29]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[13]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[14] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[14]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[14]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[14]_i_1 
       (.I0(\decoded_imm_uj_reg[14]_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[30]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[14]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[15] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[15]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[15]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[15]_i_1 
       (.I0(\mem_rdata_q_reg[15]_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[31]_i_2_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[15]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[16] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[16]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[16]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[16]_i_1 
       (.I0(\mem_rdata_q[16]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[16]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[17] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[17]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[17]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[17]_i_1 
       (.I0(\mem_rdata_q[17]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[17]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[18] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[18]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[18]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[18]_i_1 
       (.I0(\mem_rdata_q[18]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[18]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[19] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[19]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[19]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[19]_i_1 
       (.I0(\mem_rdata_q[19]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[19]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[1] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[1]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[1]_i_1 
       (.I0(\mem_rdata_word_reg[1]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[17]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_q_reg[1]_0 ),
        .O(\mem_rdata_word_reg[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[1]_i_2 
       (.I0(\mem_rdata_q[17]_i_1_n_1 ),
        .I1(\mem_rdata_q[25]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[1]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[9]_0 ),
        .O(\mem_rdata_word_reg[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[1]_i_4 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [1]),
        .I2(\mem_addr_reg[4]_3 ),
        .I3(Xlabel[1]),
        .I4(\mem_rdata_word_reg[3]_i_5_n_1 ),
        .I5(\mem_rdata_word_reg[1]_i_3 ),
        .O(\counter_reg_reg[1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[20] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[20]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[20]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[20]_i_1 
       (.I0(\mem_rdata_q[20]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[20]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[21] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[21]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[21]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[21]_i_1 
       (.I0(\mem_rdata_q[21]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[21]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[22] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[22]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[22]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[22]_i_1 
       (.I0(\mem_rdata_q[22]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[22]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[23] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[23]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[23]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[23]_i_1 
       (.I0(\mem_rdata_q[23]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[23]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[24] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[24]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[24]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[24]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[24]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[24]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[25] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[25]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[25]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[25]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[25]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[25]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[26] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[26]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[26]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[26]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[26]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[26]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[27] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[27]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[27]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[27]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[27]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[27]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[28] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[28]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[28]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[28]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[28]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[28]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[29] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[29]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[29]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[29]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[29]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[29]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[2] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[2]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[2]_i_1 
       (.I0(\mem_rdata_word_reg[2]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[18]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_q_reg[2]_0 ),
        .O(\mem_rdata_word_reg[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[2]_i_2 
       (.I0(\mem_rdata_q[18]_i_1_n_1 ),
        .I1(\mem_rdata_q[26]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[2]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[10]_0 ),
        .O(\mem_rdata_word_reg[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[2]_i_4 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [2]),
        .I2(\mem_addr_reg[4]_3 ),
        .I3(Xlabel[2]),
        .I4(\mem_rdata_word_reg[3]_i_5_n_1 ),
        .I5(\mem_rdata_word_reg[2]_i_3 ),
        .O(\counter_reg_reg[2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[30] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[30]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[30]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[30]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[30]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[31] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[31]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[31]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[31]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[31]_i_2_n_1 ),
        .O(\mem_rdata_word_reg[31]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[3] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[3]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[3]_i_1 
       (.I0(\mem_rdata_word_reg[3]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[19]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_q_reg[3]_0 ),
        .O(\mem_rdata_word_reg[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[3]_i_2 
       (.I0(\mem_rdata_q[19]_i_1_n_1 ),
        .I1(\mem_rdata_q[27]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[3]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[11]_0 ),
        .O(\mem_rdata_word_reg[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[3]_i_4 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [3]),
        .I2(\mem_addr_reg[4]_3 ),
        .I3(Xlabel[3]),
        .I4(\mem_rdata_word_reg[3]_i_5_n_1 ),
        .I5(\mem_rdata_word_reg[3]_i_3 ),
        .O(\counter_reg_reg[3] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem_rdata_word_reg[3]_i_5 
       (.I0(p_2_in[4]),
        .I1(p_2_in[2]),
        .I2(\mem_rdata_q[15]_i_4 [1]),
        .I3(\mem_rdata_q[15]_i_4 [0]),
        .I4(p_2_in[3]),
        .I5(\NK[7]_i_3_n_1 ),
        .O(\mem_rdata_word_reg[3]_i_5_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[4] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[4]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[4]_i_1 
       (.I0(\mem_rdata_word_reg[4]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[20]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_q_reg[4]_0 ),
        .O(\mem_rdata_word_reg[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[4]_i_2 
       (.I0(\mem_rdata_q[20]_i_1_n_1 ),
        .I1(\mem_rdata_q[28]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[4]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\decoded_imm_uj_reg[12]_0 ),
        .O(\mem_rdata_word_reg[4]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[4]_i_4 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [4]),
        .I2(\mem_addr_reg[4]_3 ),
        .I3(\mem_rdata_q_reg[7]_1 [0]),
        .I4(\mem_rdata_q_reg[7]_2 ),
        .I5(\mem_rdata_word_reg[4]_i_5_n_1 ),
        .O(\counter_reg_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[4]_i_5 
       (.I0(\mem_rdata_word_reg[3]_i_5_n_1 ),
        .I1(Xlabel[4]),
        .I2(\mem_rdata_word_reg[4]_i_4_0 ),
        .I3(\mem_rdata_q[7]_i_2_0 [0]),
        .I4(\mem_rdata_q_reg[31]_0 [25]),
        .I5(\mem_addr_reg[3]_3 ),
        .O(\mem_rdata_word_reg[4]_i_5_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[5] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[5]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[5]_i_1 
       (.I0(\mem_rdata_word_reg[5]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[21]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_q_reg[5]_0 ),
        .O(\mem_rdata_word_reg[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[5]_i_2 
       (.I0(\mem_rdata_q[21]_i_1_n_1 ),
        .I1(\mem_rdata_q[29]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[5]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\decoded_imm_uj_reg[13]_0 ),
        .O(\mem_rdata_word_reg[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[5]_i_4 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [5]),
        .I2(\mem_addr_reg[4]_3 ),
        .I3(\mem_rdata_q_reg[7]_1 [1]),
        .I4(\mem_rdata_q_reg[7]_2 ),
        .I5(\mem_rdata_word_reg[5]_i_5_n_1 ),
        .O(\counter_reg_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[5]_i_5 
       (.I0(\mem_rdata_word_reg[3]_i_5_n_1 ),
        .I1(Xlabel[4]),
        .I2(\mem_rdata_word_reg[4]_i_4_0 ),
        .I3(\mem_rdata_q[7]_i_2_0 [1]),
        .I4(\mem_rdata_q_reg[31]_0 [26]),
        .I5(\mem_addr_reg[3]_3 ),
        .O(\mem_rdata_word_reg[5]_i_5_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[6] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[6]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[6]_i_1 
       (.I0(\mem_rdata_word_reg[6]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[22]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_q_reg[6]_0 ),
        .O(\mem_rdata_word_reg[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[6]_i_2 
       (.I0(\mem_rdata_q[22]_i_1_n_1 ),
        .I1(\mem_rdata_q[30]_i_1_n_1 ),
        .I2(\mem_rdata_q_reg[6]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\decoded_imm_uj_reg[14]_0 ),
        .O(\mem_rdata_word_reg[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[6]_i_4 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [6]),
        .I2(\mem_addr_reg[4]_3 ),
        .I3(\mem_rdata_q_reg[7]_1 [2]),
        .I4(\mem_rdata_q_reg[7]_2 ),
        .I5(\mem_rdata_word_reg[6]_i_5_n_1 ),
        .O(\counter_reg_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[6]_i_5 
       (.I0(\mem_rdata_word_reg[3]_i_5_n_1 ),
        .I1(Xlabel[4]),
        .I2(\mem_rdata_word_reg[4]_i_4_0 ),
        .I3(\mem_rdata_q[7]_i_2_0 [2]),
        .I4(\mem_rdata_q_reg[31]_0 [27]),
        .I5(\mem_addr_reg[3]_3 ),
        .O(\mem_rdata_word_reg[6]_i_5_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[7] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[7]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[7]_i_1 
       (.I0(\mem_rdata_word_reg[7]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[23]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_q_reg[7]_3 ),
        .O(\mem_rdata_word_reg[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[7]_i_2 
       (.I0(\mem_rdata_q[23]_i_1_n_1 ),
        .I1(\mem_rdata_q[31]_i_2_n_1 ),
        .I2(\mem_rdata_q_reg[7]_3 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[15]_0 ),
        .O(\mem_rdata_word_reg[7]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[8] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[8]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[8]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[8]_i_1 
       (.I0(\mem_rdata_q_reg[8]_2 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[24]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[8]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[9] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[9]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_2 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[9]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[9]_i_1 
       (.I0(\mem_rdata_q_reg[9]_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[25]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[9]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0101FFFF000F0000)) 
    \mem_state[0]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_1),
        .I2(\mem_state_reg_n_1_[1] ),
        .I3(mem_do_wdata),
        .I4(mem_state),
        .I5(\mem_state_reg_n_1_[0] ),
        .O(\mem_state[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000FFFF1F100000)) 
    \mem_state[1]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_1),
        .I2(\mem_state_reg_n_1_[0] ),
        .I3(mem_do_wdata),
        .I4(mem_state),
        .I5(\mem_state_reg_n_1_[1] ),
        .O(\mem_state[1]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hF0C0E0E0E0E0C0C0)) 
    \mem_state[1]_i_2 
       (.I0(\mem_rdata_q[31]_i_1_n_1 ),
        .I1(mem_valid_i_3_n_1),
        .I2(\mem_wstrb_reg[0]_5 ),
        .I3(mem_do_rinst_reg_n_1),
        .I4(\mem_state_reg_n_1_[0] ),
        .I5(\mem_state_reg_n_1_[1] ),
        .O(mem_state));
  FDRE \mem_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_state[0]_i_1_n_1 ),
        .Q(\mem_state_reg_n_1_[0] ),
        .R(SR));
  FDRE \mem_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_state[1]_i_1_n_1 ),
        .Q(\mem_state_reg_n_1_[1] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h7077700000000000)) 
    mem_valid_i_1
       (.I0(mem_valid_reg_0),
        .I1(trap_reg_0),
        .I2(mem_valid_i_3_n_1),
        .I3(mem_valid15_out),
        .I4(cpu_valid),
        .I5(\cpu_state_reg[7]_1 ),
        .O(mem_valid_i_1_n_1));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    mem_valid_i_3
       (.I0(\mem_state_reg_n_1_[0] ),
        .I1(\mem_state_reg_n_1_[1] ),
        .I2(mem_do_rdata),
        .I3(mem_do_wdata),
        .I4(mem_do_prefetch_reg_n_1),
        .I5(mem_do_rinst_reg_n_1),
        .O(mem_valid_i_3_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h4040444044404040)) 
    mem_valid_i_4
       (.I0(trap_reg_0),
        .I1(\cpu_state_reg[7]_1 ),
        .I2(mem_valid_i_3_n_1),
        .I3(\mem_rdata_q[31]_i_1_n_1 ),
        .I4(\mem_state_reg_n_1_[0] ),
        .I5(\mem_state_reg_n_1_[1] ),
        .O(mem_valid15_out));
  FDRE mem_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_valid_i_1_n_1),
        .Q(cpu_valid),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \mem_wdata[31]_i_1 
       (.I0(trap_reg_0),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(mem_do_wdata),
        .I4(\mem_state_reg_n_1_[1] ),
        .I5(\mem_state_reg_n_1_[0] ),
        .O(\mem_wdata[31]_i_1_n_1 ));
  FDRE \mem_wdata_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[0] ),
        .Q(p_1_in[0]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[10] ),
        .Q(p_1_in[10]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[11] ),
        .Q(p_1_in[11]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[12] ),
        .Q(p_1_in[12]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[13] ),
        .Q(p_1_in[13]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[14] ),
        .Q(p_1_in[14]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[15] ),
        .Q(p_1_in[15]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[16] ),
        .Q(p_1_in[16]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[17] ),
        .Q(p_1_in[17]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[18] ),
        .Q(p_1_in[18]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[19] ),
        .Q(p_1_in[19]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[1] ),
        .Q(p_1_in[1]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[20] ),
        .Q(p_1_in[20]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[21] ),
        .Q(p_1_in[21]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[22] ),
        .Q(p_1_in[22]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[23] ),
        .Q(p_1_in[23]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[24] ),
        .Q(p_1_in[24]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[25] ),
        .Q(p_1_in[25]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[26] ),
        .Q(p_1_in[26]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[27] ),
        .Q(p_1_in[27]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[28] ),
        .Q(p_1_in[28]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[29] ),
        .Q(p_1_in[29]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[2] ),
        .Q(p_1_in[2]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[30] ),
        .Q(p_1_in[30]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[31] ),
        .Q(p_1_in[31]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[3] ),
        .Q(p_1_in[3]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[4] ),
        .Q(p_1_in[4]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[5] ),
        .Q(p_1_in[5]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[6] ),
        .Q(p_1_in[6]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[7] ),
        .Q(p_1_in[7]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[8] ),
        .Q(p_1_in[8]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[9] ),
        .Q(p_1_in[9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \mem_wordsize[0]_i_1 
       (.I0(mem_wordsize[0]),
        .I1(\mem_wordsize[1]_i_3_n_1 ),
        .I2(\mem_wordsize[1]_i_4_n_1 ),
        .I3(\mem_wordsize[1]_i_5_n_1 ),
        .I4(\cpu_state_reg[6]_0 [1]),
        .I5(\mem_wordsize_reg_n_1_[0] ),
        .O(\mem_wordsize[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    \mem_wordsize[0]_i_2 
       (.I0(\mem_wordsize[1]_i_7_n_1 ),
        .I1(\mem_wordsize[1]_i_8_n_1 ),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(\cpu_state_reg[6]_0 [2]),
        .I4(instr_sh),
        .I5(instr_sb),
        .O(mem_wordsize[0]));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \mem_wordsize[1]_i_1 
       (.I0(mem_wordsize[1]),
        .I1(\mem_wordsize[1]_i_3_n_1 ),
        .I2(\mem_wordsize[1]_i_4_n_1 ),
        .I3(\mem_wordsize[1]_i_5_n_1 ),
        .I4(\cpu_state_reg[6]_0 [1]),
        .I5(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_wordsize[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFF02222)) 
    \mem_wordsize[1]_i_2 
       (.I0(instr_sb),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(instr_lbu),
        .I3(instr_lb),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(mem_wordsize[1]));
  LUT6 #(
    .INIT(64'hBBBBBBB888888888)) 
    \mem_wordsize[1]_i_3 
       (.I0(pcpi_mul_n_41),
        .I1(\cpu_state_reg[6]_0 [2]),
        .I2(instr_sh),
        .I3(instr_sw),
        .I4(instr_sb),
        .I5(pcpi_mul_n_76),
        .O(\mem_wordsize[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0000AA2A00000000)) 
    \mem_wordsize[1]_i_4 
       (.I0(\mem_wordsize[1]_i_6_n_1 ),
        .I1(\mem_wordsize[1]_i_7_n_1 ),
        .I2(\mem_wordsize[1]_i_8_n_1 ),
        .I3(instr_lw),
        .I4(\cpu_state_reg_n_1_[1] ),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\mem_wordsize[1]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_wordsize[1]_i_5 
       (.I0(\cpu_state_reg[6]_0 [0]),
        .I1(sys_rst_int),
        .I2(boot_reset),
        .I3(\cpu_state_reg_n_1_[7] ),
        .O(\mem_wordsize[1]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h0015)) 
    \mem_wordsize[1]_i_6 
       (.I0(\cpu_state_reg[6]_0 [2]),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(pcpi_mul_n_39),
        .I3(mem_do_rdata),
        .O(\mem_wordsize[1]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[1]_i_7 
       (.I0(instr_lbu),
        .I1(instr_lb),
        .O(\mem_wordsize[1]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[1]_i_8 
       (.I0(instr_lhu),
        .I1(instr_lh),
        .O(\mem_wordsize[1]_i_8_n_1 ));
  FDRE \mem_wordsize_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_wordsize[0]_i_1_n_1 ),
        .Q(\mem_wordsize_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \mem_wordsize_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_wordsize[1]_i_1_n_1 ),
        .Q(\mem_wordsize_reg_n_1_[1] ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \mem_wstrb[3]_i_1 
       (.I0(\mem_state_reg_n_1_[1] ),
        .I1(\mem_state_reg_n_1_[0] ),
        .I2(\mem_addr[31]_i_4_n_1 ),
        .I3(mem_do_rdata),
        .I4(trap_reg_0),
        .I5(\cpu_state_reg[7]_1 ),
        .O(\mem_wstrb[3]_i_1_n_1 ));
  FDRE \mem_wstrb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_la_wstrb_reg_n_1_[0] ),
        .Q(\mem_wstrb_reg[0]_0 ),
        .R(\mem_wstrb[3]_i_1_n_1 ));
  FDRE \mem_wstrb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_la_wstrb_reg_n_1_[1] ),
        .Q(p_0_in[1]),
        .R(\mem_wstrb[3]_i_1_n_1 ));
  FDRE \mem_wstrb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_la_wstrb_reg_n_1_[2] ),
        .Q(p_0_in[2]),
        .R(\mem_wstrb[3]_i_1_n_1 ));
  FDRE \mem_wstrb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_la_wstrb_reg_n_1_[3] ),
        .Q(p_0_in[3]),
        .R(\mem_wstrb[3]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    n_0_1040_BUFG_inst_i_1
       (.I0(\mem_wordsize_reg_n_1_[1] ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .O(n_0_1040_BUFG_inst_n_1));
  picorv32_pcpi_div pcpi_div
       (.D(cpu_state0_out[7]),
        .Q(\cpu_state_reg[6]_0 ),
        .SS(pcpi_div_n_7),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cpu_state_reg[3] (\cpu_state_reg[3]_0 ),
        .\cpu_state_reg[7] (instr_jalr_reg_0),
        .\cpu_state_reg[7]_0 (pcpi_mul_ready),
        .\dividend_reg[31]_0 ({\reg_op1_reg_n_1_[31] ,\reg_op1_reg_n_1_[30] ,\reg_op1_reg_n_1_[29] ,\reg_op1_reg_n_1_[28] ,\reg_op1_reg_n_1_[27] ,\reg_op1_reg_n_1_[26] ,\reg_op1_reg_n_1_[25] ,\reg_op1_reg_n_1_[24] ,\reg_op1_reg_n_1_[23] ,\reg_op1_reg_n_1_[22] ,\reg_op1_reg_n_1_[21] ,\reg_op1_reg_n_1_[20] ,\reg_op1_reg_n_1_[19] ,\reg_op1_reg_n_1_[18] ,\reg_op1_reg_n_1_[17] ,\reg_op1_reg_n_1_[16] ,\reg_op1_reg_n_1_[15] ,\reg_op1_reg_n_1_[14] ,\reg_op1_reg_n_1_[13] ,\reg_op1_reg_n_1_[12] ,\reg_op1_reg_n_1_[11] ,\reg_op1_reg_n_1_[10] ,\reg_op1_reg_n_1_[9] ,\reg_op1_reg_n_1_[8] ,\reg_op1_reg_n_1_[7] ,\reg_op1_reg_n_1_[6] ,\reg_op1_reg_n_1_[5] ,\reg_op1_reg_n_1_[4] ,\reg_op1_reg_n_1_[3] ,\reg_op1_reg_n_1_[2] ,\reg_op1_reg_n_1_[1] ,\reg_op1_reg_n_1_[0] }),
        .\divisor_reg[62]_0 ({\reg_op2_reg_n_1_[31] ,\reg_op2_reg_n_1_[30] ,\reg_op2_reg_n_1_[29] ,\reg_op2_reg_n_1_[28] ,\reg_op2_reg_n_1_[27] ,\reg_op2_reg_n_1_[26] ,\reg_op2_reg_n_1_[25] ,\reg_op2_reg_n_1_[24] ,\reg_op2_reg_n_1_[23] ,\reg_op2_reg_n_1_[22] ,\reg_op2_reg_n_1_[21] ,\reg_op2_reg_n_1_[20] ,\reg_op2_reg_n_1_[19] ,\reg_op2_reg_n_1_[18] ,\reg_op2_reg_n_1_[17] ,\reg_op2_reg_n_1_[16] ,\reg_op2_reg_n_1_[15] ,\reg_op2_reg_n_1_[14] ,\reg_op2_reg_n_1_[13] ,\reg_op2_reg_n_1_[12] ,\reg_op2_reg_n_1_[11] ,\reg_op2_reg_n_1_[10] ,\reg_op2_reg_n_1_[9] ,\reg_op2_reg_n_1_[8] ,\reg_op2_reg_n_1_[7] ,\reg_op2_reg_n_1_[6] ,\reg_op2_reg_n_1_[5] ,\reg_op2_reg_n_1_[4] ,\reg_op2_reg_n_1_[3] ,\reg_op2_reg_n_1_[2] ,\reg_op2_reg_n_1_[1] ,\reg_op2_reg_n_1_[0] }),
        .instr_remu_reg_0({\pcpi_insn_reg_n_1_[31] ,\pcpi_insn_reg_n_1_[30] ,\pcpi_insn_reg_n_1_[29] ,\pcpi_insn_reg_n_1_[28] ,\pcpi_insn_reg_n_1_[27] ,\pcpi_insn_reg_n_1_[26] ,\pcpi_insn_reg_n_1_[25] ,\pcpi_insn_reg_n_1_[14] ,\pcpi_insn_reg_n_1_[13] ,\pcpi_insn_reg_n_1_[12] ,\pcpi_insn_reg_n_1_[6] ,\pcpi_insn_reg_n_1_[5] ,\pcpi_insn_reg_n_1_[4] ,\pcpi_insn_reg_n_1_[3] ,\pcpi_insn_reg_n_1_[2] ,\pcpi_insn_reg[1]_0 }),
        .mem_do_rinst(mem_do_rinst),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_rinst_reg(pcpi_div_n_4),
        .mem_do_rinst_reg_0(\cpu_state[0]_i_2_n_1 ),
        .mem_do_rinst_reg_1(mem_do_rinst_reg_n_1),
        .mem_do_rinst_reg_2(mem_do_rinst_i_4_n_1),
        .mem_do_rinst_reg_3(decoder_trigger_i_2_n_1),
        .mem_do_rinst_reg_4(mem_do_rinst_i_6_n_1),
        .mem_do_rinst_reg_5(mem_do_rinst_i_7_n_1),
        .pcpi_div_ready(pcpi_div_ready),
        .\pcpi_rd_reg[31]_0 ({pcpi_div_n_8,pcpi_div_n_9,pcpi_div_n_10,pcpi_div_n_11,pcpi_div_n_12,pcpi_div_n_13,pcpi_div_n_14,pcpi_div_n_15,pcpi_div_n_16,pcpi_div_n_17,pcpi_div_n_18,pcpi_div_n_19,pcpi_div_n_20,pcpi_div_n_21,pcpi_div_n_22,pcpi_div_n_23,pcpi_div_n_24,pcpi_div_n_25,pcpi_div_n_26,pcpi_div_n_27,pcpi_div_n_28,pcpi_div_n_29,pcpi_div_n_30,pcpi_div_n_31,pcpi_div_n_32,pcpi_div_n_33,pcpi_div_n_34,pcpi_div_n_35,pcpi_div_n_36,pcpi_div_n_37,pcpi_div_n_38,pcpi_div_n_39}),
        .pcpi_ready_reg_0(pcpi_ready_reg),
        .\pcpi_timeout_counter_reg[0] (pcpi_valid_reg_0),
        .\quotient_msk_reg[16]_0 (\quotient_msk_reg[16] ),
        .\quotient_msk_reg[31]_0 (\quotient_msk_reg[31] ),
        .sys_rst_int(sys_rst_int));
  FDRE \pcpi_insn_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[0] ),
        .Q(\pcpi_insn_reg[1]_0 [0]),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(p_0_in_1[0]),
        .Q(\pcpi_insn_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(p_0_in_1[1]),
        .Q(\pcpi_insn_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(p_0_in_1[2]),
        .Q(\pcpi_insn_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[1] ),
        .Q(\pcpi_insn_reg[1]_0 [1]),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[25] ),
        .Q(\pcpi_insn_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[26] ),
        .Q(\pcpi_insn_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[27] ),
        .Q(\pcpi_insn_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[28] ),
        .Q(\pcpi_insn_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[29] ),
        .Q(\pcpi_insn_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[2] ),
        .Q(\pcpi_insn_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[30] ),
        .Q(\pcpi_insn_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[31] ),
        .Q(\pcpi_insn_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[3] ),
        .Q(\pcpi_insn_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[4] ),
        .Q(\pcpi_insn_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[5] ),
        .Q(\pcpi_insn_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[6] ),
        .Q(\pcpi_insn_reg_n_1_[6] ),
        .R(\<const0> ));
  picorv32_pcpi_fast_mul pcpi_mul
       (.CO(pcpi_mul_n_85),
        .D({pcpi_mul_n_2,pcpi_mul_n_3,pcpi_mul_n_4,pcpi_mul_n_5,pcpi_mul_n_6,pcpi_mul_n_7,pcpi_mul_n_8,pcpi_mul_n_9,pcpi_mul_n_10,pcpi_mul_n_11,pcpi_mul_n_12,pcpi_mul_n_13,pcpi_mul_n_14,pcpi_mul_n_15,pcpi_mul_n_16,pcpi_mul_n_17,pcpi_mul_n_18}),
        .DI(instr_sub),
        .E(pcpi_mul_n_1),
        .O({\reg_out_reg[4]_i_3_n_5 ,\reg_out_reg[4]_i_3_n_6 ,\reg_out_reg[4]_i_3_n_7 }),
        .Q({\reg_op1_reg_n_1_[31] ,\reg_op1_reg_n_1_[30] ,\reg_op1_reg_n_1_[29] ,\reg_op1_reg_n_1_[28] ,\reg_op1_reg_n_1_[27] ,\reg_op1_reg_n_1_[26] ,\reg_op1_reg_n_1_[25] ,\reg_op1_reg_n_1_[24] ,\reg_op1_reg_n_1_[23] ,\reg_op1_reg_n_1_[22] ,\reg_op1_reg_n_1_[21] ,\reg_op1_reg_n_1_[20] ,\reg_op1_reg_n_1_[19] ,\reg_op1_reg_n_1_[18] ,\reg_op1_reg_n_1_[17] ,\reg_op1_reg_n_1_[16] ,\reg_op1_reg_n_1_[15] ,\reg_op1_reg_n_1_[14] ,\reg_op1_reg_n_1_[13] ,\reg_op1_reg_n_1_[12] ,\reg_op1_reg_n_1_[11] ,\reg_op1_reg_n_1_[10] ,\reg_op1_reg_n_1_[9] ,\reg_op1_reg_n_1_[8] ,\reg_op1_reg_n_1_[7] ,\reg_op1_reg_n_1_[6] ,\reg_op1_reg_n_1_[5] ,\reg_op1_reg_n_1_[4] ,\reg_op1_reg_n_1_[3] ,\reg_op1_reg_n_1_[2] ,\reg_op1_reg_n_1_[1] ,\reg_op1_reg_n_1_[0] }),
        .S({\count_cycle_reg_n_1_[3] ,\count_cycle_reg_n_1_[2] ,\count_cycle_reg_n_1_[1] }),
        .SR(SR),
        .\active[0]_i_2_0 (\active[0]_i_2 ),
        .\active[0]_i_4_0 ({\pcpi_insn_reg_n_1_[31] ,\pcpi_insn_reg_n_1_[30] ,\pcpi_insn_reg_n_1_[29] ,\pcpi_insn_reg_n_1_[28] ,\pcpi_insn_reg_n_1_[27] ,\pcpi_insn_reg_n_1_[26] ,\pcpi_insn_reg_n_1_[25] ,\pcpi_insn_reg_n_1_[14] ,\pcpi_insn_reg_n_1_[13] ,\pcpi_insn_reg_n_1_[12] ,\pcpi_insn_reg_n_1_[6] ,\pcpi_insn_reg_n_1_[5] ,\pcpi_insn_reg_n_1_[4] ,\pcpi_insn_reg_n_1_[3] ,\pcpi_insn_reg_n_1_[2] }),
        .\active_reg[1]_0 (pcpi_mul_ready),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_rst_reg(pcpi_mul_n_39),
        .\cpu_state_reg[0] (pcpi_mul_n_19),
        .\cpu_state_reg[0]_0 (pcpi_mul_n_41),
        .\cpu_state_reg[3] (cpu_state0_out[6]),
        .\cpu_state_reg[5] (reg_op1[16:0]),
        .\cpu_state_reg[5]_0 (pcpi_mul_n_37),
        .\cpu_state_reg[6] (\cpu_state[0]_i_2_n_1 ),
        .\cpu_state_reg[7] (\cpu_state[7]_i_6_n_1 ),
        .\cpu_state_reg[7]_0 (\cpu_state[7]_i_7_n_1 ),
        .\cpu_state_reg[7]_1 (\cpu_state_reg[7]_1 ),
        .cpu_valid(cpu_valid),
        .decoded_imm_uj({decoded_imm_uj[11],decoded_imm_uj[4:1]}),
        .\decoded_imm_uj_reg[11] (pcpi_mul_n_82),
        .\decoded_imm_uj_reg[29] (mem_valid_reg_0),
        .decoded_rs1(decoded_rs1),
        .\decoded_rs1_reg[3] (pcpi_mul_n_81),
        .instr_add(instr_add),
        .instr_addi(instr_addi),
        .instr_and(instr_and),
        .instr_and_reg(pcpi_mul_n_84),
        .instr_andi(instr_andi),
        .instr_auipc(instr_auipc),
        .instr_beq(instr_beq),
        .instr_bge(instr_bge),
        .instr_bgeu(instr_bgeu),
        .instr_blt(instr_blt),
        .instr_bltu(instr_bltu),
        .instr_bne(instr_bne),
        .instr_ecall_ebreak(instr_ecall_ebreak),
        .instr_jal(instr_jal),
        .instr_jal_reg(instr_jal_reg_0),
        .instr_jalr_reg(instr_jalr_reg_0),
        .instr_lb(instr_lb),
        .instr_lbu(instr_lbu),
        .instr_lh(instr_lh),
        .instr_lhu(instr_lhu),
        .instr_lui(instr_lui),
        .instr_lw(instr_lw),
        .instr_or(instr_or),
        .instr_ori(instr_ori),
        .instr_rdcycle(instr_rdcycle),
        .instr_rdcycle_reg(reg_out),
        .instr_rdcycleh(instr_rdcycleh),
        .instr_rdinstr(instr_rdinstr),
        .instr_rdinstrh(instr_rdinstrh),
        .instr_sb(instr_sb),
        .instr_sh(instr_sh),
        .instr_sll(instr_sll),
        .instr_slli(instr_slli),
        .instr_slt(instr_slt),
        .instr_slti(instr_slti),
        .instr_sltiu(instr_sltiu),
        .instr_sltu(instr_sltu),
        .instr_sra(instr_sra),
        .instr_srai(instr_srai),
        .instr_srl(instr_srl),
        .instr_srli(instr_srli),
        .instr_sw(instr_sw),
        .instr_xor(instr_xor),
        .instr_xori(instr_xori),
        .is_jalr_addi_slti_sltiu_xori_ori_andi(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .is_lui_auipc_jal(is_lui_auipc_jal),
        .is_lui_auipc_jal_reg(pcpi_mul_n_42),
        .is_slli_srli_srai(is_slli_srli_srai),
        .mem_do_prefetch_reg(pcpi_mul_n_76),
        .mem_do_prefetch_reg_0(pcpi_mul_n_77),
        .mem_do_rdata_i_3(\mem_state_reg_n_1_[0] ),
        .mem_do_rdata_i_3_0(\mem_state_reg_n_1_[1] ),
        .mem_do_rdata_i_3_1(mem_do_rinst_reg_n_1),
        .mem_do_rinst(mem_do_rinst),
        .mem_do_rinst_i_3_0(\cpu_state[3]_i_2_n_1 ),
        .mem_do_rinst_reg(decoder_trigger_reg_n_1),
        .\mem_state_reg[0] (\mem_state_reg[0]_0 ),
        .mem_valid_reg(\mem_rdata_q[31]_i_1_n_1 ),
        .pcpi_div_ready(pcpi_div_ready),
        .pcpi_timeout(pcpi_timeout),
        .rd0_0({\cpu_state_reg_n_1_[7] ,\cpu_state_reg[6]_0 ,\cpu_state_reg_n_1_[1] ,\cpu_state_reg_n_1_[0] }),
        .rd0_1(instr_jalr),
        .rd0__0_0({\reg_pc_reg_n_1_[16] ,\reg_pc_reg_n_1_[15] ,\reg_pc_reg_n_1_[14] ,\reg_pc_reg_n_1_[13] ,\reg_pc_reg_n_1_[12] ,\reg_pc_reg_n_1_[11] ,\reg_pc_reg_n_1_[10] ,\reg_pc_reg_n_1_[9] ,\reg_pc_reg_n_1_[8] ,\reg_pc_reg_n_1_[7] ,\reg_pc_reg_n_1_[6] ,\reg_pc_reg_n_1_[5] ,\reg_pc_reg_n_1_[4] ,\reg_pc_reg_n_1_[3] ,\reg_pc_reg_n_1_[2] ,\reg_pc_reg_n_1_[1] }),
        .rd0__0_1(mem_do_prefetch_reg_n_1),
        .rd0__0_2(mem_do_rdata),
        .rd0__0_3(mem_do_wdata),
        .rd0__0_i_23_0({\decoded_imm_reg_n_1_[19] ,\decoded_imm_reg_n_1_[18] ,\decoded_imm_reg_n_1_[17] ,\decoded_imm_reg_n_1_[16] ,\decoded_imm_reg_n_1_[15] ,\decoded_imm_reg_n_1_[14] ,\decoded_imm_reg_n_1_[13] ,\decoded_imm_reg_n_1_[12] ,\decoded_imm_reg_n_1_[11] ,\decoded_imm_reg_n_1_[10] ,\decoded_imm_reg_n_1_[9] ,\decoded_imm_reg_n_1_[8] ,\decoded_imm_reg_n_1_[7] ,\decoded_imm_reg_n_1_[6] ,\decoded_imm_reg_n_1_[5] ,\decoded_imm_reg_n_1_[4] ,\decoded_imm_reg_n_1_[3] ,\decoded_imm_reg_n_1_[2] ,\decoded_imm_reg_n_1_[1] ,\decoded_imm_reg_n_1_[0] }),
        .rd_reg__0_0({\reg_op2_reg_n_1_[31] ,\reg_op2_reg_n_1_[30] ,\reg_op2_reg_n_1_[29] ,\reg_op2_reg_n_1_[28] ,\reg_op2_reg_n_1_[27] ,\reg_op2_reg_n_1_[26] ,\reg_op2_reg_n_1_[25] ,\reg_op2_reg_n_1_[24] ,\reg_op2_reg_n_1_[23] ,\reg_op2_reg_n_1_[22] ,\reg_op2_reg_n_1_[21] ,\reg_op2_reg_n_1_[20] ,\reg_op2_reg_n_1_[19] ,\reg_op2_reg_n_1_[18] ,\reg_op2_reg_n_1_[17] }),
        .rd_reg__0_1(pcpi_valid_reg_0),
        .reg_op11(reg_op11[16:0]),
        .\reg_op1_reg[19] ({pcpi_mul_n_86,pcpi_mul_n_87,pcpi_mul_n_88}),
        .\reg_out_reg[0] (\count_cycle_reg_n_1_[0] ),
        .\reg_out_reg[0]_0 (\reg_out[0]_i_4_n_1 ),
        .\reg_out_reg[10] (\reg_out[10]_i_3_n_1 ),
        .\reg_out_reg[10]_0 (\reg_out[10]_i_4_n_1 ),
        .\reg_out_reg[11] ({\count_cycle_reg_n_1_[11] ,\count_cycle_reg_n_1_[10] ,\count_cycle_reg_n_1_[9] ,\count_cycle_reg_n_1_[8] }),
        .\reg_out_reg[11]_0 (\reg_out[11]_i_2_n_1 ),
        .\reg_out_reg[11]_1 (\reg_out[11]_i_4_n_1 ),
        .\reg_out_reg[12] (\reg_out[12]_i_3_n_1 ),
        .\reg_out_reg[12]_0 (\reg_out[12]_i_4_n_1 ),
        .\reg_out_reg[13] (\reg_out[13]_i_2_n_1 ),
        .\reg_out_reg[13]_0 (\reg_out[13]_i_4_n_1 ),
        .\reg_out_reg[14] (\reg_out[14]_i_3_n_1 ),
        .\reg_out_reg[14]_0 (\reg_out[14]_i_4_n_1 ),
        .\reg_out_reg[15] ({\count_cycle_reg_n_1_[15] ,\count_cycle_reg_n_1_[14] ,\count_cycle_reg_n_1_[13] ,\count_cycle_reg_n_1_[12] }),
        .\reg_out_reg[15]_0 (\reg_out[15]_i_3_n_1 ),
        .\reg_out_reg[15]_1 (\reg_out[15]_i_4_n_1 ),
        .\reg_out_reg[16] (\reg_out[16]_i_2_n_1 ),
        .\reg_out_reg[16]_0 (\reg_out[16]_i_4_n_1 ),
        .\reg_out_reg[17] (\reg_out[17]_i_2_n_1 ),
        .\reg_out_reg[17]_0 (\reg_out[17]_i_4_n_1 ),
        .\reg_out_reg[18] (\reg_out[18]_i_3_n_1 ),
        .\reg_out_reg[18]_0 (\reg_out[18]_i_4_n_1 ),
        .\reg_out_reg[19] ({\count_cycle_reg_n_1_[19] ,\count_cycle_reg_n_1_[18] ,\count_cycle_reg_n_1_[17] ,\count_cycle_reg_n_1_[16] }),
        .\reg_out_reg[19]_0 (\reg_out[19]_i_3_n_1 ),
        .\reg_out_reg[19]_1 (\reg_out[19]_i_4_n_1 ),
        .\reg_out_reg[1] (\reg_out[1]_i_4_n_1 ),
        .\reg_out_reg[20] (\reg_out[20]_i_2_n_1 ),
        .\reg_out_reg[20]_0 (\reg_out[20]_i_4_n_1 ),
        .\reg_out_reg[21] (\reg_out[21]_i_2_n_1 ),
        .\reg_out_reg[21]_0 (\reg_out[21]_i_4_n_1 ),
        .\reg_out_reg[22] (\reg_out[22]_i_3_n_1 ),
        .\reg_out_reg[22]_0 (\reg_out[22]_i_4_n_1 ),
        .\reg_out_reg[23] ({\count_cycle_reg_n_1_[23] ,\count_cycle_reg_n_1_[22] ,\count_cycle_reg_n_1_[21] ,\count_cycle_reg_n_1_[20] }),
        .\reg_out_reg[23]_0 (\reg_out[23]_i_2_n_1 ),
        .\reg_out_reg[23]_1 (\reg_out[23]_i_4_n_1 ),
        .\reg_out_reg[24] (\reg_out[24]_i_3_n_1 ),
        .\reg_out_reg[24]_0 (\reg_out[24]_i_4_n_1 ),
        .\reg_out_reg[25] (\reg_out[25]_i_2_n_1 ),
        .\reg_out_reg[25]_0 (\reg_out[25]_i_4_n_1 ),
        .\reg_out_reg[26] (\reg_out[26]_i_3_n_1 ),
        .\reg_out_reg[26]_0 (\reg_out[26]_i_4_n_1 ),
        .\reg_out_reg[27] ({\count_cycle_reg_n_1_[27] ,\count_cycle_reg_n_1_[26] ,\count_cycle_reg_n_1_[25] ,\count_cycle_reg_n_1_[24] }),
        .\reg_out_reg[27]_0 (\reg_out[27]_i_3_n_1 ),
        .\reg_out_reg[27]_1 (\reg_out[27]_i_4_n_1 ),
        .\reg_out_reg[28] (\reg_out[28]_i_3_n_1 ),
        .\reg_out_reg[28]_0 (\reg_out[28]_i_4_n_1 ),
        .\reg_out_reg[29] (\reg_out[29]_i_2_n_1 ),
        .\reg_out_reg[29]_0 (\reg_out[29]_i_4_n_1 ),
        .\reg_out_reg[2] (\reg_out[2]_i_3_n_1 ),
        .\reg_out_reg[30] (\reg_out[30]_i_2_n_1 ),
        .\reg_out_reg[30]_0 (\reg_out[30]_i_4_n_1 ),
        .\reg_out_reg[31] ({pcpi_div_n_8,pcpi_div_n_9,pcpi_div_n_10,pcpi_div_n_11,pcpi_div_n_12,pcpi_div_n_13,pcpi_div_n_14,pcpi_div_n_15,pcpi_div_n_16,pcpi_div_n_17,pcpi_div_n_18,pcpi_div_n_19,pcpi_div_n_20,pcpi_div_n_21,pcpi_div_n_22,pcpi_div_n_23,pcpi_div_n_24,pcpi_div_n_25,pcpi_div_n_26,pcpi_div_n_27,pcpi_div_n_28,pcpi_div_n_29,pcpi_div_n_30,pcpi_div_n_31,pcpi_div_n_32,pcpi_div_n_33,pcpi_div_n_34,pcpi_div_n_35,pcpi_div_n_36,pcpi_div_n_37,pcpi_div_n_38,pcpi_div_n_39}),
        .\reg_out_reg[31]_0 ({\count_cycle_reg_n_1_[31] ,\count_cycle_reg_n_1_[30] ,\count_cycle_reg_n_1_[29] ,\count_cycle_reg_n_1_[28] }),
        .\reg_out_reg[31]_1 (\reg_out[31]_i_2_n_1 ),
        .\reg_out_reg[31]_2 (\reg_out[31]_i_4_n_1 ),
        .\reg_out_reg[3] (\reg_out[3]_i_4_n_1 ),
        .\reg_out_reg[4] (\reg_out[4]_i_5_n_1 ),
        .\reg_out_reg[5] (\reg_out[5]_i_4_n_1 ),
        .\reg_out_reg[6] (\reg_out[6]_i_4_n_1 ),
        .\reg_out_reg[7] (mem_rdata_word[7:0]),
        .\reg_out_reg[7]_0 ({\count_cycle_reg_n_1_[7] ,\count_cycle_reg_n_1_[6] ,\count_cycle_reg_n_1_[5] ,\count_cycle_reg_n_1_[4] }),
        .\reg_out_reg[7]_1 ({\reg_out_reg[7]_i_3_n_6 ,\reg_out_reg[7]_i_3_n_7 ,\reg_out_reg[7]_i_3_n_8 }),
        .\reg_out_reg[7]_2 (\reg_out[7]_i_4_n_1 ),
        .\reg_out_reg[8] (\reg_out[8]_i_3_n_1 ),
        .\reg_out_reg[8]_0 (\reg_out[8]_i_4_n_1 ),
        .\reg_out_reg[9] (\reg_out[9]_i_3_n_1 ),
        .\reg_out_reg[9]_0 (\reg_out[9]_i_4_n_1 ),
        .reg_sh1(reg_sh1[16:0]),
        .sys_rst_int(sys_rst_int));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_timeout_counter[0]_i_1 
       (.I0(pcpi_timeout_counter_reg[0]),
        .O(pcpi_timeout_counter0[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pcpi_timeout_counter[1]_i_1 
       (.I0(pcpi_timeout_counter_reg[0]),
        .I1(pcpi_timeout_counter_reg[1]),
        .O(\pcpi_timeout_counter[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \pcpi_timeout_counter[2]_i_1 
       (.I0(pcpi_timeout_counter_reg[2]),
        .I1(pcpi_timeout_counter_reg[1]),
        .I2(pcpi_timeout_counter_reg[0]),
        .O(pcpi_timeout_counter0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pcpi_timeout_counter[3]_i_2 
       (.I0(pcpi_timeout_counter_reg[3]),
        .I1(pcpi_timeout_counter_reg[1]),
        .I2(pcpi_timeout_counter_reg[0]),
        .I3(pcpi_timeout_counter_reg[2]),
        .O(\pcpi_timeout_counter[3]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \pcpi_timeout_counter[3]_i_3 
       (.I0(pcpi_timeout_counter_reg[3]),
        .I1(pcpi_timeout_counter_reg[2]),
        .I2(pcpi_timeout_counter_reg[0]),
        .I3(pcpi_timeout_counter_reg[1]),
        .O(pcpi_timeout_counter0[3]));
  FDSE \pcpi_timeout_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_1 ),
        .D(pcpi_timeout_counter0[0]),
        .Q(pcpi_timeout_counter_reg[0]),
        .S(pcpi_div_n_7));
  FDSE \pcpi_timeout_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_1 ),
        .D(\pcpi_timeout_counter[1]_i_1_n_1 ),
        .Q(pcpi_timeout_counter_reg[1]),
        .S(pcpi_div_n_7));
  FDSE \pcpi_timeout_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_1 ),
        .D(pcpi_timeout_counter0[2]),
        .Q(pcpi_timeout_counter_reg[2]),
        .S(pcpi_div_n_7));
  FDSE \pcpi_timeout_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_1 ),
        .D(pcpi_timeout_counter0[3]),
        .Q(pcpi_timeout_counter_reg[3]),
        .S(pcpi_div_n_7));
  LUT4 #(
    .INIT(16'h0001)) 
    pcpi_timeout_i_1
       (.I0(pcpi_timeout_counter_reg[2]),
        .I1(pcpi_timeout_counter_reg[0]),
        .I2(pcpi_timeout_counter_reg[1]),
        .I3(pcpi_timeout_counter_reg[3]),
        .O(pcpi_timeout_i_1_n_1));
  FDRE pcpi_timeout_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_timeout_i_1_n_1),
        .Q(pcpi_timeout),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    pcpi_valid_i_3
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(\cpu_state_reg_n_1_[1] ),
        .I2(\cpu_state_reg[6]_0 [0]),
        .I3(\cpu_state_reg[6]_0 [1]),
        .I4(\cpu_state_reg[6]_0 [2]),
        .I5(\cpu_state_reg_n_1_[7] ),
        .O(\cpu_state_reg[0]_0 ));
  FDRE pcpi_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_valid_reg_1),
        .Q(pcpi_valid_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFEFFFD)) 
    ram_d_addr0__0_carry__0_i_1
       (.I0(p_2_in[16]),
        .I1(Q),
        .I2(mem_instr_reg_0),
        .I3(p_2_in[30]),
        .I4(p_2_in[15]),
        .O(S));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_d_addr0__0_carry_i_1
       (.I0(p_2_in[14]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_d_addr0__0_carry_i_2
       (.I0(p_2_in[13]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    ram_d_addr0__0_carry_i_3
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[12]),
        .I4(boot),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'hFFFEFFFD)) 
    ram_d_addr0__0_carry_i_4
       (.I0(p_2_in[14]),
        .I1(Q),
        .I2(mem_instr_reg_0),
        .I3(p_2_in[30]),
        .I4(p_2_in[15]),
        .O(\mem_addr_reg[14]_2 [3]));
  LUT5 #(
    .INIT(32'hFFFEFFFD)) 
    ram_d_addr0__0_carry_i_5
       (.I0(p_2_in[13]),
        .I1(Q),
        .I2(mem_instr_reg_0),
        .I3(p_2_in[30]),
        .I4(p_2_in[14]),
        .O(\mem_addr_reg[14]_2 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAADAAAAAAA2)) 
    ram_d_addr0__0_carry_i_6
       (.I0(boot),
        .I1(p_2_in[12]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[30]),
        .I5(p_2_in[13]),
        .O(\mem_addr_reg[14]_2 [1]));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    ram_d_addr0__0_carry_i_7
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(p_2_in[12]),
        .I4(boot),
        .O(\mem_addr_reg[14]_2 [0]));
  LUT4 #(
    .INIT(16'hFF9F)) 
    ram_r_req1__0_carry__0_i_1
       (.I0(p_2_in[15]),
        .I1(p_2_in[16]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[15]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    ram_r_req1__0_carry_i_1
       (.I0(p_2_in[14]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .O(\mem_addr_reg[14]_0 [2]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_r_req1__0_carry_i_2
       (.I0(p_2_in[13]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .O(\mem_addr_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h40FF)) 
    ram_r_req1__0_carry_i_3
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[12]),
        .I3(boot),
        .O(\mem_addr_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'hF9FF)) 
    ram_r_req1__0_carry_i_4
       (.I0(p_2_in[14]),
        .I1(p_2_in[15]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .O(\mem_addr_reg[14]_1 [3]));
  LUT4 #(
    .INIT(16'hEFDF)) 
    ram_r_req1__0_carry_i_5
       (.I0(p_2_in[13]),
        .I1(Q),
        .I2(mem_instr_reg_0),
        .I3(p_2_in[14]),
        .O(\mem_addr_reg[14]_1 [2]));
  LUT5 #(
    .INIT(32'hADAAA2AA)) 
    ram_r_req1__0_carry_i_6
       (.I0(boot),
        .I1(p_2_in[12]),
        .I2(Q),
        .I3(mem_instr_reg_0),
        .I4(p_2_in[13]),
        .O(\mem_addr_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    ram_r_req1__0_carry_i_7
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[12]),
        .I3(boot),
        .O(\mem_addr_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_1
       (.I0(p_1_in[24]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_10
       (.I0(p_2_in[4]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_10__0
       (.I0(p_2_in[4]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_10__1
       (.I0(p_2_in[4]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_11
       (.I0(p_2_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_11__0
       (.I0(p_2_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_11__1
       (.I0(p_2_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_12
       (.I0(p_2_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_12__0
       (.I0(p_2_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_12__1
       (.I0(p_2_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_18
       (.I0(ram_reg_0_6[9]),
        .I1(p_2_in[11]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[9]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_18__0
       (.I0(ram_reg_0_6[9]),
        .I1(p_2_in[11]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[9]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_18__1
       (.I0(ram_reg_0_6[9]),
        .I1(p_2_in[11]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [9]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_19
       (.I0(ram_reg_0_6[8]),
        .I1(p_2_in[10]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[8]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_19__0
       (.I0(ram_reg_0_6[8]),
        .I1(p_2_in[10]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_19__1
       (.I0(ram_reg_0_6[8]),
        .I1(p_2_in[10]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [8]));
  LUT4 #(
    .INIT(16'hCD00)) 
    ram_reg_0_0_i_1__0
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(cpu_d_req__0),
        .O(en_a));
  LUT4 #(
    .INIT(16'hCD00)) 
    ram_reg_0_0_i_1__1
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(cpu_d_req__0),
        .O(\mem_addr_reg[31]_3 ));
  LUT4 #(
    .INIT(16'hCD00)) 
    ram_reg_0_0_i_1__2
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(cpu_d_req__0),
        .O(\mem_addr_reg[31]_4 ));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_2
       (.I0(DOADO[24]),
        .I1(p_1_in[24]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[24]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_20
       (.I0(ram_reg_0_6[7]),
        .I1(p_2_in[9]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[7]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_20__0
       (.I0(ram_reg_0_6[7]),
        .I1(p_2_in[9]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_20__1
       (.I0(ram_reg_0_6[7]),
        .I1(p_2_in[9]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [7]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_21
       (.I0(ram_reg_0_6[6]),
        .I1(p_2_in[8]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[6]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_21__0
       (.I0(ram_reg_0_6[6]),
        .I1(p_2_in[8]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_21__1
       (.I0(ram_reg_0_6[6]),
        .I1(p_2_in[8]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [6]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_22
       (.I0(ram_reg_0_6[5]),
        .I1(p_2_in[7]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[5]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_22__0
       (.I0(ram_reg_0_6[5]),
        .I1(p_2_in[7]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_22__1
       (.I0(ram_reg_0_6[5]),
        .I1(p_2_in[7]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [5]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_23
       (.I0(ram_reg_0_6[4]),
        .I1(p_2_in[6]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[4]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_23__0
       (.I0(ram_reg_0_6[4]),
        .I1(p_2_in[6]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_23__1
       (.I0(ram_reg_0_6[4]),
        .I1(p_2_in[6]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [4]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_24
       (.I0(ram_reg_0_6[3]),
        .I1(p_2_in[5]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[3]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_24__0
       (.I0(ram_reg_0_6[3]),
        .I1(p_2_in[5]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_24__1
       (.I0(ram_reg_0_6[3]),
        .I1(p_2_in[5]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [3]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_25
       (.I0(ram_reg_0_6[2]),
        .I1(p_2_in[4]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[2]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_25__0
       (.I0(ram_reg_0_6[2]),
        .I1(p_2_in[4]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_25__1
       (.I0(ram_reg_0_6[2]),
        .I1(p_2_in[4]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [2]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_26
       (.I0(ram_reg_0_6[1]),
        .I1(p_2_in[3]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[1]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_26__0
       (.I0(ram_reg_0_6[1]),
        .I1(p_2_in[3]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_26__1
       (.I0(ram_reg_0_6[1]),
        .I1(p_2_in[3]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [1]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_27
       (.I0(ram_reg_0_6[0]),
        .I1(p_2_in[2]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(addr_b[0]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_27__0
       (.I0(ram_reg_0_6[0]),
        .I1(p_2_in[2]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_27__1
       (.I0(ram_reg_0_6[0]),
        .I1(p_2_in[2]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9] [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_28
       (.I0(p_1_in[0]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(data_a[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_28__0
       (.I0(p_1_in[8]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_28__1
       (.I0(p_1_in[16]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[23]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_29
       (.I0(DOADO[0]),
        .I1(p_1_in[0]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[0]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_29__0
       (.I0(DOADO[8]),
        .I1(p_1_in[8]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[8]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_0_i_29__1
       (.I0(DOADO[16]),
        .I1(p_1_in[16]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[16]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_3
       (.I0(p_0_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(WEA[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_30
       (.I0(p_0_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[2]_3 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_30__0
       (.I0(p_0_in[1]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[1]_2 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_30__1
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[0]_3 [0]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_0_i_31
       (.I0(p_0_in[2]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[2]_1 [0]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_0_i_31__0
       (.I0(p_0_in[1]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_0_i_31__1
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_3__0
       (.I0(p_2_in[11]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[9]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_3__1
       (.I0(p_2_in[11]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[9]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_3__2
       (.I0(p_2_in[11]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [9]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_0_i_4
       (.I0(p_0_in[3]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(WEBWE[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_4__0
       (.I0(p_2_in[10]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[8]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_4__1
       (.I0(p_2_in[10]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_4__2
       (.I0(p_2_in[10]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [8]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_5
       (.I0(p_2_in[9]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_5__0
       (.I0(p_2_in[9]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_5__1
       (.I0(p_2_in[9]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_6
       (.I0(p_2_in[8]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_6__0
       (.I0(p_2_in[8]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_6__1
       (.I0(p_2_in[8]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_7
       (.I0(p_2_in[7]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_7__0
       (.I0(p_2_in[7]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_7__1
       (.I0(p_2_in[7]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_8
       (.I0(p_2_in[6]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_8__0
       (.I0(p_2_in[6]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_8__1
       (.I0(p_2_in[6]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_9
       (.I0(p_2_in[5]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(addr_a[3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_9__0
       (.I0(p_2_in[5]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_0_i_9__1
       (.I0(p_2_in[5]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_1_i_1
       (.I0(p_1_in[1]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(data_a[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_1_i_1__0
       (.I0(p_1_in[9]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_1_i_1__1
       (.I0(p_1_in[17]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_1_i_1__2
       (.I0(p_1_in[25]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_1_i_2
       (.I0(DOADO[1]),
        .I1(p_1_in[1]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[1]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_1_i_2__0
       (.I0(DOADO[9]),
        .I1(p_1_in[9]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[9]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_1_i_2__1
       (.I0(DOADO[17]),
        .I1(p_1_in[17]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[17]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_1_i_2__2
       (.I0(DOADO[25]),
        .I1(p_1_in[25]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[25]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_2_i_1
       (.I0(p_1_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(data_a[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_2_i_1__0
       (.I0(p_1_in[10]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_2_i_1__1
       (.I0(p_1_in[18]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_2_i_1__2
       (.I0(p_1_in[26]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_2_i_2
       (.I0(DOADO[2]),
        .I1(p_1_in[2]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[2]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_2_i_2__0
       (.I0(DOADO[10]),
        .I1(p_1_in[10]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[10]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_2_i_2__1
       (.I0(DOADO[18]),
        .I1(p_1_in[18]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[18]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_2_i_2__2
       (.I0(DOADO[26]),
        .I1(p_1_in[26]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[26]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_2_i_3
       (.I0(p_0_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(WEA[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_2_i_3__0
       (.I0(p_0_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[2]_3 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_2_i_3__1
       (.I0(p_0_in[1]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[1]_2 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_2_i_3__2
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_2_i_4
       (.I0(p_0_in[3]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(WEBWE[1]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_2_i_4__0
       (.I0(p_0_in[2]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_2_i_4__1
       (.I0(p_0_in[1]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_2_i_4__2
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_3_i_1
       (.I0(p_1_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(data_a[3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_3_i_1__0
       (.I0(p_1_in[11]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_3_i_1__1
       (.I0(p_1_in[19]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_3_i_1__2
       (.I0(p_1_in[27]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_3_i_2
       (.I0(DOADO[3]),
        .I1(p_1_in[3]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[3]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_3_i_2__0
       (.I0(DOADO[11]),
        .I1(p_1_in[11]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[11]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_3_i_2__1
       (.I0(DOADO[19]),
        .I1(p_1_in[19]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[19]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_3_i_2__2
       (.I0(DOADO[27]),
        .I1(p_1_in[27]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[27]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_4_i_1
       (.I0(p_1_in[12]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_4_i_1__0
       (.I0(p_1_in[20]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[23]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_4_i_1__1
       (.I0(p_1_in[28]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hCD00)) 
    ram_reg_0_4_i_1__2
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(cpu_d_req__0),
        .O(\mem_addr_reg[31]_2 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_4_i_2
       (.I0(p_1_in[4]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(data_a[4]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_4_i_2__0
       (.I0(DOADO[12]),
        .I1(p_1_in[12]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[12]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_4_i_2__1
       (.I0(DOADO[20]),
        .I1(p_1_in[20]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[20]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_4_i_2__2
       (.I0(DOADO[28]),
        .I1(p_1_in[28]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[28]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_4_i_3
       (.I0(DOADO[4]),
        .I1(p_1_in[4]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_5_i_1
       (.I0(p_1_in[5]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(data_a[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_5_i_1__0
       (.I0(p_1_in[13]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_5_i_1__1
       (.I0(p_1_in[21]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[23]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_5_i_1__2
       (.I0(p_1_in[29]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_5_i_2
       (.I0(DOADO[5]),
        .I1(p_1_in[5]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[5]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_5_i_2__0
       (.I0(DOADO[13]),
        .I1(p_1_in[13]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[13]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_5_i_2__1
       (.I0(DOADO[21]),
        .I1(p_1_in[21]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[21]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_5_i_2__2
       (.I0(DOADO[29]),
        .I1(p_1_in[29]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[29]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_5_i_3
       (.I0(p_0_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[3]_1 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_5_i_3__0
       (.I0(p_0_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[2]_4 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_5_i_3__1
       (.I0(p_0_in[1]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[1]_3 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_5_i_3__2
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wstrb_reg[0]_4 [0]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_5_i_4
       (.I0(p_0_in[3]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_5_i_4__0
       (.I0(p_0_in[2]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[2]_2 [0]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_5_i_4__1
       (.I0(p_0_in[1]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_0_5_i_4__2
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_7_0),
        .I5(sel_reg),
        .O(\mem_wstrb_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_1
       (.I0(p_1_in[14]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_10
       (.I0(p_2_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_11
       (.I0(p_2_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [0]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_17
       (.I0(ram_reg_0_6[9]),
        .I1(p_2_in[11]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [9]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_18
       (.I0(ram_reg_0_6[8]),
        .I1(p_2_in[10]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [8]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_19
       (.I0(ram_reg_0_6[7]),
        .I1(p_2_in[9]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_1__0
       (.I0(p_1_in[22]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[23]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_1__1
       (.I0(p_1_in[30]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_2
       (.I0(DOADO[14]),
        .I1(p_1_in[14]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[14]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_20
       (.I0(ram_reg_0_6[6]),
        .I1(p_2_in[8]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_21
       (.I0(ram_reg_0_6[5]),
        .I1(p_2_in[7]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_22
       (.I0(ram_reg_0_6[4]),
        .I1(p_2_in[6]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [4]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_23
       (.I0(ram_reg_0_6[3]),
        .I1(p_2_in[5]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_24
       (.I0(ram_reg_0_6[2]),
        .I1(p_2_in[4]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_25
       (.I0(ram_reg_0_6[1]),
        .I1(p_2_in[3]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_26
       (.I0(ram_reg_0_6[0]),
        .I1(p_2_in[2]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(\ram_w_addr_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_27
       (.I0(p_1_in[6]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(data_a[6]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_28
       (.I0(DOADO[6]),
        .I1(p_1_in[6]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[6]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_2__0
       (.I0(DOADO[22]),
        .I1(p_1_in[22]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[22]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_6_i_2__1
       (.I0(DOADO[30]),
        .I1(p_1_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[30]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_2__2
       (.I0(p_2_in[11]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [9]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_3
       (.I0(p_2_in[10]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [8]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_4
       (.I0(p_2_in[9]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_5
       (.I0(p_2_in[8]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_6
       (.I0(p_2_in[7]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_7
       (.I0(p_2_in[6]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_8
       (.I0(p_2_in[5]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_6_i_9
       (.I0(p_2_in[4]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_addr_reg[11]_1 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_7_i_1
       (.I0(p_1_in[7]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(data_a[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_7_i_1__0
       (.I0(p_1_in[15]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_7_i_1__1
       (.I0(p_1_in[23]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[23]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_7_i_1__2
       (.I0(p_1_in[31]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .O(\mem_wdata_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_7_i_2
       (.I0(DOADO[7]),
        .I1(p_1_in[7]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[7]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_7_i_2__0
       (.I0(DOADO[15]),
        .I1(p_1_in[15]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[15]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_7_i_2__1
       (.I0(DOADO[23]),
        .I1(p_1_in[23]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[23]));
  LUT5 #(
    .INIT(32'hAAAA00C0)) 
    ram_reg_0_7_i_2__2
       (.I0(DOADO[31]),
        .I1(p_1_in[31]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(sel),
        .O(ram_i_req[31]));
  LUT5 #(
    .INIT(32'h00000020)) 
    ready_i_1
       (.I0(cpu_d_req__0),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(p_2_in[29]),
        .I4(p_2_in[30]),
        .O(mem_instr_reg_1));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ready_int[0]_i_1 
       (.I0(cpu_d_req__0),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(p_2_in[30]),
        .I4(p_2_in[29]),
        .O(slaves_req[19]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ready_int[0]_i_1__0 
       (.I0(cpu_d_req__0),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(p_2_in[29]),
        .I4(p_2_in[30]),
        .O(slaves_req[36]));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFF0000)) 
    recv_buf_valid_i_1
       (.I0(mem_instr_reg_1),
        .I1(recv_buf_valid_i_2_n_1),
        .I2(\mem_wstrb_reg[2]_0 ),
        .I3(slaves_req[18]),
        .I4(recv_buf_valid_reg_0),
        .I5(recv_buf_valid),
        .O(recv_buf_valid_reg));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    recv_buf_valid_i_2
       (.I0(p_2_in[3]),
        .I1(p_2_in[2]),
        .I2(mem_instr_reg_0),
        .I3(Q),
        .I4(p_2_in[29]),
        .I5(p_2_in[30]),
        .O(recv_buf_valid_i_2_n_1));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_2 
       (.I0(decoded_rs1[1]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[16]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_3 
       (.I0(decoded_rs1[0]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[15]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_4 
       (.I0(decoded_imm_uj[14]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[14]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_5 
       (.I0(decoded_imm_uj[13]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[13]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_6 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[1]),
        .I3(current_pc[16]),
        .O(\reg_next_pc[13]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_7 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[0]),
        .I3(current_pc[15]),
        .O(\reg_next_pc[13]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_8 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[14]),
        .I3(current_pc[14]),
        .O(\reg_next_pc[13]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_9 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[13]),
        .I3(current_pc[13]),
        .O(\reg_next_pc[13]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_2 
       (.I0(decoded_imm_uj[29]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[29]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_3 
       (.I0(decoded_rs1[4]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[19]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_4 
       (.I0(decoded_rs1[3]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[18]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_5 
       (.I0(decoded_rs1[2]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[17]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[17]_i_6 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[20] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[20]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[20]),
        .O(\reg_next_pc[17]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_7 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[4]),
        .I3(current_pc[19]),
        .O(\reg_next_pc[17]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_8 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[3]),
        .I3(current_pc[18]),
        .O(\reg_next_pc[17]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_9 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[2]),
        .I3(current_pc[17]),
        .O(\reg_next_pc[17]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[1]_i_1 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[1]),
        .I3(current_pc[1]),
        .O(\reg_next_pc[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_2 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[24] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[24]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[24]),
        .O(\reg_next_pc[21]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_3 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[23] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[23]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[23]),
        .O(\reg_next_pc[21]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_4 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[22] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[22]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[22]),
        .O(\reg_next_pc[21]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_5 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[21] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[21]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[21]),
        .O(\reg_next_pc[21]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_2 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[28] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[28]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[28]),
        .O(\reg_next_pc[25]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_3 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[27] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[27]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[27]),
        .O(\reg_next_pc[25]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_4 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[26] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[26]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[26]),
        .O(\reg_next_pc[25]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_5 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[25] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[25]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[25]),
        .O(\reg_next_pc[25]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \reg_next_pc[29]_i_2 
       (.I0(\reg_out_reg_n_1_[31] ),
        .I1(latched_stalu_reg_0),
        .I2(alu_out_q[31]),
        .I3(\mem_addr[31]_i_5_n_1 ),
        .I4(reg_next_pc_reg[31]),
        .I5(in[29]),
        .O(\reg_next_pc[29]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[29]_i_3 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[30] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[30]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[30]),
        .O(\reg_next_pc[29]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[29]_i_4 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[29] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[29]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[29]),
        .O(\reg_next_pc[29]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_2 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_3 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[3]));
  LUT3 #(
    .INIT(8'h8A)) 
    \reg_next_pc[2]_i_4 
       (.I0(decoder_trigger_reg_n_1),
        .I1(decoded_imm_uj[2]),
        .I2(instr_jal),
        .O(in[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_5 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_6 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[4]),
        .I3(current_pc[4]),
        .O(\reg_next_pc[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_7 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[3]),
        .I3(current_pc[3]),
        .O(\reg_next_pc[2]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h2FD0)) 
    \reg_next_pc[2]_i_8 
       (.I0(instr_jal),
        .I1(decoded_imm_uj[2]),
        .I2(decoder_trigger_reg_n_1),
        .I3(current_pc[2]),
        .O(\reg_next_pc[2]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_9 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[1]),
        .I3(current_pc[1]),
        .O(\reg_next_pc[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_2 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[8]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_3 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_4 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_5 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_6 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[8]),
        .I3(current_pc[8]),
        .O(\reg_next_pc[5]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_7 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[7]),
        .I3(current_pc[7]),
        .O(\reg_next_pc[5]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_8 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[6]),
        .I3(current_pc[6]),
        .O(\reg_next_pc[5]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_9 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[5]),
        .I3(current_pc[5]),
        .O(\reg_next_pc[5]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_2 
       (.I0(decoded_imm_uj[12]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[12]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_3 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[11]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_4 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[10]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_5 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[9]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_6 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[12]),
        .I3(current_pc[12]),
        .O(\reg_next_pc[9]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_7 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[11]),
        .I3(current_pc[11]),
        .O(\reg_next_pc[9]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_8 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[10]),
        .I3(current_pc[10]),
        .O(\reg_next_pc[9]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_9 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[9]),
        .I3(current_pc[9]),
        .O(\reg_next_pc[9]_i_9_n_1 ));
  FDRE \reg_next_pc_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_7 ),
        .Q(reg_next_pc_reg[10]),
        .R(SR));
  FDRE \reg_next_pc_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_6 ),
        .Q(reg_next_pc_reg[11]),
        .R(SR));
  FDRE \reg_next_pc_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_5 ),
        .Q(reg_next_pc_reg[12]),
        .R(SR));
  FDRE \reg_next_pc_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_8 ),
        .Q(reg_next_pc_reg[13]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[13]_i_1 
       (.CI(\reg_next_pc_reg[9]_i_1_n_1 ),
        .CO({\reg_next_pc_reg[13]_i_1_n_1 ,\NLW_reg_next_pc_reg[13]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[16:13]),
        .O({\reg_next_pc_reg[13]_i_1_n_5 ,\reg_next_pc_reg[13]_i_1_n_6 ,\reg_next_pc_reg[13]_i_1_n_7 ,\reg_next_pc_reg[13]_i_1_n_8 }),
        .S({\reg_next_pc[13]_i_6_n_1 ,\reg_next_pc[13]_i_7_n_1 ,\reg_next_pc[13]_i_8_n_1 ,\reg_next_pc[13]_i_9_n_1 }));
  FDRE \reg_next_pc_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_7 ),
        .Q(reg_next_pc_reg[14]),
        .R(SR));
  FDRE \reg_next_pc_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_6 ),
        .Q(reg_next_pc_reg[15]),
        .R(SR));
  FDRE \reg_next_pc_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_5 ),
        .Q(reg_next_pc_reg[16]),
        .R(SR));
  FDRE \reg_next_pc_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_8 ),
        .Q(reg_next_pc_reg[17]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[17]_i_1 
       (.CI(\reg_next_pc_reg[13]_i_1_n_1 ),
        .CO({\reg_next_pc_reg[17]_i_1_n_1 ,\NLW_reg_next_pc_reg[17]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[29],in[19:17]}),
        .O({\reg_next_pc_reg[17]_i_1_n_5 ,\reg_next_pc_reg[17]_i_1_n_6 ,\reg_next_pc_reg[17]_i_1_n_7 ,\reg_next_pc_reg[17]_i_1_n_8 }),
        .S({\reg_next_pc[17]_i_6_n_1 ,\reg_next_pc[17]_i_7_n_1 ,\reg_next_pc[17]_i_8_n_1 ,\reg_next_pc[17]_i_9_n_1 }));
  FDRE \reg_next_pc_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_7 ),
        .Q(reg_next_pc_reg[18]),
        .R(SR));
  FDRE \reg_next_pc_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_6 ),
        .Q(reg_next_pc_reg[19]),
        .R(SR));
  FDRE \reg_next_pc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc[1]_i_1_n_1 ),
        .Q(reg_next_pc_reg[1]),
        .R(SR));
  FDRE \reg_next_pc_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_5 ),
        .Q(reg_next_pc_reg[20]),
        .R(SR));
  FDRE \reg_next_pc_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_8 ),
        .Q(reg_next_pc_reg[21]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[21]_i_1 
       (.CI(\reg_next_pc_reg[17]_i_1_n_1 ),
        .CO({\reg_next_pc_reg[21]_i_1_n_1 ,\NLW_reg_next_pc_reg[21]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[29],in[29],in[29],in[29]}),
        .O({\reg_next_pc_reg[21]_i_1_n_5 ,\reg_next_pc_reg[21]_i_1_n_6 ,\reg_next_pc_reg[21]_i_1_n_7 ,\reg_next_pc_reg[21]_i_1_n_8 }),
        .S({\reg_next_pc[21]_i_2_n_1 ,\reg_next_pc[21]_i_3_n_1 ,\reg_next_pc[21]_i_4_n_1 ,\reg_next_pc[21]_i_5_n_1 }));
  FDRE \reg_next_pc_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_7 ),
        .Q(reg_next_pc_reg[22]),
        .R(SR));
  FDRE \reg_next_pc_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_6 ),
        .Q(reg_next_pc_reg[23]),
        .R(SR));
  FDRE \reg_next_pc_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_5 ),
        .Q(reg_next_pc_reg[24]),
        .R(SR));
  FDRE \reg_next_pc_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_8 ),
        .Q(reg_next_pc_reg[25]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[25]_i_1 
       (.CI(\reg_next_pc_reg[21]_i_1_n_1 ),
        .CO({\reg_next_pc_reg[25]_i_1_n_1 ,\NLW_reg_next_pc_reg[25]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[29],in[29],in[29],in[29]}),
        .O({\reg_next_pc_reg[25]_i_1_n_5 ,\reg_next_pc_reg[25]_i_1_n_6 ,\reg_next_pc_reg[25]_i_1_n_7 ,\reg_next_pc_reg[25]_i_1_n_8 }),
        .S({\reg_next_pc[25]_i_2_n_1 ,\reg_next_pc[25]_i_3_n_1 ,\reg_next_pc[25]_i_4_n_1 ,\reg_next_pc[25]_i_5_n_1 }));
  FDRE \reg_next_pc_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_7 ),
        .Q(reg_next_pc_reg[26]),
        .R(SR));
  FDRE \reg_next_pc_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_6 ),
        .Q(reg_next_pc_reg[27]),
        .R(SR));
  FDRE \reg_next_pc_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_5 ),
        .Q(reg_next_pc_reg[28]),
        .R(SR));
  FDRE \reg_next_pc_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_8 ),
        .Q(reg_next_pc_reg[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[29]_i_1 
       (.CI(\reg_next_pc_reg[25]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,in[29],in[29]}),
        .O({\reg_next_pc_reg[29]_i_1_n_6 ,\reg_next_pc_reg[29]_i_1_n_7 ,\reg_next_pc_reg[29]_i_1_n_8 }),
        .S({\<const0> ,\reg_next_pc[29]_i_2_n_1 ,\reg_next_pc[29]_i_3_n_1 ,\reg_next_pc[29]_i_4_n_1 }));
  FDRE \reg_next_pc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_7 ),
        .Q(reg_next_pc_reg[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[2]_i_1 
       (.CI(\<const0> ),
        .CO({\reg_next_pc_reg[2]_i_1_n_1 ,\NLW_reg_next_pc_reg[2]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[4:1]),
        .O({\reg_next_pc_reg[2]_i_1_n_5 ,\reg_next_pc_reg[2]_i_1_n_6 ,\reg_next_pc_reg[2]_i_1_n_7 ,\NLW_reg_next_pc_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\reg_next_pc[2]_i_6_n_1 ,\reg_next_pc[2]_i_7_n_1 ,\reg_next_pc[2]_i_8_n_1 ,\reg_next_pc[2]_i_9_n_1 }));
  FDRE \reg_next_pc_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_7 ),
        .Q(reg_next_pc_reg[30]),
        .R(SR));
  FDRE \reg_next_pc_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_6 ),
        .Q(reg_next_pc_reg[31]),
        .R(SR));
  FDRE \reg_next_pc_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_6 ),
        .Q(reg_next_pc_reg[3]),
        .R(SR));
  FDRE \reg_next_pc_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_5 ),
        .Q(reg_next_pc_reg[4]),
        .R(SR));
  FDRE \reg_next_pc_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_8 ),
        .Q(reg_next_pc_reg[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[5]_i_1 
       (.CI(\reg_next_pc_reg[2]_i_1_n_1 ),
        .CO({\reg_next_pc_reg[5]_i_1_n_1 ,\NLW_reg_next_pc_reg[5]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[8:5]),
        .O({\reg_next_pc_reg[5]_i_1_n_5 ,\reg_next_pc_reg[5]_i_1_n_6 ,\reg_next_pc_reg[5]_i_1_n_7 ,\reg_next_pc_reg[5]_i_1_n_8 }),
        .S({\reg_next_pc[5]_i_6_n_1 ,\reg_next_pc[5]_i_7_n_1 ,\reg_next_pc[5]_i_8_n_1 ,\reg_next_pc[5]_i_9_n_1 }));
  FDRE \reg_next_pc_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_7 ),
        .Q(reg_next_pc_reg[6]),
        .R(SR));
  FDRE \reg_next_pc_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_6 ),
        .Q(reg_next_pc_reg[7]),
        .R(SR));
  FDRE \reg_next_pc_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_5 ),
        .Q(reg_next_pc_reg[8]),
        .R(SR));
  FDRE \reg_next_pc_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_8 ),
        .Q(reg_next_pc_reg[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[9]_i_1 
       (.CI(\reg_next_pc_reg[5]_i_1_n_1 ),
        .CO({\reg_next_pc_reg[9]_i_1_n_1 ,\NLW_reg_next_pc_reg[9]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[12:9]),
        .O({\reg_next_pc_reg[9]_i_1_n_5 ,\reg_next_pc_reg[9]_i_1_n_6 ,\reg_next_pc_reg[9]_i_1_n_7 ,\reg_next_pc_reg[9]_i_1_n_8 }),
        .S({\reg_next_pc[9]_i_6_n_1 ,\reg_next_pc[9]_i_7_n_1 ,\reg_next_pc[9]_i_8_n_1 ,\reg_next_pc[9]_i_9_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[17]_i_1 
       (.I0(\reg_op1[17]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(pcpi_mul_n_88),
        .O(reg_op1[17]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[17]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[17] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[17]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[17]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[18]_i_1 
       (.I0(\reg_op1[18]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(pcpi_mul_n_87),
        .O(reg_op1[18]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[18]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[18] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[18]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[18]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[19]_i_1 
       (.I0(\reg_op1[19]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(pcpi_mul_n_86),
        .O(reg_op1[19]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[19]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[19] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[19]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[19]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[20]_i_1 
       (.I0(\reg_op1[20]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[23]_i_3_n_8 ),
        .O(reg_op1[20]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[20]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[20] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[20]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[20]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[21]_i_1 
       (.I0(\reg_op1[21]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[23]_i_3_n_7 ),
        .O(reg_op1[21]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[21]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[21] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[21]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[21]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[22]_i_1 
       (.I0(\reg_op1[22]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[23]_i_3_n_6 ),
        .O(reg_op1[22]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[22]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[22] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[22]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[22]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[23]_i_1 
       (.I0(\reg_op1[23]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[23]_i_3_n_5 ),
        .O(reg_op1[23]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[23]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[23] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[23]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_4 
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\decoded_imm_reg_n_1_[23] ),
        .O(\reg_op1[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_5 
       (.I0(\reg_op1_reg_n_1_[22] ),
        .I1(\decoded_imm_reg_n_1_[22] ),
        .O(\reg_op1[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_6 
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\decoded_imm_reg_n_1_[21] ),
        .O(\reg_op1[23]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_7 
       (.I0(\reg_op1_reg_n_1_[20] ),
        .I1(\decoded_imm_reg_n_1_[20] ),
        .O(\reg_op1[23]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[24]_i_1 
       (.I0(\reg_op1[24]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[27]_i_3_n_8 ),
        .O(reg_op1[24]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[24]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[24] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[24]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[24]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[25]_i_1 
       (.I0(\reg_op1[25]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[27]_i_3_n_7 ),
        .O(reg_op1[25]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[25]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[25] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[25]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[25]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[26]_i_1 
       (.I0(\reg_op1[26]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[27]_i_3_n_6 ),
        .O(reg_op1[26]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[26]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[26] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[26]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[26]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[27]_i_1 
       (.I0(\reg_op1[27]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[27]_i_3_n_5 ),
        .O(reg_op1[27]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[27]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[27] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[27]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_4 
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\decoded_imm_reg_n_1_[27] ),
        .O(\reg_op1[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_5 
       (.I0(\reg_op1_reg_n_1_[26] ),
        .I1(\decoded_imm_reg_n_1_[26] ),
        .O(\reg_op1[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_6 
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\decoded_imm_reg_n_1_[25] ),
        .O(\reg_op1[27]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_7 
       (.I0(\reg_op1_reg_n_1_[24] ),
        .I1(\decoded_imm_reg_n_1_[24] ),
        .O(\reg_op1[27]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[28]_i_1 
       (.I0(\reg_op1[28]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[31]_i_3_n_8 ),
        .O(reg_op1[28]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[28]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[28] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[28]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[28]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[29]_i_1 
       (.I0(\reg_op1[29]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[31]_i_3_n_7 ),
        .O(reg_op1[29]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[29]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[29] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[29]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[29]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[30]_i_1 
       (.I0(\reg_op1[30]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[31]_i_3_n_6 ),
        .O(reg_op1[30]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[30]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[30] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[30]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[30]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[31]_i_1 
       (.I0(\reg_op1[31]_i_2_n_1 ),
        .I1(\cpu_state_reg[6]_0 [1]),
        .I2(\reg_op1_reg[31]_i_3_n_5 ),
        .O(reg_op1[31]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[31]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[31] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[31]),
        .I5(pcpi_mul_n_81),
        .O(\reg_op1[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_4 
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(\decoded_imm_reg_n_1_[31] ),
        .O(\reg_op1[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_5 
       (.I0(\reg_op1_reg_n_1_[30] ),
        .I1(\decoded_imm_reg_n_1_[30] ),
        .O(\reg_op1[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_6 
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\decoded_imm_reg_n_1_[29] ),
        .O(\reg_op1[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_7 
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\decoded_imm_reg_n_1_[28] ),
        .O(\reg_op1[31]_i_7_n_1 ));
  FDRE \reg_op1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[0]),
        .Q(\reg_op1_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[10]),
        .Q(\reg_op1_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[11]),
        .Q(\reg_op1_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[12]),
        .Q(\reg_op1_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[13]),
        .Q(\reg_op1_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[14]),
        .Q(\reg_op1_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[15]),
        .Q(\reg_op1_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[16]),
        .Q(\reg_op1_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[17]),
        .Q(\reg_op1_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[18]),
        .Q(\reg_op1_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[19]),
        .Q(\reg_op1_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[1]),
        .Q(\reg_op1_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[20]),
        .Q(\reg_op1_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[21]),
        .Q(\reg_op1_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[22]),
        .Q(\reg_op1_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[23]),
        .Q(\reg_op1_reg_n_1_[23] ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[23]_i_3 
       (.CI(pcpi_mul_n_85),
        .CO({\reg_op1_reg[23]_i_3_n_1 ,\NLW_reg_op1_reg[23]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_1_[23] ,\reg_op1_reg_n_1_[22] ,\reg_op1_reg_n_1_[21] ,\reg_op1_reg_n_1_[20] }),
        .O({\reg_op1_reg[23]_i_3_n_5 ,\reg_op1_reg[23]_i_3_n_6 ,\reg_op1_reg[23]_i_3_n_7 ,\reg_op1_reg[23]_i_3_n_8 }),
        .S({\reg_op1[23]_i_4_n_1 ,\reg_op1[23]_i_5_n_1 ,\reg_op1[23]_i_6_n_1 ,\reg_op1[23]_i_7_n_1 }));
  FDRE \reg_op1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[24]),
        .Q(\reg_op1_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[25]),
        .Q(\reg_op1_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[26]),
        .Q(\reg_op1_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[27]),
        .Q(\reg_op1_reg_n_1_[27] ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[27]_i_3 
       (.CI(\reg_op1_reg[23]_i_3_n_1 ),
        .CO({\reg_op1_reg[27]_i_3_n_1 ,\NLW_reg_op1_reg[27]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_1_[27] ,\reg_op1_reg_n_1_[26] ,\reg_op1_reg_n_1_[25] ,\reg_op1_reg_n_1_[24] }),
        .O({\reg_op1_reg[27]_i_3_n_5 ,\reg_op1_reg[27]_i_3_n_6 ,\reg_op1_reg[27]_i_3_n_7 ,\reg_op1_reg[27]_i_3_n_8 }),
        .S({\reg_op1[27]_i_4_n_1 ,\reg_op1[27]_i_5_n_1 ,\reg_op1[27]_i_6_n_1 ,\reg_op1[27]_i_7_n_1 }));
  FDRE \reg_op1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[28]),
        .Q(\reg_op1_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[29]),
        .Q(\reg_op1_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[2]),
        .Q(\reg_op1_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[30]),
        .Q(\reg_op1_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[31]),
        .Q(\reg_op1_reg_n_1_[31] ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[31]_i_3 
       (.CI(\reg_op1_reg[27]_i_3_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_op1_reg_n_1_[30] ,\reg_op1_reg_n_1_[29] ,\reg_op1_reg_n_1_[28] }),
        .O({\reg_op1_reg[31]_i_3_n_5 ,\reg_op1_reg[31]_i_3_n_6 ,\reg_op1_reg[31]_i_3_n_7 ,\reg_op1_reg[31]_i_3_n_8 }),
        .S({\reg_op1[31]_i_4_n_1 ,\reg_op1[31]_i_5_n_1 ,\reg_op1[31]_i_6_n_1 ,\reg_op1[31]_i_7_n_1 }));
  FDRE \reg_op1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[3]),
        .Q(\reg_op1_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[4]),
        .Q(\reg_op1_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[5]),
        .Q(\reg_op1_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[6]),
        .Q(\reg_op1_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[7]),
        .Q(\reg_op1_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[8]),
        .Q(\reg_op1_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[9]),
        .Q(\reg_op1_reg_n_1_[9] ),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[17]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[17]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[17] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[17]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[18]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[18]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[18] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[18]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[19]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[19]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[19] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[19]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[20]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[20]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[20] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[20]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[21]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[21]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[21] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[21]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[22]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[22]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[22] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[22]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[23]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[23]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[23] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[23]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[24]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[24]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[24] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[24]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[25]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[25]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[25] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[25]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[26]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[26]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[26] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[26]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[27]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[27]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[27] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[27]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[28]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[28]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[28] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[28]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[29]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[29]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[29] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[29]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[30]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[30]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[30] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[30]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \reg_op2[31]_i_1 
       (.I0(pcpi_mul_n_82),
        .I1(reg_sh1[31]),
        .I2(instr_jalr_reg_0),
        .I3(\decoded_imm_reg_n_1_[31] ),
        .I4(pcpi_mul_n_42),
        .O(\reg_op2[31]_i_1_n_1 ));
  FDRE \reg_op2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_18),
        .Q(\reg_op2_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_8),
        .Q(\reg_op2_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_7),
        .Q(\reg_op2_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_6),
        .Q(\reg_op2_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_5),
        .Q(\reg_op2_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_4),
        .Q(\reg_op2_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_3),
        .Q(\reg_op2_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_2),
        .Q(\reg_op2_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[17]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[18]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[19]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_17),
        .Q(\reg_op2_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[20]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[21]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[22]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[23]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[24]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[25]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[26]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[27]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[28]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[29]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_16),
        .Q(\reg_op2_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[30]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[31]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_15),
        .Q(\reg_op2_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_14),
        .Q(\reg_op2_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_13),
        .Q(\reg_op2_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_12),
        .Q(\reg_op2_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_11),
        .Q(\reg_op2_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_10),
        .Q(\reg_op2_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_9),
        .Q(\reg_op2_reg_n_1_[9] ),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[0]_i_4 
       (.I0(data2[0]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[0] ),
        .I3(instr_rdinstr),
        .I4(data4[0]),
        .O(\reg_out[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[10]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[10]),
        .I3(data4[10]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[10] ),
        .O(\reg_out[10]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[10]_i_4 
       (.I0(\reg_out_reg[12]_i_5_n_7 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[7]),
        .I4(\reg_out[15]_i_6_n_1 ),
        .I5(mem_rdata_word[10]),
        .O(\reg_out[10]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[11]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[11]),
        .I3(data4[11]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[11] ),
        .O(\reg_out[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[11]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[7]),
        .I2(\reg_out[15]_i_6_n_1 ),
        .I3(mem_rdata_word[11]),
        .I4(\reg_out_reg[12]_i_5_n_6 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[12]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[12]),
        .I3(data4[12]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[12] ),
        .O(\reg_out[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[12]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[7]),
        .I2(\reg_out[15]_i_6_n_1 ),
        .I3(mem_rdata_word[12]),
        .I4(\reg_out_reg[12]_i_5_n_5 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[12]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_6 
       (.I0(\reg_pc_reg_n_1_[12] ),
        .I1(\decoded_imm_reg_n_1_[12] ),
        .O(\reg_out[12]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_7 
       (.I0(\reg_pc_reg_n_1_[11] ),
        .I1(\decoded_imm_reg_n_1_[11] ),
        .O(\reg_out[12]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_8 
       (.I0(\reg_pc_reg_n_1_[10] ),
        .I1(\decoded_imm_reg_n_1_[10] ),
        .O(\reg_out[12]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_9 
       (.I0(\reg_pc_reg_n_1_[9] ),
        .I1(\decoded_imm_reg_n_1_[9] ),
        .O(\reg_out[12]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[13]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[13]),
        .I3(data4[13]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[13] ),
        .O(\reg_out[13]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[13]_i_4 
       (.I0(\reg_out_reg[16]_i_5_n_8 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[7]),
        .I4(\reg_out[15]_i_6_n_1 ),
        .I5(mem_rdata_word[13]),
        .O(\reg_out[13]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[14]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[14]),
        .I3(data4[14]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[14] ),
        .O(\reg_out[14]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[14]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[7]),
        .I2(\reg_out[15]_i_6_n_1 ),
        .I3(mem_rdata_word[14]),
        .I4(\reg_out_reg[16]_i_5_n_7 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[14]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[15]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[15]),
        .I3(data4[15]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[15] ),
        .O(\reg_out[15]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[15]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[7]),
        .I2(\reg_out[15]_i_6_n_1 ),
        .I3(mem_rdata_word[15]),
        .I4(\reg_out_reg[16]_i_5_n_6 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \reg_out[15]_i_6 
       (.I0(latched_is_lh_reg_0),
        .I1(latched_is_lu_reg_0),
        .O(\reg_out[15]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[16]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[16]),
        .I3(data4[16]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[16] ),
        .O(\reg_out[16]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[16]_i_4 
       (.I0(\reg_out_reg[16]_i_5_n_5 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[16]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[16]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_6 
       (.I0(\reg_pc_reg_n_1_[16] ),
        .I1(\decoded_imm_reg_n_1_[16] ),
        .O(\reg_out[16]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_7 
       (.I0(\reg_pc_reg_n_1_[15] ),
        .I1(\decoded_imm_reg_n_1_[15] ),
        .O(\reg_out[16]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_8 
       (.I0(\reg_pc_reg_n_1_[14] ),
        .I1(\decoded_imm_reg_n_1_[14] ),
        .O(\reg_out[16]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_9 
       (.I0(\reg_pc_reg_n_1_[13] ),
        .I1(\decoded_imm_reg_n_1_[13] ),
        .O(\reg_out[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[17]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[17]),
        .I3(data4[17]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[17] ),
        .O(\reg_out[17]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[17]_i_4 
       (.I0(\reg_out_reg[20]_i_5_n_8 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[17]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[17]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[18]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[18]),
        .I3(data4[18]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[18] ),
        .O(\reg_out[18]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[18]_i_4 
       (.I0(\reg_out_reg[20]_i_5_n_7 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[18]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[18]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[19]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[19]),
        .I3(data4[19]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[19] ),
        .O(\reg_out[19]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[19]_i_4 
       (.I0(\reg_out_reg[20]_i_5_n_6 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[19]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[19]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[1]_i_4 
       (.I0(data2[1]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[1] ),
        .I3(instr_rdinstr),
        .I4(data4[1]),
        .O(\reg_out[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[20]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[20]),
        .I3(data4[20]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[20] ),
        .O(\reg_out[20]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[20]_i_4 
       (.I0(\reg_out_reg[20]_i_5_n_5 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[20]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[20]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_6 
       (.I0(\reg_pc_reg_n_1_[20] ),
        .I1(\decoded_imm_reg_n_1_[20] ),
        .O(\reg_out[20]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_7 
       (.I0(\reg_pc_reg_n_1_[19] ),
        .I1(\decoded_imm_reg_n_1_[19] ),
        .O(\reg_out[20]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_8 
       (.I0(\reg_pc_reg_n_1_[18] ),
        .I1(\decoded_imm_reg_n_1_[18] ),
        .O(\reg_out[20]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_9 
       (.I0(\reg_pc_reg_n_1_[17] ),
        .I1(\decoded_imm_reg_n_1_[17] ),
        .O(\reg_out[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[21]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[21]),
        .I3(data4[21]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[21] ),
        .O(\reg_out[21]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[21]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[21]),
        .I2(latched_is_lu_reg_0),
        .I3(\reg_out[31]_i_9_n_1 ),
        .I4(\reg_out_reg[24]_i_5_n_8 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[21]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[22]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[22]),
        .I3(data4[22]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[22] ),
        .O(\reg_out[22]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[22]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[22]),
        .I2(latched_is_lu_reg_0),
        .I3(\reg_out[31]_i_9_n_1 ),
        .I4(\reg_out_reg[24]_i_5_n_7 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[22]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[23]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[23]),
        .I3(data4[23]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[23] ),
        .O(\reg_out[23]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[23]_i_4 
       (.I0(\reg_out_reg[24]_i_5_n_6 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[23]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[23]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[24]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[24]),
        .I3(data4[24]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[24] ),
        .O(\reg_out[24]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[24]_i_4 
       (.I0(\reg_out_reg[24]_i_5_n_5 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[24]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[24]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_6 
       (.I0(\reg_pc_reg_n_1_[24] ),
        .I1(\decoded_imm_reg_n_1_[24] ),
        .O(\reg_out[24]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_7 
       (.I0(\reg_pc_reg_n_1_[23] ),
        .I1(\decoded_imm_reg_n_1_[23] ),
        .O(\reg_out[24]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_8 
       (.I0(\reg_pc_reg_n_1_[22] ),
        .I1(\decoded_imm_reg_n_1_[22] ),
        .O(\reg_out[24]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_9 
       (.I0(\reg_pc_reg_n_1_[21] ),
        .I1(\decoded_imm_reg_n_1_[21] ),
        .O(\reg_out[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[25]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[25]),
        .I3(data4[25]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[25] ),
        .O(\reg_out[25]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[25]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[25]),
        .I2(latched_is_lu_reg_0),
        .I3(\reg_out[31]_i_9_n_1 ),
        .I4(\reg_out_reg[28]_i_5_n_8 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[25]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[26]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[26]),
        .I3(data4[26]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[26] ),
        .O(\reg_out[26]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[26]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[26]),
        .I2(latched_is_lu_reg_0),
        .I3(\reg_out[31]_i_9_n_1 ),
        .I4(\reg_out_reg[28]_i_5_n_7 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[26]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[27]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[27]),
        .I3(data4[27]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[27] ),
        .O(\reg_out[27]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[27]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[27]),
        .I2(latched_is_lu_reg_0),
        .I3(\reg_out[31]_i_9_n_1 ),
        .I4(\reg_out_reg[28]_i_5_n_6 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[27]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[28]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[28]),
        .I3(data4[28]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[28] ),
        .O(\reg_out[28]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[28]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[28]),
        .I2(latched_is_lu_reg_0),
        .I3(\reg_out[31]_i_9_n_1 ),
        .I4(\reg_out_reg[28]_i_5_n_5 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[28]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_6 
       (.I0(\reg_pc_reg_n_1_[28] ),
        .I1(\decoded_imm_reg_n_1_[28] ),
        .O(\reg_out[28]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_7 
       (.I0(\reg_pc_reg_n_1_[27] ),
        .I1(\decoded_imm_reg_n_1_[27] ),
        .O(\reg_out[28]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_8 
       (.I0(\reg_pc_reg_n_1_[26] ),
        .I1(\decoded_imm_reg_n_1_[26] ),
        .O(\reg_out[28]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_9 
       (.I0(\reg_pc_reg_n_1_[25] ),
        .I1(\decoded_imm_reg_n_1_[25] ),
        .O(\reg_out[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[29]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[29]),
        .I3(data4[29]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[29] ),
        .O(\reg_out[29]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[29]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[29]),
        .I2(latched_is_lu_reg_0),
        .I3(\reg_out[31]_i_9_n_1 ),
        .I4(\reg_out_reg[31]_i_8_n_8 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[29]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[2]_i_3 
       (.I0(data2[2]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[2] ),
        .I3(instr_rdinstr),
        .I4(data4[2]),
        .O(\reg_out[2]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[30]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[30]),
        .I3(data4[30]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[30] ),
        .O(\reg_out[30]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[30]_i_4 
       (.I0(\reg_out_reg[31]_i_8_n_7 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[30]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[30]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_18 
       (.I0(\decoded_imm_reg_n_1_[31] ),
        .I1(\reg_pc_reg_n_1_[31] ),
        .O(\reg_out[31]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_19 
       (.I0(\reg_pc_reg_n_1_[30] ),
        .I1(\decoded_imm_reg_n_1_[30] ),
        .O(\reg_out[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h5D5D5D7F7F7F5D7F)) 
    \reg_out[31]_i_2 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[31]),
        .I3(data4[31]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[31] ),
        .O(\reg_out[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_20 
       (.I0(\reg_pc_reg_n_1_[29] ),
        .I1(\decoded_imm_reg_n_1_[29] ),
        .O(\reg_out[31]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[31]_i_4 
       (.I0(\reg_out_reg[31]_i_8_n_6 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[31]),
        .I4(latched_is_lu_reg_0),
        .I5(\reg_out[31]_i_9_n_1 ),
        .O(\reg_out[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \reg_out[31]_i_5 
       (.I0(instr_rdcycle),
        .I1(instr_jalr_reg_0),
        .O(\reg_out[31]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_out[31]_i_9 
       (.I0(mem_rdata_word[15]),
        .I1(latched_is_lh_reg_0),
        .I2(mem_rdata_word[7]),
        .O(\reg_out[31]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[3]_i_4 
       (.I0(data2[3]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[3] ),
        .I3(instr_rdinstr),
        .I4(data4[3]),
        .O(\reg_out[3]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[4]_i_5 
       (.I0(data2[4]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[4] ),
        .I3(instr_rdinstr),
        .I4(data4[4]),
        .O(\reg_out[4]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_6 
       (.I0(\reg_pc_reg_n_1_[4] ),
        .I1(\decoded_imm_reg_n_1_[4] ),
        .O(\reg_out[4]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_7 
       (.I0(\reg_pc_reg_n_1_[3] ),
        .I1(\decoded_imm_reg_n_1_[3] ),
        .O(\reg_out[4]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_8 
       (.I0(\reg_pc_reg_n_1_[2] ),
        .I1(\decoded_imm_reg_n_1_[2] ),
        .O(\reg_out[4]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_9 
       (.I0(\reg_pc_reg_n_1_[1] ),
        .I1(\decoded_imm_reg_n_1_[1] ),
        .O(\reg_out[4]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[5]_i_4 
       (.I0(data2[5]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[5] ),
        .I3(instr_rdinstr),
        .I4(data4[5]),
        .O(\reg_out[5]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[6]_i_4 
       (.I0(data2[6]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[6] ),
        .I3(instr_rdinstr),
        .I4(data4[6]),
        .O(\reg_out[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[7]_i_4 
       (.I0(data2[7]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[7] ),
        .I3(instr_rdinstr),
        .I4(data4[7]),
        .O(\reg_out[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_6 
       (.I0(\reg_pc_reg_n_1_[8] ),
        .I1(\decoded_imm_reg_n_1_[8] ),
        .O(\reg_out[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_7 
       (.I0(\reg_pc_reg_n_1_[7] ),
        .I1(\decoded_imm_reg_n_1_[7] ),
        .O(\reg_out[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_8 
       (.I0(\reg_pc_reg_n_1_[6] ),
        .I1(\decoded_imm_reg_n_1_[6] ),
        .O(\reg_out[7]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_9 
       (.I0(\reg_pc_reg_n_1_[5] ),
        .I1(\decoded_imm_reg_n_1_[5] ),
        .O(\reg_out[7]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[8]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[8]),
        .I3(data4[8]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[8] ),
        .O(\reg_out[8]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_out[8]_i_4 
       (.I0(\reg_out_reg[7]_i_3_n_5 ),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(mem_rdata_word[7]),
        .I4(\reg_out[15]_i_6_n_1 ),
        .I5(mem_rdata_word[8]),
        .O(\reg_out[8]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \reg_out[9]_i_3 
       (.I0(\reg_out[31]_i_5_n_1 ),
        .I1(instr_rdcycleh),
        .I2(data2[9]),
        .I3(data4[9]),
        .I4(instr_rdinstr),
        .I5(\count_instr_reg_n_1_[9] ),
        .O(\reg_out[9]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \reg_out[9]_i_4 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(mem_rdata_word[7]),
        .I2(\reg_out[15]_i_6_n_1 ),
        .I3(mem_rdata_word[9]),
        .I4(\reg_out_reg[12]_i_5_n_8 ),
        .I5(\cpu_state_reg[6]_0 [0]),
        .O(\reg_out[9]_i_4_n_1 ));
  FDRE \reg_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[0]),
        .Q(\reg_out_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[10]),
        .Q(\reg_out_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[11]),
        .Q(\reg_out_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[12]),
        .Q(\reg_out_reg_n_1_[12] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[12]_i_5 
       (.CI(\reg_out_reg[7]_i_3_n_1 ),
        .CO({\reg_out_reg[12]_i_5_n_1 ,\NLW_reg_out_reg[12]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_1_[12] ,\reg_pc_reg_n_1_[11] ,\reg_pc_reg_n_1_[10] ,\reg_pc_reg_n_1_[9] }),
        .O({\reg_out_reg[12]_i_5_n_5 ,\reg_out_reg[12]_i_5_n_6 ,\reg_out_reg[12]_i_5_n_7 ,\reg_out_reg[12]_i_5_n_8 }),
        .S({\reg_out[12]_i_6_n_1 ,\reg_out[12]_i_7_n_1 ,\reg_out[12]_i_8_n_1 ,\reg_out[12]_i_9_n_1 }));
  FDRE \reg_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[13]),
        .Q(\reg_out_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[14]),
        .Q(\reg_out_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[15]),
        .Q(\reg_out_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[16]),
        .Q(\reg_out_reg_n_1_[16] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[16]_i_5 
       (.CI(\reg_out_reg[12]_i_5_n_1 ),
        .CO({\reg_out_reg[16]_i_5_n_1 ,\NLW_reg_out_reg[16]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_1_[16] ,\reg_pc_reg_n_1_[15] ,\reg_pc_reg_n_1_[14] ,\reg_pc_reg_n_1_[13] }),
        .O({\reg_out_reg[16]_i_5_n_5 ,\reg_out_reg[16]_i_5_n_6 ,\reg_out_reg[16]_i_5_n_7 ,\reg_out_reg[16]_i_5_n_8 }),
        .S({\reg_out[16]_i_6_n_1 ,\reg_out[16]_i_7_n_1 ,\reg_out[16]_i_8_n_1 ,\reg_out[16]_i_9_n_1 }));
  FDRE \reg_out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[17]),
        .Q(\reg_out_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[18]),
        .Q(\reg_out_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[19]),
        .Q(\reg_out_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[1]),
        .Q(\reg_out_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[20]),
        .Q(\reg_out_reg_n_1_[20] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[20]_i_5 
       (.CI(\reg_out_reg[16]_i_5_n_1 ),
        .CO({\reg_out_reg[20]_i_5_n_1 ,\NLW_reg_out_reg[20]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_1_[20] ,\reg_pc_reg_n_1_[19] ,\reg_pc_reg_n_1_[18] ,\reg_pc_reg_n_1_[17] }),
        .O({\reg_out_reg[20]_i_5_n_5 ,\reg_out_reg[20]_i_5_n_6 ,\reg_out_reg[20]_i_5_n_7 ,\reg_out_reg[20]_i_5_n_8 }),
        .S({\reg_out[20]_i_6_n_1 ,\reg_out[20]_i_7_n_1 ,\reg_out[20]_i_8_n_1 ,\reg_out[20]_i_9_n_1 }));
  FDRE \reg_out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[21]),
        .Q(\reg_out_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[22]),
        .Q(\reg_out_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[23]),
        .Q(\reg_out_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[24]),
        .Q(\reg_out_reg_n_1_[24] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[24]_i_5 
       (.CI(\reg_out_reg[20]_i_5_n_1 ),
        .CO({\reg_out_reg[24]_i_5_n_1 ,\NLW_reg_out_reg[24]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_1_[24] ,\reg_pc_reg_n_1_[23] ,\reg_pc_reg_n_1_[22] ,\reg_pc_reg_n_1_[21] }),
        .O({\reg_out_reg[24]_i_5_n_5 ,\reg_out_reg[24]_i_5_n_6 ,\reg_out_reg[24]_i_5_n_7 ,\reg_out_reg[24]_i_5_n_8 }),
        .S({\reg_out[24]_i_6_n_1 ,\reg_out[24]_i_7_n_1 ,\reg_out[24]_i_8_n_1 ,\reg_out[24]_i_9_n_1 }));
  FDRE \reg_out_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[25]),
        .Q(\reg_out_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[26]),
        .Q(\reg_out_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[27]),
        .Q(\reg_out_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[28]),
        .Q(\reg_out_reg_n_1_[28] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[28]_i_5 
       (.CI(\reg_out_reg[24]_i_5_n_1 ),
        .CO({\reg_out_reg[28]_i_5_n_1 ,\NLW_reg_out_reg[28]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_1_[28] ,\reg_pc_reg_n_1_[27] ,\reg_pc_reg_n_1_[26] ,\reg_pc_reg_n_1_[25] }),
        .O({\reg_out_reg[28]_i_5_n_5 ,\reg_out_reg[28]_i_5_n_6 ,\reg_out_reg[28]_i_5_n_7 ,\reg_out_reg[28]_i_5_n_8 }),
        .S({\reg_out[28]_i_6_n_1 ,\reg_out[28]_i_7_n_1 ,\reg_out[28]_i_8_n_1 ,\reg_out[28]_i_9_n_1 }));
  FDRE \reg_out_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[29]),
        .Q(\reg_out_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[2]),
        .Q(\reg_out_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[30]),
        .Q(\reg_out_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[31]),
        .Q(\reg_out_reg_n_1_[31] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_8 
       (.CI(\reg_out_reg[28]_i_5_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\reg_pc_reg_n_1_[30] ,\reg_pc_reg_n_1_[29] }),
        .O({\reg_out_reg[31]_i_8_n_6 ,\reg_out_reg[31]_i_8_n_7 ,\reg_out_reg[31]_i_8_n_8 }),
        .S({\<const0> ,\reg_out[31]_i_18_n_1 ,\reg_out[31]_i_19_n_1 ,\reg_out[31]_i_20_n_1 }));
  FDRE \reg_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[3]),
        .Q(\reg_out_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[4]),
        .Q(\reg_out_reg_n_1_[4] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[4]_i_3 
       (.CI(\<const0> ),
        .CO({\reg_out_reg[4]_i_3_n_1 ,\NLW_reg_out_reg[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_1_[4] ,\reg_pc_reg_n_1_[3] ,\reg_pc_reg_n_1_[2] ,\reg_pc_reg_n_1_[1] }),
        .O({\reg_out_reg[4]_i_3_n_5 ,\reg_out_reg[4]_i_3_n_6 ,\reg_out_reg[4]_i_3_n_7 ,\NLW_reg_out_reg[4]_i_3_O_UNCONNECTED [0]}),
        .S({\reg_out[4]_i_6_n_1 ,\reg_out[4]_i_7_n_1 ,\reg_out[4]_i_8_n_1 ,\reg_out[4]_i_9_n_1 }));
  FDRE \reg_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[5]),
        .Q(\reg_out_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[6]),
        .Q(\reg_out_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[7]),
        .Q(\reg_out_reg_n_1_[7] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[7]_i_3 
       (.CI(\reg_out_reg[4]_i_3_n_1 ),
        .CO({\reg_out_reg[7]_i_3_n_1 ,\NLW_reg_out_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_1_[8] ,\reg_pc_reg_n_1_[7] ,\reg_pc_reg_n_1_[6] ,\reg_pc_reg_n_1_[5] }),
        .O({\reg_out_reg[7]_i_3_n_5 ,\reg_out_reg[7]_i_3_n_6 ,\reg_out_reg[7]_i_3_n_7 ,\reg_out_reg[7]_i_3_n_8 }),
        .S({\reg_out[7]_i_6_n_1 ,\reg_out[7]_i_7_n_1 ,\reg_out[7]_i_8_n_1 ,\reg_out[7]_i_9_n_1 }));
  FDRE \reg_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[8]),
        .Q(\reg_out_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[9]),
        .Q(\reg_out_reg_n_1_[9] ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[10]_i_1 
       (.I0(reg_next_pc_reg[10]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[10]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[10] ),
        .O(current_pc[10]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[11]_i_1 
       (.I0(reg_next_pc_reg[11]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[11]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[11] ),
        .O(current_pc[11]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[12]_i_1 
       (.I0(reg_next_pc_reg[12]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[12]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[12] ),
        .O(current_pc[12]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[13]_i_1 
       (.I0(reg_next_pc_reg[13]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[13]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[13] ),
        .O(current_pc[13]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[14]_i_1 
       (.I0(reg_next_pc_reg[14]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[14]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[14] ),
        .O(current_pc[14]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[15]_i_1 
       (.I0(reg_next_pc_reg[15]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[15]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[15] ),
        .O(current_pc[15]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[16]_i_1 
       (.I0(reg_next_pc_reg[16]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[16]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[16] ),
        .O(current_pc[16]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[17]_i_1 
       (.I0(reg_next_pc_reg[17]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[17]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[17] ),
        .O(current_pc[17]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[18]_i_1 
       (.I0(reg_next_pc_reg[18]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[18]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[18] ),
        .O(current_pc[18]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[19]_i_1 
       (.I0(reg_next_pc_reg[19]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[19]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[19] ),
        .O(current_pc[19]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[1]_i_1 
       (.I0(reg_next_pc_reg[1]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[1]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[1] ),
        .O(current_pc[1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[20]_i_1 
       (.I0(reg_next_pc_reg[20]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[20]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[20] ),
        .O(current_pc[20]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[21]_i_1 
       (.I0(reg_next_pc_reg[21]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[21]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[21] ),
        .O(current_pc[21]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[22]_i_1 
       (.I0(reg_next_pc_reg[22]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[22]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[22] ),
        .O(current_pc[22]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[23]_i_1 
       (.I0(reg_next_pc_reg[23]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[23]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[23] ),
        .O(current_pc[23]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[24]_i_1 
       (.I0(reg_next_pc_reg[24]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[24]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[24] ),
        .O(current_pc[24]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[25]_i_1 
       (.I0(reg_next_pc_reg[25]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[25]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[25] ),
        .O(current_pc[25]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[26]_i_1 
       (.I0(reg_next_pc_reg[26]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[26]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[26] ),
        .O(current_pc[26]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[27]_i_1 
       (.I0(reg_next_pc_reg[27]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[27]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[27] ),
        .O(current_pc[27]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[28]_i_1 
       (.I0(reg_next_pc_reg[28]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[28]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[28] ),
        .O(current_pc[28]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[29]_i_1 
       (.I0(reg_next_pc_reg[29]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[29]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[29] ),
        .O(current_pc[29]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[2]_i_1 
       (.I0(reg_next_pc_reg[2]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[2]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[2] ),
        .O(current_pc[2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[30]_i_1 
       (.I0(reg_next_pc_reg[30]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[30]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[30] ),
        .O(current_pc[30]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \reg_pc[31]_i_1 
       (.I0(\cpu_state_reg[6]_0 [1]),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg_n_1_[1] ),
        .I3(\cpu_state_reg[6]_0 [2]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .I5(\cpu_state_reg_n_1_[7] ),
        .O(reg_pc));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[31]_i_2 
       (.I0(reg_next_pc_reg[31]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[31]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[31] ),
        .O(current_pc[31]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[3]_i_1 
       (.I0(reg_next_pc_reg[3]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[3]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[3] ),
        .O(current_pc[3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[4]_i_1 
       (.I0(reg_next_pc_reg[4]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[4]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[4] ),
        .O(current_pc[4]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[5]_i_1 
       (.I0(reg_next_pc_reg[5]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[5]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[5] ),
        .O(current_pc[5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[6]_i_1 
       (.I0(reg_next_pc_reg[6]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[6]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[6] ),
        .O(current_pc[6]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[7]_i_1 
       (.I0(reg_next_pc_reg[7]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[7]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[7] ),
        .O(current_pc[7]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[8]_i_1 
       (.I0(reg_next_pc_reg[8]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[8]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[8] ),
        .O(current_pc[8]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[9]_i_1 
       (.I0(reg_next_pc_reg[9]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[9]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[9] ),
        .O(current_pc[9]));
  FDRE \reg_pc_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[10]),
        .Q(\reg_pc_reg_n_1_[10] ),
        .R(SR));
  FDRE \reg_pc_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[11]),
        .Q(\reg_pc_reg_n_1_[11] ),
        .R(SR));
  FDRE \reg_pc_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[12]),
        .Q(\reg_pc_reg_n_1_[12] ),
        .R(SR));
  FDRE \reg_pc_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[13]),
        .Q(\reg_pc_reg_n_1_[13] ),
        .R(SR));
  FDRE \reg_pc_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[14]),
        .Q(\reg_pc_reg_n_1_[14] ),
        .R(SR));
  FDRE \reg_pc_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[15]),
        .Q(\reg_pc_reg_n_1_[15] ),
        .R(SR));
  FDRE \reg_pc_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[16]),
        .Q(\reg_pc_reg_n_1_[16] ),
        .R(SR));
  FDRE \reg_pc_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[17]),
        .Q(\reg_pc_reg_n_1_[17] ),
        .R(SR));
  FDRE \reg_pc_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[18]),
        .Q(\reg_pc_reg_n_1_[18] ),
        .R(SR));
  FDRE \reg_pc_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[19]),
        .Q(\reg_pc_reg_n_1_[19] ),
        .R(SR));
  FDRE \reg_pc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[1]),
        .Q(\reg_pc_reg_n_1_[1] ),
        .R(SR));
  FDRE \reg_pc_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[20]),
        .Q(\reg_pc_reg_n_1_[20] ),
        .R(SR));
  FDRE \reg_pc_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[21]),
        .Q(\reg_pc_reg_n_1_[21] ),
        .R(SR));
  FDRE \reg_pc_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[22]),
        .Q(\reg_pc_reg_n_1_[22] ),
        .R(SR));
  FDRE \reg_pc_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[23]),
        .Q(\reg_pc_reg_n_1_[23] ),
        .R(SR));
  FDRE \reg_pc_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[24]),
        .Q(\reg_pc_reg_n_1_[24] ),
        .R(SR));
  FDRE \reg_pc_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[25]),
        .Q(\reg_pc_reg_n_1_[25] ),
        .R(SR));
  FDRE \reg_pc_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[26]),
        .Q(\reg_pc_reg_n_1_[26] ),
        .R(SR));
  FDRE \reg_pc_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[27]),
        .Q(\reg_pc_reg_n_1_[27] ),
        .R(SR));
  FDRE \reg_pc_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[28]),
        .Q(\reg_pc_reg_n_1_[28] ),
        .R(SR));
  FDRE \reg_pc_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[29]),
        .Q(\reg_pc_reg_n_1_[29] ),
        .R(SR));
  FDRE \reg_pc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[2]),
        .Q(\reg_pc_reg_n_1_[2] ),
        .R(SR));
  FDRE \reg_pc_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[30]),
        .Q(\reg_pc_reg_n_1_[30] ),
        .R(SR));
  FDRE \reg_pc_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[31]),
        .Q(\reg_pc_reg_n_1_[31] ),
        .R(SR));
  FDRE \reg_pc_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[3]),
        .Q(\reg_pc_reg_n_1_[3] ),
        .R(SR));
  FDRE \reg_pc_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[4]),
        .Q(\reg_pc_reg_n_1_[4] ),
        .R(SR));
  FDRE \reg_pc_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[5]),
        .Q(\reg_pc_reg_n_1_[5] ),
        .R(SR));
  FDRE \reg_pc_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[6]),
        .Q(\reg_pc_reg_n_1_[6] ),
        .R(SR));
  FDRE \reg_pc_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[7]),
        .Q(\reg_pc_reg_n_1_[7] ),
        .R(SR));
  FDRE \reg_pc_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[8]),
        .Q(\reg_pc_reg_n_1_[8] ),
        .R(SR));
  FDRE \reg_pc_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[9]),
        .Q(\reg_pc_reg_n_1_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    rst_soft_i_1
       (.I0(rst_soft_i_2_n_1),
        .I1(p_2_in[2]),
        .I2(p_2_in[3]),
        .I3(wstrb_reg_i_2_n_1),
        .I4(cpu_d_req__0),
        .I5(p_1_in[0]),
        .O(rst_soft));
  LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
    rst_soft_i_2
       (.I0(p_0_in[1]),
        .I1(\mem_wstrb_reg[0]_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_2_in[4]),
        .I5(wstrb_reg_i_2_n_1),
        .O(rst_soft_i_2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \s_sel_reg[0]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(Q),
        .I2(p_2_in[29]),
        .O(mem_instr_reg_4[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \s_sel_reg[0]_i_1__0 
       (.I0(p_2_in[30]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .O(\mem_addr_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_sel_reg[0]_i_1__1 
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .O(cpu_d_req));
  LUT2 #(
    .INIT(4'h8)) 
    \s_sel_reg[0]_i_1__2 
       (.I0(mem_instr_reg_0),
        .I1(Q),
        .O(cpu_i_req));
  LUT3 #(
    .INIT(8'h40)) 
    \s_sel_reg[1]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(Q),
        .I2(p_2_in[30]),
        .O(mem_instr_reg_4[1]));
  LUT2 #(
    .INIT(4'hB)) 
    sel_en_i_2
       (.I0(Q),
        .I1(mem_instr_reg_0),
        .O(\mem_addr_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \send_bitcnt[0]_i_1 
       (.I0(\mem_addr_reg[4]_2 ),
        .I1(\send_bitcnt_reg[0]_0 ),
        .O(\send_bitcnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \send_counter[15]_i_3 
       (.I0(\mem_wstrb_reg[2]_0 ),
        .I1(p_2_in[4]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(p_2_in[3]),
        .I4(p_2_in[2]),
        .I5(mem_instr_reg_1),
        .O(\mem_addr_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \send_pattern[1]_i_1 
       (.I0(p_1_in[0]),
        .I1(wstrb_reg_i_2_n_1),
        .I2(\mem_addr_reg[4]_2 ),
        .I3(\send_pattern_reg[7] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \send_pattern[2]_i_1 
       (.I0(p_1_in[1]),
        .I1(wstrb_reg_i_2_n_1),
        .I2(\mem_addr_reg[4]_2 ),
        .I3(\send_pattern_reg[7] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \send_pattern[3]_i_1 
       (.I0(p_1_in[2]),
        .I1(wstrb_reg_i_2_n_1),
        .I2(\mem_addr_reg[4]_2 ),
        .I3(\send_pattern_reg[7] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \send_pattern[4]_i_1 
       (.I0(p_1_in[3]),
        .I1(wstrb_reg_i_2_n_1),
        .I2(\mem_addr_reg[4]_2 ),
        .I3(\send_pattern_reg[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \send_pattern[5]_i_1 
       (.I0(p_1_in[4]),
        .I1(wstrb_reg_i_2_n_1),
        .I2(\mem_addr_reg[4]_2 ),
        .I3(\send_pattern_reg[7] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \send_pattern[6]_i_1 
       (.I0(p_1_in[5]),
        .I1(wstrb_reg_i_2_n_1),
        .I2(\mem_addr_reg[4]_2 ),
        .I3(\send_pattern_reg[7] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \send_pattern[7]_i_1 
       (.I0(p_1_in[6]),
        .I1(wstrb_reg_i_2_n_1),
        .I2(\mem_addr_reg[4]_2 ),
        .I3(\send_pattern_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    \send_pattern[8]_i_1 
       (.I0(p_1_in[7]),
        .I1(mem_instr_reg_0),
        .I2(Q),
        .I3(p_2_in[29]),
        .I4(p_2_in[30]),
        .I5(\mem_addr_reg[4]_2 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    trap_i_1
       (.I0(\cpu_state_reg[6]_0 [2]),
        .I1(\cpu_state_reg[6]_0 [0]),
        .I2(\cpu_state_reg[6]_0 [1]),
        .I3(\cpu_state_reg_n_1_[1] ),
        .I4(\cpu_state_reg_n_1_[7] ),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(trap_i_1_n_1));
  FDRE trap_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(trap_i_1_n_1),
        .Q(trap_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    tx_en_i_1
       (.I0(slaves_req[0]),
        .I1(slaves_req[18]),
        .I2(\mem_wstrb_reg[2]_0 ),
        .I3(recv_buf_valid_i_2_n_1),
        .I4(mem_instr_reg_1),
        .I5(tx_en),
        .O(tx_en_reg));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    wstrb_reg_i_1
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .I2(\mem_wstrb_reg[0]_0 ),
        .I3(p_0_in[1]),
        .I4(wstrb_reg_i_2_n_1),
        .O(\mem_wstrb_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    wstrb_reg_i_2
       (.I0(mem_instr_reg_0),
        .I1(Q),
        .I2(p_2_in[29]),
        .I3(p_2_in[30]),
        .O(wstrb_reg_i_2_n_1));
endmodule

module picorv32_pcpi_div
   (pcpi_div_ready,
    \cpu_state_reg[3] ,
    \quotient_msk_reg[16]_0 ,
    mem_do_rinst_reg,
    D,
    pcpi_ready_reg_0,
    SS,
    \pcpi_rd_reg[31]_0 ,
    clk_IBUF_BUFG,
    Q,
    mem_do_rinst_reg_0,
    \cpu_state_reg[7] ,
    \cpu_state_reg[7]_0 ,
    instr_remu_reg_0,
    boot_reset,
    sys_rst_int,
    \pcpi_timeout_counter_reg[0] ,
    \dividend_reg[31]_0 ,
    \divisor_reg[62]_0 ,
    mem_do_rinst_reg_1,
    mem_do_rinst0,
    mem_do_rinst,
    mem_do_rinst_reg_2,
    mem_do_rinst_reg_3,
    mem_do_rinst_reg_4,
    mem_do_rinst_reg_5,
    \quotient_msk_reg[31]_0 );
  output pcpi_div_ready;
  output \cpu_state_reg[3] ;
  output \quotient_msk_reg[16]_0 ;
  output mem_do_rinst_reg;
  output [0:0]D;
  output pcpi_ready_reg_0;
  output [0:0]SS;
  output [31:0]\pcpi_rd_reg[31]_0 ;
  input clk_IBUF_BUFG;
  input [2:0]Q;
  input mem_do_rinst_reg_0;
  input \cpu_state_reg[7] ;
  input [0:0]\cpu_state_reg[7]_0 ;
  input [16:0]instr_remu_reg_0;
  input boot_reset;
  input sys_rst_int;
  input \pcpi_timeout_counter_reg[0] ;
  input [31:0]\dividend_reg[31]_0 ;
  input [31:0]\divisor_reg[62]_0 ;
  input mem_do_rinst_reg_1;
  input mem_do_rinst0;
  input mem_do_rinst;
  input mem_do_rinst_reg_2;
  input mem_do_rinst_reg_3;
  input mem_do_rinst_reg_4;
  input mem_do_rinst_reg_5;
  input [0:0]\quotient_msk_reg[31]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire \cpu_state_reg[3] ;
  wire \cpu_state_reg[7] ;
  wire [0:0]\cpu_state_reg[7]_0 ;
  wire dividend;
  wire [31:1]dividend1;
  wire dividend2;
  wire \dividend[11]_i_2_n_1 ;
  wire \dividend[11]_i_3_n_1 ;
  wire \dividend[11]_i_4_n_1 ;
  wire \dividend[11]_i_5_n_1 ;
  wire \dividend[11]_i_6_n_1 ;
  wire \dividend[11]_i_7_n_1 ;
  wire \dividend[11]_i_8_n_1 ;
  wire \dividend[11]_i_9_n_1 ;
  wire \dividend[15]_i_2_n_1 ;
  wire \dividend[15]_i_3_n_1 ;
  wire \dividend[15]_i_4_n_1 ;
  wire \dividend[15]_i_5_n_1 ;
  wire \dividend[15]_i_6_n_1 ;
  wire \dividend[15]_i_7_n_1 ;
  wire \dividend[15]_i_8_n_1 ;
  wire \dividend[15]_i_9_n_1 ;
  wire \dividend[19]_i_2_n_1 ;
  wire \dividend[19]_i_3_n_1 ;
  wire \dividend[19]_i_4_n_1 ;
  wire \dividend[19]_i_5_n_1 ;
  wire \dividend[19]_i_6_n_1 ;
  wire \dividend[19]_i_7_n_1 ;
  wire \dividend[19]_i_8_n_1 ;
  wire \dividend[19]_i_9_n_1 ;
  wire \dividend[23]_i_2_n_1 ;
  wire \dividend[23]_i_3_n_1 ;
  wire \dividend[23]_i_4_n_1 ;
  wire \dividend[23]_i_5_n_1 ;
  wire \dividend[23]_i_6_n_1 ;
  wire \dividend[23]_i_7_n_1 ;
  wire \dividend[23]_i_8_n_1 ;
  wire \dividend[23]_i_9_n_1 ;
  wire \dividend[27]_i_2_n_1 ;
  wire \dividend[27]_i_3_n_1 ;
  wire \dividend[27]_i_4_n_1 ;
  wire \dividend[27]_i_5_n_1 ;
  wire \dividend[27]_i_6_n_1 ;
  wire \dividend[27]_i_7_n_1 ;
  wire \dividend[27]_i_8_n_1 ;
  wire \dividend[27]_i_9_n_1 ;
  wire \dividend[31]_i_10_n_1 ;
  wire \dividend[31]_i_12_n_1 ;
  wire \dividend[31]_i_13_n_1 ;
  wire \dividend[31]_i_14_n_1 ;
  wire \dividend[31]_i_15_n_1 ;
  wire \dividend[31]_i_20_n_1 ;
  wire \dividend[31]_i_21_n_1 ;
  wire \dividend[31]_i_22_n_1 ;
  wire \dividend[31]_i_23_n_1 ;
  wire \dividend[31]_i_32_n_1 ;
  wire \dividend[31]_i_33_n_1 ;
  wire \dividend[31]_i_34_n_1 ;
  wire \dividend[31]_i_35_n_1 ;
  wire \dividend[31]_i_37_n_1 ;
  wire \dividend[31]_i_38_n_1 ;
  wire \dividend[31]_i_39_n_1 ;
  wire \dividend[31]_i_40_n_1 ;
  wire \dividend[31]_i_42_n_1 ;
  wire \dividend[31]_i_43_n_1 ;
  wire \dividend[31]_i_44_n_1 ;
  wire \dividend[31]_i_45_n_1 ;
  wire \dividend[31]_i_46_n_1 ;
  wire \dividend[31]_i_47_n_1 ;
  wire \dividend[31]_i_48_n_1 ;
  wire \dividend[31]_i_49_n_1 ;
  wire \dividend[31]_i_4_n_1 ;
  wire \dividend[31]_i_51_n_1 ;
  wire \dividend[31]_i_52_n_1 ;
  wire \dividend[31]_i_53_n_1 ;
  wire \dividend[31]_i_54_n_1 ;
  wire \dividend[31]_i_55_n_1 ;
  wire \dividend[31]_i_56_n_1 ;
  wire \dividend[31]_i_57_n_1 ;
  wire \dividend[31]_i_58_n_1 ;
  wire \dividend[31]_i_5_n_1 ;
  wire \dividend[31]_i_60_n_1 ;
  wire \dividend[31]_i_61_n_1 ;
  wire \dividend[31]_i_62_n_1 ;
  wire \dividend[31]_i_63_n_1 ;
  wire \dividend[31]_i_64_n_1 ;
  wire \dividend[31]_i_65_n_1 ;
  wire \dividend[31]_i_66_n_1 ;
  wire \dividend[31]_i_67_n_1 ;
  wire \dividend[31]_i_68_n_1 ;
  wire \dividend[31]_i_69_n_1 ;
  wire \dividend[31]_i_6_n_1 ;
  wire \dividend[31]_i_70_n_1 ;
  wire \dividend[31]_i_71_n_1 ;
  wire \dividend[31]_i_72_n_1 ;
  wire \dividend[31]_i_73_n_1 ;
  wire \dividend[31]_i_74_n_1 ;
  wire \dividend[31]_i_75_n_1 ;
  wire \dividend[31]_i_7_n_1 ;
  wire \dividend[31]_i_8_n_1 ;
  wire \dividend[31]_i_9_n_1 ;
  wire \dividend[3]_i_10_n_1 ;
  wire \dividend[3]_i_2_n_1 ;
  wire \dividend[3]_i_3_n_1 ;
  wire \dividend[3]_i_4_n_1 ;
  wire \dividend[3]_i_5_n_1 ;
  wire \dividend[3]_i_6_n_1 ;
  wire \dividend[3]_i_7_n_1 ;
  wire \dividend[3]_i_8_n_1 ;
  wire \dividend[3]_i_9_n_1 ;
  wire \dividend[7]_i_2_n_1 ;
  wire \dividend[7]_i_3_n_1 ;
  wire \dividend[7]_i_4_n_1 ;
  wire \dividend[7]_i_5_n_1 ;
  wire \dividend[7]_i_6_n_1 ;
  wire \dividend[7]_i_7_n_1 ;
  wire \dividend[7]_i_8_n_1 ;
  wire \dividend[7]_i_9_n_1 ;
  wire \dividend_reg[11]_i_10_n_1 ;
  wire \dividend_reg[11]_i_1_n_1 ;
  wire \dividend_reg[11]_i_1_n_5 ;
  wire \dividend_reg[11]_i_1_n_6 ;
  wire \dividend_reg[11]_i_1_n_7 ;
  wire \dividend_reg[11]_i_1_n_8 ;
  wire \dividend_reg[15]_i_10_n_1 ;
  wire \dividend_reg[15]_i_1_n_1 ;
  wire \dividend_reg[15]_i_1_n_5 ;
  wire \dividend_reg[15]_i_1_n_6 ;
  wire \dividend_reg[15]_i_1_n_7 ;
  wire \dividend_reg[15]_i_1_n_8 ;
  wire \dividend_reg[19]_i_10_n_1 ;
  wire \dividend_reg[19]_i_1_n_1 ;
  wire \dividend_reg[19]_i_1_n_5 ;
  wire \dividend_reg[19]_i_1_n_6 ;
  wire \dividend_reg[19]_i_1_n_7 ;
  wire \dividend_reg[19]_i_1_n_8 ;
  wire \dividend_reg[23]_i_10_n_1 ;
  wire \dividend_reg[23]_i_1_n_1 ;
  wire \dividend_reg[23]_i_1_n_5 ;
  wire \dividend_reg[23]_i_1_n_6 ;
  wire \dividend_reg[23]_i_1_n_7 ;
  wire \dividend_reg[23]_i_1_n_8 ;
  wire \dividend_reg[27]_i_10_n_1 ;
  wire \dividend_reg[27]_i_1_n_1 ;
  wire \dividend_reg[27]_i_1_n_5 ;
  wire \dividend_reg[27]_i_1_n_6 ;
  wire \dividend_reg[27]_i_1_n_7 ;
  wire \dividend_reg[27]_i_1_n_8 ;
  wire [31:0]\dividend_reg[31]_0 ;
  wire \dividend_reg[31]_i_11_n_1 ;
  wire \dividend_reg[31]_i_18_n_1 ;
  wire \dividend_reg[31]_i_19_n_1 ;
  wire \dividend_reg[31]_i_2_n_5 ;
  wire \dividend_reg[31]_i_2_n_6 ;
  wire \dividend_reg[31]_i_2_n_7 ;
  wire \dividend_reg[31]_i_2_n_8 ;
  wire \dividend_reg[31]_i_31_n_1 ;
  wire \dividend_reg[31]_i_36_n_1 ;
  wire \dividend_reg[31]_i_3_n_1 ;
  wire \dividend_reg[31]_i_41_n_1 ;
  wire \dividend_reg[31]_i_50_n_1 ;
  wire \dividend_reg[31]_i_59_n_1 ;
  wire \dividend_reg[3]_i_1_n_1 ;
  wire \dividend_reg[3]_i_1_n_5 ;
  wire \dividend_reg[3]_i_1_n_6 ;
  wire \dividend_reg[3]_i_1_n_7 ;
  wire \dividend_reg[3]_i_1_n_8 ;
  wire \dividend_reg[7]_i_10_n_1 ;
  wire \dividend_reg[7]_i_1_n_1 ;
  wire \dividend_reg[7]_i_1_n_5 ;
  wire \dividend_reg[7]_i_1_n_6 ;
  wire \dividend_reg[7]_i_1_n_7 ;
  wire \dividend_reg[7]_i_1_n_8 ;
  wire \dividend_reg_n_1_[0] ;
  wire \dividend_reg_n_1_[10] ;
  wire \dividend_reg_n_1_[11] ;
  wire \dividend_reg_n_1_[12] ;
  wire \dividend_reg_n_1_[13] ;
  wire \dividend_reg_n_1_[14] ;
  wire \dividend_reg_n_1_[15] ;
  wire \dividend_reg_n_1_[16] ;
  wire \dividend_reg_n_1_[17] ;
  wire \dividend_reg_n_1_[18] ;
  wire \dividend_reg_n_1_[19] ;
  wire \dividend_reg_n_1_[1] ;
  wire \dividend_reg_n_1_[20] ;
  wire \dividend_reg_n_1_[21] ;
  wire \dividend_reg_n_1_[22] ;
  wire \dividend_reg_n_1_[23] ;
  wire \dividend_reg_n_1_[24] ;
  wire \dividend_reg_n_1_[25] ;
  wire \dividend_reg_n_1_[26] ;
  wire \dividend_reg_n_1_[27] ;
  wire \dividend_reg_n_1_[28] ;
  wire \dividend_reg_n_1_[29] ;
  wire \dividend_reg_n_1_[2] ;
  wire \dividend_reg_n_1_[30] ;
  wire \dividend_reg_n_1_[31] ;
  wire \dividend_reg_n_1_[3] ;
  wire \dividend_reg_n_1_[4] ;
  wire \dividend_reg_n_1_[5] ;
  wire \dividend_reg_n_1_[6] ;
  wire \dividend_reg_n_1_[7] ;
  wire \dividend_reg_n_1_[8] ;
  wire \dividend_reg_n_1_[9] ;
  wire divisor;
  wire [31:1]divisor2;
  wire \divisor[30]_i_1_n_1 ;
  wire \divisor[31]_i_1_n_1 ;
  wire \divisor[32]_i_1_n_1 ;
  wire \divisor[33]_i_1_n_1 ;
  wire \divisor[34]_i_1_n_1 ;
  wire \divisor[35]_i_1_n_1 ;
  wire \divisor[36]_i_1_n_1 ;
  wire \divisor[37]_i_1_n_1 ;
  wire \divisor[38]_i_1_n_1 ;
  wire \divisor[39]_i_1_n_1 ;
  wire \divisor[40]_i_1_n_1 ;
  wire \divisor[41]_i_1_n_1 ;
  wire \divisor[42]_i_1_n_1 ;
  wire \divisor[43]_i_1_n_1 ;
  wire \divisor[44]_i_1_n_1 ;
  wire \divisor[45]_i_1_n_1 ;
  wire \divisor[46]_i_1_n_1 ;
  wire \divisor[47]_i_1_n_1 ;
  wire \divisor[48]_i_1_n_1 ;
  wire \divisor[49]_i_1_n_1 ;
  wire \divisor[50]_i_1_n_1 ;
  wire \divisor[51]_i_1_n_1 ;
  wire \divisor[52]_i_1_n_1 ;
  wire \divisor[53]_i_1_n_1 ;
  wire \divisor[54]_i_1_n_1 ;
  wire \divisor[55]_i_1_n_1 ;
  wire \divisor[56]_i_1_n_1 ;
  wire \divisor[57]_i_1_n_1 ;
  wire \divisor[58]_i_1_n_1 ;
  wire \divisor[59]_i_1_n_1 ;
  wire \divisor[60]_i_1_n_1 ;
  wire \divisor[61]_i_1_n_1 ;
  wire \divisor[61]_i_3_n_1 ;
  wire \divisor[61]_i_4_n_1 ;
  wire \divisor[62]_i_2_n_1 ;
  wire \divisor_reg[35]_i_2_n_1 ;
  wire \divisor_reg[39]_i_2_n_1 ;
  wire \divisor_reg[43]_i_2_n_1 ;
  wire \divisor_reg[47]_i_2_n_1 ;
  wire \divisor_reg[51]_i_2_n_1 ;
  wire \divisor_reg[55]_i_2_n_1 ;
  wire \divisor_reg[59]_i_2_n_1 ;
  wire [31:0]\divisor_reg[62]_0 ;
  wire \divisor_reg_n_1_[0] ;
  wire \divisor_reg_n_1_[10] ;
  wire \divisor_reg_n_1_[11] ;
  wire \divisor_reg_n_1_[12] ;
  wire \divisor_reg_n_1_[13] ;
  wire \divisor_reg_n_1_[14] ;
  wire \divisor_reg_n_1_[15] ;
  wire \divisor_reg_n_1_[16] ;
  wire \divisor_reg_n_1_[17] ;
  wire \divisor_reg_n_1_[18] ;
  wire \divisor_reg_n_1_[19] ;
  wire \divisor_reg_n_1_[1] ;
  wire \divisor_reg_n_1_[20] ;
  wire \divisor_reg_n_1_[21] ;
  wire \divisor_reg_n_1_[22] ;
  wire \divisor_reg_n_1_[23] ;
  wire \divisor_reg_n_1_[24] ;
  wire \divisor_reg_n_1_[25] ;
  wire \divisor_reg_n_1_[26] ;
  wire \divisor_reg_n_1_[27] ;
  wire \divisor_reg_n_1_[28] ;
  wire \divisor_reg_n_1_[29] ;
  wire \divisor_reg_n_1_[2] ;
  wire \divisor_reg_n_1_[30] ;
  wire \divisor_reg_n_1_[31] ;
  wire \divisor_reg_n_1_[32] ;
  wire \divisor_reg_n_1_[33] ;
  wire \divisor_reg_n_1_[34] ;
  wire \divisor_reg_n_1_[35] ;
  wire \divisor_reg_n_1_[36] ;
  wire \divisor_reg_n_1_[37] ;
  wire \divisor_reg_n_1_[38] ;
  wire \divisor_reg_n_1_[39] ;
  wire \divisor_reg_n_1_[3] ;
  wire \divisor_reg_n_1_[40] ;
  wire \divisor_reg_n_1_[41] ;
  wire \divisor_reg_n_1_[42] ;
  wire \divisor_reg_n_1_[43] ;
  wire \divisor_reg_n_1_[44] ;
  wire \divisor_reg_n_1_[45] ;
  wire \divisor_reg_n_1_[46] ;
  wire \divisor_reg_n_1_[47] ;
  wire \divisor_reg_n_1_[48] ;
  wire \divisor_reg_n_1_[49] ;
  wire \divisor_reg_n_1_[4] ;
  wire \divisor_reg_n_1_[50] ;
  wire \divisor_reg_n_1_[51] ;
  wire \divisor_reg_n_1_[52] ;
  wire \divisor_reg_n_1_[53] ;
  wire \divisor_reg_n_1_[54] ;
  wire \divisor_reg_n_1_[55] ;
  wire \divisor_reg_n_1_[56] ;
  wire \divisor_reg_n_1_[57] ;
  wire \divisor_reg_n_1_[58] ;
  wire \divisor_reg_n_1_[59] ;
  wire \divisor_reg_n_1_[5] ;
  wire \divisor_reg_n_1_[60] ;
  wire \divisor_reg_n_1_[61] ;
  wire \divisor_reg_n_1_[62] ;
  wire \divisor_reg_n_1_[6] ;
  wire \divisor_reg_n_1_[7] ;
  wire \divisor_reg_n_1_[8] ;
  wire \divisor_reg_n_1_[9] ;
  wire instr_div_i_1_n_1;
  wire instr_divu_i_1_n_1;
  wire instr_rem_i_1_n_1;
  wire instr_rem_i_2_n_1;
  wire instr_rem_i_3_n_1;
  wire instr_rem_i_4_n_1;
  wire instr_rem_i_5_n_1;
  wire instr_remu;
  wire instr_remu_i_1_n_1;
  wire [16:0]instr_remu_reg_0;
  wire mem_do_rinst;
  wire mem_do_rinst0;
  wire mem_do_rinst5_out;
  wire mem_do_rinst_i_5_n_1;
  wire mem_do_rinst_reg;
  wire mem_do_rinst_reg_0;
  wire mem_do_rinst_reg_1;
  wire mem_do_rinst_reg_2;
  wire mem_do_rinst_reg_3;
  wire mem_do_rinst_reg_4;
  wire mem_do_rinst_reg_5;
  wire outsign0;
  wire outsign2;
  wire outsign_i_10_n_1;
  wire outsign_i_1_n_1;
  wire outsign_i_4_n_1;
  wire outsign_i_5_n_1;
  wire outsign_i_6_n_1;
  wire outsign_i_7_n_1;
  wire outsign_i_8_n_1;
  wire outsign_i_9_n_1;
  wire outsign_reg_n_1;
  wire [3:1]p_0_in;
  wire [31:0]p_0_in__0;
  wire [31:0]p_0_out;
  wire pcpi_div_ready;
  wire pcpi_div_wait;
  wire pcpi_rd1;
  wire [31:1]pcpi_rd10_in;
  wire \pcpi_rd[0]_i_1_n_1 ;
  wire \pcpi_rd[10]_i_1_n_1 ;
  wire \pcpi_rd[11]_i_1_n_1 ;
  wire \pcpi_rd[12]_i_10_n_1 ;
  wire \pcpi_rd[12]_i_11_n_1 ;
  wire \pcpi_rd[12]_i_1_n_1 ;
  wire \pcpi_rd[12]_i_4_n_1 ;
  wire \pcpi_rd[12]_i_5_n_1 ;
  wire \pcpi_rd[12]_i_6_n_1 ;
  wire \pcpi_rd[12]_i_7_n_1 ;
  wire \pcpi_rd[12]_i_8_n_1 ;
  wire \pcpi_rd[12]_i_9_n_1 ;
  wire \pcpi_rd[13]_i_1_n_1 ;
  wire \pcpi_rd[14]_i_1_n_1 ;
  wire \pcpi_rd[15]_i_1_n_1 ;
  wire \pcpi_rd[16]_i_10_n_1 ;
  wire \pcpi_rd[16]_i_11_n_1 ;
  wire \pcpi_rd[16]_i_1_n_1 ;
  wire \pcpi_rd[16]_i_4_n_1 ;
  wire \pcpi_rd[16]_i_5_n_1 ;
  wire \pcpi_rd[16]_i_6_n_1 ;
  wire \pcpi_rd[16]_i_7_n_1 ;
  wire \pcpi_rd[16]_i_8_n_1 ;
  wire \pcpi_rd[16]_i_9_n_1 ;
  wire \pcpi_rd[17]_i_1_n_1 ;
  wire \pcpi_rd[18]_i_1_n_1 ;
  wire \pcpi_rd[19]_i_1_n_1 ;
  wire \pcpi_rd[1]_i_1_n_1 ;
  wire \pcpi_rd[20]_i_10_n_1 ;
  wire \pcpi_rd[20]_i_11_n_1 ;
  wire \pcpi_rd[20]_i_1_n_1 ;
  wire \pcpi_rd[20]_i_4_n_1 ;
  wire \pcpi_rd[20]_i_5_n_1 ;
  wire \pcpi_rd[20]_i_6_n_1 ;
  wire \pcpi_rd[20]_i_7_n_1 ;
  wire \pcpi_rd[20]_i_8_n_1 ;
  wire \pcpi_rd[20]_i_9_n_1 ;
  wire \pcpi_rd[21]_i_1_n_1 ;
  wire \pcpi_rd[22]_i_1_n_1 ;
  wire \pcpi_rd[23]_i_1_n_1 ;
  wire \pcpi_rd[24]_i_10_n_1 ;
  wire \pcpi_rd[24]_i_11_n_1 ;
  wire \pcpi_rd[24]_i_1_n_1 ;
  wire \pcpi_rd[24]_i_4_n_1 ;
  wire \pcpi_rd[24]_i_5_n_1 ;
  wire \pcpi_rd[24]_i_6_n_1 ;
  wire \pcpi_rd[24]_i_7_n_1 ;
  wire \pcpi_rd[24]_i_8_n_1 ;
  wire \pcpi_rd[24]_i_9_n_1 ;
  wire \pcpi_rd[25]_i_1_n_1 ;
  wire \pcpi_rd[26]_i_1_n_1 ;
  wire \pcpi_rd[27]_i_1_n_1 ;
  wire \pcpi_rd[28]_i_10_n_1 ;
  wire \pcpi_rd[28]_i_11_n_1 ;
  wire \pcpi_rd[28]_i_1_n_1 ;
  wire \pcpi_rd[28]_i_4_n_1 ;
  wire \pcpi_rd[28]_i_5_n_1 ;
  wire \pcpi_rd[28]_i_6_n_1 ;
  wire \pcpi_rd[28]_i_7_n_1 ;
  wire \pcpi_rd[28]_i_8_n_1 ;
  wire \pcpi_rd[28]_i_9_n_1 ;
  wire \pcpi_rd[29]_i_1_n_1 ;
  wire \pcpi_rd[2]_i_1_n_1 ;
  wire \pcpi_rd[30]_i_1_n_1 ;
  wire \pcpi_rd[31]_i_10_n_1 ;
  wire \pcpi_rd[31]_i_1_n_1 ;
  wire \pcpi_rd[31]_i_5_n_1 ;
  wire \pcpi_rd[31]_i_6_n_1 ;
  wire \pcpi_rd[31]_i_7_n_1 ;
  wire \pcpi_rd[31]_i_8_n_1 ;
  wire \pcpi_rd[31]_i_9_n_1 ;
  wire \pcpi_rd[3]_i_1_n_1 ;
  wire \pcpi_rd[4]_i_10_n_1 ;
  wire \pcpi_rd[4]_i_11_n_1 ;
  wire \pcpi_rd[4]_i_12_n_1 ;
  wire \pcpi_rd[4]_i_13_n_1 ;
  wire \pcpi_rd[4]_i_1_n_1 ;
  wire \pcpi_rd[4]_i_4_n_1 ;
  wire \pcpi_rd[4]_i_5_n_1 ;
  wire \pcpi_rd[4]_i_6_n_1 ;
  wire \pcpi_rd[4]_i_7_n_1 ;
  wire \pcpi_rd[4]_i_8_n_1 ;
  wire \pcpi_rd[4]_i_9_n_1 ;
  wire \pcpi_rd[5]_i_1_n_1 ;
  wire \pcpi_rd[6]_i_1_n_1 ;
  wire \pcpi_rd[7]_i_1_n_1 ;
  wire \pcpi_rd[8]_i_10_n_1 ;
  wire \pcpi_rd[8]_i_11_n_1 ;
  wire \pcpi_rd[8]_i_1_n_1 ;
  wire \pcpi_rd[8]_i_4_n_1 ;
  wire \pcpi_rd[8]_i_5_n_1 ;
  wire \pcpi_rd[8]_i_6_n_1 ;
  wire \pcpi_rd[8]_i_7_n_1 ;
  wire \pcpi_rd[8]_i_8_n_1 ;
  wire \pcpi_rd[8]_i_9_n_1 ;
  wire \pcpi_rd[9]_i_1_n_1 ;
  wire \pcpi_rd_reg[12]_i_2_n_1 ;
  wire \pcpi_rd_reg[12]_i_2_n_5 ;
  wire \pcpi_rd_reg[12]_i_2_n_6 ;
  wire \pcpi_rd_reg[12]_i_2_n_7 ;
  wire \pcpi_rd_reg[12]_i_2_n_8 ;
  wire \pcpi_rd_reg[12]_i_3_n_1 ;
  wire \pcpi_rd_reg[16]_i_2_n_1 ;
  wire \pcpi_rd_reg[16]_i_2_n_5 ;
  wire \pcpi_rd_reg[16]_i_2_n_6 ;
  wire \pcpi_rd_reg[16]_i_2_n_7 ;
  wire \pcpi_rd_reg[16]_i_2_n_8 ;
  wire \pcpi_rd_reg[16]_i_3_n_1 ;
  wire \pcpi_rd_reg[20]_i_2_n_1 ;
  wire \pcpi_rd_reg[20]_i_2_n_5 ;
  wire \pcpi_rd_reg[20]_i_2_n_6 ;
  wire \pcpi_rd_reg[20]_i_2_n_7 ;
  wire \pcpi_rd_reg[20]_i_2_n_8 ;
  wire \pcpi_rd_reg[20]_i_3_n_1 ;
  wire \pcpi_rd_reg[24]_i_2_n_1 ;
  wire \pcpi_rd_reg[24]_i_2_n_5 ;
  wire \pcpi_rd_reg[24]_i_2_n_6 ;
  wire \pcpi_rd_reg[24]_i_2_n_7 ;
  wire \pcpi_rd_reg[24]_i_2_n_8 ;
  wire \pcpi_rd_reg[24]_i_3_n_1 ;
  wire \pcpi_rd_reg[28]_i_2_n_1 ;
  wire \pcpi_rd_reg[28]_i_2_n_5 ;
  wire \pcpi_rd_reg[28]_i_2_n_6 ;
  wire \pcpi_rd_reg[28]_i_2_n_7 ;
  wire \pcpi_rd_reg[28]_i_2_n_8 ;
  wire \pcpi_rd_reg[28]_i_3_n_1 ;
  wire [31:0]\pcpi_rd_reg[31]_0 ;
  wire \pcpi_rd_reg[31]_i_2_n_6 ;
  wire \pcpi_rd_reg[31]_i_2_n_7 ;
  wire \pcpi_rd_reg[31]_i_2_n_8 ;
  wire \pcpi_rd_reg[4]_i_2_n_1 ;
  wire \pcpi_rd_reg[4]_i_2_n_5 ;
  wire \pcpi_rd_reg[4]_i_2_n_6 ;
  wire \pcpi_rd_reg[4]_i_2_n_7 ;
  wire \pcpi_rd_reg[4]_i_2_n_8 ;
  wire \pcpi_rd_reg[4]_i_3_n_1 ;
  wire \pcpi_rd_reg[8]_i_2_n_1 ;
  wire \pcpi_rd_reg[8]_i_2_n_5 ;
  wire \pcpi_rd_reg[8]_i_2_n_6 ;
  wire \pcpi_rd_reg[8]_i_2_n_7 ;
  wire \pcpi_rd_reg[8]_i_2_n_8 ;
  wire \pcpi_rd_reg[8]_i_3_n_1 ;
  wire pcpi_ready_i_1_n_1;
  wire pcpi_ready_reg_0;
  wire \pcpi_timeout_counter_reg[0] ;
  wire pcpi_wait0;
  wire pcpi_wait_q;
  wire pcpi_wait_q0;
  wire quotient;
  wire \quotient[0]_i_1_n_1 ;
  wire \quotient[10]_i_1_n_1 ;
  wire \quotient[11]_i_1_n_1 ;
  wire \quotient[12]_i_1_n_1 ;
  wire \quotient[13]_i_1_n_1 ;
  wire \quotient[14]_i_1_n_1 ;
  wire \quotient[15]_i_1_n_1 ;
  wire \quotient[16]_i_1_n_1 ;
  wire \quotient[17]_i_1_n_1 ;
  wire \quotient[18]_i_1_n_1 ;
  wire \quotient[19]_i_1_n_1 ;
  wire \quotient[1]_i_1_n_1 ;
  wire \quotient[20]_i_1_n_1 ;
  wire \quotient[21]_i_1_n_1 ;
  wire \quotient[22]_i_1_n_1 ;
  wire \quotient[23]_i_1_n_1 ;
  wire \quotient[24]_i_1_n_1 ;
  wire \quotient[25]_i_1_n_1 ;
  wire \quotient[26]_i_1_n_1 ;
  wire \quotient[27]_i_1_n_1 ;
  wire \quotient[28]_i_1_n_1 ;
  wire \quotient[29]_i_1_n_1 ;
  wire \quotient[2]_i_1_n_1 ;
  wire \quotient[30]_i_1_n_1 ;
  wire \quotient[31]_i_2_n_1 ;
  wire \quotient[3]_i_1_n_1 ;
  wire \quotient[4]_i_1_n_1 ;
  wire \quotient[5]_i_1_n_1 ;
  wire \quotient[6]_i_1_n_1 ;
  wire \quotient[7]_i_1_n_1 ;
  wire \quotient[8]_i_1_n_1 ;
  wire \quotient[9]_i_1_n_1 ;
  wire \quotient_msk[31]_i_10_n_1 ;
  wire \quotient_msk[31]_i_1_n_1 ;
  wire \quotient_msk[31]_i_4_n_1 ;
  wire \quotient_msk[31]_i_5_n_1 ;
  wire \quotient_msk[31]_i_6_n_1 ;
  wire \quotient_msk[31]_i_7_n_1 ;
  wire \quotient_msk[31]_i_8_n_1 ;
  wire \quotient_msk[31]_i_9_n_1 ;
  wire \quotient_msk_reg[16]_0 ;
  wire [0:0]\quotient_msk_reg[31]_0 ;
  wire \quotient_msk_reg_n_1_[0] ;
  wire \quotient_msk_reg_n_1_[10] ;
  wire \quotient_msk_reg_n_1_[11] ;
  wire \quotient_msk_reg_n_1_[12] ;
  wire \quotient_msk_reg_n_1_[13] ;
  wire \quotient_msk_reg_n_1_[14] ;
  wire \quotient_msk_reg_n_1_[15] ;
  wire \quotient_msk_reg_n_1_[16] ;
  wire \quotient_msk_reg_n_1_[17] ;
  wire \quotient_msk_reg_n_1_[18] ;
  wire \quotient_msk_reg_n_1_[19] ;
  wire \quotient_msk_reg_n_1_[1] ;
  wire \quotient_msk_reg_n_1_[20] ;
  wire \quotient_msk_reg_n_1_[21] ;
  wire \quotient_msk_reg_n_1_[22] ;
  wire \quotient_msk_reg_n_1_[23] ;
  wire \quotient_msk_reg_n_1_[24] ;
  wire \quotient_msk_reg_n_1_[25] ;
  wire \quotient_msk_reg_n_1_[26] ;
  wire \quotient_msk_reg_n_1_[27] ;
  wire \quotient_msk_reg_n_1_[28] ;
  wire \quotient_msk_reg_n_1_[29] ;
  wire \quotient_msk_reg_n_1_[2] ;
  wire \quotient_msk_reg_n_1_[30] ;
  wire \quotient_msk_reg_n_1_[31] ;
  wire \quotient_msk_reg_n_1_[3] ;
  wire \quotient_msk_reg_n_1_[4] ;
  wire \quotient_msk_reg_n_1_[5] ;
  wire \quotient_msk_reg_n_1_[6] ;
  wire \quotient_msk_reg_n_1_[7] ;
  wire \quotient_msk_reg_n_1_[8] ;
  wire \quotient_msk_reg_n_1_[9] ;
  wire \quotient_reg_n_1_[0] ;
  wire \quotient_reg_n_1_[10] ;
  wire \quotient_reg_n_1_[11] ;
  wire \quotient_reg_n_1_[12] ;
  wire \quotient_reg_n_1_[13] ;
  wire \quotient_reg_n_1_[14] ;
  wire \quotient_reg_n_1_[15] ;
  wire \quotient_reg_n_1_[16] ;
  wire \quotient_reg_n_1_[17] ;
  wire \quotient_reg_n_1_[18] ;
  wire \quotient_reg_n_1_[19] ;
  wire \quotient_reg_n_1_[1] ;
  wire \quotient_reg_n_1_[20] ;
  wire \quotient_reg_n_1_[21] ;
  wire \quotient_reg_n_1_[22] ;
  wire \quotient_reg_n_1_[23] ;
  wire \quotient_reg_n_1_[24] ;
  wire \quotient_reg_n_1_[25] ;
  wire \quotient_reg_n_1_[26] ;
  wire \quotient_reg_n_1_[27] ;
  wire \quotient_reg_n_1_[28] ;
  wire \quotient_reg_n_1_[29] ;
  wire \quotient_reg_n_1_[2] ;
  wire \quotient_reg_n_1_[30] ;
  wire \quotient_reg_n_1_[31] ;
  wire \quotient_reg_n_1_[3] ;
  wire \quotient_reg_n_1_[4] ;
  wire \quotient_reg_n_1_[5] ;
  wire \quotient_reg_n_1_[6] ;
  wire \quotient_reg_n_1_[7] ;
  wire \quotient_reg_n_1_[8] ;
  wire \quotient_reg_n_1_[9] ;
  wire running;
  wire running_i_1_n_1;
  wire start;
  wire sys_rst_int;
  wire [3:0]\NLW_dividend_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[19]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[23]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[27]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_36_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_41_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_50_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_59_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[35]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[39]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[43]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[47]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[51]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[55]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[59]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[20]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[24]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[28]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[8]_i_3_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \cpu_state[7]_i_3 
       (.I0(pcpi_div_ready),
        .I1(\cpu_state_reg[7]_0 ),
        .I2(\cpu_state_reg[7] ),
        .I3(Q[1]),
        .I4(sys_rst_int),
        .I5(boot_reset),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_11 
       (.I0(\dividend_reg[31]_0 [8]),
        .O(p_0_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_12 
       (.I0(\dividend_reg[31]_0 [7]),
        .O(p_0_in__0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_13 
       (.I0(\dividend_reg[31]_0 [6]),
        .O(p_0_in__0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_14 
       (.I0(\dividend_reg[31]_0 [5]),
        .O(p_0_in__0[5]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_2 
       (.I0(\divisor_reg_n_1_[11] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_3 
       (.I0(\divisor_reg_n_1_[10] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_4 
       (.I0(\divisor_reg_n_1_[9] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_5 
       (.I0(\divisor_reg_n_1_[8] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_6 
       (.I0(\divisor_reg_n_1_[11] ),
        .I1(\dividend_reg_n_1_[11] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [11]),
        .I4(dividend2),
        .I5(dividend1[11]),
        .O(\dividend[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_7 
       (.I0(\divisor_reg_n_1_[10] ),
        .I1(\dividend_reg_n_1_[10] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [10]),
        .I4(dividend2),
        .I5(dividend1[10]),
        .O(\dividend[11]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_8 
       (.I0(\divisor_reg_n_1_[9] ),
        .I1(\dividend_reg_n_1_[9] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [9]),
        .I4(dividend2),
        .I5(dividend1[9]),
        .O(\dividend[11]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_9 
       (.I0(\divisor_reg_n_1_[8] ),
        .I1(\dividend_reg_n_1_[8] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [8]),
        .I4(dividend2),
        .I5(dividend1[8]),
        .O(\dividend[11]_i_9_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_11 
       (.I0(\dividend_reg[31]_0 [12]),
        .O(p_0_in__0[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_12 
       (.I0(\dividend_reg[31]_0 [11]),
        .O(p_0_in__0[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_13 
       (.I0(\dividend_reg[31]_0 [10]),
        .O(p_0_in__0[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_14 
       (.I0(\dividend_reg[31]_0 [9]),
        .O(p_0_in__0[9]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_2 
       (.I0(\divisor_reg_n_1_[15] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_3 
       (.I0(\divisor_reg_n_1_[14] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_4 
       (.I0(\divisor_reg_n_1_[13] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_5 
       (.I0(\divisor_reg_n_1_[12] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_6 
       (.I0(\divisor_reg_n_1_[15] ),
        .I1(\dividend_reg_n_1_[15] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [15]),
        .I4(dividend2),
        .I5(dividend1[15]),
        .O(\dividend[15]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_7 
       (.I0(\divisor_reg_n_1_[14] ),
        .I1(\dividend_reg_n_1_[14] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [14]),
        .I4(dividend2),
        .I5(dividend1[14]),
        .O(\dividend[15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_8 
       (.I0(\divisor_reg_n_1_[13] ),
        .I1(\dividend_reg_n_1_[13] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [13]),
        .I4(dividend2),
        .I5(dividend1[13]),
        .O(\dividend[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_9 
       (.I0(\divisor_reg_n_1_[12] ),
        .I1(\dividend_reg_n_1_[12] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [12]),
        .I4(dividend2),
        .I5(dividend1[12]),
        .O(\dividend[15]_i_9_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_11 
       (.I0(\dividend_reg[31]_0 [16]),
        .O(p_0_in__0[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_12 
       (.I0(\dividend_reg[31]_0 [15]),
        .O(p_0_in__0[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_13 
       (.I0(\dividend_reg[31]_0 [14]),
        .O(p_0_in__0[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_14 
       (.I0(\dividend_reg[31]_0 [13]),
        .O(p_0_in__0[13]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_2 
       (.I0(\divisor_reg_n_1_[19] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_3 
       (.I0(\divisor_reg_n_1_[18] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_4 
       (.I0(\divisor_reg_n_1_[17] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_5 
       (.I0(\divisor_reg_n_1_[16] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_6 
       (.I0(\divisor_reg_n_1_[19] ),
        .I1(\dividend_reg_n_1_[19] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [19]),
        .I4(dividend2),
        .I5(dividend1[19]),
        .O(\dividend[19]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_7 
       (.I0(\divisor_reg_n_1_[18] ),
        .I1(\dividend_reg_n_1_[18] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [18]),
        .I4(dividend2),
        .I5(dividend1[18]),
        .O(\dividend[19]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_8 
       (.I0(\divisor_reg_n_1_[17] ),
        .I1(\dividend_reg_n_1_[17] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [17]),
        .I4(dividend2),
        .I5(dividend1[17]),
        .O(\dividend[19]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_9 
       (.I0(\divisor_reg_n_1_[16] ),
        .I1(\dividend_reg_n_1_[16] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [16]),
        .I4(dividend2),
        .I5(dividend1[16]),
        .O(\dividend[19]_i_9_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_11 
       (.I0(\dividend_reg[31]_0 [20]),
        .O(p_0_in__0[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_12 
       (.I0(\dividend_reg[31]_0 [19]),
        .O(p_0_in__0[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_13 
       (.I0(\dividend_reg[31]_0 [18]),
        .O(p_0_in__0[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_14 
       (.I0(\dividend_reg[31]_0 [17]),
        .O(p_0_in__0[17]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_2 
       (.I0(\divisor_reg_n_1_[23] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_3 
       (.I0(\divisor_reg_n_1_[22] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_4 
       (.I0(\divisor_reg_n_1_[21] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_5 
       (.I0(\divisor_reg_n_1_[20] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_6 
       (.I0(\divisor_reg_n_1_[23] ),
        .I1(\dividend_reg_n_1_[23] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [23]),
        .I4(dividend2),
        .I5(dividend1[23]),
        .O(\dividend[23]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_7 
       (.I0(\divisor_reg_n_1_[22] ),
        .I1(\dividend_reg_n_1_[22] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [22]),
        .I4(dividend2),
        .I5(dividend1[22]),
        .O(\dividend[23]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_8 
       (.I0(\divisor_reg_n_1_[21] ),
        .I1(\dividend_reg_n_1_[21] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [21]),
        .I4(dividend2),
        .I5(dividend1[21]),
        .O(\dividend[23]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_9 
       (.I0(\divisor_reg_n_1_[20] ),
        .I1(\dividend_reg_n_1_[20] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [20]),
        .I4(dividend2),
        .I5(dividend1[20]),
        .O(\dividend[23]_i_9_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_11 
       (.I0(\dividend_reg[31]_0 [24]),
        .O(p_0_in__0[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_12 
       (.I0(\dividend_reg[31]_0 [23]),
        .O(p_0_in__0[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_13 
       (.I0(\dividend_reg[31]_0 [22]),
        .O(p_0_in__0[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_14 
       (.I0(\dividend_reg[31]_0 [21]),
        .O(p_0_in__0[21]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_2 
       (.I0(\divisor_reg_n_1_[27] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_3 
       (.I0(\divisor_reg_n_1_[26] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_4 
       (.I0(\divisor_reg_n_1_[25] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_5 
       (.I0(\divisor_reg_n_1_[24] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_6 
       (.I0(\divisor_reg_n_1_[27] ),
        .I1(\dividend_reg_n_1_[27] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [27]),
        .I4(dividend2),
        .I5(dividend1[27]),
        .O(\dividend[27]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_7 
       (.I0(\divisor_reg_n_1_[26] ),
        .I1(\dividend_reg_n_1_[26] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [26]),
        .I4(dividend2),
        .I5(dividend1[26]),
        .O(\dividend[27]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_8 
       (.I0(\divisor_reg_n_1_[25] ),
        .I1(\dividend_reg_n_1_[25] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [25]),
        .I4(dividend2),
        .I5(dividend1[25]),
        .O(\dividend[27]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_9 
       (.I0(\divisor_reg_n_1_[24] ),
        .I1(\dividend_reg_n_1_[24] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [24]),
        .I4(dividend2),
        .I5(dividend1[24]),
        .O(\dividend[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h0100010011110100)) 
    \dividend[31]_i_1 
       (.I0(boot_reset),
        .I1(sys_rst_int),
        .I2(\quotient_msk_reg[16]_0 ),
        .I3(\dividend_reg[31]_i_3_n_1 ),
        .I4(pcpi_div_wait),
        .I5(pcpi_wait_q),
        .O(dividend));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_10 
       (.I0(\divisor_reg_n_1_[28] ),
        .I1(\dividend_reg_n_1_[28] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [28]),
        .I4(dividend2),
        .I5(dividend1[28]),
        .O(\dividend[31]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_12 
       (.I0(\divisor_reg_n_1_[62] ),
        .O(\dividend[31]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_13 
       (.I0(\divisor_reg_n_1_[61] ),
        .I1(\divisor_reg_n_1_[60] ),
        .O(\dividend[31]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_14 
       (.I0(\divisor_reg_n_1_[59] ),
        .I1(\divisor_reg_n_1_[58] ),
        .O(\dividend[31]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_15 
       (.I0(\divisor_reg_n_1_[57] ),
        .I1(\divisor_reg_n_1_[56] ),
        .O(\dividend[31]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \dividend[31]_i_16 
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .I2(\dividend_reg[31]_0 [31]),
        .O(dividend2));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_20 
       (.I0(\divisor_reg_n_1_[55] ),
        .I1(\divisor_reg_n_1_[54] ),
        .O(\dividend[31]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_21 
       (.I0(\divisor_reg_n_1_[53] ),
        .I1(\divisor_reg_n_1_[52] ),
        .O(\dividend[31]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_22 
       (.I0(\divisor_reg_n_1_[51] ),
        .I1(\divisor_reg_n_1_[50] ),
        .O(\dividend[31]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_23 
       (.I0(\divisor_reg_n_1_[49] ),
        .I1(\divisor_reg_n_1_[48] ),
        .O(\dividend[31]_i_23_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_24 
       (.I0(\dividend_reg[31]_0 [31]),
        .O(p_0_in__0[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_25 
       (.I0(\dividend_reg[31]_0 [30]),
        .O(p_0_in__0[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_26 
       (.I0(\dividend_reg[31]_0 [29]),
        .O(p_0_in__0[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_27 
       (.I0(\dividend_reg[31]_0 [28]),
        .O(p_0_in__0[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_28 
       (.I0(\dividend_reg[31]_0 [27]),
        .O(p_0_in__0[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_29 
       (.I0(\dividend_reg[31]_0 [26]),
        .O(p_0_in__0[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_30 
       (.I0(\dividend_reg[31]_0 [25]),
        .O(p_0_in__0[25]));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_32 
       (.I0(\divisor_reg_n_1_[47] ),
        .I1(\divisor_reg_n_1_[46] ),
        .O(\dividend[31]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_33 
       (.I0(\divisor_reg_n_1_[45] ),
        .I1(\divisor_reg_n_1_[44] ),
        .O(\dividend[31]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_34 
       (.I0(\divisor_reg_n_1_[43] ),
        .I1(\divisor_reg_n_1_[42] ),
        .O(\dividend[31]_i_34_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_35 
       (.I0(\divisor_reg_n_1_[41] ),
        .I1(\divisor_reg_n_1_[40] ),
        .O(\dividend[31]_i_35_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_37 
       (.I0(\divisor_reg_n_1_[39] ),
        .I1(\divisor_reg_n_1_[38] ),
        .O(\dividend[31]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_38 
       (.I0(\divisor_reg_n_1_[37] ),
        .I1(\divisor_reg_n_1_[36] ),
        .O(\dividend[31]_i_38_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_39 
       (.I0(\divisor_reg_n_1_[35] ),
        .I1(\divisor_reg_n_1_[34] ),
        .O(\dividend[31]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_4 
       (.I0(\divisor_reg_n_1_[30] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_40 
       (.I0(\divisor_reg_n_1_[33] ),
        .I1(\divisor_reg_n_1_[32] ),
        .O(\dividend[31]_i_40_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_42 
       (.I0(\dividend_reg_n_1_[30] ),
        .I1(\divisor_reg_n_1_[30] ),
        .I2(\divisor_reg_n_1_[31] ),
        .I3(\dividend_reg_n_1_[31] ),
        .O(\dividend[31]_i_42_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_43 
       (.I0(\dividend_reg_n_1_[28] ),
        .I1(\divisor_reg_n_1_[28] ),
        .I2(\divisor_reg_n_1_[29] ),
        .I3(\dividend_reg_n_1_[29] ),
        .O(\dividend[31]_i_43_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_44 
       (.I0(\dividend_reg_n_1_[26] ),
        .I1(\divisor_reg_n_1_[26] ),
        .I2(\divisor_reg_n_1_[27] ),
        .I3(\dividend_reg_n_1_[27] ),
        .O(\dividend[31]_i_44_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_45 
       (.I0(\dividend_reg_n_1_[24] ),
        .I1(\divisor_reg_n_1_[24] ),
        .I2(\divisor_reg_n_1_[25] ),
        .I3(\dividend_reg_n_1_[25] ),
        .O(\dividend[31]_i_45_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_46 
       (.I0(\divisor_reg_n_1_[31] ),
        .I1(\dividend_reg_n_1_[31] ),
        .I2(\divisor_reg_n_1_[30] ),
        .I3(\dividend_reg_n_1_[30] ),
        .O(\dividend[31]_i_46_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_47 
       (.I0(\divisor_reg_n_1_[29] ),
        .I1(\dividend_reg_n_1_[29] ),
        .I2(\divisor_reg_n_1_[28] ),
        .I3(\dividend_reg_n_1_[28] ),
        .O(\dividend[31]_i_47_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_48 
       (.I0(\divisor_reg_n_1_[27] ),
        .I1(\dividend_reg_n_1_[27] ),
        .I2(\divisor_reg_n_1_[26] ),
        .I3(\dividend_reg_n_1_[26] ),
        .O(\dividend[31]_i_48_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_49 
       (.I0(\divisor_reg_n_1_[25] ),
        .I1(\dividend_reg_n_1_[25] ),
        .I2(\divisor_reg_n_1_[24] ),
        .I3(\dividend_reg_n_1_[24] ),
        .O(\dividend[31]_i_49_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_5 
       (.I0(\divisor_reg_n_1_[29] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_51 
       (.I0(\dividend_reg_n_1_[22] ),
        .I1(\divisor_reg_n_1_[22] ),
        .I2(\divisor_reg_n_1_[23] ),
        .I3(\dividend_reg_n_1_[23] ),
        .O(\dividend[31]_i_51_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_52 
       (.I0(\dividend_reg_n_1_[20] ),
        .I1(\divisor_reg_n_1_[20] ),
        .I2(\divisor_reg_n_1_[21] ),
        .I3(\dividend_reg_n_1_[21] ),
        .O(\dividend[31]_i_52_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_53 
       (.I0(\dividend_reg_n_1_[18] ),
        .I1(\divisor_reg_n_1_[18] ),
        .I2(\divisor_reg_n_1_[19] ),
        .I3(\dividend_reg_n_1_[19] ),
        .O(\dividend[31]_i_53_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_54 
       (.I0(\dividend_reg_n_1_[16] ),
        .I1(\divisor_reg_n_1_[16] ),
        .I2(\divisor_reg_n_1_[17] ),
        .I3(\dividend_reg_n_1_[17] ),
        .O(\dividend[31]_i_54_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_55 
       (.I0(\divisor_reg_n_1_[23] ),
        .I1(\dividend_reg_n_1_[23] ),
        .I2(\divisor_reg_n_1_[22] ),
        .I3(\dividend_reg_n_1_[22] ),
        .O(\dividend[31]_i_55_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_56 
       (.I0(\divisor_reg_n_1_[21] ),
        .I1(\dividend_reg_n_1_[21] ),
        .I2(\divisor_reg_n_1_[20] ),
        .I3(\dividend_reg_n_1_[20] ),
        .O(\dividend[31]_i_56_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_57 
       (.I0(\divisor_reg_n_1_[19] ),
        .I1(\dividend_reg_n_1_[19] ),
        .I2(\divisor_reg_n_1_[18] ),
        .I3(\dividend_reg_n_1_[18] ),
        .O(\dividend[31]_i_57_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_58 
       (.I0(\divisor_reg_n_1_[17] ),
        .I1(\dividend_reg_n_1_[17] ),
        .I2(\divisor_reg_n_1_[16] ),
        .I3(\dividend_reg_n_1_[16] ),
        .O(\dividend[31]_i_58_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_6 
       (.I0(\divisor_reg_n_1_[28] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_60 
       (.I0(\dividend_reg_n_1_[14] ),
        .I1(\divisor_reg_n_1_[14] ),
        .I2(\divisor_reg_n_1_[15] ),
        .I3(\dividend_reg_n_1_[15] ),
        .O(\dividend[31]_i_60_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_61 
       (.I0(\dividend_reg_n_1_[12] ),
        .I1(\divisor_reg_n_1_[12] ),
        .I2(\divisor_reg_n_1_[13] ),
        .I3(\dividend_reg_n_1_[13] ),
        .O(\dividend[31]_i_61_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_62 
       (.I0(\dividend_reg_n_1_[10] ),
        .I1(\divisor_reg_n_1_[10] ),
        .I2(\divisor_reg_n_1_[11] ),
        .I3(\dividend_reg_n_1_[11] ),
        .O(\dividend[31]_i_62_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_63 
       (.I0(\dividend_reg_n_1_[8] ),
        .I1(\divisor_reg_n_1_[8] ),
        .I2(\divisor_reg_n_1_[9] ),
        .I3(\dividend_reg_n_1_[9] ),
        .O(\dividend[31]_i_63_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_64 
       (.I0(\divisor_reg_n_1_[15] ),
        .I1(\dividend_reg_n_1_[15] ),
        .I2(\divisor_reg_n_1_[14] ),
        .I3(\dividend_reg_n_1_[14] ),
        .O(\dividend[31]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_65 
       (.I0(\divisor_reg_n_1_[13] ),
        .I1(\dividend_reg_n_1_[13] ),
        .I2(\divisor_reg_n_1_[12] ),
        .I3(\dividend_reg_n_1_[12] ),
        .O(\dividend[31]_i_65_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_66 
       (.I0(\divisor_reg_n_1_[11] ),
        .I1(\dividend_reg_n_1_[11] ),
        .I2(\divisor_reg_n_1_[10] ),
        .I3(\dividend_reg_n_1_[10] ),
        .O(\dividend[31]_i_66_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_67 
       (.I0(\divisor_reg_n_1_[9] ),
        .I1(\dividend_reg_n_1_[9] ),
        .I2(\divisor_reg_n_1_[8] ),
        .I3(\dividend_reg_n_1_[8] ),
        .O(\dividend[31]_i_67_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_68 
       (.I0(\dividend_reg_n_1_[6] ),
        .I1(\divisor_reg_n_1_[6] ),
        .I2(\divisor_reg_n_1_[7] ),
        .I3(\dividend_reg_n_1_[7] ),
        .O(\dividend[31]_i_68_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_69 
       (.I0(\dividend_reg_n_1_[4] ),
        .I1(\divisor_reg_n_1_[4] ),
        .I2(\divisor_reg_n_1_[5] ),
        .I3(\dividend_reg_n_1_[5] ),
        .O(\dividend[31]_i_69_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_7 
       (.I0(\divisor_reg_n_1_[31] ),
        .I1(\dividend_reg_n_1_[31] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [31]),
        .I4(dividend2),
        .I5(dividend1[31]),
        .O(\dividend[31]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_70 
       (.I0(\dividend_reg_n_1_[2] ),
        .I1(\divisor_reg_n_1_[2] ),
        .I2(\divisor_reg_n_1_[3] ),
        .I3(\dividend_reg_n_1_[3] ),
        .O(\dividend[31]_i_70_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_71 
       (.I0(\dividend_reg_n_1_[0] ),
        .I1(\divisor_reg_n_1_[0] ),
        .I2(\divisor_reg_n_1_[1] ),
        .I3(\dividend_reg_n_1_[1] ),
        .O(\dividend[31]_i_71_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_72 
       (.I0(\divisor_reg_n_1_[7] ),
        .I1(\dividend_reg_n_1_[7] ),
        .I2(\divisor_reg_n_1_[6] ),
        .I3(\dividend_reg_n_1_[6] ),
        .O(\dividend[31]_i_72_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_73 
       (.I0(\divisor_reg_n_1_[5] ),
        .I1(\dividend_reg_n_1_[5] ),
        .I2(\divisor_reg_n_1_[4] ),
        .I3(\dividend_reg_n_1_[4] ),
        .O(\dividend[31]_i_73_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_74 
       (.I0(\divisor_reg_n_1_[3] ),
        .I1(\dividend_reg_n_1_[3] ),
        .I2(\divisor_reg_n_1_[2] ),
        .I3(\dividend_reg_n_1_[2] ),
        .O(\dividend[31]_i_74_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_75 
       (.I0(\divisor_reg_n_1_[1] ),
        .I1(\dividend_reg_n_1_[1] ),
        .I2(\divisor_reg_n_1_[0] ),
        .I3(\dividend_reg_n_1_[0] ),
        .O(\dividend[31]_i_75_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_8 
       (.I0(\divisor_reg_n_1_[30] ),
        .I1(\dividend_reg_n_1_[30] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [30]),
        .I4(dividend2),
        .I5(dividend1[30]),
        .O(\dividend[31]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_9 
       (.I0(\divisor_reg_n_1_[29] ),
        .I1(\dividend_reg_n_1_[29] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [29]),
        .I4(dividend2),
        .I5(dividend1[29]),
        .O(\dividend[31]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h9F999099)) 
    \dividend[3]_i_10 
       (.I0(\divisor_reg_n_1_[0] ),
        .I1(\dividend_reg_n_1_[0] ),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .I4(\dividend_reg[31]_0 [0]),
        .O(\dividend[3]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \dividend[3]_i_2 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .O(\dividend[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_3 
       (.I0(\divisor_reg_n_1_[3] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_4 
       (.I0(\divisor_reg_n_1_[2] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_5 
       (.I0(\divisor_reg_n_1_[1] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_6 
       (.I0(\divisor_reg_n_1_[0] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_7 
       (.I0(\divisor_reg_n_1_[3] ),
        .I1(\dividend_reg_n_1_[3] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [3]),
        .I4(dividend2),
        .I5(dividend1[3]),
        .O(\dividend[3]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_8 
       (.I0(\divisor_reg_n_1_[2] ),
        .I1(\dividend_reg_n_1_[2] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [2]),
        .I4(dividend2),
        .I5(dividend1[2]),
        .O(\dividend[3]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_9 
       (.I0(\divisor_reg_n_1_[1] ),
        .I1(\dividend_reg_n_1_[1] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [1]),
        .I4(dividend2),
        .I5(dividend1[1]),
        .O(\dividend[3]_i_9_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_11 
       (.I0(\dividend_reg[31]_0 [0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_12 
       (.I0(\dividend_reg[31]_0 [4]),
        .O(p_0_in__0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_13 
       (.I0(\dividend_reg[31]_0 [3]),
        .O(p_0_in__0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_14 
       (.I0(\dividend_reg[31]_0 [2]),
        .O(p_0_in__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_15 
       (.I0(\dividend_reg[31]_0 [1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_2 
       (.I0(\divisor_reg_n_1_[7] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_3 
       (.I0(\divisor_reg_n_1_[6] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_4 
       (.I0(\divisor_reg_n_1_[5] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_5 
       (.I0(\divisor_reg_n_1_[4] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_6 
       (.I0(\divisor_reg_n_1_[7] ),
        .I1(\dividend_reg_n_1_[7] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [7]),
        .I4(dividend2),
        .I5(dividend1[7]),
        .O(\dividend[7]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_7 
       (.I0(\divisor_reg_n_1_[6] ),
        .I1(\dividend_reg_n_1_[6] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [6]),
        .I4(dividend2),
        .I5(dividend1[6]),
        .O(\dividend[7]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_8 
       (.I0(\divisor_reg_n_1_[5] ),
        .I1(\dividend_reg_n_1_[5] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [5]),
        .I4(dividend2),
        .I5(dividend1[5]),
        .O(\dividend[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_9 
       (.I0(\divisor_reg_n_1_[4] ),
        .I1(\dividend_reg_n_1_[4] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [4]),
        .I4(dividend2),
        .I5(dividend1[4]),
        .O(\dividend[7]_i_9_n_1 ));
  FDRE \dividend_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_8 ),
        .Q(\dividend_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \dividend_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_6 ),
        .Q(\dividend_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \dividend_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_5 ),
        .Q(\dividend_reg_n_1_[11] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[11]_i_1 
       (.CI(\dividend_reg[7]_i_1_n_1 ),
        .CO({\dividend_reg[11]_i_1_n_1 ,\NLW_dividend_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[11]_i_2_n_1 ,\dividend[11]_i_3_n_1 ,\dividend[11]_i_4_n_1 ,\dividend[11]_i_5_n_1 }),
        .O({\dividend_reg[11]_i_1_n_5 ,\dividend_reg[11]_i_1_n_6 ,\dividend_reg[11]_i_1_n_7 ,\dividend_reg[11]_i_1_n_8 }),
        .S({\dividend[11]_i_6_n_1 ,\dividend[11]_i_7_n_1 ,\dividend[11]_i_8_n_1 ,\dividend[11]_i_9_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[11]_i_10 
       (.CI(\dividend_reg[7]_i_10_n_1 ),
        .CO({\dividend_reg[11]_i_10_n_1 ,\NLW_dividend_reg[11]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[8:5]),
        .S(p_0_in__0[8:5]));
  FDRE \dividend_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_8 ),
        .Q(\dividend_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \dividend_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_7 ),
        .Q(\dividend_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \dividend_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_6 ),
        .Q(\dividend_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \dividend_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_5 ),
        .Q(\dividend_reg_n_1_[15] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[15]_i_1 
       (.CI(\dividend_reg[11]_i_1_n_1 ),
        .CO({\dividend_reg[15]_i_1_n_1 ,\NLW_dividend_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[15]_i_2_n_1 ,\dividend[15]_i_3_n_1 ,\dividend[15]_i_4_n_1 ,\dividend[15]_i_5_n_1 }),
        .O({\dividend_reg[15]_i_1_n_5 ,\dividend_reg[15]_i_1_n_6 ,\dividend_reg[15]_i_1_n_7 ,\dividend_reg[15]_i_1_n_8 }),
        .S({\dividend[15]_i_6_n_1 ,\dividend[15]_i_7_n_1 ,\dividend[15]_i_8_n_1 ,\dividend[15]_i_9_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[15]_i_10 
       (.CI(\dividend_reg[11]_i_10_n_1 ),
        .CO({\dividend_reg[15]_i_10_n_1 ,\NLW_dividend_reg[15]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[12:9]),
        .S(p_0_in__0[12:9]));
  FDRE \dividend_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_8 ),
        .Q(\dividend_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \dividend_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_7 ),
        .Q(\dividend_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \dividend_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_6 ),
        .Q(\dividend_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \dividend_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_5 ),
        .Q(\dividend_reg_n_1_[19] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[19]_i_1 
       (.CI(\dividend_reg[15]_i_1_n_1 ),
        .CO({\dividend_reg[19]_i_1_n_1 ,\NLW_dividend_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[19]_i_2_n_1 ,\dividend[19]_i_3_n_1 ,\dividend[19]_i_4_n_1 ,\dividend[19]_i_5_n_1 }),
        .O({\dividend_reg[19]_i_1_n_5 ,\dividend_reg[19]_i_1_n_6 ,\dividend_reg[19]_i_1_n_7 ,\dividend_reg[19]_i_1_n_8 }),
        .S({\dividend[19]_i_6_n_1 ,\dividend[19]_i_7_n_1 ,\dividend[19]_i_8_n_1 ,\dividend[19]_i_9_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[19]_i_10 
       (.CI(\dividend_reg[15]_i_10_n_1 ),
        .CO({\dividend_reg[19]_i_10_n_1 ,\NLW_dividend_reg[19]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[16:13]),
        .S(p_0_in__0[16:13]));
  FDRE \dividend_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_7 ),
        .Q(\dividend_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \dividend_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_8 ),
        .Q(\dividend_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \dividend_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_7 ),
        .Q(\dividend_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \dividend_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_6 ),
        .Q(\dividend_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \dividend_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_5 ),
        .Q(\dividend_reg_n_1_[23] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[23]_i_1 
       (.CI(\dividend_reg[19]_i_1_n_1 ),
        .CO({\dividend_reg[23]_i_1_n_1 ,\NLW_dividend_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[23]_i_2_n_1 ,\dividend[23]_i_3_n_1 ,\dividend[23]_i_4_n_1 ,\dividend[23]_i_5_n_1 }),
        .O({\dividend_reg[23]_i_1_n_5 ,\dividend_reg[23]_i_1_n_6 ,\dividend_reg[23]_i_1_n_7 ,\dividend_reg[23]_i_1_n_8 }),
        .S({\dividend[23]_i_6_n_1 ,\dividend[23]_i_7_n_1 ,\dividend[23]_i_8_n_1 ,\dividend[23]_i_9_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[23]_i_10 
       (.CI(\dividend_reg[19]_i_10_n_1 ),
        .CO({\dividend_reg[23]_i_10_n_1 ,\NLW_dividend_reg[23]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[20:17]),
        .S(p_0_in__0[20:17]));
  FDRE \dividend_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_8 ),
        .Q(\dividend_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE \dividend_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_7 ),
        .Q(\dividend_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \dividend_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_6 ),
        .Q(\dividend_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \dividend_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_5 ),
        .Q(\dividend_reg_n_1_[27] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[27]_i_1 
       (.CI(\dividend_reg[23]_i_1_n_1 ),
        .CO({\dividend_reg[27]_i_1_n_1 ,\NLW_dividend_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[27]_i_2_n_1 ,\dividend[27]_i_3_n_1 ,\dividend[27]_i_4_n_1 ,\dividend[27]_i_5_n_1 }),
        .O({\dividend_reg[27]_i_1_n_5 ,\dividend_reg[27]_i_1_n_6 ,\dividend_reg[27]_i_1_n_7 ,\dividend_reg[27]_i_1_n_8 }),
        .S({\dividend[27]_i_6_n_1 ,\dividend[27]_i_7_n_1 ,\dividend[27]_i_8_n_1 ,\dividend[27]_i_9_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[27]_i_10 
       (.CI(\dividend_reg[23]_i_10_n_1 ),
        .CO({\dividend_reg[27]_i_10_n_1 ,\NLW_dividend_reg[27]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[24:21]),
        .S(p_0_in__0[24:21]));
  FDRE \dividend_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_8 ),
        .Q(\dividend_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \dividend_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_7 ),
        .Q(\dividend_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \dividend_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_6 ),
        .Q(\dividend_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \dividend_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_6 ),
        .Q(\dividend_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \dividend_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_5 ),
        .Q(\dividend_reg_n_1_[31] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_11 
       (.CI(\dividend_reg[31]_i_19_n_1 ),
        .CO({\dividend_reg[31]_i_11_n_1 ,\NLW_dividend_reg[31]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_20_n_1 ,\dividend[31]_i_21_n_1 ,\dividend[31]_i_22_n_1 ,\dividend[31]_i_23_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_17 
       (.CI(\dividend_reg[31]_i_18_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[31:29]),
        .S({\<const0> ,p_0_in__0[31:29]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_18 
       (.CI(\dividend_reg[27]_i_10_n_1 ),
        .CO({\dividend_reg[31]_i_18_n_1 ,\NLW_dividend_reg[31]_i_18_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[28:25]),
        .S(p_0_in__0[28:25]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_19 
       (.CI(\dividend_reg[31]_i_31_n_1 ),
        .CO({\dividend_reg[31]_i_19_n_1 ,\NLW_dividend_reg[31]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_32_n_1 ,\dividend[31]_i_33_n_1 ,\dividend[31]_i_34_n_1 ,\dividend[31]_i_35_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_2 
       (.CI(\dividend_reg[27]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\dividend[31]_i_4_n_1 ,\dividend[31]_i_5_n_1 ,\dividend[31]_i_6_n_1 }),
        .O({\dividend_reg[31]_i_2_n_5 ,\dividend_reg[31]_i_2_n_6 ,\dividend_reg[31]_i_2_n_7 ,\dividend_reg[31]_i_2_n_8 }),
        .S({\dividend[31]_i_7_n_1 ,\dividend[31]_i_8_n_1 ,\dividend[31]_i_9_n_1 ,\dividend[31]_i_10_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_3 
       (.CI(\dividend_reg[31]_i_11_n_1 ),
        .CO({\dividend_reg[31]_i_3_n_1 ,\NLW_dividend_reg[31]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_12_n_1 ,\dividend[31]_i_13_n_1 ,\dividend[31]_i_14_n_1 ,\dividend[31]_i_15_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_31 
       (.CI(\dividend_reg[31]_i_36_n_1 ),
        .CO({\dividend_reg[31]_i_31_n_1 ,\NLW_dividend_reg[31]_i_31_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_37_n_1 ,\dividend[31]_i_38_n_1 ,\dividend[31]_i_39_n_1 ,\dividend[31]_i_40_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_36 
       (.CI(\dividend_reg[31]_i_41_n_1 ),
        .CO({\dividend_reg[31]_i_36_n_1 ,\NLW_dividend_reg[31]_i_36_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_42_n_1 ,\dividend[31]_i_43_n_1 ,\dividend[31]_i_44_n_1 ,\dividend[31]_i_45_n_1 }),
        .S({\dividend[31]_i_46_n_1 ,\dividend[31]_i_47_n_1 ,\dividend[31]_i_48_n_1 ,\dividend[31]_i_49_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_41 
       (.CI(\dividend_reg[31]_i_50_n_1 ),
        .CO({\dividend_reg[31]_i_41_n_1 ,\NLW_dividend_reg[31]_i_41_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_51_n_1 ,\dividend[31]_i_52_n_1 ,\dividend[31]_i_53_n_1 ,\dividend[31]_i_54_n_1 }),
        .S({\dividend[31]_i_55_n_1 ,\dividend[31]_i_56_n_1 ,\dividend[31]_i_57_n_1 ,\dividend[31]_i_58_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_50 
       (.CI(\dividend_reg[31]_i_59_n_1 ),
        .CO({\dividend_reg[31]_i_50_n_1 ,\NLW_dividend_reg[31]_i_50_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_60_n_1 ,\dividend[31]_i_61_n_1 ,\dividend[31]_i_62_n_1 ,\dividend[31]_i_63_n_1 }),
        .S({\dividend[31]_i_64_n_1 ,\dividend[31]_i_65_n_1 ,\dividend[31]_i_66_n_1 ,\dividend[31]_i_67_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_59 
       (.CI(\<const0> ),
        .CO({\dividend_reg[31]_i_59_n_1 ,\NLW_dividend_reg[31]_i_59_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\dividend[31]_i_68_n_1 ,\dividend[31]_i_69_n_1 ,\dividend[31]_i_70_n_1 ,\dividend[31]_i_71_n_1 }),
        .S({\dividend[31]_i_72_n_1 ,\dividend[31]_i_73_n_1 ,\dividend[31]_i_74_n_1 ,\dividend[31]_i_75_n_1 }));
  FDRE \dividend_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_5 ),
        .Q(\dividend_reg_n_1_[3] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\dividend_reg[3]_i_1_n_1 ,\NLW_dividend_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\dividend[3]_i_2_n_1 ),
        .DI({\dividend[3]_i_3_n_1 ,\dividend[3]_i_4_n_1 ,\dividend[3]_i_5_n_1 ,\dividend[3]_i_6_n_1 }),
        .O({\dividend_reg[3]_i_1_n_5 ,\dividend_reg[3]_i_1_n_6 ,\dividend_reg[3]_i_1_n_7 ,\dividend_reg[3]_i_1_n_8 }),
        .S({\dividend[3]_i_7_n_1 ,\dividend[3]_i_8_n_1 ,\dividend[3]_i_9_n_1 ,\dividend[3]_i_10_n_1 }));
  FDRE \dividend_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_8 ),
        .Q(\dividend_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \dividend_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_7 ),
        .Q(\dividend_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \dividend_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_6 ),
        .Q(\dividend_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \dividend_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_5 ),
        .Q(\dividend_reg_n_1_[7] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[7]_i_1 
       (.CI(\dividend_reg[3]_i_1_n_1 ),
        .CO({\dividend_reg[7]_i_1_n_1 ,\NLW_dividend_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[7]_i_2_n_1 ,\dividend[7]_i_3_n_1 ,\dividend[7]_i_4_n_1 ,\dividend[7]_i_5_n_1 }),
        .O({\dividend_reg[7]_i_1_n_5 ,\dividend_reg[7]_i_1_n_6 ,\dividend_reg[7]_i_1_n_7 ,\dividend_reg[7]_i_1_n_8 }),
        .S({\dividend[7]_i_6_n_1 ,\dividend[7]_i_7_n_1 ,\dividend[7]_i_8_n_1 ,\dividend[7]_i_9_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[7]_i_10 
       (.CI(\<const0> ),
        .CO({\dividend_reg[7]_i_10_n_1 ,\NLW_dividend_reg[7]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_in__0[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[4:1]),
        .S(p_0_in__0[4:1]));
  FDRE \dividend_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_8 ),
        .Q(\dividend_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \dividend_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_7 ),
        .Q(\dividend_reg_n_1_[9] ),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'h0010)) 
    \divisor[30]_i_1 
       (.I0(boot_reset),
        .I1(sys_rst_int),
        .I2(pcpi_div_wait),
        .I3(pcpi_wait_q),
        .O(\divisor[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \divisor[31]_i_1 
       (.I0(\divisor_reg[62]_0 [0]),
        .I1(pcpi_div_wait),
        .I2(pcpi_wait_q),
        .I3(\divisor_reg_n_1_[32] ),
        .O(\divisor[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[32]_i_1 
       (.I0(\divisor_reg_n_1_[33] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [1]),
        .I4(divisor2[1]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[32]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[33]_i_1 
       (.I0(\divisor_reg_n_1_[34] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [2]),
        .I4(divisor2[2]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[33]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[34]_i_1 
       (.I0(\divisor_reg_n_1_[35] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [3]),
        .I4(divisor2[3]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[34]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[35]_i_1 
       (.I0(\divisor_reg_n_1_[36] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [4]),
        .I4(divisor2[4]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[35]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_3 
       (.I0(\divisor_reg[62]_0 [0]),
        .O(p_0_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_4 
       (.I0(\divisor_reg[62]_0 [4]),
        .O(p_0_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_5 
       (.I0(\divisor_reg[62]_0 [3]),
        .O(p_0_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_6 
       (.I0(\divisor_reg[62]_0 [2]),
        .O(p_0_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_7 
       (.I0(\divisor_reg[62]_0 [1]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[36]_i_1 
       (.I0(\divisor_reg_n_1_[37] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [5]),
        .I4(divisor2[5]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[36]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[37]_i_1 
       (.I0(\divisor_reg_n_1_[38] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [6]),
        .I4(divisor2[6]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[37]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[38]_i_1 
       (.I0(\divisor_reg_n_1_[39] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [7]),
        .I4(divisor2[7]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[38]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[39]_i_1 
       (.I0(\divisor_reg_n_1_[40] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [8]),
        .I4(divisor2[8]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[39]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_3 
       (.I0(\divisor_reg[62]_0 [8]),
        .O(p_0_out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_4 
       (.I0(\divisor_reg[62]_0 [7]),
        .O(p_0_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_5 
       (.I0(\divisor_reg[62]_0 [6]),
        .O(p_0_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_6 
       (.I0(\divisor_reg[62]_0 [5]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[40]_i_1 
       (.I0(\divisor_reg_n_1_[41] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [9]),
        .I4(divisor2[9]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[40]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[41]_i_1 
       (.I0(\divisor_reg_n_1_[42] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [10]),
        .I4(divisor2[10]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[41]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[42]_i_1 
       (.I0(\divisor_reg_n_1_[43] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [11]),
        .I4(divisor2[11]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[42]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[43]_i_1 
       (.I0(\divisor_reg_n_1_[44] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [12]),
        .I4(divisor2[12]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[43]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_3 
       (.I0(\divisor_reg[62]_0 [12]),
        .O(p_0_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_4 
       (.I0(\divisor_reg[62]_0 [11]),
        .O(p_0_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_5 
       (.I0(\divisor_reg[62]_0 [10]),
        .O(p_0_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_6 
       (.I0(\divisor_reg[62]_0 [9]),
        .O(p_0_out[9]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[44]_i_1 
       (.I0(\divisor_reg_n_1_[45] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [13]),
        .I4(divisor2[13]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[44]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[45]_i_1 
       (.I0(\divisor_reg_n_1_[46] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [14]),
        .I4(divisor2[14]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[45]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[46]_i_1 
       (.I0(\divisor_reg_n_1_[47] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [15]),
        .I4(divisor2[15]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[46]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[47]_i_1 
       (.I0(\divisor_reg_n_1_[48] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [16]),
        .I4(divisor2[16]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[47]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_3 
       (.I0(\divisor_reg[62]_0 [16]),
        .O(p_0_out[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_4 
       (.I0(\divisor_reg[62]_0 [15]),
        .O(p_0_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_5 
       (.I0(\divisor_reg[62]_0 [14]),
        .O(p_0_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_6 
       (.I0(\divisor_reg[62]_0 [13]),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[48]_i_1 
       (.I0(\divisor_reg_n_1_[49] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [17]),
        .I4(divisor2[17]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[48]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[49]_i_1 
       (.I0(\divisor_reg_n_1_[50] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [18]),
        .I4(divisor2[18]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[49]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[50]_i_1 
       (.I0(\divisor_reg_n_1_[51] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [19]),
        .I4(divisor2[19]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[50]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[51]_i_1 
       (.I0(\divisor_reg_n_1_[52] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [20]),
        .I4(divisor2[20]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[51]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_3 
       (.I0(\divisor_reg[62]_0 [20]),
        .O(p_0_out[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_4 
       (.I0(\divisor_reg[62]_0 [19]),
        .O(p_0_out[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_5 
       (.I0(\divisor_reg[62]_0 [18]),
        .O(p_0_out[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_6 
       (.I0(\divisor_reg[62]_0 [17]),
        .O(p_0_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[52]_i_1 
       (.I0(\divisor_reg_n_1_[53] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [21]),
        .I4(divisor2[21]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[52]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[53]_i_1 
       (.I0(\divisor_reg_n_1_[54] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [22]),
        .I4(divisor2[22]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[53]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[54]_i_1 
       (.I0(\divisor_reg_n_1_[55] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [23]),
        .I4(divisor2[23]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[54]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[55]_i_1 
       (.I0(\divisor_reg_n_1_[56] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [24]),
        .I4(divisor2[24]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[55]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_3 
       (.I0(\divisor_reg[62]_0 [24]),
        .O(p_0_out[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_4 
       (.I0(\divisor_reg[62]_0 [23]),
        .O(p_0_out[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_5 
       (.I0(\divisor_reg[62]_0 [22]),
        .O(p_0_out[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_6 
       (.I0(\divisor_reg[62]_0 [21]),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[56]_i_1 
       (.I0(\divisor_reg_n_1_[57] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [25]),
        .I4(divisor2[25]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[56]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[57]_i_1 
       (.I0(\divisor_reg_n_1_[58] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [26]),
        .I4(divisor2[26]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[57]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[58]_i_1 
       (.I0(\divisor_reg_n_1_[59] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [27]),
        .I4(divisor2[27]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[58]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[59]_i_1 
       (.I0(\divisor_reg_n_1_[60] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [28]),
        .I4(divisor2[28]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[59]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_3 
       (.I0(\divisor_reg[62]_0 [28]),
        .O(p_0_out[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_4 
       (.I0(\divisor_reg[62]_0 [27]),
        .O(p_0_out[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_5 
       (.I0(\divisor_reg[62]_0 [26]),
        .O(p_0_out[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_6 
       (.I0(\divisor_reg[62]_0 [25]),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[60]_i_1 
       (.I0(\divisor_reg_n_1_[61] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [29]),
        .I4(divisor2[29]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[60]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[61]_i_1 
       (.I0(\divisor_reg_n_1_[62] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [30]),
        .I4(divisor2[30]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[61]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \divisor[61]_i_2 
       (.I0(pcpi_div_wait),
        .I1(pcpi_wait_q),
        .O(start));
  LUT5 #(
    .INIT(32'h04040444)) 
    \divisor[61]_i_3 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .I2(\divisor_reg[62]_0 [31]),
        .I3(p_0_in[3]),
        .I4(p_0_in[1]),
        .O(\divisor[61]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    \divisor[61]_i_4 
       (.I0(\divisor_reg[62]_0 [31]),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(pcpi_wait_q),
        .I4(pcpi_div_wait),
        .O(\divisor[61]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h01011101)) 
    \divisor[62]_i_1 
       (.I0(boot_reset),
        .I1(sys_rst_int),
        .I2(\quotient_msk_reg[16]_0 ),
        .I3(pcpi_div_wait),
        .I4(pcpi_wait_q),
        .O(divisor));
  LUT6 #(
    .INIT(64'h0800080008000C00)) 
    \divisor[62]_i_2 
       (.I0(divisor2[31]),
        .I1(\divisor_reg[62]_0 [31]),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .I4(p_0_in[3]),
        .I5(p_0_in[1]),
        .O(\divisor[62]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_4 
       (.I0(\divisor_reg[62]_0 [31]),
        .O(p_0_out[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_5 
       (.I0(\divisor_reg[62]_0 [30]),
        .O(p_0_out[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_6 
       (.I0(\divisor_reg[62]_0 [29]),
        .O(p_0_out[29]));
  FDRE \divisor_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[1] ),
        .Q(\divisor_reg_n_1_[0] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[11] ),
        .Q(\divisor_reg_n_1_[10] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[12] ),
        .Q(\divisor_reg_n_1_[11] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[13] ),
        .Q(\divisor_reg_n_1_[12] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[14] ),
        .Q(\divisor_reg_n_1_[13] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[15] ),
        .Q(\divisor_reg_n_1_[14] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[16] ),
        .Q(\divisor_reg_n_1_[15] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[17] ),
        .Q(\divisor_reg_n_1_[16] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[18] ),
        .Q(\divisor_reg_n_1_[17] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[19] ),
        .Q(\divisor_reg_n_1_[18] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[20] ),
        .Q(\divisor_reg_n_1_[19] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[2] ),
        .Q(\divisor_reg_n_1_[1] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[21] ),
        .Q(\divisor_reg_n_1_[20] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[22] ),
        .Q(\divisor_reg_n_1_[21] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[23] ),
        .Q(\divisor_reg_n_1_[22] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[24] ),
        .Q(\divisor_reg_n_1_[23] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[25] ),
        .Q(\divisor_reg_n_1_[24] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[26] ),
        .Q(\divisor_reg_n_1_[25] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[27] ),
        .Q(\divisor_reg_n_1_[26] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[28] ),
        .Q(\divisor_reg_n_1_[27] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[29] ),
        .Q(\divisor_reg_n_1_[28] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[30] ),
        .Q(\divisor_reg_n_1_[29] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[3] ),
        .Q(\divisor_reg_n_1_[2] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[31] ),
        .Q(\divisor_reg_n_1_[30] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[31]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE \divisor_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[32]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[32] ),
        .R(\<const0> ));
  FDRE \divisor_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[33]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[33] ),
        .R(\<const0> ));
  FDRE \divisor_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[34]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[34] ),
        .R(\<const0> ));
  FDRE \divisor_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[35]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[35] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[35]_i_2 
       (.CI(\<const0> ),
        .CO({\divisor_reg[35]_i_2_n_1 ,\NLW_divisor_reg[35]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_out[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[4:1]),
        .S(p_0_out[4:1]));
  FDRE \divisor_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[36]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[36] ),
        .R(\<const0> ));
  FDRE \divisor_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[37]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[37] ),
        .R(\<const0> ));
  FDRE \divisor_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[38]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[38] ),
        .R(\<const0> ));
  FDRE \divisor_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[39]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[39] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[39]_i_2 
       (.CI(\divisor_reg[35]_i_2_n_1 ),
        .CO({\divisor_reg[39]_i_2_n_1 ,\NLW_divisor_reg[39]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[8:5]),
        .S(p_0_out[8:5]));
  FDRE \divisor_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[4] ),
        .Q(\divisor_reg_n_1_[3] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[40]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[40] ),
        .R(\<const0> ));
  FDRE \divisor_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[41]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[41] ),
        .R(\<const0> ));
  FDRE \divisor_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[42]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[42] ),
        .R(\<const0> ));
  FDRE \divisor_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[43]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[43] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[43]_i_2 
       (.CI(\divisor_reg[39]_i_2_n_1 ),
        .CO({\divisor_reg[43]_i_2_n_1 ,\NLW_divisor_reg[43]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[12:9]),
        .S(p_0_out[12:9]));
  FDRE \divisor_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[44]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[44] ),
        .R(\<const0> ));
  FDRE \divisor_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[45]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[45] ),
        .R(\<const0> ));
  FDRE \divisor_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[46]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[46] ),
        .R(\<const0> ));
  FDRE \divisor_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[47]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[47] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[47]_i_2 
       (.CI(\divisor_reg[43]_i_2_n_1 ),
        .CO({\divisor_reg[47]_i_2_n_1 ,\NLW_divisor_reg[47]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[16:13]),
        .S(p_0_out[16:13]));
  FDRE \divisor_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[48]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[48] ),
        .R(\<const0> ));
  FDRE \divisor_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[49]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[49] ),
        .R(\<const0> ));
  FDRE \divisor_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[5] ),
        .Q(\divisor_reg_n_1_[4] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[50]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[50] ),
        .R(\<const0> ));
  FDRE \divisor_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[51]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[51] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[51]_i_2 
       (.CI(\divisor_reg[47]_i_2_n_1 ),
        .CO({\divisor_reg[51]_i_2_n_1 ,\NLW_divisor_reg[51]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[20:17]),
        .S(p_0_out[20:17]));
  FDRE \divisor_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[52]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[52] ),
        .R(\<const0> ));
  FDRE \divisor_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[53]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[53] ),
        .R(\<const0> ));
  FDRE \divisor_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[54]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[54] ),
        .R(\<const0> ));
  FDRE \divisor_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[55]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[55] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[55]_i_2 
       (.CI(\divisor_reg[51]_i_2_n_1 ),
        .CO({\divisor_reg[55]_i_2_n_1 ,\NLW_divisor_reg[55]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[24:21]),
        .S(p_0_out[24:21]));
  FDRE \divisor_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[56]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[56] ),
        .R(\<const0> ));
  FDRE \divisor_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[57]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[57] ),
        .R(\<const0> ));
  FDRE \divisor_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[58]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[58] ),
        .R(\<const0> ));
  FDRE \divisor_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[59]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[59] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[59]_i_2 
       (.CI(\divisor_reg[55]_i_2_n_1 ),
        .CO({\divisor_reg[59]_i_2_n_1 ,\NLW_divisor_reg[59]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[28:25]),
        .S(p_0_out[28:25]));
  FDRE \divisor_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[6] ),
        .Q(\divisor_reg_n_1_[5] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[60]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[60] ),
        .R(\<const0> ));
  FDRE \divisor_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[61]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[61] ),
        .R(\<const0> ));
  FDRE \divisor_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[62]_i_2_n_1 ),
        .Q(\divisor_reg_n_1_[62] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[62]_i_3 
       (.CI(\divisor_reg[59]_i_2_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[31:29]),
        .S({\<const0> ,p_0_out[31:29]}));
  FDRE \divisor_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[7] ),
        .Q(\divisor_reg_n_1_[6] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[8] ),
        .Q(\divisor_reg_n_1_[7] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[9] ),
        .Q(\divisor_reg_n_1_[8] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[10] ),
        .Q(\divisor_reg_n_1_[9] ),
        .R(\divisor[30]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_div_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_div_i_1_n_1));
  FDRE instr_div_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_div_i_1_n_1),
        .Q(p_0_in[3]),
        .R(instr_rem_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h20)) 
    instr_divu_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_divu_i_1_n_1));
  FDRE instr_divu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_divu_i_1_n_1),
        .Q(p_0_in[2]),
        .R(instr_rem_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    instr_rem_i_1
       (.I0(instr_remu_reg_0[0]),
        .I1(instr_remu_reg_0[1]),
        .I2(instr_remu_reg_0[4]),
        .I3(instr_remu_reg_0[5]),
        .I4(instr_rem_i_3_n_1),
        .I5(instr_rem_i_4_n_1),
        .O(instr_rem_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    instr_rem_i_2
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[7]),
        .I2(instr_remu_reg_0[8]),
        .O(instr_rem_i_2_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    instr_rem_i_3
       (.I0(sys_rst_int),
        .I1(boot_reset),
        .I2(instr_remu_reg_0[16]),
        .I3(instr_remu_reg_0[15]),
        .I4(\pcpi_timeout_counter_reg[0] ),
        .I5(pcpi_div_ready),
        .O(instr_rem_i_3_n_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    instr_rem_i_4
       (.I0(instr_remu_reg_0[2]),
        .I1(instr_remu_reg_0[12]),
        .I2(instr_remu_reg_0[3]),
        .I3(instr_remu_reg_0[6]),
        .I4(instr_rem_i_5_n_1),
        .O(instr_rem_i_4_n_1));
  LUT4 #(
    .INIT(16'hFFEF)) 
    instr_rem_i_5
       (.I0(instr_remu_reg_0[14]),
        .I1(instr_remu_reg_0[11]),
        .I2(instr_remu_reg_0[10]),
        .I3(instr_remu_reg_0[13]),
        .O(instr_rem_i_5_n_1));
  FDRE instr_rem_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_rem_i_2_n_1),
        .Q(p_0_in[1]),
        .R(instr_rem_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    instr_remu_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_remu_i_1_n_1));
  FDRE instr_remu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_remu_i_1_n_1),
        .Q(instr_remu),
        .R(instr_rem_i_1_n_1));
  LUT6 #(
    .INIT(64'h0051005100510001)) 
    latched_store_i_4
       (.I0(Q[0]),
        .I1(mem_do_rinst_reg_0),
        .I2(\cpu_state_reg[7] ),
        .I3(Q[2]),
        .I4(pcpi_div_ready),
        .I5(\cpu_state_reg[7]_0 ),
        .O(\cpu_state_reg[3] ));
  LUT6 #(
    .INIT(64'h320232023202FFFF)) 
    mem_do_rinst_i_1
       (.I0(mem_do_rinst_reg_1),
        .I1(mem_do_rinst0),
        .I2(mem_do_rinst5_out),
        .I3(mem_do_rinst),
        .I4(mem_do_rinst_reg_2),
        .I5(mem_do_rinst_reg_3),
        .O(mem_do_rinst_reg));
  LUT6 #(
    .INIT(64'h0000000002020F00)) 
    mem_do_rinst_i_2
       (.I0(mem_do_rinst_reg_0),
        .I1(mem_do_rinst_i_5_n_1),
        .I2(mem_do_rinst_reg_4),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(mem_do_rinst_reg_5),
        .O(mem_do_rinst5_out));
  LUT4 #(
    .INIT(16'hABAA)) 
    mem_do_rinst_i_5
       (.I0(Q[2]),
        .I1(pcpi_div_ready),
        .I2(\cpu_state_reg[7]_0 ),
        .I3(\cpu_state_reg[7] ),
        .O(mem_do_rinst_i_5_n_1));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    outsign_i_1
       (.I0(outsign0),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .I3(pcpi_wait_q),
        .I4(pcpi_div_wait),
        .I5(outsign_reg_n_1),
        .O(outsign_i_1_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_10
       (.I0(\divisor_reg[62]_0 [11]),
        .I1(\divisor_reg[62]_0 [10]),
        .I2(\divisor_reg[62]_0 [9]),
        .I3(\divisor_reg[62]_0 [8]),
        .O(outsign_i_10_n_1));
  LUT5 #(
    .INIT(32'hAEC0AA00)) 
    outsign_i_2
       (.I0(p_0_in[1]),
        .I1(outsign2),
        .I2(\divisor_reg[62]_0 [31]),
        .I3(\dividend_reg[31]_0 [31]),
        .I4(p_0_in[3]),
        .O(outsign0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_3
       (.I0(outsign_i_4_n_1),
        .I1(outsign_i_5_n_1),
        .I2(\divisor_reg[62]_0 [25]),
        .I3(\divisor_reg[62]_0 [24]),
        .I4(\divisor_reg[62]_0 [23]),
        .I5(\divisor_reg[62]_0 [22]),
        .O(outsign2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outsign_i_4
       (.I0(outsign_i_6_n_1),
        .I1(\divisor_reg[62]_0 [26]),
        .I2(\divisor_reg[62]_0 [27]),
        .I3(\divisor_reg[62]_0 [28]),
        .I4(\divisor_reg[62]_0 [29]),
        .O(outsign_i_4_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_5
       (.I0(\divisor_reg[62]_0 [17]),
        .I1(\divisor_reg[62]_0 [16]),
        .I2(outsign_i_7_n_1),
        .I3(outsign_i_8_n_1),
        .I4(outsign_i_9_n_1),
        .I5(outsign_i_10_n_1),
        .O(outsign_i_5_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_6
       (.I0(\divisor_reg[62]_0 [18]),
        .I1(\divisor_reg[62]_0 [19]),
        .I2(\divisor_reg[62]_0 [20]),
        .I3(\divisor_reg[62]_0 [21]),
        .I4(\divisor_reg[62]_0 [31]),
        .I5(\divisor_reg[62]_0 [30]),
        .O(outsign_i_6_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_7
       (.I0(\divisor_reg[62]_0 [7]),
        .I1(\divisor_reg[62]_0 [6]),
        .I2(\divisor_reg[62]_0 [5]),
        .I3(\divisor_reg[62]_0 [4]),
        .O(outsign_i_7_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_8
       (.I0(\divisor_reg[62]_0 [3]),
        .I1(\divisor_reg[62]_0 [2]),
        .I2(\divisor_reg[62]_0 [1]),
        .I3(\divisor_reg[62]_0 [0]),
        .O(outsign_i_8_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_9
       (.I0(\divisor_reg[62]_0 [15]),
        .I1(\divisor_reg[62]_0 [14]),
        .I2(\divisor_reg[62]_0 [13]),
        .I3(\divisor_reg[62]_0 [12]),
        .O(outsign_i_9_n_1));
  FDRE outsign_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(outsign_i_1_n_1),
        .Q(outsign_reg_n_1),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \pcpi_rd[0]_i_1 
       (.I0(\quotient_reg_n_1_[0] ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(\dividend_reg_n_1_[0] ),
        .O(\pcpi_rd[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[10]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_7 ),
        .I1(pcpi_rd10_in[10]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[10] ),
        .I5(\quotient_reg_n_1_[10] ),
        .O(\pcpi_rd[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[11]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_6 ),
        .I1(pcpi_rd10_in[11]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[11] ),
        .I5(\quotient_reg_n_1_[11] ),
        .O(\pcpi_rd[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[12]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_5 ),
        .I1(pcpi_rd10_in[12]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[12] ),
        .I5(\quotient_reg_n_1_[12] ),
        .O(\pcpi_rd[12]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_10 
       (.I0(\quotient_reg_n_1_[10] ),
        .O(\pcpi_rd[12]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_11 
       (.I0(\quotient_reg_n_1_[9] ),
        .O(\pcpi_rd[12]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_4 
       (.I0(\dividend_reg_n_1_[12] ),
        .O(\pcpi_rd[12]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_5 
       (.I0(\dividend_reg_n_1_[11] ),
        .O(\pcpi_rd[12]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_6 
       (.I0(\dividend_reg_n_1_[10] ),
        .O(\pcpi_rd[12]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_7 
       (.I0(\dividend_reg_n_1_[9] ),
        .O(\pcpi_rd[12]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_8 
       (.I0(\quotient_reg_n_1_[12] ),
        .O(\pcpi_rd[12]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_9 
       (.I0(\quotient_reg_n_1_[11] ),
        .O(\pcpi_rd[12]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[13]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_8 ),
        .I1(pcpi_rd10_in[13]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[13] ),
        .I5(\quotient_reg_n_1_[13] ),
        .O(\pcpi_rd[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[14]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_7 ),
        .I1(pcpi_rd10_in[14]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[14] ),
        .I5(\quotient_reg_n_1_[14] ),
        .O(\pcpi_rd[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[15]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_6 ),
        .I1(pcpi_rd10_in[15]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[15] ),
        .I5(\quotient_reg_n_1_[15] ),
        .O(\pcpi_rd[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[16]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_5 ),
        .I1(pcpi_rd10_in[16]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[16] ),
        .I5(\quotient_reg_n_1_[16] ),
        .O(\pcpi_rd[16]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_10 
       (.I0(\quotient_reg_n_1_[14] ),
        .O(\pcpi_rd[16]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_11 
       (.I0(\quotient_reg_n_1_[13] ),
        .O(\pcpi_rd[16]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_4 
       (.I0(\dividend_reg_n_1_[16] ),
        .O(\pcpi_rd[16]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_5 
       (.I0(\dividend_reg_n_1_[15] ),
        .O(\pcpi_rd[16]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_6 
       (.I0(\dividend_reg_n_1_[14] ),
        .O(\pcpi_rd[16]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_7 
       (.I0(\dividend_reg_n_1_[13] ),
        .O(\pcpi_rd[16]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_8 
       (.I0(\quotient_reg_n_1_[16] ),
        .O(\pcpi_rd[16]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_9 
       (.I0(\quotient_reg_n_1_[15] ),
        .O(\pcpi_rd[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[17]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_8 ),
        .I1(pcpi_rd10_in[17]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[17] ),
        .I5(\quotient_reg_n_1_[17] ),
        .O(\pcpi_rd[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[18]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_7 ),
        .I1(pcpi_rd10_in[18]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[18] ),
        .I5(\quotient_reg_n_1_[18] ),
        .O(\pcpi_rd[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[19]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_6 ),
        .I1(pcpi_rd10_in[19]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[19] ),
        .I5(\quotient_reg_n_1_[19] ),
        .O(\pcpi_rd[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[1]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_8 ),
        .I1(pcpi_rd10_in[1]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[1] ),
        .I5(\quotient_reg_n_1_[1] ),
        .O(\pcpi_rd[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[20]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_5 ),
        .I1(pcpi_rd10_in[20]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[20] ),
        .I5(\quotient_reg_n_1_[20] ),
        .O(\pcpi_rd[20]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_10 
       (.I0(\quotient_reg_n_1_[18] ),
        .O(\pcpi_rd[20]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_11 
       (.I0(\quotient_reg_n_1_[17] ),
        .O(\pcpi_rd[20]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_4 
       (.I0(\dividend_reg_n_1_[20] ),
        .O(\pcpi_rd[20]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_5 
       (.I0(\dividend_reg_n_1_[19] ),
        .O(\pcpi_rd[20]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_6 
       (.I0(\dividend_reg_n_1_[18] ),
        .O(\pcpi_rd[20]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_7 
       (.I0(\dividend_reg_n_1_[17] ),
        .O(\pcpi_rd[20]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_8 
       (.I0(\quotient_reg_n_1_[20] ),
        .O(\pcpi_rd[20]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_9 
       (.I0(\quotient_reg_n_1_[19] ),
        .O(\pcpi_rd[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[21]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_8 ),
        .I1(pcpi_rd10_in[21]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[21] ),
        .I5(\quotient_reg_n_1_[21] ),
        .O(\pcpi_rd[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[22]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_7 ),
        .I1(pcpi_rd10_in[22]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[22] ),
        .I5(\quotient_reg_n_1_[22] ),
        .O(\pcpi_rd[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[23]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_6 ),
        .I1(pcpi_rd10_in[23]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[23] ),
        .I5(\quotient_reg_n_1_[23] ),
        .O(\pcpi_rd[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[24]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_5 ),
        .I1(pcpi_rd10_in[24]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[24] ),
        .I5(\quotient_reg_n_1_[24] ),
        .O(\pcpi_rd[24]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_10 
       (.I0(\quotient_reg_n_1_[22] ),
        .O(\pcpi_rd[24]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_11 
       (.I0(\quotient_reg_n_1_[21] ),
        .O(\pcpi_rd[24]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_4 
       (.I0(\dividend_reg_n_1_[24] ),
        .O(\pcpi_rd[24]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_5 
       (.I0(\dividend_reg_n_1_[23] ),
        .O(\pcpi_rd[24]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_6 
       (.I0(\dividend_reg_n_1_[22] ),
        .O(\pcpi_rd[24]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_7 
       (.I0(\dividend_reg_n_1_[21] ),
        .O(\pcpi_rd[24]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_8 
       (.I0(\quotient_reg_n_1_[24] ),
        .O(\pcpi_rd[24]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_9 
       (.I0(\quotient_reg_n_1_[23] ),
        .O(\pcpi_rd[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[25]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_8 ),
        .I1(pcpi_rd10_in[25]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[25] ),
        .I5(\quotient_reg_n_1_[25] ),
        .O(\pcpi_rd[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[26]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_7 ),
        .I1(pcpi_rd10_in[26]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[26] ),
        .I5(\quotient_reg_n_1_[26] ),
        .O(\pcpi_rd[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[27]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_6 ),
        .I1(pcpi_rd10_in[27]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[27] ),
        .I5(\quotient_reg_n_1_[27] ),
        .O(\pcpi_rd[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[28]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_5 ),
        .I1(pcpi_rd10_in[28]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[28] ),
        .I5(\quotient_reg_n_1_[28] ),
        .O(\pcpi_rd[28]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_10 
       (.I0(\quotient_reg_n_1_[26] ),
        .O(\pcpi_rd[28]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_11 
       (.I0(\quotient_reg_n_1_[25] ),
        .O(\pcpi_rd[28]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_4 
       (.I0(\dividend_reg_n_1_[28] ),
        .O(\pcpi_rd[28]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_5 
       (.I0(\dividend_reg_n_1_[27] ),
        .O(\pcpi_rd[28]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_6 
       (.I0(\dividend_reg_n_1_[26] ),
        .O(\pcpi_rd[28]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_7 
       (.I0(\dividend_reg_n_1_[25] ),
        .O(\pcpi_rd[28]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_8 
       (.I0(\quotient_reg_n_1_[28] ),
        .O(\pcpi_rd[28]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_9 
       (.I0(\quotient_reg_n_1_[27] ),
        .O(\pcpi_rd[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[29]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_8 ),
        .I1(pcpi_rd10_in[29]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[29] ),
        .I5(\quotient_reg_n_1_[29] ),
        .O(\pcpi_rd[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[2]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_7 ),
        .I1(pcpi_rd10_in[2]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[2] ),
        .I5(\quotient_reg_n_1_[2] ),
        .O(\pcpi_rd[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[30]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_7 ),
        .I1(pcpi_rd10_in[30]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[30] ),
        .I5(\quotient_reg_n_1_[30] ),
        .O(\pcpi_rd[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[31]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_6 ),
        .I1(pcpi_rd10_in[31]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[31] ),
        .I5(\quotient_reg_n_1_[31] ),
        .O(\pcpi_rd[31]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_10 
       (.I0(\quotient_reg_n_1_[29] ),
        .O(\pcpi_rd[31]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pcpi_rd[31]_i_4 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .O(pcpi_rd1));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_5 
       (.I0(\dividend_reg_n_1_[31] ),
        .O(\pcpi_rd[31]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_6 
       (.I0(\dividend_reg_n_1_[30] ),
        .O(\pcpi_rd[31]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_7 
       (.I0(\dividend_reg_n_1_[29] ),
        .O(\pcpi_rd[31]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_8 
       (.I0(\quotient_reg_n_1_[31] ),
        .O(\pcpi_rd[31]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_9 
       (.I0(\quotient_reg_n_1_[30] ),
        .O(\pcpi_rd[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[3]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_6 ),
        .I1(pcpi_rd10_in[3]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[3] ),
        .I5(\quotient_reg_n_1_[3] ),
        .O(\pcpi_rd[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[4]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_5 ),
        .I1(pcpi_rd10_in[4]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[4] ),
        .I5(\quotient_reg_n_1_[4] ),
        .O(\pcpi_rd[4]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_10 
       (.I0(\quotient_reg_n_1_[4] ),
        .O(\pcpi_rd[4]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_11 
       (.I0(\quotient_reg_n_1_[3] ),
        .O(\pcpi_rd[4]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_12 
       (.I0(\quotient_reg_n_1_[2] ),
        .O(\pcpi_rd[4]_i_12_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_13 
       (.I0(\quotient_reg_n_1_[1] ),
        .O(\pcpi_rd[4]_i_13_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_4 
       (.I0(\dividend_reg_n_1_[0] ),
        .O(\pcpi_rd[4]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_5 
       (.I0(\dividend_reg_n_1_[4] ),
        .O(\pcpi_rd[4]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_6 
       (.I0(\dividend_reg_n_1_[3] ),
        .O(\pcpi_rd[4]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_7 
       (.I0(\dividend_reg_n_1_[2] ),
        .O(\pcpi_rd[4]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_8 
       (.I0(\dividend_reg_n_1_[1] ),
        .O(\pcpi_rd[4]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_9 
       (.I0(\quotient_reg_n_1_[0] ),
        .O(\pcpi_rd[4]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[5]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_8 ),
        .I1(pcpi_rd10_in[5]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[5] ),
        .I5(\quotient_reg_n_1_[5] ),
        .O(\pcpi_rd[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[6]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_7 ),
        .I1(pcpi_rd10_in[6]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[6] ),
        .I5(\quotient_reg_n_1_[6] ),
        .O(\pcpi_rd[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[7]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_6 ),
        .I1(pcpi_rd10_in[7]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[7] ),
        .I5(\quotient_reg_n_1_[7] ),
        .O(\pcpi_rd[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[8]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_5 ),
        .I1(pcpi_rd10_in[8]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[8] ),
        .I5(\quotient_reg_n_1_[8] ),
        .O(\pcpi_rd[8]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_10 
       (.I0(\quotient_reg_n_1_[6] ),
        .O(\pcpi_rd[8]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_11 
       (.I0(\quotient_reg_n_1_[5] ),
        .O(\pcpi_rd[8]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_4 
       (.I0(\dividend_reg_n_1_[8] ),
        .O(\pcpi_rd[8]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_5 
       (.I0(\dividend_reg_n_1_[7] ),
        .O(\pcpi_rd[8]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_6 
       (.I0(\dividend_reg_n_1_[6] ),
        .O(\pcpi_rd[8]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_7 
       (.I0(\dividend_reg_n_1_[5] ),
        .O(\pcpi_rd[8]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_8 
       (.I0(\quotient_reg_n_1_[8] ),
        .O(\pcpi_rd[8]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_9 
       (.I0(\quotient_reg_n_1_[7] ),
        .O(\pcpi_rd[8]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[9]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_8 ),
        .I1(pcpi_rd10_in[9]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[9] ),
        .I5(\quotient_reg_n_1_[9] ),
        .O(\pcpi_rd[9]_i_1_n_1 ));
  FDRE \pcpi_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[0]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [0]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[10]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [10]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[11]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [11]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[12]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [12]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[12]_i_2 
       (.CI(\pcpi_rd_reg[8]_i_2_n_1 ),
        .CO({\pcpi_rd_reg[12]_i_2_n_1 ,\NLW_pcpi_rd_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[12]_i_2_n_5 ,\pcpi_rd_reg[12]_i_2_n_6 ,\pcpi_rd_reg[12]_i_2_n_7 ,\pcpi_rd_reg[12]_i_2_n_8 }),
        .S({\pcpi_rd[12]_i_4_n_1 ,\pcpi_rd[12]_i_5_n_1 ,\pcpi_rd[12]_i_6_n_1 ,\pcpi_rd[12]_i_7_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[12]_i_3 
       (.CI(\pcpi_rd_reg[8]_i_3_n_1 ),
        .CO({\pcpi_rd_reg[12]_i_3_n_1 ,\NLW_pcpi_rd_reg[12]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[12:9]),
        .S({\pcpi_rd[12]_i_8_n_1 ,\pcpi_rd[12]_i_9_n_1 ,\pcpi_rd[12]_i_10_n_1 ,\pcpi_rd[12]_i_11_n_1 }));
  FDRE \pcpi_rd_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[13]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [13]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[14]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [14]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[15]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [15]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[16]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [16]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[16]_i_2 
       (.CI(\pcpi_rd_reg[12]_i_2_n_1 ),
        .CO({\pcpi_rd_reg[16]_i_2_n_1 ,\NLW_pcpi_rd_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[16]_i_2_n_5 ,\pcpi_rd_reg[16]_i_2_n_6 ,\pcpi_rd_reg[16]_i_2_n_7 ,\pcpi_rd_reg[16]_i_2_n_8 }),
        .S({\pcpi_rd[16]_i_4_n_1 ,\pcpi_rd[16]_i_5_n_1 ,\pcpi_rd[16]_i_6_n_1 ,\pcpi_rd[16]_i_7_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[16]_i_3 
       (.CI(\pcpi_rd_reg[12]_i_3_n_1 ),
        .CO({\pcpi_rd_reg[16]_i_3_n_1 ,\NLW_pcpi_rd_reg[16]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[16:13]),
        .S({\pcpi_rd[16]_i_8_n_1 ,\pcpi_rd[16]_i_9_n_1 ,\pcpi_rd[16]_i_10_n_1 ,\pcpi_rd[16]_i_11_n_1 }));
  FDRE \pcpi_rd_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[17]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [17]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[18]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [18]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[19]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [19]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[1]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [1]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[20]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [20]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[20]_i_2 
       (.CI(\pcpi_rd_reg[16]_i_2_n_1 ),
        .CO({\pcpi_rd_reg[20]_i_2_n_1 ,\NLW_pcpi_rd_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[20]_i_2_n_5 ,\pcpi_rd_reg[20]_i_2_n_6 ,\pcpi_rd_reg[20]_i_2_n_7 ,\pcpi_rd_reg[20]_i_2_n_8 }),
        .S({\pcpi_rd[20]_i_4_n_1 ,\pcpi_rd[20]_i_5_n_1 ,\pcpi_rd[20]_i_6_n_1 ,\pcpi_rd[20]_i_7_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[20]_i_3 
       (.CI(\pcpi_rd_reg[16]_i_3_n_1 ),
        .CO({\pcpi_rd_reg[20]_i_3_n_1 ,\NLW_pcpi_rd_reg[20]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[20:17]),
        .S({\pcpi_rd[20]_i_8_n_1 ,\pcpi_rd[20]_i_9_n_1 ,\pcpi_rd[20]_i_10_n_1 ,\pcpi_rd[20]_i_11_n_1 }));
  FDRE \pcpi_rd_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[21]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [21]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[22]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [22]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[23]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [23]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[24]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [24]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[24]_i_2 
       (.CI(\pcpi_rd_reg[20]_i_2_n_1 ),
        .CO({\pcpi_rd_reg[24]_i_2_n_1 ,\NLW_pcpi_rd_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[24]_i_2_n_5 ,\pcpi_rd_reg[24]_i_2_n_6 ,\pcpi_rd_reg[24]_i_2_n_7 ,\pcpi_rd_reg[24]_i_2_n_8 }),
        .S({\pcpi_rd[24]_i_4_n_1 ,\pcpi_rd[24]_i_5_n_1 ,\pcpi_rd[24]_i_6_n_1 ,\pcpi_rd[24]_i_7_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[24]_i_3 
       (.CI(\pcpi_rd_reg[20]_i_3_n_1 ),
        .CO({\pcpi_rd_reg[24]_i_3_n_1 ,\NLW_pcpi_rd_reg[24]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[24:21]),
        .S({\pcpi_rd[24]_i_8_n_1 ,\pcpi_rd[24]_i_9_n_1 ,\pcpi_rd[24]_i_10_n_1 ,\pcpi_rd[24]_i_11_n_1 }));
  FDRE \pcpi_rd_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[25]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [25]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[26]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [26]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[27]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [27]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[28]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [28]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[28]_i_2 
       (.CI(\pcpi_rd_reg[24]_i_2_n_1 ),
        .CO({\pcpi_rd_reg[28]_i_2_n_1 ,\NLW_pcpi_rd_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[28]_i_2_n_5 ,\pcpi_rd_reg[28]_i_2_n_6 ,\pcpi_rd_reg[28]_i_2_n_7 ,\pcpi_rd_reg[28]_i_2_n_8 }),
        .S({\pcpi_rd[28]_i_4_n_1 ,\pcpi_rd[28]_i_5_n_1 ,\pcpi_rd[28]_i_6_n_1 ,\pcpi_rd[28]_i_7_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[28]_i_3 
       (.CI(\pcpi_rd_reg[24]_i_3_n_1 ),
        .CO({\pcpi_rd_reg[28]_i_3_n_1 ,\NLW_pcpi_rd_reg[28]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[28:25]),
        .S({\pcpi_rd[28]_i_8_n_1 ,\pcpi_rd[28]_i_9_n_1 ,\pcpi_rd[28]_i_10_n_1 ,\pcpi_rd[28]_i_11_n_1 }));
  FDRE \pcpi_rd_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[29]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [29]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[2]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [2]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[30]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [30]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[31]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [31]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[31]_i_2 
       (.CI(\pcpi_rd_reg[28]_i_2_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[31]_i_2_n_6 ,\pcpi_rd_reg[31]_i_2_n_7 ,\pcpi_rd_reg[31]_i_2_n_8 }),
        .S({\<const0> ,\pcpi_rd[31]_i_5_n_1 ,\pcpi_rd[31]_i_6_n_1 ,\pcpi_rd[31]_i_7_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[31]_i_3 
       (.CI(\pcpi_rd_reg[28]_i_3_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[31:29]),
        .S({\<const0> ,\pcpi_rd[31]_i_8_n_1 ,\pcpi_rd[31]_i_9_n_1 ,\pcpi_rd[31]_i_10_n_1 }));
  FDRE \pcpi_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[3]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [3]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[4]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [4]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\pcpi_rd_reg[4]_i_2_n_1 ,\NLW_pcpi_rd_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\pcpi_rd[4]_i_4_n_1 ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[4]_i_2_n_5 ,\pcpi_rd_reg[4]_i_2_n_6 ,\pcpi_rd_reg[4]_i_2_n_7 ,\pcpi_rd_reg[4]_i_2_n_8 }),
        .S({\pcpi_rd[4]_i_5_n_1 ,\pcpi_rd[4]_i_6_n_1 ,\pcpi_rd[4]_i_7_n_1 ,\pcpi_rd[4]_i_8_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[4]_i_3 
       (.CI(\<const0> ),
        .CO({\pcpi_rd_reg[4]_i_3_n_1 ,\NLW_pcpi_rd_reg[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\pcpi_rd[4]_i_9_n_1 ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[4:1]),
        .S({\pcpi_rd[4]_i_10_n_1 ,\pcpi_rd[4]_i_11_n_1 ,\pcpi_rd[4]_i_12_n_1 ,\pcpi_rd[4]_i_13_n_1 }));
  FDRE \pcpi_rd_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[5]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [5]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[6]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [6]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[7]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [7]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[8]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [8]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[8]_i_2 
       (.CI(\pcpi_rd_reg[4]_i_2_n_1 ),
        .CO({\pcpi_rd_reg[8]_i_2_n_1 ,\NLW_pcpi_rd_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[8]_i_2_n_5 ,\pcpi_rd_reg[8]_i_2_n_6 ,\pcpi_rd_reg[8]_i_2_n_7 ,\pcpi_rd_reg[8]_i_2_n_8 }),
        .S({\pcpi_rd[8]_i_4_n_1 ,\pcpi_rd[8]_i_5_n_1 ,\pcpi_rd[8]_i_6_n_1 ,\pcpi_rd[8]_i_7_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[8]_i_3 
       (.CI(\pcpi_rd_reg[4]_i_3_n_1 ),
        .CO({\pcpi_rd_reg[8]_i_3_n_1 ,\NLW_pcpi_rd_reg[8]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[8:5]),
        .S({\pcpi_rd[8]_i_8_n_1 ,\pcpi_rd[8]_i_9_n_1 ,\pcpi_rd[8]_i_10_n_1 ,\pcpi_rd[8]_i_11_n_1 }));
  FDRE \pcpi_rd_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[9]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [9]),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    pcpi_ready_i_1
       (.I0(pcpi_div_wait),
        .I1(pcpi_wait_q),
        .I2(sys_rst_int),
        .I3(boot_reset),
        .I4(\quotient_msk_reg[16]_0 ),
        .O(pcpi_ready_i_1_n_1));
  FDRE pcpi_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_ready_i_1_n_1),
        .Q(pcpi_div_ready),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \pcpi_timeout_counter[3]_i_1 
       (.I0(pcpi_div_wait),
        .I1(\pcpi_timeout_counter_reg[0] ),
        .I2(sys_rst_int),
        .I3(boot_reset),
        .O(SS));
  LUT2 #(
    .INIT(4'h1)) 
    pcpi_valid_i_2
       (.I0(pcpi_div_ready),
        .I1(\cpu_state_reg[7]_0 ),
        .O(pcpi_ready_reg_0));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    pcpi_wait_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .I2(instr_remu),
        .I3(p_0_in[2]),
        .I4(sys_rst_int),
        .I5(boot_reset),
        .O(pcpi_wait0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h02)) 
    pcpi_wait_q_i_1
       (.I0(pcpi_div_wait),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .O(pcpi_wait_q0));
  FDRE pcpi_wait_q_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_wait_q0),
        .Q(pcpi_wait_q),
        .R(\<const0> ));
  FDRE pcpi_wait_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_wait0),
        .Q(pcpi_div_wait),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[0]_i_1 
       (.I0(\quotient_reg_n_1_[0] ),
        .I1(\quotient_msk_reg_n_1_[0] ),
        .O(\quotient[0]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[10]_i_1 
       (.I0(\quotient_reg_n_1_[10] ),
        .I1(\quotient_msk_reg_n_1_[10] ),
        .O(\quotient[10]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[11]_i_1 
       (.I0(\quotient_reg_n_1_[11] ),
        .I1(\quotient_msk_reg_n_1_[11] ),
        .O(\quotient[11]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[12]_i_1 
       (.I0(\quotient_reg_n_1_[12] ),
        .I1(\quotient_msk_reg_n_1_[12] ),
        .O(\quotient[12]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[13]_i_1 
       (.I0(\quotient_reg_n_1_[13] ),
        .I1(\quotient_msk_reg_n_1_[13] ),
        .O(\quotient[13]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[14]_i_1 
       (.I0(\quotient_reg_n_1_[14] ),
        .I1(\quotient_msk_reg_n_1_[14] ),
        .O(\quotient[14]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[15]_i_1 
       (.I0(\quotient_reg_n_1_[15] ),
        .I1(\quotient_msk_reg_n_1_[15] ),
        .O(\quotient[15]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[16]_i_1 
       (.I0(\quotient_reg_n_1_[16] ),
        .I1(\quotient_msk_reg_n_1_[16] ),
        .O(\quotient[16]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[17]_i_1 
       (.I0(\quotient_reg_n_1_[17] ),
        .I1(\quotient_msk_reg_n_1_[17] ),
        .O(\quotient[17]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[18]_i_1 
       (.I0(\quotient_reg_n_1_[18] ),
        .I1(\quotient_msk_reg_n_1_[18] ),
        .O(\quotient[18]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[19]_i_1 
       (.I0(\quotient_reg_n_1_[19] ),
        .I1(\quotient_msk_reg_n_1_[19] ),
        .O(\quotient[19]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[1]_i_1 
       (.I0(\quotient_reg_n_1_[1] ),
        .I1(\quotient_msk_reg_n_1_[1] ),
        .O(\quotient[1]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[20]_i_1 
       (.I0(\quotient_reg_n_1_[20] ),
        .I1(\quotient_msk_reg_n_1_[20] ),
        .O(\quotient[20]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[21]_i_1 
       (.I0(\quotient_reg_n_1_[21] ),
        .I1(\quotient_msk_reg_n_1_[21] ),
        .O(\quotient[21]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[22]_i_1 
       (.I0(\quotient_reg_n_1_[22] ),
        .I1(\quotient_msk_reg_n_1_[22] ),
        .O(\quotient[22]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[23]_i_1 
       (.I0(\quotient_reg_n_1_[23] ),
        .I1(\quotient_msk_reg_n_1_[23] ),
        .O(\quotient[23]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[24]_i_1 
       (.I0(\quotient_reg_n_1_[24] ),
        .I1(\quotient_msk_reg_n_1_[24] ),
        .O(\quotient[24]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[25]_i_1 
       (.I0(\quotient_reg_n_1_[25] ),
        .I1(\quotient_msk_reg_n_1_[25] ),
        .O(\quotient[25]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[26]_i_1 
       (.I0(\quotient_reg_n_1_[26] ),
        .I1(\quotient_msk_reg_n_1_[26] ),
        .O(\quotient[26]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[27]_i_1 
       (.I0(\quotient_reg_n_1_[27] ),
        .I1(\quotient_msk_reg_n_1_[27] ),
        .O(\quotient[27]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[28]_i_1 
       (.I0(\quotient_reg_n_1_[28] ),
        .I1(\quotient_msk_reg_n_1_[28] ),
        .O(\quotient[28]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[29]_i_1 
       (.I0(\quotient_reg_n_1_[29] ),
        .I1(\quotient_msk_reg_n_1_[29] ),
        .O(\quotient[29]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[2]_i_1 
       (.I0(\quotient_reg_n_1_[2] ),
        .I1(\quotient_msk_reg_n_1_[2] ),
        .O(\quotient[2]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[30]_i_1 
       (.I0(\quotient_reg_n_1_[30] ),
        .I1(\quotient_msk_reg_n_1_[30] ),
        .O(\quotient[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \quotient[31]_i_1 
       (.I0(boot_reset),
        .I1(sys_rst_int),
        .I2(\quotient_msk_reg[16]_0 ),
        .I3(\dividend_reg[31]_i_3_n_1 ),
        .O(quotient));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[31]_i_2 
       (.I0(\quotient_reg_n_1_[31] ),
        .I1(\quotient_msk_reg_n_1_[31] ),
        .O(\quotient[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[3]_i_1 
       (.I0(\quotient_reg_n_1_[3] ),
        .I1(\quotient_msk_reg_n_1_[3] ),
        .O(\quotient[3]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[4]_i_1 
       (.I0(\quotient_reg_n_1_[4] ),
        .I1(\quotient_msk_reg_n_1_[4] ),
        .O(\quotient[4]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[5]_i_1 
       (.I0(\quotient_reg_n_1_[5] ),
        .I1(\quotient_msk_reg_n_1_[5] ),
        .O(\quotient[5]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[6]_i_1 
       (.I0(\quotient_reg_n_1_[6] ),
        .I1(\quotient_msk_reg_n_1_[6] ),
        .O(\quotient[6]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[7]_i_1 
       (.I0(\quotient_reg_n_1_[7] ),
        .I1(\quotient_msk_reg_n_1_[7] ),
        .O(\quotient[7]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[8]_i_1 
       (.I0(\quotient_reg_n_1_[8] ),
        .I1(\quotient_msk_reg_n_1_[8] ),
        .O(\quotient[8]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[9]_i_1 
       (.I0(\quotient_reg_n_1_[9] ),
        .I1(\quotient_msk_reg_n_1_[9] ),
        .O(\quotient[9]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \quotient_msk[31]_i_1 
       (.I0(boot_reset),
        .I1(sys_rst_int),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .O(\quotient_msk[31]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \quotient_msk[31]_i_10 
       (.I0(\quotient_msk_reg_n_1_[3] ),
        .I1(\quotient_msk_reg_n_1_[2] ),
        .I2(\quotient_msk_reg_n_1_[1] ),
        .I3(\quotient_msk_reg_n_1_[0] ),
        .O(\quotient_msk[31]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \quotient_msk[31]_i_3 
       (.I0(\quotient_msk[31]_i_4_n_1 ),
        .I1(\quotient_msk[31]_i_5_n_1 ),
        .I2(\quotient_msk_reg_n_1_[16] ),
        .I3(\quotient_msk_reg_n_1_[17] ),
        .I4(\quotient_msk_reg_n_1_[18] ),
        .I5(\quotient_msk[31]_i_6_n_1 ),
        .O(\quotient_msk_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \quotient_msk[31]_i_4 
       (.I0(\quotient_msk_reg_n_1_[27] ),
        .I1(\quotient_msk_reg_n_1_[28] ),
        .I2(\quotient_msk_reg_n_1_[29] ),
        .I3(\quotient_msk_reg_n_1_[30] ),
        .I4(\quotient_msk_reg_n_1_[31] ),
        .I5(running),
        .O(\quotient_msk[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \quotient_msk[31]_i_5 
       (.I0(\quotient_msk_reg_n_1_[19] ),
        .I1(\quotient_msk_reg_n_1_[20] ),
        .I2(\quotient_msk_reg_n_1_[21] ),
        .I3(\quotient_msk_reg_n_1_[22] ),
        .I4(\quotient_msk[31]_i_7_n_1 ),
        .O(\quotient_msk[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \quotient_msk[31]_i_6 
       (.I0(\quotient_msk[31]_i_8_n_1 ),
        .I1(\quotient_msk_reg_n_1_[15] ),
        .I2(\quotient_msk_reg_n_1_[14] ),
        .I3(\quotient_msk_reg_n_1_[13] ),
        .I4(\quotient_msk_reg_n_1_[12] ),
        .I5(\quotient_msk[31]_i_9_n_1 ),
        .O(\quotient_msk[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \quotient_msk[31]_i_7 
       (.I0(\quotient_msk_reg_n_1_[26] ),
        .I1(\quotient_msk_reg_n_1_[25] ),
        .I2(\quotient_msk_reg_n_1_[24] ),
        .I3(\quotient_msk_reg_n_1_[23] ),
        .O(\quotient_msk[31]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \quotient_msk[31]_i_8 
       (.I0(\quotient_msk_reg_n_1_[11] ),
        .I1(\quotient_msk_reg_n_1_[10] ),
        .I2(\quotient_msk_reg_n_1_[9] ),
        .I3(\quotient_msk_reg_n_1_[8] ),
        .O(\quotient_msk[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \quotient_msk[31]_i_9 
       (.I0(\quotient_msk_reg_n_1_[4] ),
        .I1(\quotient_msk_reg_n_1_[5] ),
        .I2(\quotient_msk_reg_n_1_[6] ),
        .I3(\quotient_msk_reg_n_1_[7] ),
        .I4(\quotient_msk[31]_i_10_n_1 ),
        .O(\quotient_msk[31]_i_9_n_1 ));
  FDRE \quotient_msk_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[1] ),
        .Q(\quotient_msk_reg_n_1_[0] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[11] ),
        .Q(\quotient_msk_reg_n_1_[10] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[12] ),
        .Q(\quotient_msk_reg_n_1_[11] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[13] ),
        .Q(\quotient_msk_reg_n_1_[12] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[14] ),
        .Q(\quotient_msk_reg_n_1_[13] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[15] ),
        .Q(\quotient_msk_reg_n_1_[14] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[16] ),
        .Q(\quotient_msk_reg_n_1_[15] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[17] ),
        .Q(\quotient_msk_reg_n_1_[16] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[18] ),
        .Q(\quotient_msk_reg_n_1_[17] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[19] ),
        .Q(\quotient_msk_reg_n_1_[18] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[20] ),
        .Q(\quotient_msk_reg_n_1_[19] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[2] ),
        .Q(\quotient_msk_reg_n_1_[1] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[21] ),
        .Q(\quotient_msk_reg_n_1_[20] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[22] ),
        .Q(\quotient_msk_reg_n_1_[21] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[23] ),
        .Q(\quotient_msk_reg_n_1_[22] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[24] ),
        .Q(\quotient_msk_reg_n_1_[23] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[25] ),
        .Q(\quotient_msk_reg_n_1_[24] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[26] ),
        .Q(\quotient_msk_reg_n_1_[25] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[27] ),
        .Q(\quotient_msk_reg_n_1_[26] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[28] ),
        .Q(\quotient_msk_reg_n_1_[27] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[29] ),
        .Q(\quotient_msk_reg_n_1_[28] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[30] ),
        .Q(\quotient_msk_reg_n_1_[29] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[3] ),
        .Q(\quotient_msk_reg_n_1_[2] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[31] ),
        .Q(\quotient_msk_reg_n_1_[30] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDSE \quotient_msk_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\<const0> ),
        .Q(\quotient_msk_reg_n_1_[31] ),
        .S(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[4] ),
        .Q(\quotient_msk_reg_n_1_[3] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[5] ),
        .Q(\quotient_msk_reg_n_1_[4] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[6] ),
        .Q(\quotient_msk_reg_n_1_[5] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[7] ),
        .Q(\quotient_msk_reg_n_1_[6] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[8] ),
        .Q(\quotient_msk_reg_n_1_[7] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[9] ),
        .Q(\quotient_msk_reg_n_1_[8] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[10] ),
        .Q(\quotient_msk_reg_n_1_[9] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[0]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[0] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[10]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[10] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[11]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[11] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[12]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[12] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[13]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[13] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[14]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[14] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[15]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[15] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[16]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[16] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[17]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[17] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[18]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[18] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[19]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[19] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[1]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[1] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[20]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[20] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[21]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[21] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[22]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[22] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[23]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[23] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[24]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[24] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[25]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[25] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[26]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[26] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[27]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[27] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[28]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[28] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[29]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[29] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[2]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[2] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[30]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[30] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[31]_i_2_n_1 ),
        .Q(\quotient_reg_n_1_[31] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[3]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[3] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[4]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[4] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[5]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[5] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[6]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[6] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[7]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[7] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[8]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[8] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[9]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[9] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    running_i_1
       (.I0(running),
        .I1(\quotient_msk_reg[16]_0 ),
        .I2(pcpi_div_wait),
        .I3(pcpi_wait_q),
        .I4(boot_reset),
        .I5(sys_rst_int),
        .O(running_i_1_n_1));
  FDRE running_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(running_i_1_n_1),
        .Q(running),
        .R(\<const0> ));
endmodule

module picorv32_pcpi_fast_mul
   (E,
    D,
    \cpu_state_reg[0] ,
    \cpu_state_reg[5] ,
    \cpu_state_reg[5]_0 ,
    instr_jalr_reg,
    cpu_rst_reg,
    \mem_state_reg[0] ,
    \cpu_state_reg[0]_0 ,
    is_lui_auipc_jal_reg,
    \active_reg[1]_0 ,
    instr_rdcycle_reg,
    mem_do_prefetch_reg,
    mem_do_prefetch_reg_0,
    mem_valid_reg,
    \cpu_state_reg[3] ,
    mem_do_rinst,
    \decoded_rs1_reg[3] ,
    \decoded_imm_uj_reg[11] ,
    instr_jal_reg,
    instr_and_reg,
    CO,
    \reg_op1_reg[19] ,
    clk_IBUF_BUFG,
    Q,
    rd_reg__0_0,
    rd0_0,
    boot_reset,
    sys_rst_int,
    \cpu_state_reg[7] ,
    \cpu_state_reg[7]_0 ,
    \cpu_state_reg[7]_1 ,
    is_lui_auipc_jal,
    is_slli_srli_srai,
    is_jalr_addi_slti_sltiu_xori_ori_andi,
    \active[0]_i_4_0 ,
    rd_reg__0_1,
    \active[0]_i_2_0 ,
    rd0__0_i_23_0,
    \reg_out_reg[7] ,
    instr_rdcycle,
    \reg_out_reg[0] ,
    \reg_out_reg[0]_0 ,
    \reg_out_reg[31] ,
    rd0__0_0,
    S,
    \reg_out_reg[1] ,
    O,
    \reg_out_reg[2] ,
    \reg_out_reg[3] ,
    \reg_out_reg[7]_0 ,
    \reg_out_reg[4] ,
    \reg_out_reg[7]_1 ,
    \reg_out_reg[5] ,
    \reg_out_reg[6] ,
    \reg_out_reg[7]_2 ,
    \reg_out_reg[11] ,
    \reg_out_reg[8] ,
    \reg_out_reg[8]_0 ,
    \reg_out_reg[9] ,
    \reg_out_reg[9]_0 ,
    \reg_out_reg[10] ,
    \reg_out_reg[10]_0 ,
    \reg_out_reg[11]_0 ,
    \reg_out_reg[11]_1 ,
    \reg_out_reg[15] ,
    \reg_out_reg[12] ,
    \reg_out_reg[12]_0 ,
    \reg_out_reg[13] ,
    \reg_out_reg[13]_0 ,
    \reg_out_reg[14] ,
    \reg_out_reg[14]_0 ,
    \reg_out_reg[15]_0 ,
    \reg_out_reg[15]_1 ,
    \reg_out_reg[16] ,
    \reg_out_reg[19] ,
    \reg_out_reg[16]_0 ,
    \reg_out_reg[17] ,
    \reg_out_reg[17]_0 ,
    \reg_out_reg[18] ,
    \reg_out_reg[18]_0 ,
    \reg_out_reg[19]_0 ,
    \reg_out_reg[19]_1 ,
    \reg_out_reg[20] ,
    \reg_out_reg[23] ,
    \reg_out_reg[20]_0 ,
    \reg_out_reg[21] ,
    \reg_out_reg[21]_0 ,
    \reg_out_reg[22] ,
    \reg_out_reg[22]_0 ,
    \reg_out_reg[23]_0 ,
    \reg_out_reg[23]_1 ,
    \reg_out_reg[27] ,
    \reg_out_reg[24] ,
    \reg_out_reg[24]_0 ,
    \reg_out_reg[25] ,
    \reg_out_reg[25]_0 ,
    \reg_out_reg[26] ,
    \reg_out_reg[26]_0 ,
    \reg_out_reg[27]_0 ,
    \reg_out_reg[27]_1 ,
    \reg_out_reg[31]_0 ,
    \reg_out_reg[28] ,
    \reg_out_reg[28]_0 ,
    \reg_out_reg[29] ,
    \reg_out_reg[29]_0 ,
    \reg_out_reg[30] ,
    \reg_out_reg[30]_0 ,
    \reg_out_reg[31]_1 ,
    \reg_out_reg[31]_2 ,
    rd0__0_1,
    rd0__0_2,
    rd0__0_3,
    mem_do_rdata_i_3,
    mem_do_rdata_i_3_0,
    mem_do_rdata_i_3_1,
    cpu_valid,
    \decoded_imm_uj_reg[29] ,
    mem_do_rinst_reg,
    instr_jal,
    pcpi_div_ready,
    mem_do_rinst_i_3_0,
    pcpi_timeout,
    instr_ecall_ebreak,
    \cpu_state_reg[6] ,
    reg_op11,
    instr_lui,
    reg_sh1,
    decoded_imm_uj,
    rd0_1,
    instr_sltiu,
    instr_slti,
    instr_xori,
    DI,
    instr_blt,
    instr_srli,
    instr_bgeu,
    instr_beq,
    instr_srl,
    instr_srai,
    instr_add,
    instr_sb,
    instr_rdinstrh,
    instr_rdinstr,
    instr_bne,
    instr_bge,
    instr_sltu,
    instr_slt,
    instr_sh,
    instr_sw,
    instr_rdcycleh,
    instr_auipc,
    instr_bltu,
    instr_ori,
    instr_addi,
    instr_lh,
    instr_lhu,
    instr_lbu,
    instr_lw,
    instr_slli,
    instr_sll,
    instr_and,
    instr_andi,
    instr_or,
    instr_sra,
    instr_xor,
    instr_lb,
    decoded_rs1,
    SR);
  output [0:0]E;
  output [16:0]D;
  output [0:0]\cpu_state_reg[0] ;
  output [16:0]\cpu_state_reg[5] ;
  output [0:0]\cpu_state_reg[5]_0 ;
  output instr_jalr_reg;
  output cpu_rst_reg;
  output \mem_state_reg[0] ;
  output \cpu_state_reg[0]_0 ;
  output is_lui_auipc_jal_reg;
  output [0:0]\active_reg[1]_0 ;
  output [31:0]instr_rdcycle_reg;
  output mem_do_prefetch_reg;
  output mem_do_prefetch_reg_0;
  output mem_valid_reg;
  output [0:0]\cpu_state_reg[3] ;
  output mem_do_rinst;
  output \decoded_rs1_reg[3] ;
  output \decoded_imm_uj_reg[11] ;
  output instr_jal_reg;
  output instr_and_reg;
  output [0:0]CO;
  output [2:0]\reg_op1_reg[19] ;
  input clk_IBUF_BUFG;
  input [31:0]Q;
  input [14:0]rd_reg__0_0;
  input [5:0]rd0_0;
  input boot_reset;
  input sys_rst_int;
  input \cpu_state_reg[7] ;
  input \cpu_state_reg[7]_0 ;
  input \cpu_state_reg[7]_1 ;
  input is_lui_auipc_jal;
  input is_slli_srli_srai;
  input is_jalr_addi_slti_sltiu_xori_ori_andi;
  input [14:0]\active[0]_i_4_0 ;
  input rd_reg__0_1;
  input \active[0]_i_2_0 ;
  input [19:0]rd0__0_i_23_0;
  input [7:0]\reg_out_reg[7] ;
  input instr_rdcycle;
  input \reg_out_reg[0] ;
  input \reg_out_reg[0]_0 ;
  input [31:0]\reg_out_reg[31] ;
  input [15:0]rd0__0_0;
  input [2:0]S;
  input \reg_out_reg[1] ;
  input [2:0]O;
  input \reg_out_reg[2] ;
  input \reg_out_reg[3] ;
  input [3:0]\reg_out_reg[7]_0 ;
  input \reg_out_reg[4] ;
  input [2:0]\reg_out_reg[7]_1 ;
  input \reg_out_reg[5] ;
  input \reg_out_reg[6] ;
  input \reg_out_reg[7]_2 ;
  input [3:0]\reg_out_reg[11] ;
  input \reg_out_reg[8] ;
  input \reg_out_reg[8]_0 ;
  input \reg_out_reg[9] ;
  input \reg_out_reg[9]_0 ;
  input \reg_out_reg[10] ;
  input \reg_out_reg[10]_0 ;
  input \reg_out_reg[11]_0 ;
  input \reg_out_reg[11]_1 ;
  input [3:0]\reg_out_reg[15] ;
  input \reg_out_reg[12] ;
  input \reg_out_reg[12]_0 ;
  input \reg_out_reg[13] ;
  input \reg_out_reg[13]_0 ;
  input \reg_out_reg[14] ;
  input \reg_out_reg[14]_0 ;
  input \reg_out_reg[15]_0 ;
  input \reg_out_reg[15]_1 ;
  input \reg_out_reg[16] ;
  input [3:0]\reg_out_reg[19] ;
  input \reg_out_reg[16]_0 ;
  input \reg_out_reg[17] ;
  input \reg_out_reg[17]_0 ;
  input \reg_out_reg[18] ;
  input \reg_out_reg[18]_0 ;
  input \reg_out_reg[19]_0 ;
  input \reg_out_reg[19]_1 ;
  input \reg_out_reg[20] ;
  input [3:0]\reg_out_reg[23] ;
  input \reg_out_reg[20]_0 ;
  input \reg_out_reg[21] ;
  input \reg_out_reg[21]_0 ;
  input \reg_out_reg[22] ;
  input \reg_out_reg[22]_0 ;
  input \reg_out_reg[23]_0 ;
  input \reg_out_reg[23]_1 ;
  input [3:0]\reg_out_reg[27] ;
  input \reg_out_reg[24] ;
  input \reg_out_reg[24]_0 ;
  input \reg_out_reg[25] ;
  input \reg_out_reg[25]_0 ;
  input \reg_out_reg[26] ;
  input \reg_out_reg[26]_0 ;
  input \reg_out_reg[27]_0 ;
  input \reg_out_reg[27]_1 ;
  input [3:0]\reg_out_reg[31]_0 ;
  input \reg_out_reg[28] ;
  input \reg_out_reg[28]_0 ;
  input \reg_out_reg[29] ;
  input \reg_out_reg[29]_0 ;
  input \reg_out_reg[30] ;
  input \reg_out_reg[30]_0 ;
  input \reg_out_reg[31]_1 ;
  input \reg_out_reg[31]_2 ;
  input rd0__0_1;
  input rd0__0_2;
  input rd0__0_3;
  input mem_do_rdata_i_3;
  input mem_do_rdata_i_3_0;
  input mem_do_rdata_i_3_1;
  input cpu_valid;
  input \decoded_imm_uj_reg[29] ;
  input mem_do_rinst_reg;
  input instr_jal;
  input pcpi_div_ready;
  input mem_do_rinst_i_3_0;
  input pcpi_timeout;
  input instr_ecall_ebreak;
  input \cpu_state_reg[6] ;
  input [16:0]reg_op11;
  input instr_lui;
  input [16:0]reg_sh1;
  input [4:0]decoded_imm_uj;
  input rd0_1;
  input instr_sltiu;
  input instr_slti;
  input instr_xori;
  input [0:0]DI;
  input instr_blt;
  input instr_srli;
  input instr_bgeu;
  input instr_beq;
  input instr_srl;
  input instr_srai;
  input instr_add;
  input instr_sb;
  input instr_rdinstrh;
  input instr_rdinstr;
  input instr_bne;
  input instr_bge;
  input instr_sltu;
  input instr_slt;
  input instr_sh;
  input instr_sw;
  input instr_rdcycleh;
  input instr_auipc;
  input instr_bltu;
  input instr_ori;
  input instr_addi;
  input instr_lh;
  input instr_lhu;
  input instr_lbu;
  input instr_lw;
  input instr_slli;
  input instr_sll;
  input instr_and;
  input instr_andi;
  input instr_or;
  input instr_sra;
  input instr_xor;
  input instr_lb;
  input [4:0]decoded_rs1;
  input [0:0]SR;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire GND_2;
  wire [2:0]O;
  wire [31:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire VCC_2;
  wire [0:0]active;
  wire \active[0]_i_2_0 ;
  wire [14:0]\active[0]_i_4_0 ;
  wire \active[0]_i_6_n_1 ;
  wire [0:0]\active_reg[1]_0 ;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire cpu_rst_reg;
  wire \cpu_state[6]_i_2_n_1 ;
  wire [0:0]\cpu_state_reg[0] ;
  wire \cpu_state_reg[0]_0 ;
  wire [0:0]\cpu_state_reg[3] ;
  wire [16:0]\cpu_state_reg[5] ;
  wire [0:0]\cpu_state_reg[5]_0 ;
  wire \cpu_state_reg[6] ;
  wire \cpu_state_reg[7] ;
  wire \cpu_state_reg[7]_0 ;
  wire \cpu_state_reg[7]_1 ;
  wire cpu_valid;
  wire [4:0]decoded_imm_uj;
  wire \decoded_imm_uj_reg[11] ;
  wire \decoded_imm_uj_reg[29] ;
  wire [4:0]decoded_rs1;
  wire \decoded_rs1_reg[3] ;
  wire instr_add;
  wire instr_addi;
  wire instr_and;
  wire instr_and_reg;
  wire instr_andi;
  wire instr_any_mulh;
  wire instr_auipc;
  wire instr_beq;
  wire instr_bge;
  wire instr_bgeu;
  wire instr_blt;
  wire instr_bltu;
  wire instr_bne;
  wire instr_ecall_ebreak;
  wire instr_jal;
  wire instr_jal_reg;
  wire instr_jalr_reg;
  wire instr_lb;
  wire instr_lbu;
  wire instr_lh;
  wire instr_lhu;
  wire instr_lui;
  wire instr_lw;
  wire instr_mulh1;
  wire instr_or;
  wire instr_ori;
  wire instr_rdcycle;
  wire [31:0]instr_rdcycle_reg;
  wire instr_rdcycleh;
  wire instr_rdinstr;
  wire instr_rdinstrh;
  wire instr_sb;
  wire instr_sh;
  wire instr_sll;
  wire instr_slli;
  wire instr_slt;
  wire instr_slti;
  wire instr_sltiu;
  wire instr_sltu;
  wire instr_sra;
  wire instr_srai;
  wire instr_srl;
  wire instr_srli;
  wire instr_sw;
  wire instr_xor;
  wire instr_xori;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_reg;
  wire is_slli_srli_srai;
  wire mem_do_prefetch_reg;
  wire mem_do_prefetch_reg_0;
  wire mem_do_rdata_i_3;
  wire mem_do_rdata_i_3_0;
  wire mem_do_rdata_i_3_1;
  wire mem_do_rinst;
  wire mem_do_rinst_i_3_0;
  wire mem_do_rinst_i_8_n_1;
  wire mem_do_rinst_reg;
  wire \mem_state_reg[0] ;
  wire mem_valid_reg;
  wire pcpi_div_ready;
  wire pcpi_insn_valid0;
  wire pcpi_insn_valid1;
  wire pcpi_timeout;
  wire pcpi_valid13_out;
  wire [5:0]rd0_0;
  wire rd0_1;
  wire [15:0]rd0__0_0;
  wire rd0__0_1;
  wire rd0__0_2;
  wire rd0__0_3;
  wire rd0__0_i_19_n_1;
  wire rd0__0_i_22_n_1;
  wire [19:0]rd0__0_i_23_0;
  wire rd0__0_i_23_n_8;
  wire rd0__0_i_24_n_1;
  wire rd0__0_i_25_n_1;
  wire rd0__0_i_25_n_5;
  wire rd0__0_i_25_n_6;
  wire rd0__0_i_25_n_7;
  wire rd0__0_i_25_n_8;
  wire rd0__0_i_26_n_1;
  wire rd0__0_i_27_n_1;
  wire rd0__0_i_28_n_1;
  wire rd0__0_i_29_n_1;
  wire rd0__0_i_30_n_1;
  wire rd0__0_i_30_n_5;
  wire rd0__0_i_30_n_6;
  wire rd0__0_i_30_n_7;
  wire rd0__0_i_30_n_8;
  wire rd0__0_i_31_n_1;
  wire rd0__0_i_32_n_1;
  wire rd0__0_i_33_n_1;
  wire rd0__0_i_34_n_1;
  wire rd0__0_i_35_n_1;
  wire rd0__0_i_35_n_5;
  wire rd0__0_i_35_n_6;
  wire rd0__0_i_35_n_7;
  wire rd0__0_i_35_n_8;
  wire rd0__0_i_36_n_1;
  wire rd0__0_i_37_n_1;
  wire rd0__0_i_38_n_1;
  wire rd0__0_i_39_n_1;
  wire rd0__0_i_40_n_1;
  wire rd0__0_i_40_n_5;
  wire rd0__0_i_40_n_6;
  wire rd0__0_i_40_n_7;
  wire rd0__0_i_40_n_8;
  wire rd0__0_i_41_n_1;
  wire rd0__0_i_42_n_1;
  wire rd0__0_i_44_n_1;
  wire rd0__0_i_45_n_1;
  wire rd0__0_i_46_n_1;
  wire rd0__0_i_47_n_1;
  wire rd0__0_i_48_n_1;
  wire rd0__0_i_49_n_1;
  wire rd0__0_i_50_n_1;
  wire rd0__0_i_51_n_1;
  wire rd0__0_i_52_n_1;
  wire rd0__0_i_53_n_1;
  wire rd0__0_i_54_n_1;
  wire rd0__0_i_55_n_1;
  wire rd0__0_i_56_n_1;
  wire rd0__0_i_57_n_1;
  wire rd0__0_i_58_n_1;
  wire rd0__0_i_59_n_1;
  wire rd0__0_i_60_n_1;
  wire rd0__0_i_61_n_1;
  wire rd0__0_i_62_n_1;
  wire rd0__0_i_63_n_1;
  wire rd0__0_n_100;
  wire rd0__0_n_101;
  wire rd0__0_n_102;
  wire rd0__0_n_103;
  wire rd0__0_n_104;
  wire rd0__0_n_105;
  wire rd0__0_n_106;
  wire rd0__0_n_107;
  wire rd0__0_n_108;
  wire rd0__0_n_109;
  wire rd0__0_n_110;
  wire rd0__0_n_111;
  wire rd0__0_n_112;
  wire rd0__0_n_113;
  wire rd0__0_n_114;
  wire rd0__0_n_115;
  wire rd0__0_n_116;
  wire rd0__0_n_117;
  wire rd0__0_n_118;
  wire rd0__0_n_119;
  wire rd0__0_n_120;
  wire rd0__0_n_121;
  wire rd0__0_n_122;
  wire rd0__0_n_123;
  wire rd0__0_n_124;
  wire rd0__0_n_125;
  wire rd0__0_n_126;
  wire rd0__0_n_127;
  wire rd0__0_n_128;
  wire rd0__0_n_129;
  wire rd0__0_n_130;
  wire rd0__0_n_131;
  wire rd0__0_n_132;
  wire rd0__0_n_133;
  wire rd0__0_n_134;
  wire rd0__0_n_135;
  wire rd0__0_n_136;
  wire rd0__0_n_137;
  wire rd0__0_n_138;
  wire rd0__0_n_139;
  wire rd0__0_n_140;
  wire rd0__0_n_141;
  wire rd0__0_n_142;
  wire rd0__0_n_143;
  wire rd0__0_n_144;
  wire rd0__0_n_145;
  wire rd0__0_n_146;
  wire rd0__0_n_147;
  wire rd0__0_n_148;
  wire rd0__0_n_149;
  wire rd0__0_n_150;
  wire rd0__0_n_151;
  wire rd0__0_n_152;
  wire rd0__0_n_153;
  wire rd0__0_n_154;
  wire rd0__0_n_90;
  wire rd0__0_n_91;
  wire rd0__0_n_92;
  wire rd0__0_n_93;
  wire rd0__0_n_94;
  wire rd0__0_n_95;
  wire rd0__0_n_96;
  wire rd0__0_n_97;
  wire rd0__0_n_98;
  wire rd0__0_n_99;
  wire rd0_i_25_n_1;
  wire rd0_i_26_n_1;
  wire rd0_i_27_n_1;
  wire rd0_i_28_n_1;
  wire rd0_i_29_n_1;
  wire rd0_i_2_n_1;
  wire rd0_i_30_n_1;
  wire rd0_i_31_n_1;
  wire rd0_i_32_n_1;
  wire rd0_i_33_n_1;
  wire rd0_i_34_n_1;
  wire rd0_i_35_n_1;
  wire rd0_i_36_n_1;
  wire rd0_i_37_n_1;
  wire rd0_i_38_n_1;
  wire rd0_i_39_n_1;
  wire rd0_n_100;
  wire rd0_n_101;
  wire rd0_n_102;
  wire rd0_n_103;
  wire rd0_n_104;
  wire rd0_n_105;
  wire rd0_n_106;
  wire rd0_n_107;
  wire rd0_n_108;
  wire rd0_n_109;
  wire rd0_n_110;
  wire rd0_n_111;
  wire rd0_n_112;
  wire rd0_n_113;
  wire rd0_n_114;
  wire rd0_n_115;
  wire rd0_n_116;
  wire rd0_n_117;
  wire rd0_n_118;
  wire rd0_n_119;
  wire rd0_n_120;
  wire rd0_n_121;
  wire rd0_n_122;
  wire rd0_n_123;
  wire rd0_n_124;
  wire rd0_n_125;
  wire rd0_n_126;
  wire rd0_n_127;
  wire rd0_n_128;
  wire rd0_n_129;
  wire rd0_n_130;
  wire rd0_n_131;
  wire rd0_n_132;
  wire rd0_n_133;
  wire rd0_n_134;
  wire rd0_n_135;
  wire rd0_n_136;
  wire rd0_n_137;
  wire rd0_n_138;
  wire rd0_n_139;
  wire rd0_n_140;
  wire rd0_n_141;
  wire rd0_n_142;
  wire rd0_n_143;
  wire rd0_n_144;
  wire rd0_n_145;
  wire rd0_n_146;
  wire rd0_n_147;
  wire rd0_n_148;
  wire rd0_n_149;
  wire rd0_n_150;
  wire rd0_n_151;
  wire rd0_n_152;
  wire rd0_n_153;
  wire rd0_n_154;
  wire rd0_n_90;
  wire rd0_n_91;
  wire rd0_n_92;
  wire rd0_n_93;
  wire rd0_n_94;
  wire rd0_n_95;
  wire rd0_n_96;
  wire rd0_n_97;
  wire rd0_n_98;
  wire rd0_n_99;
  wire \rd_reg[0]__0_n_1 ;
  wire \rd_reg[10]__0_n_1 ;
  wire \rd_reg[11]__0_n_1 ;
  wire \rd_reg[12]__0_n_1 ;
  wire \rd_reg[13]__0_n_1 ;
  wire \rd_reg[14]__0_n_1 ;
  wire \rd_reg[15]__0_n_1 ;
  wire \rd_reg[16]__0_n_1 ;
  wire \rd_reg[1]__0_n_1 ;
  wire \rd_reg[2]__0_n_1 ;
  wire \rd_reg[3]__0_n_1 ;
  wire \rd_reg[4]__0_n_1 ;
  wire \rd_reg[5]__0_n_1 ;
  wire \rd_reg[6]__0_n_1 ;
  wire \rd_reg[7]__0_n_1 ;
  wire \rd_reg[8]__0_n_1 ;
  wire \rd_reg[9]__0_n_1 ;
  wire [14:0]rd_reg__0_0;
  wire rd_reg__0_1;
  wire rd_reg__0_n_100;
  wire rd_reg__0_n_101;
  wire rd_reg__0_n_102;
  wire rd_reg__0_n_103;
  wire rd_reg__0_n_104;
  wire rd_reg__0_n_105;
  wire rd_reg__0_n_106;
  wire rd_reg__0_n_60;
  wire rd_reg__0_n_61;
  wire rd_reg__0_n_62;
  wire rd_reg__0_n_63;
  wire rd_reg__0_n_64;
  wire rd_reg__0_n_65;
  wire rd_reg__0_n_66;
  wire rd_reg__0_n_67;
  wire rd_reg__0_n_68;
  wire rd_reg__0_n_69;
  wire rd_reg__0_n_70;
  wire rd_reg__0_n_71;
  wire rd_reg__0_n_72;
  wire rd_reg__0_n_73;
  wire rd_reg__0_n_74;
  wire rd_reg__0_n_75;
  wire rd_reg__0_n_76;
  wire rd_reg__0_n_77;
  wire rd_reg__0_n_78;
  wire rd_reg__0_n_79;
  wire rd_reg__0_n_80;
  wire rd_reg__0_n_81;
  wire rd_reg__0_n_82;
  wire rd_reg__0_n_83;
  wire rd_reg__0_n_84;
  wire rd_reg__0_n_85;
  wire rd_reg__0_n_86;
  wire rd_reg__0_n_87;
  wire rd_reg__0_n_88;
  wire rd_reg__0_n_89;
  wire rd_reg__0_n_90;
  wire rd_reg__0_n_91;
  wire rd_reg__0_n_92;
  wire rd_reg__0_n_93;
  wire rd_reg__0_n_94;
  wire rd_reg__0_n_95;
  wire rd_reg__0_n_96;
  wire rd_reg__0_n_97;
  wire rd_reg__0_n_98;
  wire rd_reg__0_n_99;
  wire [63:16]rd_reg__1;
  wire rd_reg_i_1_n_1;
  wire rd_reg_n_100;
  wire rd_reg_n_101;
  wire rd_reg_n_102;
  wire rd_reg_n_103;
  wire rd_reg_n_104;
  wire rd_reg_n_105;
  wire rd_reg_n_106;
  wire \rd_reg_n_1_[0] ;
  wire \rd_reg_n_1_[10] ;
  wire \rd_reg_n_1_[11] ;
  wire \rd_reg_n_1_[12] ;
  wire \rd_reg_n_1_[13] ;
  wire \rd_reg_n_1_[14] ;
  wire \rd_reg_n_1_[15] ;
  wire \rd_reg_n_1_[16] ;
  wire \rd_reg_n_1_[1] ;
  wire \rd_reg_n_1_[2] ;
  wire \rd_reg_n_1_[3] ;
  wire \rd_reg_n_1_[4] ;
  wire \rd_reg_n_1_[5] ;
  wire \rd_reg_n_1_[6] ;
  wire \rd_reg_n_1_[7] ;
  wire \rd_reg_n_1_[8] ;
  wire \rd_reg_n_1_[9] ;
  wire rd_reg_n_77;
  wire rd_reg_n_78;
  wire rd_reg_n_79;
  wire rd_reg_n_80;
  wire rd_reg_n_81;
  wire rd_reg_n_82;
  wire rd_reg_n_83;
  wire rd_reg_n_84;
  wire rd_reg_n_85;
  wire rd_reg_n_86;
  wire rd_reg_n_87;
  wire rd_reg_n_88;
  wire rd_reg_n_89;
  wire rd_reg_n_90;
  wire rd_reg_n_91;
  wire rd_reg_n_92;
  wire rd_reg_n_93;
  wire rd_reg_n_94;
  wire rd_reg_n_95;
  wire rd_reg_n_96;
  wire rd_reg_n_97;
  wire rd_reg_n_98;
  wire rd_reg_n_99;
  wire [16:0]reg_op11;
  wire [2:0]\reg_op1_reg[19] ;
  wire \reg_out[0]_i_2_n_1 ;
  wire \reg_out[0]_i_3_n_1 ;
  wire \reg_out[10]_i_2_n_1 ;
  wire \reg_out[11]_i_10_n_1 ;
  wire \reg_out[11]_i_11_n_1 ;
  wire \reg_out[11]_i_12_n_1 ;
  wire \reg_out[11]_i_13_n_1 ;
  wire \reg_out[11]_i_14_n_1 ;
  wire \reg_out[11]_i_3_n_1 ;
  wire \reg_out[11]_i_7_n_1 ;
  wire \reg_out[11]_i_8_n_1 ;
  wire \reg_out[11]_i_9_n_1 ;
  wire \reg_out[12]_i_2_n_1 ;
  wire \reg_out[13]_i_3_n_1 ;
  wire \reg_out[14]_i_2_n_1 ;
  wire \reg_out[15]_i_10_n_1 ;
  wire \reg_out[15]_i_2_n_1 ;
  wire \reg_out[15]_i_7_n_1 ;
  wire \reg_out[15]_i_8_n_1 ;
  wire \reg_out[15]_i_9_n_1 ;
  wire \reg_out[16]_i_3_n_1 ;
  wire \reg_out[17]_i_3_n_1 ;
  wire \reg_out[18]_i_2_n_1 ;
  wire \reg_out[19]_i_10_n_1 ;
  wire \reg_out[19]_i_11_n_1 ;
  wire \reg_out[19]_i_12_n_1 ;
  wire \reg_out[19]_i_13_n_1 ;
  wire \reg_out[19]_i_2_n_1 ;
  wire \reg_out[19]_i_7_n_1 ;
  wire \reg_out[19]_i_8_n_1 ;
  wire \reg_out[19]_i_9_n_1 ;
  wire \reg_out[1]_i_2_n_1 ;
  wire \reg_out[1]_i_3_n_1 ;
  wire \reg_out[20]_i_3_n_1 ;
  wire \reg_out[21]_i_3_n_1 ;
  wire \reg_out[22]_i_2_n_1 ;
  wire \reg_out[23]_i_10_n_1 ;
  wire \reg_out[23]_i_11_n_1 ;
  wire \reg_out[23]_i_12_n_1 ;
  wire \reg_out[23]_i_13_n_1 ;
  wire \reg_out[23]_i_14_n_1 ;
  wire \reg_out[23]_i_3_n_1 ;
  wire \reg_out[23]_i_7_n_1 ;
  wire \reg_out[23]_i_8_n_1 ;
  wire \reg_out[23]_i_9_n_1 ;
  wire \reg_out[24]_i_2_n_1 ;
  wire \reg_out[25]_i_3_n_1 ;
  wire \reg_out[26]_i_2_n_1 ;
  wire \reg_out[27]_i_10_n_1 ;
  wire \reg_out[27]_i_11_n_1 ;
  wire \reg_out[27]_i_12_n_1 ;
  wire \reg_out[27]_i_13_n_1 ;
  wire \reg_out[27]_i_14_n_1 ;
  wire \reg_out[27]_i_2_n_1 ;
  wire \reg_out[27]_i_7_n_1 ;
  wire \reg_out[27]_i_8_n_1 ;
  wire \reg_out[27]_i_9_n_1 ;
  wire \reg_out[28]_i_2_n_1 ;
  wire \reg_out[29]_i_3_n_1 ;
  wire \reg_out[2]_i_2_n_1 ;
  wire \reg_out[2]_i_4_n_1 ;
  wire \reg_out[30]_i_3_n_1 ;
  wire \reg_out[31]_i_10_n_1 ;
  wire \reg_out[31]_i_11_n_1 ;
  wire \reg_out[31]_i_12_n_1 ;
  wire \reg_out[31]_i_13_n_1 ;
  wire \reg_out[31]_i_14_n_1 ;
  wire \reg_out[31]_i_15_n_1 ;
  wire \reg_out[31]_i_16_n_1 ;
  wire \reg_out[31]_i_17_n_1 ;
  wire \reg_out[31]_i_3_n_1 ;
  wire \reg_out[3]_i_2_n_1 ;
  wire \reg_out[3]_i_3_n_1 ;
  wire \reg_out[3]_i_6_n_1 ;
  wire \reg_out[3]_i_7_n_1 ;
  wire \reg_out[3]_i_8_n_1 ;
  wire \reg_out[3]_i_9_n_1 ;
  wire \reg_out[4]_i_2_n_1 ;
  wire \reg_out[4]_i_4_n_1 ;
  wire \reg_out[5]_i_2_n_1 ;
  wire \reg_out[5]_i_3_n_1 ;
  wire \reg_out[6]_i_2_n_1 ;
  wire \reg_out[6]_i_3_n_1 ;
  wire \reg_out[7]_i_2_n_1 ;
  wire \reg_out[7]_i_5_n_1 ;
  wire \reg_out[8]_i_2_n_1 ;
  wire \reg_out[9]_i_2_n_1 ;
  wire \reg_out_reg[0] ;
  wire \reg_out_reg[0]_0 ;
  wire \reg_out_reg[10] ;
  wire \reg_out_reg[10]_0 ;
  wire [3:0]\reg_out_reg[11] ;
  wire \reg_out_reg[11]_0 ;
  wire \reg_out_reg[11]_1 ;
  wire \reg_out_reg[11]_i_5_n_1 ;
  wire \reg_out_reg[11]_i_6_n_1 ;
  wire \reg_out_reg[12] ;
  wire \reg_out_reg[12]_0 ;
  wire \reg_out_reg[13] ;
  wire \reg_out_reg[13]_0 ;
  wire \reg_out_reg[14] ;
  wire \reg_out_reg[14]_0 ;
  wire [3:0]\reg_out_reg[15] ;
  wire \reg_out_reg[15]_0 ;
  wire \reg_out_reg[15]_1 ;
  wire \reg_out_reg[15]_i_5_n_1 ;
  wire \reg_out_reg[16] ;
  wire \reg_out_reg[16]_0 ;
  wire \reg_out_reg[17] ;
  wire \reg_out_reg[17]_0 ;
  wire \reg_out_reg[18] ;
  wire \reg_out_reg[18]_0 ;
  wire [3:0]\reg_out_reg[19] ;
  wire \reg_out_reg[19]_0 ;
  wire \reg_out_reg[19]_1 ;
  wire \reg_out_reg[19]_i_5_n_1 ;
  wire \reg_out_reg[19]_i_6_n_1 ;
  wire \reg_out_reg[1] ;
  wire \reg_out_reg[20] ;
  wire \reg_out_reg[20]_0 ;
  wire \reg_out_reg[21] ;
  wire \reg_out_reg[21]_0 ;
  wire \reg_out_reg[22] ;
  wire \reg_out_reg[22]_0 ;
  wire [3:0]\reg_out_reg[23] ;
  wire \reg_out_reg[23]_0 ;
  wire \reg_out_reg[23]_1 ;
  wire \reg_out_reg[23]_i_5_n_1 ;
  wire \reg_out_reg[23]_i_6_n_1 ;
  wire \reg_out_reg[24] ;
  wire \reg_out_reg[24]_0 ;
  wire \reg_out_reg[25] ;
  wire \reg_out_reg[25]_0 ;
  wire \reg_out_reg[26] ;
  wire \reg_out_reg[26]_0 ;
  wire [3:0]\reg_out_reg[27] ;
  wire \reg_out_reg[27]_0 ;
  wire \reg_out_reg[27]_1 ;
  wire \reg_out_reg[27]_i_5_n_1 ;
  wire \reg_out_reg[27]_i_6_n_1 ;
  wire \reg_out_reg[28] ;
  wire \reg_out_reg[28]_0 ;
  wire \reg_out_reg[29] ;
  wire \reg_out_reg[29]_0 ;
  wire \reg_out_reg[2] ;
  wire \reg_out_reg[30] ;
  wire \reg_out_reg[30]_0 ;
  wire [31:0]\reg_out_reg[31] ;
  wire [3:0]\reg_out_reg[31]_0 ;
  wire \reg_out_reg[31]_1 ;
  wire \reg_out_reg[31]_2 ;
  wire \reg_out_reg[31]_i_6_n_1 ;
  wire \reg_out_reg[3] ;
  wire \reg_out_reg[3]_i_5_n_1 ;
  wire \reg_out_reg[4] ;
  wire \reg_out_reg[5] ;
  wire \reg_out_reg[6] ;
  wire [7:0]\reg_out_reg[7] ;
  wire [3:0]\reg_out_reg[7]_0 ;
  wire [2:0]\reg_out_reg[7]_1 ;
  wire \reg_out_reg[7]_2 ;
  wire \reg_out_reg[8] ;
  wire \reg_out_reg[8]_0 ;
  wire \reg_out_reg[9] ;
  wire \reg_out_reg[9]_0 ;
  wire [16:0]reg_sh1;
  wire rs10;
  wire shift_out;
  wire sys_rst_int;
  wire [3:0]NLW_rd0__0_i_23_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_30_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_35_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_40_CO_UNCONNECTED;
  wire [3:0]\NLW_reg_out_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[11]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[19]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[19]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[23]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[23]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[27]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[27]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[3]_i_5_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT4 #(
    .INIT(16'h0004)) 
    \active[0]_i_1 
       (.I0(\active[0]_i_4_0 [7]),
        .I1(instr_mulh1),
        .I2(\active_reg[1]_0 ),
        .I3(active),
        .O(rs10));
  LUT5 #(
    .INIT(32'h02000000)) 
    \active[0]_i_2 
       (.I0(rd_reg__0_1),
        .I1(sys_rst_int),
        .I2(boot_reset),
        .I3(pcpi_insn_valid1),
        .I4(pcpi_insn_valid0),
        .O(instr_mulh1));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \active[0]_i_3 
       (.I0(\active[0]_i_4_0 [4]),
        .I1(\active[0]_i_4_0 [0]),
        .I2(\active[0]_i_4_0 [1]),
        .I3(\active[0]_i_2_0 ),
        .I4(\active[0]_i_4_0 [3]),
        .I5(\active[0]_i_4_0 [2]),
        .O(pcpi_insn_valid1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \active[0]_i_4 
       (.I0(\active[0]_i_6_n_1 ),
        .I1(\active[0]_i_4_0 [8]),
        .I2(\active[0]_i_4_0 [10]),
        .I3(\active[0]_i_4_0 [9]),
        .I4(\active[0]_i_4_0 [12]),
        .I5(\active[0]_i_4_0 [11]),
        .O(pcpi_insn_valid0));
  LUT2 #(
    .INIT(4'h1)) 
    \active[0]_i_6 
       (.I0(\active[0]_i_4_0 [13]),
        .I1(\active[0]_i_4_0 [14]),
        .O(\active[0]_i_6_n_1 ));
  FDRE \active_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rs10),
        .Q(active),
        .R(SR));
  FDRE \active_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(active),
        .Q(\active_reg[1]_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[31]_i_13 
       (.I0(instr_and),
        .I1(instr_andi),
        .O(instr_and_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cpu_state[6]_i_1 
       (.I0(\cpu_state[6]_i_2_n_1 ),
        .I1(rd0_0[2]),
        .I2(rd0_0[1]),
        .I3(rd0_0[0]),
        .I4(sys_rst_int),
        .I5(boot_reset),
        .O(\cpu_state_reg[3] ));
  LUT5 #(
    .INIT(32'hF1FFF1F0)) 
    \cpu_state[6]_i_2 
       (.I0(\active_reg[1]_0 ),
        .I1(pcpi_div_ready),
        .I2(rd0_0[4]),
        .I3(instr_jalr_reg),
        .I4(\cpu_state_reg[6] ),
        .O(\cpu_state[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFF2A0000FFFFFFFF)) 
    \cpu_state[7]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_jalr_reg),
        .I2(pcpi_valid13_out),
        .I3(\cpu_state_reg[7] ),
        .I4(\cpu_state_reg[7]_0 ),
        .I5(\cpu_state_reg[7]_1 ),
        .O(\cpu_state_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[7]_i_5 
       (.I0(\active_reg[1]_0 ),
        .I1(pcpi_div_ready),
        .I2(pcpi_timeout),
        .I3(instr_ecall_ebreak),
        .O(pcpi_valid13_out));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_jal_i_3
       (.I0(\mem_state_reg[0] ),
        .I1(boot_reset),
        .I2(sys_rst_int),
        .O(cpu_rst_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h171717171F1F1FFF)) 
    instr_jal_i_6
       (.I0(mem_do_rdata_i_3),
        .I1(mem_do_rdata_i_3_0),
        .I2(mem_valid_reg),
        .I3(rd0__0_3),
        .I4(rd0__0_2),
        .I5(mem_do_rdata_i_3_1),
        .O(\mem_state_reg[0] ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lui_auipc_jal_i_1
       (.I0(instr_jal),
        .I1(instr_auipc),
        .I2(instr_lui),
        .O(instr_jal_reg));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    mem_do_rinst_i_3
       (.I0(mem_do_rinst_reg),
        .I1(instr_jal),
        .I2(rd0_0[4]),
        .I3(mem_do_rinst_i_8_n_1),
        .I4(rd0_0[3]),
        .O(mem_do_rinst));
  LUT6 #(
    .INIT(64'h110011F0110011FF)) 
    mem_do_rinst_i_8
       (.I0(\active_reg[1]_0 ),
        .I1(pcpi_div_ready),
        .I2(is_lui_auipc_jal),
        .I3(instr_jalr_reg),
        .I4(rd0__0_1),
        .I5(mem_do_rinst_i_3_0),
        .O(mem_do_rinst_i_8_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[14]_i_2 
       (.I0(cpu_valid),
        .I1(\decoded_imm_uj_reg[29] ),
        .O(mem_valid_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,D}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,Q[31:17]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(E),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd0_n_90,rd0_n_91,rd0_n_92,rd0_n_93,rd0_n_94,rd0_n_95,rd0_n_96,rd0_n_97,rd0_n_98,rd0_n_99,rd0_n_100,rd0_n_101,rd0_n_102,rd0_n_103,rd0_n_104,rd0_n_105,rd0_n_106}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({rd0_n_107,rd0_n_108,rd0_n_109,rd0_n_110,rd0_n_111,rd0_n_112,rd0_n_113,rd0_n_114,rd0_n_115,rd0_n_116,rd0_n_117,rd0_n_118,rd0_n_119,rd0_n_120,rd0_n_121,rd0_n_122,rd0_n_123,rd0_n_124,rd0_n_125,rd0_n_126,rd0_n_127,rd0_n_128,rd0_n_129,rd0_n_130,rd0_n_131,rd0_n_132,rd0_n_133,rd0_n_134,rd0_n_135,rd0_n_136,rd0_n_137,rd0_n_138,rd0_n_139,rd0_n_140,rd0_n_141,rd0_n_142,rd0_n_143,rd0_n_144,rd0_n_145,rd0_n_146,rd0_n_147,rd0_n_148,rd0_n_149,rd0_n_150,rd0_n_151,rd0_n_152,rd0_n_153,rd0_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd0__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\cpu_state_reg[5] }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\<const0> ,D}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[0] ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(E),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd0__0_n_90,rd0__0_n_91,rd0__0_n_92,rd0__0_n_93,rd0__0_n_94,rd0__0_n_95,rd0__0_n_96,rd0__0_n_97,rd0__0_n_98,rd0__0_n_99,rd0__0_n_100,rd0__0_n_101,rd0__0_n_102,rd0__0_n_103,rd0__0_n_104,rd0__0_n_105,rd0__0_n_106}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({rd0__0_n_107,rd0__0_n_108,rd0__0_n_109,rd0__0_n_110,rd0__0_n_111,rd0__0_n_112,rd0__0_n_113,rd0__0_n_114,rd0__0_n_115,rd0__0_n_116,rd0__0_n_117,rd0__0_n_118,rd0__0_n_119,rd0__0_n_120,rd0__0_n_121,rd0__0_n_122,rd0__0_n_123,rd0__0_n_124,rd0__0_n_125,rd0__0_n_126,rd0__0_n_127,rd0__0_n_128,rd0__0_n_129,rd0__0_n_130,rd0__0_n_131,rd0__0_n_132,rd0__0_n_133,rd0__0_n_134,rd0__0_n_135,rd0__0_n_136,rd0__0_n_137,rd0__0_n_138,rd0__0_n_139,rd0__0_n_140,rd0__0_n_141,rd0__0_n_142,rd0__0_n_143,rd0__0_n_144,rd0__0_n_145,rd0__0_n_146,rd0__0_n_147,rd0__0_n_148,rd0__0_n_149,rd0__0_n_150,rd0__0_n_151,rd0__0_n_152,rd0__0_n_153,rd0__0_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT6 #(
    .INIT(64'hAAAAAAAA02AA0200)) 
    rd0__0_i_1
       (.I0(rd0__0_i_19_n_1),
        .I1(rd0_0[0]),
        .I2(rd0_0[1]),
        .I3(rd0_0[3]),
        .I4(mem_do_prefetch_reg),
        .I5(mem_do_prefetch_reg_0),
        .O(\cpu_state_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_10
       (.I0(rd0__0_i_33_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_30_n_8),
        .O(\cpu_state_reg[5] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_11
       (.I0(rd0__0_i_34_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_35_n_5),
        .O(\cpu_state_reg[5] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_12
       (.I0(rd0__0_i_36_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_35_n_6),
        .O(\cpu_state_reg[5] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_13
       (.I0(rd0__0_i_37_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_35_n_7),
        .O(\cpu_state_reg[5] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_14
       (.I0(rd0__0_i_38_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_35_n_8),
        .O(\cpu_state_reg[5] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_15
       (.I0(rd0__0_i_39_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_40_n_5),
        .O(\cpu_state_reg[5] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_16
       (.I0(rd0__0_i_41_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_40_n_6),
        .O(\cpu_state_reg[5] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_17
       (.I0(rd0__0_i_42_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_40_n_7),
        .O(\cpu_state_reg[5] [1]));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    rd0__0_i_18
       (.I0(\decoded_rs1_reg[3] ),
        .I1(reg_op11[0]),
        .I2(instr_jalr_reg),
        .I3(is_lui_auipc_jal),
        .I4(rd0_0[3]),
        .I5(rd0__0_i_40_n_8),
        .O(\cpu_state_reg[5] [0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0__0_i_19
       (.I0(rd0_0[4]),
        .I1(rd0_0[5]),
        .I2(boot_reset),
        .I3(sys_rst_int),
        .I4(rd0_0[2]),
        .O(rd0__0_i_19_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_2
       (.I0(rd0__0_i_22_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_23_n_8),
        .O(\cpu_state_reg[5] [16]));
  LUT5 #(
    .INIT(32'h00000700)) 
    rd0__0_i_20
       (.I0(cpu_rst_reg),
        .I1(rd0__0_1),
        .I2(rd0_0[0]),
        .I3(rd0_0[1]),
        .I4(rd0__0_3),
        .O(mem_do_prefetch_reg));
  LUT6 #(
    .INIT(64'h0000000000000700)) 
    rd0__0_i_21
       (.I0(rd0__0_1),
        .I1(cpu_rst_reg),
        .I2(rd0__0_2),
        .I3(rd0_0[0]),
        .I4(rd0_0[1]),
        .I5(rd0_0[3]),
        .O(mem_do_prefetch_reg_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_22
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[15]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[16]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_22_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_23
       (.CI(rd0__0_i_25_n_1),
        .CO({CO,NLW_rd0__0_i_23_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[19:16]),
        .O({\reg_op1_reg[19] ,rd0__0_i_23_n_8}),
        .S({rd0__0_i_44_n_1,rd0__0_i_45_n_1,rd0__0_i_46_n_1,rd0__0_i_47_n_1}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_24
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[14]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[15]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_24_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_25
       (.CI(rd0__0_i_30_n_1),
        .CO({rd0__0_i_25_n_1,NLW_rd0__0_i_25_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[15:12]),
        .O({rd0__0_i_25_n_5,rd0__0_i_25_n_6,rd0__0_i_25_n_7,rd0__0_i_25_n_8}),
        .S({rd0__0_i_48_n_1,rd0__0_i_49_n_1,rd0__0_i_50_n_1,rd0__0_i_51_n_1}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_26
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[13]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[14]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_26_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_27
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[12]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[13]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_27_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_28
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[11]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[12]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_28_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_29
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[10]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[11]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_29_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_3
       (.I0(rd0__0_i_24_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_25_n_5),
        .O(\cpu_state_reg[5] [15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_30
       (.CI(rd0__0_i_35_n_1),
        .CO({rd0__0_i_30_n_1,NLW_rd0__0_i_30_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[11:8]),
        .O({rd0__0_i_30_n_5,rd0__0_i_30_n_6,rd0__0_i_30_n_7,rd0__0_i_30_n_8}),
        .S({rd0__0_i_52_n_1,rd0__0_i_53_n_1,rd0__0_i_54_n_1,rd0__0_i_55_n_1}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_31
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[9]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[10]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_31_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_32
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[8]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[9]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_32_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_33
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[7]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[8]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_33_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_34
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[6]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[7]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_34_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_35
       (.CI(rd0__0_i_40_n_1),
        .CO({rd0__0_i_35_n_1,NLW_rd0__0_i_35_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[7:4]),
        .O({rd0__0_i_35_n_5,rd0__0_i_35_n_6,rd0__0_i_35_n_7,rd0__0_i_35_n_8}),
        .S({rd0__0_i_56_n_1,rd0__0_i_57_n_1,rd0__0_i_58_n_1,rd0__0_i_59_n_1}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_36
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[5]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[6]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_36_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_37
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[4]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[5]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_37_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_38
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[3]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[4]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_38_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_39
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[2]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[3]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_39_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_4
       (.I0(rd0__0_i_26_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_25_n_6),
        .O(\cpu_state_reg[5] [14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_40
       (.CI(\<const0> ),
        .CO({rd0__0_i_40_n_1,NLW_rd0__0_i_40_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[3:0]),
        .O({rd0__0_i_40_n_5,rd0__0_i_40_n_6,rd0__0_i_40_n_7,rd0__0_i_40_n_8}),
        .S({rd0__0_i_60_n_1,rd0__0_i_61_n_1,rd0__0_i_62_n_1,rd0__0_i_63_n_1}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_41
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[1]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[2]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_41_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_42
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[0]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[1]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_42_n_1));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0__0_i_43
       (.I0(decoded_rs1[3]),
        .I1(decoded_rs1[4]),
        .I2(decoded_rs1[1]),
        .I3(decoded_rs1[0]),
        .I4(decoded_rs1[2]),
        .O(\decoded_rs1_reg[3] ));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_44
       (.I0(Q[19]),
        .I1(rd0__0_i_23_0[19]),
        .O(rd0__0_i_44_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_45
       (.I0(Q[18]),
        .I1(rd0__0_i_23_0[18]),
        .O(rd0__0_i_45_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_46
       (.I0(Q[17]),
        .I1(rd0__0_i_23_0[17]),
        .O(rd0__0_i_46_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_47
       (.I0(Q[16]),
        .I1(rd0__0_i_23_0[16]),
        .O(rd0__0_i_47_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_48
       (.I0(Q[15]),
        .I1(rd0__0_i_23_0[15]),
        .O(rd0__0_i_48_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_49
       (.I0(Q[14]),
        .I1(rd0__0_i_23_0[14]),
        .O(rd0__0_i_49_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_5
       (.I0(rd0__0_i_27_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_25_n_7),
        .O(\cpu_state_reg[5] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_50
       (.I0(Q[13]),
        .I1(rd0__0_i_23_0[13]),
        .O(rd0__0_i_50_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_51
       (.I0(Q[12]),
        .I1(rd0__0_i_23_0[12]),
        .O(rd0__0_i_51_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_52
       (.I0(Q[11]),
        .I1(rd0__0_i_23_0[11]),
        .O(rd0__0_i_52_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_53
       (.I0(Q[10]),
        .I1(rd0__0_i_23_0[10]),
        .O(rd0__0_i_53_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_54
       (.I0(Q[9]),
        .I1(rd0__0_i_23_0[9]),
        .O(rd0__0_i_54_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_55
       (.I0(Q[8]),
        .I1(rd0__0_i_23_0[8]),
        .O(rd0__0_i_55_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_56
       (.I0(Q[7]),
        .I1(rd0__0_i_23_0[7]),
        .O(rd0__0_i_56_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_57
       (.I0(Q[6]),
        .I1(rd0__0_i_23_0[6]),
        .O(rd0__0_i_57_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_58
       (.I0(Q[5]),
        .I1(rd0__0_i_23_0[5]),
        .O(rd0__0_i_58_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_59
       (.I0(Q[4]),
        .I1(rd0__0_i_23_0[4]),
        .O(rd0__0_i_59_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_6
       (.I0(rd0__0_i_28_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_25_n_8),
        .O(\cpu_state_reg[5] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_60
       (.I0(Q[3]),
        .I1(rd0__0_i_23_0[3]),
        .O(rd0__0_i_60_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_61
       (.I0(Q[2]),
        .I1(rd0__0_i_23_0[2]),
        .O(rd0__0_i_61_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_62
       (.I0(Q[1]),
        .I1(rd0__0_i_23_0[1]),
        .O(rd0__0_i_62_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_63
       (.I0(Q[0]),
        .I1(rd0__0_i_23_0[0]),
        .O(rd0__0_i_63_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_7
       (.I0(rd0__0_i_29_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_30_n_5),
        .O(\cpu_state_reg[5] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_8
       (.I0(rd0__0_i_31_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_30_n_6),
        .O(\cpu_state_reg[5] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_9
       (.I0(rd0__0_i_32_n_1),
        .I1(rd0_0[3]),
        .I2(rd0__0_i_30_n_7),
        .O(\cpu_state_reg[5] [9]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    rd0_i_1
       (.I0(rd0_0[5]),
        .I1(rd0_0[4]),
        .I2(rd0_0[3]),
        .I3(rd0_0[2]),
        .I4(\cpu_state_reg[0]_0 ),
        .I5(\cpu_state_reg[7]_1 ),
        .O(E));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_10
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[9]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[9]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_11
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[8]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[8]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_12
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[7]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[7]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_13
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[6]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[6]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_14
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[5]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[5]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_15
       (.I0(reg_sh1[4]),
        .I1(rd0_i_25_n_1),
        .I2(rd0_i_26_n_1),
        .I3(rd0_i_27_n_1),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_16
       (.I0(reg_sh1[3]),
        .I1(rd0_i_25_n_1),
        .I2(rd0_i_26_n_1),
        .I3(rd0_i_28_n_1),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_17
       (.I0(reg_sh1[2]),
        .I1(rd0_i_25_n_1),
        .I2(rd0_i_26_n_1),
        .I3(rd0_i_29_n_1),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_18
       (.I0(reg_sh1[1]),
        .I1(rd0_i_25_n_1),
        .I2(rd0_i_26_n_1),
        .I3(rd0_i_30_n_1),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_19
       (.I0(reg_sh1[0]),
        .I1(rd0_i_25_n_1),
        .I2(rd0_i_26_n_1),
        .I3(rd0_i_31_n_1),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h02200000)) 
    rd0_i_2
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .I4(Q[31]),
        .O(rd0_i_2_n_1));
  LUT2 #(
    .INIT(4'h1)) 
    rd0_i_20
       (.I0(rd0_0[0]),
        .I1(rd0_0[1]),
        .O(\cpu_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    rd0_i_22
       (.I0(decoded_imm_uj[4]),
        .I1(decoded_imm_uj[0]),
        .I2(decoded_imm_uj[1]),
        .I3(decoded_imm_uj[2]),
        .I4(decoded_imm_uj[3]),
        .I5(rd0_i_26_n_1),
        .O(\decoded_imm_uj_reg[11] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    rd0_i_23
       (.I0(rd0_i_32_n_1),
        .I1(rd0_i_33_n_1),
        .I2(instr_jal_reg),
        .I3(rd0_1),
        .I4(rd0_i_34_n_1),
        .O(instr_jalr_reg));
  LUT3 #(
    .INIT(8'h45)) 
    rd0_i_24
       (.I0(is_lui_auipc_jal),
        .I1(is_slli_srli_srai),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .O(is_lui_auipc_jal_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0_i_25
       (.I0(decoded_imm_uj[3]),
        .I1(decoded_imm_uj[2]),
        .I2(decoded_imm_uj[1]),
        .I3(decoded_imm_uj[0]),
        .I4(decoded_imm_uj[4]),
        .O(rd0_i_25_n_1));
  LUT4 #(
    .INIT(16'h00FE)) 
    rd0_i_26
       (.I0(is_slli_srli_srai),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_lui_auipc_jal),
        .I3(instr_jalr_reg),
        .O(rd0_i_26_n_1));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_27
       (.I0(rd0__0_i_23_0[4]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[3]),
        .I5(instr_jalr_reg),
        .O(rd0_i_27_n_1));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_28
       (.I0(rd0__0_i_23_0[3]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[2]),
        .I5(instr_jalr_reg),
        .O(rd0_i_28_n_1));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_29
       (.I0(rd0__0_i_23_0[2]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[1]),
        .I5(instr_jalr_reg),
        .O(rd0_i_29_n_1));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_3
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[16]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[16]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_30
       (.I0(rd0__0_i_23_0[1]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[0]),
        .I5(instr_jalr_reg),
        .O(rd0_i_30_n_1));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_31
       (.I0(rd0__0_i_23_0[0]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[4]),
        .I5(instr_jalr_reg),
        .O(rd0_i_31_n_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rd0_i_32
       (.I0(rd0_i_35_n_1),
        .I1(instr_bltu),
        .I2(instr_ori),
        .I3(instr_addi),
        .I4(instr_lh),
        .I5(rd0_i_36_n_1),
        .O(rd0_i_32_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_33
       (.I0(rd0_i_37_n_1),
        .I1(instr_sltiu),
        .I2(instr_slti),
        .I3(instr_xori),
        .I4(DI),
        .I5(rd0_i_38_n_1),
        .O(rd0_i_33_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_34
       (.I0(instr_sltu),
        .I1(instr_slt),
        .I2(instr_sh),
        .I3(instr_sw),
        .I4(instr_rdcycle),
        .I5(instr_rdcycleh),
        .O(rd0_i_34_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_35
       (.I0(instr_or),
        .I1(instr_sra),
        .I2(instr_xor),
        .I3(instr_lb),
        .O(rd0_i_35_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_36
       (.I0(instr_lhu),
        .I1(instr_lbu),
        .I2(instr_lw),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(instr_and_reg),
        .O(rd0_i_36_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_37
       (.I0(instr_rdinstrh),
        .I1(instr_rdinstr),
        .I2(instr_bne),
        .I3(instr_bge),
        .O(rd0_i_37_n_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd0_i_38
       (.I0(instr_blt),
        .I1(instr_srli),
        .I2(instr_bgeu),
        .I3(instr_beq),
        .I4(rd0_i_39_n_1),
        .O(rd0_i_38_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_39
       (.I0(instr_srl),
        .I1(instr_srai),
        .I2(instr_add),
        .I3(instr_sb),
        .O(rd0_i_39_n_1));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_4
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[15]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[15]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_5
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[14]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[14]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_6
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[13]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[13]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_7
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[12]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[12]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_8
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[11]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[11]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    rd0_i_9
       (.I0(\decoded_imm_uj_reg[11] ),
        .I1(reg_sh1[10]),
        .I2(instr_jalr_reg),
        .I3(rd0__0_i_23_0[10]),
        .I4(is_lui_auipc_jal_reg),
        .O(D[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd_reg
       (.A({rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,Q[31:17]}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd_reg_i_1_n_1,rd_reg_i_1_n_1,rd_reg_i_1_n_1,rd_reg__0_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd_reg_n_77,rd_reg_n_78,rd_reg_n_79,rd_reg_n_80,rd_reg_n_81,rd_reg_n_82,rd_reg_n_83,rd_reg_n_84,rd_reg_n_85,rd_reg_n_86,rd_reg_n_87,rd_reg_n_88,rd_reg_n_89,rd_reg_n_90,rd_reg_n_91,rd_reg_n_92,rd_reg_n_93,rd_reg_n_94,rd_reg_n_95,rd_reg_n_96,rd_reg_n_97,rd_reg_n_98,rd_reg_n_99,rd_reg_n_100,rd_reg_n_101,rd_reg_n_102,rd_reg_n_103,rd_reg_n_104,rd_reg_n_105,rd_reg_n_106}),
        .PCIN({rd0_n_107,rd0_n_108,rd0_n_109,rd0_n_110,rd0_n_111,rd0_n_112,rd0_n_113,rd0_n_114,rd0_n_115,rd0_n_116,rd0_n_117,rd0_n_118,rd0_n_119,rd0_n_120,rd0_n_121,rd0_n_122,rd0_n_123,rd0_n_124,rd0_n_125,rd0_n_126,rd0_n_127,rd0_n_128,rd0_n_129,rd0_n_130,rd0_n_131,rd0_n_132,rd0_n_133,rd0_n_134,rd0_n_135,rd0_n_136,rd0_n_137,rd0_n_138,rd0_n_139,rd0_n_140,rd0_n_141,rd0_n_142,rd0_n_143,rd0_n_144,rd0_n_145,rd0_n_146,rd0_n_147,rd0_n_148,rd0_n_149,rd0_n_150,rd0_n_151,rd0_n_152,rd0_n_153,rd0_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  FDRE \rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_106),
        .Q(\rd_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \rd_reg[0]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_106),
        .Q(\rd_reg[0]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_96),
        .Q(\rd_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \rd_reg[10]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_96),
        .Q(\rd_reg[10]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_95),
        .Q(\rd_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \rd_reg[11]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_95),
        .Q(\rd_reg[11]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_94),
        .Q(\rd_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \rd_reg[12]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_94),
        .Q(\rd_reg[12]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_93),
        .Q(\rd_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \rd_reg[13]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_93),
        .Q(\rd_reg[13]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_92),
        .Q(\rd_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \rd_reg[14]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_92),
        .Q(\rd_reg[14]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_91),
        .Q(\rd_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \rd_reg[15]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_91),
        .Q(\rd_reg[15]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_90),
        .Q(\rd_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \rd_reg[16]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_90),
        .Q(\rd_reg[16]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_105),
        .Q(\rd_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \rd_reg[1]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_105),
        .Q(\rd_reg[1]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_104),
        .Q(\rd_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \rd_reg[2]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_104),
        .Q(\rd_reg[2]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_103),
        .Q(\rd_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \rd_reg[3]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_103),
        .Q(\rd_reg[3]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_102),
        .Q(\rd_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \rd_reg[4]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_102),
        .Q(\rd_reg[4]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_101),
        .Q(\rd_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \rd_reg[5]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_101),
        .Q(\rd_reg[5]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_100),
        .Q(\rd_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \rd_reg[6]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_100),
        .Q(\rd_reg[6]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_99),
        .Q(\rd_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE \rd_reg[7]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_99),
        .Q(\rd_reg[7]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_98),
        .Q(\rd_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \rd_reg[8]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_98),
        .Q(\rd_reg[8]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_97),
        .Q(\rd_reg_n_1_[9] ),
        .R(\<const0> ));
  FDRE \rd_reg[9]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_97),
        .Q(\rd_reg[9]__0_n_1 ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd_reg__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\cpu_state_reg[5] }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd_reg_i_1_n_1,rd_reg_i_1_n_1,rd_reg_i_1_n_1,rd_reg__0_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[0] ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd_reg__0_n_60,rd_reg__0_n_61,rd_reg__0_n_62,rd_reg__0_n_63,rd_reg__0_n_64,rd_reg__0_n_65,rd_reg__0_n_66,rd_reg__0_n_67,rd_reg__0_n_68,rd_reg__0_n_69,rd_reg__0_n_70,rd_reg__0_n_71,rd_reg__0_n_72,rd_reg__0_n_73,rd_reg__0_n_74,rd_reg__0_n_75,rd_reg__0_n_76,rd_reg__0_n_77,rd_reg__0_n_78,rd_reg__0_n_79,rd_reg__0_n_80,rd_reg__0_n_81,rd_reg__0_n_82,rd_reg__0_n_83,rd_reg__0_n_84,rd_reg__0_n_85,rd_reg__0_n_86,rd_reg__0_n_87,rd_reg__0_n_88,rd_reg__0_n_89,rd_reg__0_n_90,rd_reg__0_n_91,rd_reg__0_n_92,rd_reg__0_n_93,rd_reg__0_n_94,rd_reg__0_n_95,rd_reg__0_n_96,rd_reg__0_n_97,rd_reg__0_n_98,rd_reg__0_n_99,rd_reg__0_n_100,rd_reg__0_n_101,rd_reg__0_n_102,rd_reg__0_n_103,rd_reg__0_n_104,rd_reg__0_n_105,rd_reg__0_n_106}),
        .PCIN({rd0__0_n_107,rd0__0_n_108,rd0__0_n_109,rd0__0_n_110,rd0__0_n_111,rd0__0_n_112,rd0__0_n_113,rd0__0_n_114,rd0__0_n_115,rd0__0_n_116,rd0__0_n_117,rd0__0_n_118,rd0__0_n_119,rd0__0_n_120,rd0__0_n_121,rd0__0_n_122,rd0__0_n_123,rd0__0_n_124,rd0__0_n_125,rd0__0_n_126,rd0__0_n_127,rd0__0_n_128,rd0__0_n_129,rd0__0_n_130,rd0__0_n_131,rd0__0_n_132,rd0__0_n_133,rd0__0_n_134,rd0__0_n_135,rd0__0_n_136,rd0__0_n_137,rd0__0_n_138,rd0__0_n_139,rd0__0_n_140,rd0__0_n_141,rd0__0_n_142,rd0__0_n_143,rd0__0_n_144,rd0__0_n_145,rd0__0_n_146,rd0__0_n_147,rd0__0_n_148,rd0__0_n_149,rd0__0_n_150,rd0__0_n_151,rd0__0_n_152,rd0__0_n_153,rd0__0_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT5 #(
    .INIT(32'h00200000)) 
    rd_reg_i_1
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .I4(rd_reg__0_0[14]),
        .O(rd_reg_i_1_n_1));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[0]_i_1 
       (.I0(\reg_out[0]_i_2_n_1 ),
        .I1(rd0_0[2]),
        .I2(rd0__0_i_23_0[0]),
        .I3(rd0_0[0]),
        .I4(\reg_out_reg[7] [0]),
        .O(instr_rdcycle_reg[0]));
  LUT6 #(
    .INIT(64'hAA8A808AAA808080)) 
    \reg_out[0]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[0]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(instr_rdcycle),
        .I4(\reg_out_reg[0] ),
        .I5(\reg_out_reg[0]_0 ),
        .O(\reg_out[0]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[0]_i_3 
       (.I0(rd_reg__1[32]),
        .I1(shift_out),
        .I2(\rd_reg[0]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out_reg[31] [0]),
        .O(\reg_out[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[10]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[11] [2]),
        .I2(\reg_out[10]_i_2_n_1 ),
        .I3(\reg_out_reg[10] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[10]_0 ),
        .O(instr_rdcycle_reg[10]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[10]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [10]),
        .I2(\active_reg[1]_0 ),
        .I3(\rd_reg[10]__0_n_1 ),
        .I4(shift_out),
        .I5(rd_reg__1[42]),
        .O(\reg_out[10]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[11]_i_1 
       (.I0(\reg_out_reg[11]_0 ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[11] [3]),
        .I3(\reg_out[11]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[11]_1 ),
        .O(instr_rdcycle_reg[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_10 
       (.I0(rd_reg__0_n_83),
        .I1(rd_reg_n_100),
        .O(\reg_out[11]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_11 
       (.I0(rd_reg__0_n_84),
        .I1(rd_reg_n_101),
        .O(\reg_out[11]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_12 
       (.I0(rd_reg__0_n_85),
        .I1(rd_reg_n_102),
        .O(\reg_out[11]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_13 
       (.I0(rd_reg__0_n_86),
        .I1(rd_reg_n_103),
        .O(\reg_out[11]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_14 
       (.I0(rd_reg__0_n_87),
        .I1(rd_reg_n_104),
        .O(\reg_out[11]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[11]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [11]),
        .I2(\active_reg[1]_0 ),
        .I3(\rd_reg[11]__0_n_1 ),
        .I4(shift_out),
        .I5(rd_reg__1[43]),
        .O(\reg_out[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_7 
       (.I0(rd_reg__0_n_80),
        .I1(rd_reg_n_97),
        .O(\reg_out[11]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_8 
       (.I0(rd_reg__0_n_81),
        .I1(rd_reg_n_98),
        .O(\reg_out[11]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_9 
       (.I0(rd_reg__0_n_82),
        .I1(rd_reg_n_99),
        .O(\reg_out[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[12]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[15] [0]),
        .I2(\reg_out[12]_i_2_n_1 ),
        .I3(\reg_out_reg[12] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[12]_0 ),
        .O(instr_rdcycle_reg[12]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[12]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [12]),
        .I2(\active_reg[1]_0 ),
        .I3(\rd_reg[12]__0_n_1 ),
        .I4(shift_out),
        .I5(rd_reg__1[44]),
        .O(\reg_out[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[13]_i_1 
       (.I0(\reg_out_reg[13] ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[15] [1]),
        .I3(\reg_out[13]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[13]_0 ),
        .O(instr_rdcycle_reg[13]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[13]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [13]),
        .I2(\active_reg[1]_0 ),
        .I3(\rd_reg[13]__0_n_1 ),
        .I4(shift_out),
        .I5(rd_reg__1[45]),
        .O(\reg_out[13]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[14]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[15] [2]),
        .I2(\reg_out[14]_i_2_n_1 ),
        .I3(\reg_out_reg[14] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[14]_0 ),
        .O(instr_rdcycle_reg[14]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[14]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [14]),
        .I2(\active_reg[1]_0 ),
        .I3(\rd_reg[14]__0_n_1 ),
        .I4(shift_out),
        .I5(rd_reg__1[46]),
        .O(\reg_out[14]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[15]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[15] [3]),
        .I2(\reg_out[15]_i_2_n_1 ),
        .I3(\reg_out_reg[15]_0 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[15]_1 ),
        .O(instr_rdcycle_reg[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_10 
       (.I0(rd_reg__0_n_79),
        .I1(rd_reg_n_96),
        .O(\reg_out[15]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[15]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [15]),
        .I2(\active_reg[1]_0 ),
        .I3(\rd_reg[15]__0_n_1 ),
        .I4(shift_out),
        .I5(rd_reg__1[47]),
        .O(\reg_out[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_7 
       (.I0(rd_reg__0_n_76),
        .I1(rd_reg_n_93),
        .O(\reg_out[15]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_8 
       (.I0(rd_reg__0_n_77),
        .I1(rd_reg_n_94),
        .O(\reg_out[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_9 
       (.I0(rd_reg__0_n_78),
        .I1(rd_reg_n_95),
        .O(\reg_out[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[16]_i_1 
       (.I0(\reg_out_reg[16] ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[19] [0]),
        .I3(\reg_out[16]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[16]_0 ),
        .O(instr_rdcycle_reg[16]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[16]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [16]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[16]),
        .I4(shift_out),
        .I5(rd_reg__1[48]),
        .O(\reg_out[16]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[17]_i_1 
       (.I0(\reg_out_reg[17] ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[19] [1]),
        .I3(\reg_out[17]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[17]_0 ),
        .O(instr_rdcycle_reg[17]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[17]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [17]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[17]),
        .I4(shift_out),
        .I5(rd_reg__1[49]),
        .O(\reg_out[17]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[18]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[19] [2]),
        .I2(\reg_out[18]_i_2_n_1 ),
        .I3(\reg_out_reg[18] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[18]_0 ),
        .O(instr_rdcycle_reg[18]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[18]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [18]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[18]),
        .I4(shift_out),
        .I5(rd_reg__1[50]),
        .O(\reg_out[18]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[19]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[19] [3]),
        .I2(\reg_out[19]_i_2_n_1 ),
        .I3(\reg_out_reg[19]_0 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[19]_1 ),
        .O(instr_rdcycle_reg[19]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_10 
       (.I0(rd_reg__0_n_72),
        .I1(rd_reg_n_89),
        .O(\reg_out[19]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_11 
       (.I0(rd_reg__0_n_73),
        .I1(rd_reg_n_90),
        .O(\reg_out[19]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_12 
       (.I0(rd_reg__0_n_74),
        .I1(rd_reg_n_91),
        .O(\reg_out[19]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_13 
       (.I0(rd_reg__0_n_75),
        .I1(rd_reg_n_92),
        .O(\reg_out[19]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[19]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [19]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[19]),
        .I4(shift_out),
        .I5(rd_reg__1[51]),
        .O(\reg_out[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_7 
       (.I0(rd_reg__0_n_104),
        .I1(\rd_reg_n_1_[2] ),
        .O(\reg_out[19]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_8 
       (.I0(rd_reg__0_n_105),
        .I1(\rd_reg_n_1_[1] ),
        .O(\reg_out[19]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_9 
       (.I0(rd_reg__0_n_106),
        .I1(\rd_reg_n_1_[0] ),
        .O(\reg_out[19]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    \reg_out[1]_i_1 
       (.I0(\reg_out[1]_i_2_n_1 ),
        .I1(rd0_0[0]),
        .I2(\reg_out_reg[7] [1]),
        .I3(rd0_0[2]),
        .I4(rd0__0_i_23_0[1]),
        .I5(rd0__0_0[0]),
        .O(instr_rdcycle_reg[1]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[1]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[1]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(S[0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[1] ),
        .O(\reg_out[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[1]_i_3 
       (.I0(rd_reg__1[33]),
        .I1(shift_out),
        .I2(\rd_reg[1]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out_reg[31] [1]),
        .O(\reg_out[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[20]_i_1 
       (.I0(\reg_out_reg[20] ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[23] [0]),
        .I3(\reg_out[20]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[20]_0 ),
        .O(instr_rdcycle_reg[20]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[20]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [20]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[20]),
        .I4(shift_out),
        .I5(rd_reg__1[52]),
        .O(\reg_out[20]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[21]_i_1 
       (.I0(\reg_out_reg[21] ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[23] [1]),
        .I3(\reg_out[21]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[21]_0 ),
        .O(instr_rdcycle_reg[21]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[21]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [21]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[21]),
        .I4(shift_out),
        .I5(rd_reg__1[53]),
        .O(\reg_out[21]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[22]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[23] [2]),
        .I2(\reg_out[22]_i_2_n_1 ),
        .I3(\reg_out_reg[22] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[22]_0 ),
        .O(instr_rdcycle_reg[22]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[22]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [22]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[22]),
        .I4(shift_out),
        .I5(rd_reg__1[54]),
        .O(\reg_out[22]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[23]_i_1 
       (.I0(\reg_out_reg[23]_0 ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[23] [3]),
        .I3(\reg_out[23]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[23]_1 ),
        .O(instr_rdcycle_reg[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_10 
       (.I0(rd_reg__0_n_103),
        .I1(\rd_reg_n_1_[3] ),
        .O(\reg_out[23]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_11 
       (.I0(rd_reg__0_n_68),
        .I1(rd_reg_n_85),
        .O(\reg_out[23]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_12 
       (.I0(rd_reg__0_n_69),
        .I1(rd_reg_n_86),
        .O(\reg_out[23]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_13 
       (.I0(rd_reg__0_n_70),
        .I1(rd_reg_n_87),
        .O(\reg_out[23]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_14 
       (.I0(rd_reg__0_n_71),
        .I1(rd_reg_n_88),
        .O(\reg_out[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[23]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [23]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[23]),
        .I4(shift_out),
        .I5(rd_reg__1[55]),
        .O(\reg_out[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_7 
       (.I0(rd_reg__0_n_100),
        .I1(\rd_reg_n_1_[6] ),
        .O(\reg_out[23]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_8 
       (.I0(rd_reg__0_n_101),
        .I1(\rd_reg_n_1_[5] ),
        .O(\reg_out[23]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_9 
       (.I0(rd_reg__0_n_102),
        .I1(\rd_reg_n_1_[4] ),
        .O(\reg_out[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[24]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[27] [0]),
        .I2(\reg_out[24]_i_2_n_1 ),
        .I3(\reg_out_reg[24] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[24]_0 ),
        .O(instr_rdcycle_reg[24]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[24]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [24]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[24]),
        .I4(shift_out),
        .I5(rd_reg__1[56]),
        .O(\reg_out[24]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[25]_i_1 
       (.I0(\reg_out_reg[25] ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[27] [1]),
        .I3(\reg_out[25]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[25]_0 ),
        .O(instr_rdcycle_reg[25]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[25]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [25]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[25]),
        .I4(shift_out),
        .I5(rd_reg__1[57]),
        .O(\reg_out[25]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[26]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[27] [2]),
        .I2(\reg_out[26]_i_2_n_1 ),
        .I3(\reg_out_reg[26] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[26]_0 ),
        .O(instr_rdcycle_reg[26]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[26]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [26]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[26]),
        .I4(shift_out),
        .I5(rd_reg__1[58]),
        .O(\reg_out[26]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[27]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[27] [3]),
        .I2(\reg_out[27]_i_2_n_1 ),
        .I3(\reg_out_reg[27]_0 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[27]_1 ),
        .O(instr_rdcycle_reg[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_10 
       (.I0(rd_reg__0_n_99),
        .I1(\rd_reg_n_1_[7] ),
        .O(\reg_out[27]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_11 
       (.I0(rd_reg__0_n_64),
        .I1(rd_reg_n_81),
        .O(\reg_out[27]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_12 
       (.I0(rd_reg__0_n_65),
        .I1(rd_reg_n_82),
        .O(\reg_out[27]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_13 
       (.I0(rd_reg__0_n_66),
        .I1(rd_reg_n_83),
        .O(\reg_out[27]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_14 
       (.I0(rd_reg__0_n_67),
        .I1(rd_reg_n_84),
        .O(\reg_out[27]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[27]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [27]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[27]),
        .I4(shift_out),
        .I5(rd_reg__1[59]),
        .O(\reg_out[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_7 
       (.I0(rd_reg__0_n_96),
        .I1(\rd_reg_n_1_[10] ),
        .O(\reg_out[27]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_8 
       (.I0(rd_reg__0_n_97),
        .I1(\rd_reg_n_1_[9] ),
        .O(\reg_out[27]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_9 
       (.I0(rd_reg__0_n_98),
        .I1(\rd_reg_n_1_[8] ),
        .O(\reg_out[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[28]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[31]_0 [0]),
        .I2(\reg_out[28]_i_2_n_1 ),
        .I3(\reg_out_reg[28] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[28]_0 ),
        .O(instr_rdcycle_reg[28]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[28]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [28]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[28]),
        .I4(shift_out),
        .I5(rd_reg__1[60]),
        .O(\reg_out[28]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[29]_i_1 
       (.I0(\reg_out_reg[29] ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[31]_0 [1]),
        .I3(\reg_out[29]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[29]_0 ),
        .O(instr_rdcycle_reg[29]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[29]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [29]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[29]),
        .I4(shift_out),
        .I5(rd_reg__1[61]),
        .O(\reg_out[29]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[2]_i_1 
       (.I0(\reg_out[2]_i_2_n_1 ),
        .I1(rd0_0[0]),
        .I2(\reg_out_reg[7] [2]),
        .I3(rd0_0[2]),
        .I4(O[0]),
        .O(instr_rdcycle_reg[2]));
  LUT6 #(
    .INIT(64'hAAA8A2A08A880200)) 
    \reg_out[2]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[2] ),
        .I4(\reg_out[2]_i_4_n_1 ),
        .I5(S[1]),
        .O(\reg_out[2]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[2]_i_4 
       (.I0(rd_reg__1[34]),
        .I1(shift_out),
        .I2(\rd_reg[2]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out_reg[31] [2]),
        .O(\reg_out[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[30]_i_1 
       (.I0(\reg_out_reg[30] ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[31]_0 [2]),
        .I3(\reg_out[30]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[30]_0 ),
        .O(instr_rdcycle_reg[30]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[30]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [30]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[30]),
        .I4(shift_out),
        .I5(rd_reg__1[62]),
        .O(\reg_out[30]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \reg_out[31]_i_1 
       (.I0(\reg_out_reg[31]_1 ),
        .I1(instr_rdcycle),
        .I2(\reg_out_reg[31]_0 [3]),
        .I3(\reg_out[31]_i_3_n_1 ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[31]_2 ),
        .O(instr_rdcycle_reg[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_10 
       (.I0(rd_reg__0_n_92),
        .I1(\rd_reg_n_1_[14] ),
        .O(\reg_out[31]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_11 
       (.I0(rd_reg__0_n_93),
        .I1(\rd_reg_n_1_[13] ),
        .O(\reg_out[31]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_12 
       (.I0(rd_reg__0_n_94),
        .I1(\rd_reg_n_1_[12] ),
        .O(\reg_out[31]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_13 
       (.I0(rd_reg__0_n_95),
        .I1(\rd_reg_n_1_[11] ),
        .O(\reg_out[31]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_14 
       (.I0(rd_reg__0_n_60),
        .I1(rd_reg_n_77),
        .O(\reg_out[31]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_15 
       (.I0(rd_reg__0_n_61),
        .I1(rd_reg_n_78),
        .O(\reg_out[31]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_16 
       (.I0(rd_reg__0_n_62),
        .I1(rd_reg_n_79),
        .O(\reg_out[31]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_17 
       (.I0(rd_reg__0_n_63),
        .I1(rd_reg_n_80),
        .O(\reg_out[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \reg_out[31]_i_3 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [31]),
        .I2(\active_reg[1]_0 ),
        .I3(rd_reg__1[31]),
        .I4(shift_out),
        .I5(rd_reg__1[63]),
        .O(\reg_out[31]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[3]_i_1 
       (.I0(\reg_out[3]_i_2_n_1 ),
        .I1(rd0_0[0]),
        .I2(\reg_out_reg[7] [3]),
        .I3(rd0_0[2]),
        .I4(O[1]),
        .O(instr_rdcycle_reg[3]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[3]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[3]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(S[2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[3] ),
        .O(\reg_out[3]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[3]_i_3 
       (.I0(rd_reg__1[35]),
        .I1(shift_out),
        .I2(\rd_reg[3]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out_reg[31] [3]),
        .O(\reg_out[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_6 
       (.I0(rd_reg__0_n_88),
        .I1(rd_reg_n_105),
        .O(\reg_out[3]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_7 
       (.I0(rd_reg__0_n_89),
        .I1(rd_reg_n_106),
        .O(\reg_out[3]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_8 
       (.I0(rd_reg__0_n_90),
        .I1(\rd_reg_n_1_[16] ),
        .O(\reg_out[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_9 
       (.I0(rd_reg__0_n_91),
        .I1(\rd_reg_n_1_[15] ),
        .O(\reg_out[3]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[4]_i_1 
       (.I0(\reg_out[4]_i_2_n_1 ),
        .I1(rd0_0[0]),
        .I2(\reg_out_reg[7] [4]),
        .I3(rd0_0[2]),
        .I4(O[2]),
        .O(instr_rdcycle_reg[4]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[4]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[4]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[7]_0 [0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[4] ),
        .O(\reg_out[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[4]_i_4 
       (.I0(rd_reg__1[36]),
        .I1(shift_out),
        .I2(\rd_reg[4]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out_reg[31] [4]),
        .O(\reg_out[4]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[5]_i_1 
       (.I0(\reg_out[5]_i_2_n_1 ),
        .I1(rd0_0[0]),
        .I2(\reg_out_reg[7] [5]),
        .I3(rd0_0[2]),
        .I4(\reg_out_reg[7]_1 [0]),
        .O(instr_rdcycle_reg[5]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[5]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[5]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[7]_0 [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[5] ),
        .O(\reg_out[5]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[5]_i_3 
       (.I0(rd_reg__1[37]),
        .I1(shift_out),
        .I2(\rd_reg[5]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out_reg[31] [5]),
        .O(\reg_out[5]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[6]_i_1 
       (.I0(\reg_out[6]_i_2_n_1 ),
        .I1(rd0_0[0]),
        .I2(\reg_out_reg[7] [6]),
        .I3(rd0_0[2]),
        .I4(\reg_out_reg[7]_1 [1]),
        .O(instr_rdcycle_reg[6]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[6]_i_2 
       (.I0(rd0_0[3]),
        .I1(\reg_out[6]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[7]_0 [2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[6] ),
        .O(\reg_out[6]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[6]_i_3 
       (.I0(rd_reg__1[38]),
        .I1(shift_out),
        .I2(\rd_reg[6]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out_reg[31] [6]),
        .O(\reg_out[6]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[7]_i_1 
       (.I0(\reg_out[7]_i_2_n_1 ),
        .I1(rd0_0[2]),
        .I2(\reg_out_reg[7]_1 [2]),
        .I3(rd0_0[0]),
        .I4(\reg_out_reg[7] [7]),
        .O(instr_rdcycle_reg[7]));
  LUT6 #(
    .INIT(64'hAAA8A2A08A880200)) 
    \reg_out[7]_i_2 
       (.I0(rd0_0[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[7]_2 ),
        .I4(\reg_out[7]_i_5_n_1 ),
        .I5(\reg_out_reg[7]_0 [3]),
        .O(\reg_out[7]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[7]_i_5 
       (.I0(rd_reg__1[39]),
        .I1(shift_out),
        .I2(\rd_reg[7]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out_reg[31] [7]),
        .O(\reg_out[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[8]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[11] [0]),
        .I2(\reg_out[8]_i_2_n_1 ),
        .I3(\reg_out_reg[8] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[8]_0 ),
        .O(instr_rdcycle_reg[8]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[8]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [8]),
        .I2(\active_reg[1]_0 ),
        .I3(\rd_reg[8]__0_n_1 ),
        .I4(shift_out),
        .I5(rd_reg__1[40]),
        .O(\reg_out[8]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    \reg_out[9]_i_1 
       (.I0(instr_rdcycle),
        .I1(\reg_out_reg[11] [1]),
        .I2(\reg_out[9]_i_2_n_1 ),
        .I3(\reg_out_reg[9] ),
        .I4(rd0_0[3]),
        .I5(\reg_out_reg[9]_0 ),
        .O(instr_rdcycle_reg[9]));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \reg_out[9]_i_2 
       (.I0(instr_jalr_reg),
        .I1(\reg_out_reg[31] [9]),
        .I2(\active_reg[1]_0 ),
        .I3(\rd_reg[9]__0_n_1 ),
        .I4(shift_out),
        .I5(rd_reg__1[41]),
        .O(\reg_out[9]_i_2_n_1 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[11]_i_5 
       (.CI(\reg_out_reg[11]_i_6_n_1 ),
        .CO({\reg_out_reg[11]_i_5_n_1 ,\NLW_reg_out_reg[11]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_80,rd_reg__0_n_81,rd_reg__0_n_82,rd_reg__0_n_83}),
        .O(rd_reg__1[43:40]),
        .S({\reg_out[11]_i_7_n_1 ,\reg_out[11]_i_8_n_1 ,\reg_out[11]_i_9_n_1 ,\reg_out[11]_i_10_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[11]_i_6 
       (.CI(\reg_out_reg[3]_i_5_n_1 ),
        .CO({\reg_out_reg[11]_i_6_n_1 ,\NLW_reg_out_reg[11]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_84,rd_reg__0_n_85,rd_reg__0_n_86,rd_reg__0_n_87}),
        .O(rd_reg__1[39:36]),
        .S({\reg_out[11]_i_11_n_1 ,\reg_out[11]_i_12_n_1 ,\reg_out[11]_i_13_n_1 ,\reg_out[11]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[15]_i_5 
       (.CI(\reg_out_reg[11]_i_5_n_1 ),
        .CO({\reg_out_reg[15]_i_5_n_1 ,\NLW_reg_out_reg[15]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_76,rd_reg__0_n_77,rd_reg__0_n_78,rd_reg__0_n_79}),
        .O(rd_reg__1[47:44]),
        .S({\reg_out[15]_i_7_n_1 ,\reg_out[15]_i_8_n_1 ,\reg_out[15]_i_9_n_1 ,\reg_out[15]_i_10_n_1 }));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \reg_out_reg[19]_i_5 
       (.CI(\<const0> ),
        .CO({\reg_out_reg[19]_i_5_n_1 ,\NLW_reg_out_reg[19]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_104,rd_reg__0_n_105,rd_reg__0_n_106,\<const0> }),
        .O(rd_reg__1[19:16]),
        .S({\reg_out[19]_i_7_n_1 ,\reg_out[19]_i_8_n_1 ,\reg_out[19]_i_9_n_1 ,\rd_reg[16]__0_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[19]_i_6 
       (.CI(\reg_out_reg[15]_i_5_n_1 ),
        .CO({\reg_out_reg[19]_i_6_n_1 ,\NLW_reg_out_reg[19]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_72,rd_reg__0_n_73,rd_reg__0_n_74,rd_reg__0_n_75}),
        .O(rd_reg__1[51:48]),
        .S({\reg_out[19]_i_10_n_1 ,\reg_out[19]_i_11_n_1 ,\reg_out[19]_i_12_n_1 ,\reg_out[19]_i_13_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[23]_i_5 
       (.CI(\reg_out_reg[19]_i_5_n_1 ),
        .CO({\reg_out_reg[23]_i_5_n_1 ,\NLW_reg_out_reg[23]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_100,rd_reg__0_n_101,rd_reg__0_n_102,rd_reg__0_n_103}),
        .O(rd_reg__1[23:20]),
        .S({\reg_out[23]_i_7_n_1 ,\reg_out[23]_i_8_n_1 ,\reg_out[23]_i_9_n_1 ,\reg_out[23]_i_10_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[23]_i_6 
       (.CI(\reg_out_reg[19]_i_6_n_1 ),
        .CO({\reg_out_reg[23]_i_6_n_1 ,\NLW_reg_out_reg[23]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_68,rd_reg__0_n_69,rd_reg__0_n_70,rd_reg__0_n_71}),
        .O(rd_reg__1[55:52]),
        .S({\reg_out[23]_i_11_n_1 ,\reg_out[23]_i_12_n_1 ,\reg_out[23]_i_13_n_1 ,\reg_out[23]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[27]_i_5 
       (.CI(\reg_out_reg[23]_i_5_n_1 ),
        .CO({\reg_out_reg[27]_i_5_n_1 ,\NLW_reg_out_reg[27]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_96,rd_reg__0_n_97,rd_reg__0_n_98,rd_reg__0_n_99}),
        .O(rd_reg__1[27:24]),
        .S({\reg_out[27]_i_7_n_1 ,\reg_out[27]_i_8_n_1 ,\reg_out[27]_i_9_n_1 ,\reg_out[27]_i_10_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[27]_i_6 
       (.CI(\reg_out_reg[23]_i_6_n_1 ),
        .CO({\reg_out_reg[27]_i_6_n_1 ,\NLW_reg_out_reg[27]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_64,rd_reg__0_n_65,rd_reg__0_n_66,rd_reg__0_n_67}),
        .O(rd_reg__1[59:56]),
        .S({\reg_out[27]_i_11_n_1 ,\reg_out[27]_i_12_n_1 ,\reg_out[27]_i_13_n_1 ,\reg_out[27]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_6 
       (.CI(\reg_out_reg[27]_i_5_n_1 ),
        .CO({\reg_out_reg[31]_i_6_n_1 ,\NLW_reg_out_reg[31]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_92,rd_reg__0_n_93,rd_reg__0_n_94,rd_reg__0_n_95}),
        .O(rd_reg__1[31:28]),
        .S({\reg_out[31]_i_10_n_1 ,\reg_out[31]_i_11_n_1 ,\reg_out[31]_i_12_n_1 ,\reg_out[31]_i_13_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_7 
       (.CI(\reg_out_reg[27]_i_6_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,rd_reg__0_n_61,rd_reg__0_n_62,rd_reg__0_n_63}),
        .O(rd_reg__1[63:60]),
        .S({\reg_out[31]_i_14_n_1 ,\reg_out[31]_i_15_n_1 ,\reg_out[31]_i_16_n_1 ,\reg_out[31]_i_17_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[3]_i_5 
       (.CI(\reg_out_reg[31]_i_6_n_1 ),
        .CO({\reg_out_reg[3]_i_5_n_1 ,\NLW_reg_out_reg[3]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_88,rd_reg__0_n_89,rd_reg__0_n_90,rd_reg__0_n_91}),
        .O(rd_reg__1[35:32]),
        .S({\reg_out[3]_i_6_n_1 ,\reg_out[3]_i_7_n_1 ,\reg_out[3]_i_8_n_1 ,\reg_out[3]_i_9_n_1 }));
  LUT4 #(
    .INIT(16'h2220)) 
    shift_out_i_1
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .O(instr_any_mulh));
  FDRE shift_out_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_any_mulh),
        .Q(shift_out),
        .R(\<const0> ));
endmodule

module sp_rom
   (DOADO,
    clk_IBUF_BUFG,
    rom_r_valid,
    Q,
    pwropt,
    pwropt_2,
    pwropt_3);
  output [31:0]DOADO;
  input clk_IBUF_BUFG;
  input rom_r_valid;
  input [9:0]Q;
  input pwropt;
  input pwropt_2;
  input pwropt_3;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]DOADO;
  wire GND_cooolDelFlop_1;
  wire [9:0]Q;
  wire VCC_cooolDelFlop_1;
  wire clk_IBUF_BUFG;
  wire pwropt;
  wire pwropt_2;
  wire pwropt_3;
  wire rdata_reg_ENARDEN_cooolgate_en_sig_3;
  wire rom_r_valid;
  wire \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_1 ;
  wire \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_2 ;

  GND GND
       (.G(\<const0> ));
  GND GND_cooolDelFlop
       (.G(GND_cooolDelFlop_1));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_cooolDelFlop
       (.P(VCC_cooolDelFlop_1));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "boot_ctr0/sp_rom0/rdata" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000504130011262300812423FF010113001000730FD000EF0001011300020137),
    .INIT_01(256'h470000EF001404134500006F0101011300C120830081240300051A6300044503),
    .INIT_02(256'h033126230321282302912A2302812C230441079304F12A23FA010113FE1FF06F),
    .INIT_03(256'h04B122230005031301812C2301712E230341242302112E230361202303512223),
    .INIT_04(256'h00001437000014B700F1262305112E2305012C2304E1282304D1262304C12423),
    .INIT_05(256'h0381240303C120833D0000EF02051C630003450306100B130000193701C00A93),
    .INIT_06(256'h01812C0301C12B8302012B0302412A8302812A0302C129830301290303412483),
    .INIT_07(256'hFA078CE300230A130013478306F5166300130A13025007930000806706010113),
    .INIT_08(256'h02A78E6304E786630630071306E784630580071302F7606312E7866306400713),
    .INIT_09(256'hFEE792E30730071304E786630780071312E7866307500713F89FF06F000A0313),
    .INIT_0A(256'h350000EF02500513FCDFF06FEC1FF0EF00E12623004787130007A50300C12783),
    .INIT_0B(256'h82F90C2304100793FE9FF06F00E126230007C5030047871300C12783FC1FF06F),
    .INIT_0C(256'hFC1FF06F030005130007166382E4AA230007A70300E126230047871300C12783),
    .INIT_0D(256'hFFC6869300E7F7B300C517B30006861300F005130000059301C0069383542823),
    .INIT_0E(256'h83690C2300075A638304270300900C1300F00B9382C428230005846302078263),
    .INIT_0F(256'h0FF7F51300E7D7B300D7F7B300EB97B38344A683FC9FF06F00100593F41FF06F),
    .INIT_10(256'hFB9FF06F82F42823FFC78793830427832A0000EF0FF575130305051302FC6063),
    .INIT_11(256'h0007A5035980059300A0061300C12783FDDFF06F00F50533FF67879383894783),
    .INIT_12(256'h0007A58300C12783EFDFF06F598005132C0000EF82A4AA2300E1262300478713),
    .INIT_13(256'h02F5D5B37980051302F5F63300A007930005DE6382B4AA2300E1262300478713),
    .INIT_14(256'h0131262301212823FE010113E91FF06FDB9FF0EF7A000513E9DFF06FDC5FF0EF),
    .INIT_15(256'h00300513D8DFF0EF00912A2300812C2300112E237B0005137A40059300050993),
    .INIT_16(256'h0084949301051513218000EF00050493220000EF00050413228000EF1EC000EF),
    .INIT_17(256'h0020051304849863000004930087E433018517930084E433208000EF00A4E4B3),
    .INIT_18(256'h1A8000EF194000EF00300513D35FF0EF7D4005137A400593000486131AC000EF),
    .INIT_19(256'h014124830004851300C12983010129030181240301C12083188000EF00200513),
    .INIT_1A(256'hFE010113FA1FF06F0014849300A78023009987B31A4000EF0000806702010113),
    .INIT_1B(256'h7A400593000584937F40051300912A23000504130121282300812C2300050613),
    .INIT_1C(256'h00845513114000EF0FF4751311C000EF00300513CBDFF0EF0131262300112E23),
    .INIT_1D(256'h008489B30F4000EF018455130FC000EF0FF5751301045513108000EF0FF57513),
    .INIT_1E(256'hC69FF0EF814505137A40059300040613000015370E4000EF0020051305349663),
    .INIT_1F(256'h00C12983010129030141248301C12083018124030DC000EF0C8000EF00300513),
    .INIT_20(256'hFF010113FA9FF06F098000EF001484930004C5030A40006F0201011300200513),
    .INIT_21(256'h00812403FE851AE30B8000EF07C000EF00500513006004130011262300812423),
    .INIT_22(256'h00F526230010079386A7A623000017B70600006F010101130020051300C12083),
    .INIT_23(256'h0047A50386C7A783000017B70000806700F52A2300F52C2300B5222300052623),
    .INIT_24(256'h86C7A783000017B700008067FE079EE30007278386C7A703000017B700008067),
    .INIT_25(256'h00A7A423FE071EE30007A70386C7A783000017B700008067001535130007A503),
    .INIT_26(256'h000017B700008067FE070EE30007A7030107879386C7A783000017B700008067),
    .INIT_27(256'hFE070EE30006A7030107869386C7A783000017B7000080670107A50386C7A783),
    .INIT_28(256'h012120230091222300812423FF0101135380006F000080670FF575130087A503),
    .INIT_29(256'h0284C46300092C230000049386C7A903000017B7F5DFF0EF0005041300112623),
    .INIT_2A(256'h01010113000129030041248300F92C23001007930081240300C12083F45FF0EF),
    .INIT_2B(256'h0005838300060E6300050313FCDFF06F00148493F45FF0EF0630051300008067),
    .INIT_2C(256'h000000000000000000008067FE0616E30015859300130313FFF6061300730023),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000064256425000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h6E6120676E69766965636552203A732500000000545241552D624F4900006425),
    .INIT_3E(256'h63657220656C6946203A732500000A2E2E2E656C696620676E6964616F6C2064),
    .INIT_3F(256'h20676E69646E6553203A73250000000A29736574796220642528206465766965),
    .INIT_40(256'h6E657320656C6946203A7325000000000A2973657479622064252820656C6966),
    .INIT_41(256'h4728203A4343476100000000000000000000000A297365747962206425282074),
    .INIT_42(256'h76720510040000001601007663736972000000204100302E322E30312029554E),
    .INIT_43(256'h0000001601007663736972000000204100000000003070326D5F307032693233),
    .INIT_44(256'h000014010076637369720000001E41003070326D5F3070326932337672051004),
    .INIT_45(256'h0000726564616F6C746F6F422D624F49003070326D5F30703269323376720500),
    .INIT_46(256'h203A732500000A64253D5244445F4E55522064253D5244445F455355203A7325),
    .INIT_47(256'h2E6D6172676F72702072657375206E7572206F74205550432074726174736552),
    .INIT_48(256'h01312E230321202302812423021126238000053700A00593FD010113000A2E2E),
    .INIT_49(256'h00001437AE5FF0EFB1DFF0EF02912223017126230161282301512A2301412C23),
    .INIT_4A(256'h00400B9300300B13EF0FF0EF8C0505138B040593000006130000069300001537),
    .INIT_4B(256'hFF251AE30375046301650E63B7DFF0EF40000A3700001AB7000019B700200913),
    .INIT_4C(256'hFD5FF06F9C5FF0EF000485139B49A583FE5FF06F00050493911FF0EF9B49A503),
    .INIT_4D(256'h736972000000204100001000FC1FF06F012A2023E9CFF0EF8DCA85138B040593),
    .INIT_4E(256'hFF010113000000003070326D5F30703269323376720510040000001601007663),
    .INIT_4F(256'h000004130005802302E7F0630005841302200793FFE607130011262300812423),
    .INIT_50(256'h0205506302F6126300A007930000806701010113008124030004051300C12083),
    .INIT_51(256'h00000593FC9FF06F060000EF00B405B30010059340A0053300F5802302D00793),
    .INIT_52(256'h693233767205100400000016010076637369720000002041F99FF06FFF1FF06F),
    .INIT_53(256'h6A69686766656463626139383736353433323130000000003070326D5F307032),
    .INIT_54(256'h0005841302812C23FC010113000000007A797877767574737271706F6E6D6C6B),
    .INIT_55(256'h00810513A6C585930250061300050913000604930321282302912A23000015B7),
    .INIT_56(256'h000004130004002302D7F4630000071302200793FFE48693AB1FF0EF02112E23),
    .INIT_57(256'h029977B300008067040101130301290303412483038124030004051303C12083),
    .INIT_58(256'h00090793FEF60FA3FD87C78300F587B300E40633001707130007069303010593),
    .INIT_59(256'h00074503FAC7D4E340F686330000079300D4073300060023FC97FCE302995933),
    .INIT_5A(256'hF39FF06FFDDFF06FFFF7071300B700230017879300A600230006458300F40633),
    .INIT_5B(256'h3070326D5F307032693233767205100400000016010076637369720000002041),
    .INIT_5C(256'h003070326D5F30703269323376720500000014010076637369720000001E4100),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    rdata_reg
       (.ADDRARDADDR({\<const1> ,Q,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(DOADO),
        .ENARDEN(rdata_reg_ENARDEN_cooolgate_en_sig_3),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  LUT5 #(
    .INIT(32'hFFEF0000)) 
    rdata_reg_ENARDEN_cooolgate_en_gate_3_LOPT_REMAP
       (.I0(pwropt_2),
        .I1(pwropt_3),
        .I2(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_2 ),
        .I3(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_1 ),
        .I4(rom_r_valid),
        .O(rdata_reg_ENARDEN_cooolgate_en_sig_3));
  FDCE #(
    .INIT(1'b1)) 
    \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_gate_1_cooolDelFlop 
       (.C(clk_IBUF_BUFG),
        .CE(VCC_cooolDelFlop_1),
        .CLR(GND_cooolDelFlop_1),
        .D(pwropt),
        .Q(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_gate_2_cooolDelFlop 
       (.C(clk_IBUF_BUFG),
        .CE(VCC_cooolDelFlop_1),
        .CLR(GND_cooolDelFlop_1),
        .D(rom_r_valid),
        .Q(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_cooolgate_en_sig_2 ));
endmodule

module split
   (s_sel_reg,
    cpu_i_req,
    clk_IBUF_BUFG,
    sys_rst_int);
  output [0:0]s_sel_reg;
  input [0:0]cpu_i_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire [0:0]cpu_i_req;
  wire [0:0]s_sel_reg;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(cpu_i_req),
        .Q(s_sel_reg));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized0
   (\s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    \s_sel_reg_reg[0]_2 ,
    cpu_d_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    cpu_instr);
  output \s_sel_reg_reg[0]_0 ;
  output \s_sel_reg_reg[0]_1 ;
  output \s_sel_reg_reg[0]_2 ;
  input [0:0]cpu_d_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input cpu_instr;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire [0:0]cpu_d_req;
  wire cpu_instr;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire \s_sel_reg_reg[0]_2 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[15]_i_5 
       (.I0(\s_sel_reg_reg[0]_0 ),
        .I1(cpu_instr),
        .O(\s_sel_reg_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    mem_valid_i_5
       (.I0(\s_sel_reg_reg[0]_0 ),
        .I1(cpu_instr),
        .O(\s_sel_reg_reg[0]_1 ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(cpu_d_req),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized1
   (\ready_int_reg[0] ,
    Q,
    mem_instr_reg,
    \s_sel_reg_reg[1]_0 ,
    slaves_resp,
    \mem_rdata_q[31]_i_4 ,
    cpu_instr,
    wstrb_reg,
    D,
    clk_IBUF_BUFG,
    sys_rst_int);
  output \ready_int_reg[0] ;
  output [1:0]Q;
  output mem_instr_reg;
  output \s_sel_reg_reg[1]_0 ;
  input [1:0]slaves_resp;
  input \mem_rdata_q[31]_i_4 ;
  input cpu_instr;
  input wstrb_reg;
  input [1:0]D;
  input clk_IBUF_BUFG;
  input sys_rst_int;

  wire \<const1> ;
  wire [1:0]D;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire mem_instr_reg;
  wire \mem_rdata_q[31]_i_4 ;
  wire \ready_int_reg[0] ;
  wire \s_sel_reg_reg[1]_0 ;
  wire [1:0]slaves_resp;
  wire sys_rst_int;
  wire wstrb_reg;

  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h0100)) 
    \mem_rdata_q[15]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wstrb_reg),
        .I3(slaves_resp[0]),
        .O(\s_sel_reg_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \mem_rdata_q[31]_i_6 
       (.I0(cpu_instr),
        .I1(\mem_rdata_q[31]_i_4 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(mem_instr_reg));
  LUT6 #(
    .INIT(64'h0008000C00080000)) 
    mem_valid_i_6
       (.I0(slaves_resp[1]),
        .I1(\mem_rdata_q[31]_i_4 ),
        .I2(cpu_instr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(slaves_resp[0]),
        .O(\ready_int_reg[0] ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \s_sel_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(D[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized2
   (\s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    clk_IBUF_BUFG,
    sys_rst_int);
  output \s_sel_reg_reg[0]_0 ;
  input \s_sel_reg_reg[0]_1 ;
  input clk_IBUF_BUFG;
  input sys_rst_int;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\s_sel_reg_reg[0]_1 ),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

module sram
   (ram_reg_0_0,
    \mem_wstrb_reg[0] ,
    cpu_d_req__0,
    mem_valid_reg,
    cpu_ready_reg,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_0_0,
    ram_reg_0_1_0,
    ram_reg_0_2_0,
    ram_reg_0_3_0,
    ram_reg_0_4_0,
    ram_reg_0_5_0,
    ram_reg_0_6_0,
    ram_reg_0_7_0,
    ram_reg_0_0_1,
    ram_reg_0_1_1,
    ram_reg_0_2_1,
    ram_reg_0_3_1,
    ram_reg_0_4_1,
    ram_reg_0_5_1,
    ram_reg_0_6_1,
    ram_reg_0_7_1,
    ram_reg_0_0_2,
    ram_reg_0_1_2,
    ram_reg_0_2_2,
    ram_reg_0_3_2,
    ram_reg_0_4_2,
    ram_reg_0_5_2,
    ram_reg_0_6_2,
    ram_reg_0_7_2,
    q_a,
    ram_i_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    d_ready_reg_0,
    \TIMER_RESET_reg[0] ,
    cpu_instr,
    cpu_valid,
    cpu_ready,
    mem_valid_reg_0,
    mem_valid_reg_1,
    mem_valid_reg_2,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[15] ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[2] ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[4] ,
    \mem_rdata_q_reg[5] ,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[7] ,
    pbus_resp,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[24] ,
    s_sel_reg,
    Q,
    slaves_resp,
    ram_reg_0_7_3,
    ram_reg_0_7_4,
    ADDRARDADDR,
    ram_reg_0_4_3,
    ADDRBWRADDR,
    data_a,
    ram_reg_0_7_5,
    ram_reg_0_2_3,
    ram_reg_0_2_4,
    ram_reg_0_2_5,
    ram_reg_0_7_6,
    ram_reg_0_7_7,
    en_b,
    addr_a,
    addr_b,
    en_a,
    ram_reg_0_7_8,
    ram_reg_0_2_6,
    ram_reg_0_7_9,
    ram_reg_0_7_10,
    ram_reg_0_2_7,
    ram_reg_0_2_8,
    ram_reg_0_7_11,
    ram_reg_0_7_12,
    ram_reg_0_1_3,
    ram_reg_0_7_13,
    ram_reg_0_7_14,
    ram_reg_0_7_15,
    ram_reg_0_2_9,
    ram_reg_0_2_10,
    ram_reg_0_7_16,
    ram_reg_0_7_17,
    ram_reg_0_7_18,
    WEA,
    WEBWE,
    ram_reg_0_7_19,
    ram_reg_0_7_20);
  output [1:0]ram_reg_0_0;
  output \mem_wstrb_reg[0] ;
  output [0:0]cpu_d_req__0;
  output mem_valid_reg;
  output cpu_ready_reg;
  output ram_reg_0_1;
  output ram_reg_0_2;
  output ram_reg_0_3;
  output ram_reg_0_4;
  output ram_reg_0_5;
  output ram_reg_0_6;
  output ram_reg_0_7;
  output ram_reg_0_0_0;
  output ram_reg_0_1_0;
  output ram_reg_0_2_0;
  output ram_reg_0_3_0;
  output ram_reg_0_4_0;
  output ram_reg_0_5_0;
  output ram_reg_0_6_0;
  output ram_reg_0_7_0;
  output ram_reg_0_0_1;
  output ram_reg_0_1_1;
  output ram_reg_0_2_1;
  output ram_reg_0_3_1;
  output ram_reg_0_4_1;
  output ram_reg_0_5_1;
  output ram_reg_0_6_1;
  output ram_reg_0_7_1;
  output ram_reg_0_0_2;
  output ram_reg_0_1_2;
  output ram_reg_0_2_2;
  output ram_reg_0_3_2;
  output ram_reg_0_4_2;
  output ram_reg_0_5_2;
  output ram_reg_0_6_2;
  output ram_reg_0_7_2;
  output [0:0]q_a;
  input [0:0]ram_i_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input d_ready_reg_0;
  input [0:0]\TIMER_RESET_reg[0] ;
  input cpu_instr;
  input cpu_valid;
  input cpu_ready;
  input mem_valid_reg_0;
  input mem_valid_reg_1;
  input mem_valid_reg_2;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_q_reg[15] ;
  input \mem_rdata_q_reg[1] ;
  input \mem_rdata_q_reg[2] ;
  input \mem_rdata_q_reg[3] ;
  input \mem_rdata_q_reg[4] ;
  input \mem_rdata_q_reg[5] ;
  input \mem_rdata_q_reg[6] ;
  input \mem_rdata_q_reg[7] ;
  input [7:0]pbus_resp;
  input \mem_rdata_q_reg[8]_0 ;
  input \mem_rdata_q_reg[24] ;
  input [0:0]s_sel_reg;
  input [1:0]Q;
  input [0:0]slaves_resp;
  input ram_reg_0_7_3;
  input ram_reg_0_7_4;
  input [14:0]ADDRARDADDR;
  input [9:0]ram_reg_0_4_3;
  input [14:0]ADDRBWRADDR;
  input [7:0]data_a;
  input [31:0]ram_reg_0_7_5;
  input [1:0]ram_reg_0_2_3;
  input [1:0]ram_reg_0_2_4;
  input ram_reg_0_2_5;
  input [1:0]ram_reg_0_7_6;
  input [1:0]ram_reg_0_7_7;
  input en_b;
  input [9:0]addr_a;
  input [14:0]addr_b;
  input en_a;
  input ram_reg_0_7_8;
  input [9:0]ram_reg_0_2_6;
  input [14:0]ram_reg_0_7_9;
  input [7:0]ram_reg_0_7_10;
  input [1:0]ram_reg_0_2_7;
  input [1:0]ram_reg_0_2_8;
  input [1:0]ram_reg_0_7_11;
  input [1:0]ram_reg_0_7_12;
  input ram_reg_0_1_3;
  input ram_reg_0_7_13;
  input [14:0]ram_reg_0_7_14;
  input [7:0]ram_reg_0_7_15;
  input [1:0]ram_reg_0_2_9;
  input [1:0]ram_reg_0_2_10;
  input [1:0]ram_reg_0_7_16;
  input [1:0]ram_reg_0_7_17;
  input [7:0]ram_reg_0_7_18;
  input [1:0]WEA;
  input [1:0]WEBWE;
  input [1:0]ram_reg_0_7_19;
  input [1:0]ram_reg_0_7_20;

  wire \<const1> ;
  wire [14:0]ADDRARDADDR;
  wire [14:0]ADDRBWRADDR;
  wire [1:0]Q;
  wire [0:0]\TIMER_RESET_reg[0] ;
  wire [1:0]WEA;
  wire [1:0]WEBWE;
  wire [9:0]addr_a;
  wire [14:0]addr_b;
  wire clk_IBUF_BUFG;
  wire [0:0]cpu_d_req__0;
  wire cpu_instr;
  wire cpu_ready;
  wire cpu_ready_reg;
  wire cpu_valid;
  wire d_ready;
  wire d_ready_reg_0;
  wire [7:0]data_a;
  wire en_a;
  wire en_b;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[2] ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[5] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire mem_valid_i_7_n_1;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire mem_valid_reg_1;
  wire mem_valid_reg_2;
  wire \mem_wstrb_reg[0] ;
  wire [7:0]pbus_resp;
  wire [0:0]q_a;
  wire [0:0]ram_i_req;
  wire [1:0]ram_reg_0_0;
  wire ram_reg_0_0_0;
  wire ram_reg_0_0_1;
  wire ram_reg_0_0_2;
  wire ram_reg_0_1;
  wire ram_reg_0_1_0;
  wire ram_reg_0_1_1;
  wire ram_reg_0_1_2;
  wire ram_reg_0_1_3;
  wire ram_reg_0_2;
  wire ram_reg_0_2_0;
  wire ram_reg_0_2_1;
  wire [1:0]ram_reg_0_2_10;
  wire ram_reg_0_2_2;
  wire [1:0]ram_reg_0_2_3;
  wire [1:0]ram_reg_0_2_4;
  wire ram_reg_0_2_5;
  wire [9:0]ram_reg_0_2_6;
  wire [1:0]ram_reg_0_2_7;
  wire [1:0]ram_reg_0_2_8;
  wire [1:0]ram_reg_0_2_9;
  wire ram_reg_0_3;
  wire ram_reg_0_3_0;
  wire ram_reg_0_3_1;
  wire ram_reg_0_3_2;
  wire ram_reg_0_4;
  wire ram_reg_0_4_0;
  wire ram_reg_0_4_1;
  wire ram_reg_0_4_2;
  wire [9:0]ram_reg_0_4_3;
  wire ram_reg_0_5;
  wire ram_reg_0_5_0;
  wire ram_reg_0_5_1;
  wire ram_reg_0_5_2;
  wire ram_reg_0_6;
  wire ram_reg_0_6_0;
  wire ram_reg_0_6_1;
  wire ram_reg_0_6_2;
  wire ram_reg_0_7;
  wire ram_reg_0_7_0;
  wire ram_reg_0_7_1;
  wire [7:0]ram_reg_0_7_10;
  wire [1:0]ram_reg_0_7_11;
  wire [1:0]ram_reg_0_7_12;
  wire ram_reg_0_7_13;
  wire [14:0]ram_reg_0_7_14;
  wire [7:0]ram_reg_0_7_15;
  wire [1:0]ram_reg_0_7_16;
  wire [1:0]ram_reg_0_7_17;
  wire [7:0]ram_reg_0_7_18;
  wire [1:0]ram_reg_0_7_19;
  wire ram_reg_0_7_2;
  wire [1:0]ram_reg_0_7_20;
  wire ram_reg_0_7_3;
  wire ram_reg_0_7_4;
  wire [31:0]ram_reg_0_7_5;
  wire [1:0]ram_reg_0_7_6;
  wire [1:0]ram_reg_0_7_7;
  wire ram_reg_0_7_8;
  wire [14:0]ram_reg_0_7_9;
  wire [0:0]s_sel_reg;
  wire [0:0]slaves_resp;
  wire sys_rst_int;

  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_SAMPLE[0]_i_2 
       (.I0(cpu_d_req__0),
        .I1(\TIMER_RESET_reg[0] ),
        .O(\mem_wstrb_reg[0] ));
  VCC VCC
       (.P(\<const1> ));
  FDCE d_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(d_ready_reg_0),
        .Q(d_ready));
  iob_tdp_ram \gen_main_mem_byte[0].main_mem_byte 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .addr_a({ADDRARDADDR[14:10],addr_a}),
        .addr_b(addr_b),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_valid(cpu_valid),
        .data_a(data_a),
        .en_b(en_b),
        .\mem_rdata_q_reg[1] (\mem_rdata_q_reg[1] ),
        .\mem_rdata_q_reg[2] (\mem_rdata_q_reg[2] ),
        .\mem_rdata_q_reg[3] (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[4] (\mem_rdata_q_reg[4] ),
        .\mem_rdata_q_reg[5] (\mem_rdata_q_reg[5] ),
        .\mem_rdata_q_reg[6] (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[7] (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[7]_0 (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[7]_1 (\mem_rdata_q_reg[7] ),
        .mem_valid_reg(mem_valid_reg),
        .q_a(q_a),
        .ram_reg_0_0_0(ram_reg_0_0[1]),
        .ram_reg_0_0_1(ram_reg_0_4_3),
        .ram_reg_0_1_0(ram_reg_0_1),
        .ram_reg_0_2_0(ram_reg_0_2),
        .ram_reg_0_2_1(ram_reg_0_2_3),
        .ram_reg_0_2_2(ram_reg_0_2_4),
        .ram_reg_0_3_0(ram_reg_0_3),
        .ram_reg_0_3_1(ram_reg_0_7_3),
        .ram_reg_0_4_0(ram_reg_0_4),
        .ram_reg_0_5_0(ram_reg_0_5),
        .ram_reg_0_5_1(ram_reg_0_7_4),
        .ram_reg_0_6_0(ram_reg_0_6),
        .ram_reg_0_7_0(ram_reg_0_7),
        .ram_reg_0_7_1(ram_reg_0_7_5[7:0]),
        .ram_reg_0_7_2(ram_reg_0_2_5),
        .ram_reg_0_7_3(ram_reg_0_7_6[0]),
        .ram_reg_0_7_4(ram_reg_0_7_7[0]),
        .sel_en_reg(cpu_ready_reg));
  iob_tdp_ram__parameterized0 \gen_main_mem_byte[1].main_mem_byte 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .addr_a({ADDRARDADDR[14:10],ram_reg_0_4_3}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en_a(en_a),
        .\mem_rdata_q_reg[15] (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[8] (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8]_0 ),
        .pbus_resp(pbus_resp),
        .ram_reg_0_0_0(ram_reg_0_0_0),
        .ram_reg_0_0_1(ram_reg_0_2_6),
        .ram_reg_0_1_0(ram_reg_0_1_0),
        .ram_reg_0_2_0(ram_reg_0_2_0),
        .ram_reg_0_2_1(ram_reg_0_2_7),
        .ram_reg_0_2_2(ram_reg_0_2_8),
        .ram_reg_0_2_3(ram_reg_0_2_5),
        .ram_reg_0_3_0(ram_reg_0_3_0),
        .ram_reg_0_3_1(ram_reg_0_7_8),
        .ram_reg_0_3_2(ram_reg_0_7_9),
        .ram_reg_0_4_0(ram_reg_0_4_0),
        .ram_reg_0_5_0(ram_reg_0_5_0),
        .ram_reg_0_6_0(ram_reg_0_6_0),
        .ram_reg_0_7_0(ram_reg_0_7_0),
        .ram_reg_0_7_1(ram_reg_0_7_10),
        .ram_reg_0_7_2(ram_reg_0_7_5[15:8]),
        .ram_reg_0_7_3(ram_reg_0_7_4),
        .ram_reg_0_7_4(ram_reg_0_7_11[0]),
        .ram_reg_0_7_5(ram_reg_0_7_12[0]));
  iob_tdp_ram__parameterized1 \gen_main_mem_byte[2].main_mem_byte 
       (.ADDRARDADDR(ADDRARDADDR),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .\mem_rdata_q_reg[16] (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[16]_0 (\mem_rdata_q_reg[8] ),
        .ram_reg_0_0_0(ram_reg_0_0_1),
        .ram_reg_0_1_0(ram_reg_0_1_1),
        .ram_reg_0_1_1(ram_reg_0_1_3),
        .ram_reg_0_1_2(ram_reg_0_7_13),
        .ram_reg_0_1_3(ram_reg_0_7_14),
        .ram_reg_0_2_0(ram_reg_0_2_1),
        .ram_reg_0_2_1(ram_reg_0_2_9),
        .ram_reg_0_2_2(ram_reg_0_2_10),
        .ram_reg_0_2_3(ram_reg_0_2_6),
        .ram_reg_0_3_0(ram_reg_0_3_1),
        .ram_reg_0_4_0(ram_reg_0_4_1),
        .ram_reg_0_5_0(ram_reg_0_5_1),
        .ram_reg_0_6_0(ram_reg_0_6_1),
        .ram_reg_0_7_0(ram_reg_0_7_1),
        .ram_reg_0_7_1(ram_reg_0_7_15),
        .ram_reg_0_7_2(ram_reg_0_7_5[23:16]),
        .ram_reg_0_7_3(ram_reg_0_7_3),
        .ram_reg_0_7_4(ram_reg_0_7_8),
        .ram_reg_0_7_5(ram_reg_0_7_9),
        .ram_reg_0_7_6(ram_reg_0_7_16[0]),
        .ram_reg_0_7_7(ram_reg_0_7_17[0]),
        .s_sel_reg(s_sel_reg));
  iob_tdp_ram__parameterized2 \gen_main_mem_byte[3].main_mem_byte 
       (.ADDRARDADDR(ADDRARDADDR),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .en_a(en_a),
        .\mem_rdata_q_reg[24] (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[8] ),
        .ram_reg_0_0_0(ram_reg_0_0_2),
        .ram_reg_0_1_0(ram_reg_0_1_2),
        .ram_reg_0_2_0(ram_reg_0_2_2),
        .ram_reg_0_3_0(ram_reg_0_3_2),
        .ram_reg_0_4_0(ram_reg_0_4_2),
        .ram_reg_0_5_0(ram_reg_0_5_2),
        .ram_reg_0_6_0(ram_reg_0_6_2),
        .ram_reg_0_7_0(ram_reg_0_7_2),
        .ram_reg_0_7_1(ram_reg_0_7_13),
        .ram_reg_0_7_2(ram_reg_0_7_14),
        .ram_reg_0_7_3(ram_reg_0_7_18),
        .ram_reg_0_7_4(ram_reg_0_7_5[31:24]),
        .ram_reg_0_7_5(ram_reg_0_7_19[0]),
        .ram_reg_0_7_6(ram_reg_0_7_20[0]),
        .s_sel_reg(s_sel_reg));
  FDCE i_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(ram_i_req),
        .Q(ram_reg_0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA0C0)) 
    mem_valid_i_2
       (.I0(cpu_ready),
        .I1(d_ready),
        .I2(mem_valid_reg_0),
        .I3(mem_valid_reg_1),
        .I4(mem_valid_reg_2),
        .I5(mem_valid_i_7_n_1),
        .O(cpu_ready_reg));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    mem_valid_i_7
       (.I0(ram_reg_0_0[0]),
        .I1(\mem_rdata_q_reg[15] ),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(slaves_resp),
        .O(mem_valid_i_7_n_1));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_0_i_32
       (.I0(mem_valid_reg),
        .I1(cpu_instr),
        .O(cpu_d_req__0));
endmodule

module system
   (uart_txd_OBUF,
    n_0_1040_BUFG_inst_n_1,
    clk_IBUF_BUFG,
    sys_rst_int,
    D,
    E);
  output uart_txd_OBUF;
  output n_0_1040_BUFG_inst_n_1;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [0:0]D;
  input [0:0]E;

  wire [0:0]CONTROL1;
  wire [0:0]D;
  wire [0:0]DATA_LABEL1;
  wire [0:0]DATA_X1;
  wire [0:0]DATA_Y1;
  wire [0:0]E;
  wire [0:0]NK1;
  wire TIMER_ENABLE;
  wire TIMER_RESET;
  wire TIMER_SAMPLE;
  wire [0:0]XX1;
  wire [4:0]Xlabel_aux;
  wire [0:0]YY1;
  wire [7:4]bit_duration;
  wire boot;
  wire \boot_ctr0/cpu_rst_req ;
  wire [31:0]\boot_ctr0/sp_rom0/rdata_reg__0 ;
  wire [68:68]boot_ctr_req;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire [63:0]counter_reg;
  wire [67:67]cpu_d_req;
  wire [68:68]cpu_d_req__0;
  wire [67:67]cpu_i_req;
  wire cpu_instr;
  wire cpu_n_1;
  wire cpu_n_100;
  wire cpu_n_101;
  wire cpu_n_102;
  wire cpu_n_103;
  wire cpu_n_104;
  wire cpu_n_105;
  wire cpu_n_106;
  wire cpu_n_107;
  wire cpu_n_108;
  wire cpu_n_109;
  wire cpu_n_110;
  wire cpu_n_111;
  wire cpu_n_112;
  wire cpu_n_113;
  wire cpu_n_116;
  wire cpu_n_117;
  wire cpu_n_151;
  wire cpu_n_154;
  wire cpu_n_155;
  wire cpu_n_157;
  wire cpu_n_158;
  wire cpu_n_160;
  wire cpu_n_161;
  wire cpu_n_162;
  wire cpu_n_164;
  wire cpu_n_165;
  wire cpu_n_166;
  wire cpu_n_168;
  wire cpu_n_169;
  wire cpu_n_17;
  wire cpu_n_170;
  wire cpu_n_172;
  wire cpu_n_173;
  wire cpu_n_174;
  wire cpu_n_176;
  wire cpu_n_177;
  wire cpu_n_178;
  wire cpu_n_180;
  wire cpu_n_181;
  wire cpu_n_182;
  wire cpu_n_184;
  wire cpu_n_185;
  wire cpu_n_186;
  wire cpu_n_188;
  wire cpu_n_189;
  wire cpu_n_190;
  wire cpu_n_191;
  wire cpu_n_192;
  wire cpu_n_193;
  wire cpu_n_194;
  wire cpu_n_195;
  wire cpu_n_196;
  wire cpu_n_197;
  wire cpu_n_198;
  wire cpu_n_199;
  wire cpu_n_200;
  wire cpu_n_201;
  wire cpu_n_202;
  wire cpu_n_203;
  wire cpu_n_204;
  wire cpu_n_205;
  wire cpu_n_206;
  wire cpu_n_207;
  wire cpu_n_208;
  wire cpu_n_209;
  wire cpu_n_210;
  wire cpu_n_211;
  wire cpu_n_212;
  wire cpu_n_213;
  wire cpu_n_214;
  wire cpu_n_215;
  wire cpu_n_216;
  wire cpu_n_217;
  wire cpu_n_218;
  wire cpu_n_219;
  wire cpu_n_220;
  wire cpu_n_221;
  wire cpu_n_222;
  wire cpu_n_223;
  wire cpu_n_224;
  wire cpu_n_225;
  wire cpu_n_226;
  wire cpu_n_227;
  wire cpu_n_228;
  wire cpu_n_229;
  wire cpu_n_230;
  wire cpu_n_231;
  wire cpu_n_232;
  wire cpu_n_233;
  wire cpu_n_234;
  wire cpu_n_235;
  wire cpu_n_236;
  wire cpu_n_237;
  wire cpu_n_238;
  wire cpu_n_239;
  wire cpu_n_240;
  wire cpu_n_241;
  wire cpu_n_242;
  wire cpu_n_243;
  wire cpu_n_244;
  wire cpu_n_245;
  wire cpu_n_246;
  wire cpu_n_247;
  wire cpu_n_248;
  wire cpu_n_249;
  wire cpu_n_250;
  wire cpu_n_251;
  wire cpu_n_252;
  wire cpu_n_253;
  wire cpu_n_254;
  wire cpu_n_255;
  wire cpu_n_256;
  wire cpu_n_257;
  wire cpu_n_258;
  wire cpu_n_259;
  wire cpu_n_260;
  wire cpu_n_261;
  wire cpu_n_262;
  wire cpu_n_263;
  wire cpu_n_264;
  wire cpu_n_265;
  wire cpu_n_266;
  wire cpu_n_267;
  wire cpu_n_268;
  wire cpu_n_269;
  wire cpu_n_270;
  wire cpu_n_271;
  wire cpu_n_272;
  wire cpu_n_273;
  wire cpu_n_274;
  wire cpu_n_275;
  wire cpu_n_276;
  wire cpu_n_277;
  wire cpu_n_278;
  wire cpu_n_279;
  wire cpu_n_280;
  wire cpu_n_281;
  wire cpu_n_282;
  wire cpu_n_283;
  wire cpu_n_284;
  wire cpu_n_285;
  wire cpu_n_286;
  wire cpu_n_287;
  wire cpu_n_3;
  wire cpu_n_56;
  wire cpu_n_57;
  wire cpu_n_58;
  wire cpu_n_59;
  wire cpu_n_60;
  wire cpu_n_61;
  wire cpu_n_62;
  wire cpu_n_63;
  wire cpu_n_65;
  wire cpu_n_66;
  wire cpu_n_68;
  wire cpu_n_69;
  wire cpu_n_70;
  wire cpu_n_71;
  wire cpu_n_72;
  wire cpu_n_73;
  wire cpu_n_74;
  wire cpu_n_75;
  wire cpu_n_76;
  wire cpu_n_77;
  wire cpu_n_78;
  wire cpu_n_81;
  wire cpu_n_82;
  wire cpu_n_83;
  wire cpu_n_84;
  wire cpu_n_85;
  wire cpu_n_86;
  wire cpu_n_87;
  wire cpu_n_88;
  wire cpu_n_89;
  wire cpu_n_90;
  wire cpu_n_91;
  wire cpu_n_92;
  wire cpu_n_93;
  wire cpu_n_94;
  wire cpu_n_95;
  wire cpu_n_96;
  wire cpu_n_97;
  wire cpu_n_98;
  wire cpu_n_99;
  wire cpu_valid;
  wire data_write_en5_out;
  wire dbus_split_n_1;
  wire dbus_split_n_2;
  wire dbus_split_n_3;
  wire div_write_en7_out;
  wire \ibus_merge/sel ;
  wire \ibus_merge/sel_reg ;
  wire int_mem0_n_1;
  wire int_mem0_n_37;
  wire int_mem0_n_39;
  wire int_mem0_n_40;
  wire int_mem0_n_42;
  wire int_mem0_n_43;
  wire int_mem0_n_44;
  wire int_mem0_n_45;
  wire int_mem0_n_46;
  wire int_mem0_n_47;
  wire int_mem0_n_48;
  wire int_mem0_n_49;
  wire int_mem0_n_50;
  wire int_mem0_n_51;
  wire int_mem0_n_52;
  wire int_mem0_n_53;
  wire int_mem0_n_54;
  wire int_mem0_n_55;
  wire int_mem0_n_56;
  wire int_mem0_n_57;
  wire int_mem0_n_58;
  wire int_mem0_n_59;
  wire int_mem0_n_60;
  wire int_mem0_n_61;
  wire int_mem0_n_62;
  wire int_mem0_n_63;
  wire int_mem0_n_64;
  wire int_mem0_n_65;
  wire int_mem0_n_66;
  wire int_mem0_n_67;
  wire int_mem0_n_68;
  wire int_mem0_n_69;
  wire int_mem0_n_70;
  wire int_mem0_n_71;
  wire int_mem0_n_72;
  wire int_mem0_n_73;
  wire int_mem0_n_74;
  wire int_mem0_n_75;
  wire int_mem0_n_89;
  wire [50:49]int_mem_i_req;
  wire n_0_1040_BUFG_inst_n_1;
  wire [0:0]p_0_in;
  wire [12:11]p_0_in1_in__0;
  wire [31:31]p_2_in;
  wire [66:65]pbus_req;
  wire [16:9]pbus_resp;
  wire pbus_split_n_1;
  wire pbus_split_n_2;
  wire pbus_split_n_3;
  wire pbus_split_n_4;
  wire pbus_split_n_5;
  wire [5:5]\picorv32_core/cpu_state0_out ;
  wire \picorv32_core/mem_do_rinst0 ;
  wire \picorv32_core/mem_state2 ;
  wire \picorv32_core/pcpi_div/pcpi_ready0 ;
  wire \picorv32_core/pcpi_div/quotient_msk ;
  wire [35:4]ram_i_req;
  wire [9:0]ram_w_addr;
  wire [7:4]recv_buf_data;
  wire recv_buf_valid;
  wire rst_soft;
  wire [0:0]s_sel_reg;
  wire [0:0]send_bitcnt;
  wire [206:4]slaves_req;
  wire [66:0]slaves_resp;
  wire sys_rst_int;
  wire tx_en;
  wire uart_n_14;
  wire uart_n_19;
  wire uart_n_20;
  wire uart_n_25;
  wire uart_n_26;
  wire uart_n_27;
  wire uart_n_28;
  wire uart_n_30;
  wire uart_n_31;
  wire uart_n_32;
  wire uart_n_33;
  wire uart_n_34;
  wire uart_n_35;
  wire uart_n_36;
  wire uart_txd_OBUF;
  wire wstrb_reg;

  iob_picorv32 cpu
       (.ADDRARDADDR({cpu_n_239,cpu_n_240,cpu_n_241,cpu_n_242,cpu_n_243,cpu_n_244,cpu_n_245,cpu_n_246,cpu_n_247,cpu_n_248}),
        .ADDRBWRADDR({cpu_n_199,cpu_n_200,cpu_n_201,cpu_n_202,cpu_n_203,cpu_n_204,cpu_n_205,cpu_n_206,cpu_n_207,cpu_n_208}),
        .CONTROL1(CONTROL1),
        .D({cpu_n_56,cpu_n_57,cpu_n_58,cpu_n_59,cpu_n_60,cpu_n_61,cpu_n_62,cpu_n_63}),
        .DI({p_0_in1_in__0,cpu_n_116}),
        .DOADO(\boot_ctr0/sp_rom0/rdata_reg__0 ),
        .E(DATA_LABEL1),
        .Q(cpu_n_3),
        .S(cpu_n_81),
        .SR(\picorv32_core/mem_state2 ),
        .TIMER_ENABLE(TIMER_ENABLE),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_RESET_reg[0] (int_mem0_n_40),
        .\TIMER_SAMPLE_reg[0] (TIMER_SAMPLE),
        .WEA({cpu_n_161,cpu_n_162}),
        .WEBWE({cpu_n_157,cpu_n_158}),
        .Xlabel(Xlabel_aux),
        .addr_a({cpu_n_229,cpu_n_230,cpu_n_231,cpu_n_232,cpu_n_233,cpu_n_234,cpu_n_235,cpu_n_236,cpu_n_237,cpu_n_238}),
        .addr_b({cpu_n_189,cpu_n_190,cpu_n_191,cpu_n_192,cpu_n_193,cpu_n_194,cpu_n_195,cpu_n_196,cpu_n_197,cpu_n_198}),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg_reg[1] (cpu_n_72),
        .\counter_reg_reg[2] (cpu_n_73),
        .\counter_reg_reg[3] (cpu_n_74),
        .\counter_reg_reg[4] (cpu_n_75),
        .\counter_reg_reg[5] (cpu_n_76),
        .\counter_reg_reg[6] (cpu_n_77),
        .\counter_reg_reg[7] (cpu_n_78),
        .cpu_d_req(cpu_d_req),
        .cpu_d_req__0(cpu_d_req__0),
        .cpu_i_req(cpu_i_req),
        .cpu_instr(cpu_instr),
        .cpu_rst_req(\boot_ctr0/cpu_rst_req ),
        .\cpu_state_reg[5] (\picorv32_core/cpu_state0_out ),
        .\cpu_state_reg[7] (int_mem0_n_75),
        .cpu_valid(cpu_valid),
        .data_a({cpu_n_82,cpu_n_83,cpu_n_84,cpu_n_85,cpu_n_86,cpu_n_87,cpu_n_88,cpu_n_89}),
        .data_write_en5_out(data_write_en5_out),
        .\decoded_imm_uj_reg[12] (int_mem0_n_55),
        .\decoded_imm_uj_reg[13] (int_mem0_n_56),
        .\decoded_imm_uj_reg[14] (int_mem0_n_57),
        .en_a(cpu_n_269),
        .\mem_addr_reg[11] ({cpu_n_249,cpu_n_250,cpu_n_251,cpu_n_252,cpu_n_253,cpu_n_254,cpu_n_255,cpu_n_256,cpu_n_257,cpu_n_258}),
        .\mem_addr_reg[11]_0 ({cpu_n_259,cpu_n_260,cpu_n_261,cpu_n_262,cpu_n_263,cpu_n_264,cpu_n_265,cpu_n_266,cpu_n_267,cpu_n_268}),
        .\mem_addr_reg[14] ({int_mem_i_req,cpu_n_154}),
        .\mem_addr_reg[14]_0 ({cpu_n_273,cpu_n_274,cpu_n_275,cpu_n_276}),
        .\mem_addr_reg[14]_1 ({cpu_n_277,cpu_n_278,cpu_n_279,cpu_n_280}),
        .\mem_addr_reg[15] (cpu_n_151),
        .\mem_addr_reg[2] (YY1),
        .\mem_addr_reg[30] (cpu_n_117),
        .\mem_addr_reg[31] (p_2_in),
        .\mem_addr_reg[31]_0 (cpu_n_66),
        .\mem_addr_reg[31]_1 (cpu_n_155),
        .\mem_addr_reg[31]_2 (cpu_n_270),
        .\mem_addr_reg[31]_3 (cpu_n_271),
        .\mem_addr_reg[31]_4 (cpu_n_272),
        .\mem_addr_reg[3] (DATA_X1),
        .\mem_addr_reg[3]_0 (XX1),
        .\mem_addr_reg[3]_1 (NK1),
        .\mem_addr_reg[3]_2 (cpu_n_70),
        .\mem_addr_reg[4] (DATA_Y1),
        .\mem_addr_reg[4]_0 (div_write_en7_out),
        .\mem_addr_reg[4]_1 (cpu_n_71),
        .mem_do_rinst0(\picorv32_core/mem_do_rinst0 ),
        .mem_instr_reg(cpu_n_68),
        .mem_instr_reg_0(cpu_n_69),
        .mem_instr_reg_1(pbus_req),
        .\mem_rdata_q[15]_i_4 ({pbus_split_n_2,pbus_split_n_3}),
        .\mem_rdata_q[7]_i_2 (recv_buf_data),
        .\mem_rdata_q_reg[0] (int_mem0_n_43),
        .\mem_rdata_q_reg[10] (int_mem0_n_53),
        .\mem_rdata_q_reg[11] (int_mem0_n_54),
        .\mem_rdata_q_reg[15] (int_mem0_n_58),
        .\mem_rdata_q_reg[16] (int_mem0_n_59),
        .\mem_rdata_q_reg[17] (int_mem0_n_60),
        .\mem_rdata_q_reg[18] (int_mem0_n_61),
        .\mem_rdata_q_reg[19] (int_mem0_n_62),
        .\mem_rdata_q_reg[1] (int_mem0_n_44),
        .\mem_rdata_q_reg[20] (int_mem0_n_63),
        .\mem_rdata_q_reg[21] (int_mem0_n_64),
        .\mem_rdata_q_reg[22] (int_mem0_n_65),
        .\mem_rdata_q_reg[23] (int_mem0_n_66),
        .\mem_rdata_q_reg[24] (int_mem0_n_67),
        .\mem_rdata_q_reg[25] (int_mem0_n_68),
        .\mem_rdata_q_reg[26] (int_mem0_n_69),
        .\mem_rdata_q_reg[27] (int_mem0_n_70),
        .\mem_rdata_q_reg[28] (int_mem0_n_71),
        .\mem_rdata_q_reg[29] (int_mem0_n_72),
        .\mem_rdata_q_reg[2] (int_mem0_n_45),
        .\mem_rdata_q_reg[30] (int_mem0_n_73),
        .\mem_rdata_q_reg[31] ({counter_reg[63:48],counter_reg[39:36],counter_reg[32:16],counter_reg[7:0]}),
        .\mem_rdata_q_reg[31]_0 (int_mem0_n_74),
        .\mem_rdata_q_reg[31]_1 (pbus_split_n_4),
        .\mem_rdata_q_reg[3] (int_mem0_n_46),
        .\mem_rdata_q_reg[4] (int_mem0_n_47),
        .\mem_rdata_q_reg[5] (int_mem0_n_48),
        .\mem_rdata_q_reg[6] (int_mem0_n_49),
        .\mem_rdata_q_reg[7] (dbus_split_n_3),
        .\mem_rdata_q_reg[7]_0 (bit_duration),
        .\mem_rdata_q_reg[7]_1 (uart_n_14),
        .\mem_rdata_q_reg[7]_2 (int_mem0_n_50),
        .\mem_rdata_q_reg[8] (dbus_split_n_1),
        .\mem_rdata_q_reg[8]_0 (int_mem0_n_37),
        .\mem_rdata_q_reg[8]_1 (int_mem0_n_51),
        .\mem_rdata_q_reg[9] (int_mem0_n_52),
        .\mem_rdata_word_reg[0]_i_3 (uart_n_27),
        .\mem_rdata_word_reg[1]_i_3 (uart_n_19),
        .\mem_rdata_word_reg[2]_i_3 (uart_n_25),
        .\mem_rdata_word_reg[3]_i_3 (uart_n_26),
        .\mem_rdata_word_reg[4]_i_4 (uart_n_20),
        .\mem_state_reg[0] (cpu_n_281),
        .mem_valid_reg(int_mem0_n_42),
        .\mem_wdata_reg[0] (cpu_n_282),
        .\mem_wdata_reg[0]_0 (cpu_n_285),
        .\mem_wdata_reg[0]_1 (cpu_n_286),
        .\mem_wdata_reg[0]_2 (cpu_n_287),
        .\mem_wdata_reg[15] ({cpu_n_90,cpu_n_91,cpu_n_92,cpu_n_93,cpu_n_94,cpu_n_95,cpu_n_96,cpu_n_97}),
        .\mem_wdata_reg[23] ({cpu_n_98,cpu_n_99,cpu_n_100,cpu_n_101,cpu_n_102,cpu_n_103,cpu_n_104,cpu_n_105}),
        .\mem_wdata_reg[31] ({cpu_n_106,cpu_n_107,cpu_n_108,cpu_n_109,cpu_n_110,cpu_n_111,cpu_n_112,cpu_n_113}),
        .\mem_wstrb_reg[0] (p_0_in),
        .\mem_wstrb_reg[0]_0 ({cpu_n_181,cpu_n_182}),
        .\mem_wstrb_reg[0]_1 (cpu_n_184),
        .\mem_wstrb_reg[0]_2 ({cpu_n_185,cpu_n_186}),
        .\mem_wstrb_reg[0]_3 (cpu_n_188),
        .\mem_wstrb_reg[0]_4 (int_mem0_n_89),
        .\mem_wstrb_reg[1] ({cpu_n_173,cpu_n_174}),
        .\mem_wstrb_reg[1]_0 (cpu_n_176),
        .\mem_wstrb_reg[1]_1 ({cpu_n_177,cpu_n_178}),
        .\mem_wstrb_reg[1]_2 (cpu_n_180),
        .\mem_wstrb_reg[2] (cpu_n_17),
        .\mem_wstrb_reg[2]_0 ({cpu_n_165,cpu_n_166}),
        .\mem_wstrb_reg[2]_1 (cpu_n_168),
        .\mem_wstrb_reg[2]_2 ({cpu_n_169,cpu_n_170}),
        .\mem_wstrb_reg[2]_3 (cpu_n_172),
        .\mem_wstrb_reg[3] (cpu_n_160),
        .\mem_wstrb_reg[3]_0 (cpu_n_164),
        .\mem_wstrb_reg[3]_1 (E),
        .n_0_1040_BUFG_inst_n_1(n_0_1040_BUFG_inst_n_1),
        .pcpi_ready0(\picorv32_core/pcpi_div/pcpi_ready0 ),
        .\quotient_msk_reg[31] (\picorv32_core/pcpi_div/quotient_msk ),
        .ram_i_req(ram_i_req),
        .ram_reg_0_6(ram_w_addr),
        .ram_reg_0_7(int_mem0_n_1),
        .ram_reg_0_7_0(int_mem0_n_39),
        .\ram_w_addr_reg[9] ({cpu_n_209,cpu_n_210,cpu_n_211,cpu_n_212,cpu_n_213,cpu_n_214,cpu_n_215,cpu_n_216,cpu_n_217,cpu_n_218}),
        .\ram_w_addr_reg[9]_0 ({cpu_n_219,cpu_n_220,cpu_n_221,cpu_n_222,cpu_n_223,cpu_n_224,cpu_n_225,cpu_n_226,cpu_n_227,cpu_n_228}),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg(cpu_n_283),
        .recv_buf_valid_reg_0(uart_n_28),
        .rst_soft(rst_soft),
        .sel(\ibus_merge/sel ),
        .sel_reg(\ibus_merge/sel_reg ),
        .\send_bitcnt_reg[0] (cpu_n_65),
        .\send_bitcnt_reg[0]_0 (send_bitcnt),
        .\send_pattern_reg[7] ({uart_n_30,uart_n_31,uart_n_32,uart_n_33,uart_n_34,uart_n_35,uart_n_36}),
        .slaves_req({slaves_req[206],slaves_req[157:142],slaves_req[137],slaves_req[68],slaves_req[40:38],slaves_req[19:4]}),
        .sys_rst_int(sys_rst_int),
        .trap_reg(cpu_n_1),
        .tx_en(tx_en),
        .tx_en_reg(cpu_n_284));
  split__parameterized0 dbus_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_req(cpu_d_req),
        .cpu_instr(cpu_instr),
        .\s_sel_reg_reg[0]_0 (dbus_split_n_1),
        .\s_sel_reg_reg[0]_1 (dbus_split_n_2),
        .\s_sel_reg_reg[0]_2 (dbus_split_n_3),
        .sys_rst_int(sys_rst_int));
  split ibus_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_i_req(cpu_i_req),
        .s_sel_reg(s_sel_reg),
        .sys_rst_int(sys_rst_int));
  int_mem int_mem0
       (.ADDRARDADDR({cpu_n_239,cpu_n_240,cpu_n_241,cpu_n_242,cpu_n_243,cpu_n_244,cpu_n_245,cpu_n_246,cpu_n_247,cpu_n_248}),
        .ADDRBWRADDR({cpu_n_199,cpu_n_200,cpu_n_201,cpu_n_202,cpu_n_203,cpu_n_204,cpu_n_205,cpu_n_206,cpu_n_207,cpu_n_208}),
        .DI({p_0_in1_in__0,cpu_n_116}),
        .DOADO(\boot_ctr0/sp_rom0/rdata_reg__0 ),
        .Q({pbus_split_n_2,pbus_split_n_3}),
        .S(cpu_n_81),
        .SR(\picorv32_core/mem_state2 ),
        .\TIMER_RESET_reg[0] (p_0_in),
        .WEA({cpu_n_161,cpu_n_162}),
        .WEBWE({cpu_n_157,cpu_n_158}),
        .addr_a({cpu_n_259,cpu_n_260,cpu_n_261,cpu_n_262,cpu_n_263,cpu_n_264,cpu_n_265,cpu_n_266,cpu_n_267,cpu_n_268}),
        .addr_b({cpu_n_219,cpu_n_220,cpu_n_221,cpu_n_222,cpu_n_223,cpu_n_224,cpu_n_225,cpu_n_226,cpu_n_227,cpu_n_228}),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg(cpu_n_282),
        .boot_reset(boot_reset),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_req__0(cpu_d_req__0),
        .cpu_instr(cpu_instr),
        .cpu_ready_reg(int_mem0_n_42),
        .cpu_rst_reg(\picorv32_core/pcpi_div/quotient_msk ),
        .cpu_rst_reg_0(int_mem0_n_89),
        .cpu_rst_reg_1(\picorv32_core/cpu_state0_out ),
        .cpu_rst_req(\boot_ctr0/cpu_rst_req ),
        .\cpu_state_reg[5] (cpu_n_3),
        .cpu_valid(cpu_valid),
        .d_ready_reg(cpu_n_66),
        .data_a({cpu_n_82,cpu_n_83,cpu_n_84,cpu_n_85,cpu_n_86,cpu_n_87,cpu_n_88,cpu_n_89}),
        .en_a(cpu_n_269),
        .mem_do_rinst0(\picorv32_core/mem_do_rinst0 ),
        .mem_do_rinst_reg(cpu_n_281),
        .mem_instr_reg(int_mem0_n_43),
        .\mem_rdata_q_reg[0] (cpu_n_69),
        .\mem_rdata_q_reg[1] (cpu_n_72),
        .\mem_rdata_q_reg[2] (cpu_n_73),
        .\mem_rdata_q_reg[3] (cpu_n_74),
        .\mem_rdata_q_reg[4] (cpu_n_75),
        .\mem_rdata_q_reg[5] (cpu_n_76),
        .\mem_rdata_q_reg[6] (cpu_n_77),
        .\mem_rdata_q_reg[7] (cpu_n_78),
        .\mem_rdata_q_reg[8] (cpu_n_68),
        .\mem_rdata_q_reg[8]_0 (dbus_split_n_3),
        .\mem_rdata_word_reg[0]_i_3 (dbus_split_n_1),
        .mem_valid_reg(dbus_split_n_2),
        .mem_valid_reg_0(pbus_split_n_1),
        .\mem_wstrb_reg[0] (int_mem0_n_40),
        .\mem_wstrb_reg[0]_0 (cpu_n_1),
        .pbus_resp(pbus_resp),
        .pcpi_ready0(\picorv32_core/pcpi_div/pcpi_ready0 ),
        .ram_reg_0_0(int_mem0_n_51),
        .ram_reg_0_0_0(int_mem0_n_59),
        .ram_reg_0_0_1(int_mem0_n_67),
        .ram_reg_0_0_2({cpu_n_277,cpu_n_278,cpu_n_279,cpu_n_280}),
        .ram_reg_0_0_3({cpu_n_229,cpu_n_230,cpu_n_231,cpu_n_232,cpu_n_233,cpu_n_234,cpu_n_235,cpu_n_236,cpu_n_237,cpu_n_238}),
        .ram_reg_0_0_4({cpu_n_189,cpu_n_190,cpu_n_191,cpu_n_192,cpu_n_193,cpu_n_194,cpu_n_195,cpu_n_196,cpu_n_197,cpu_n_198}),
        .ram_reg_0_1(int_mem0_n_44),
        .ram_reg_0_1_0(int_mem0_n_52),
        .ram_reg_0_1_1(int_mem0_n_60),
        .ram_reg_0_1_2(int_mem0_n_68),
        .ram_reg_0_1_3(cpu_n_272),
        .ram_reg_0_2(int_mem0_n_45),
        .ram_reg_0_2_0(int_mem0_n_53),
        .ram_reg_0_2_1(int_mem0_n_61),
        .ram_reg_0_2_2(int_mem0_n_69),
        .ram_reg_0_2_3({cpu_n_185,cpu_n_186}),
        .ram_reg_0_2_4({cpu_n_181,cpu_n_182}),
        .ram_reg_0_2_5(cpu_n_270),
        .ram_reg_0_2_6({cpu_n_177,cpu_n_178}),
        .ram_reg_0_2_7({cpu_n_173,cpu_n_174}),
        .ram_reg_0_2_8({cpu_n_169,cpu_n_170}),
        .ram_reg_0_2_9({cpu_n_165,cpu_n_166}),
        .ram_reg_0_3(int_mem0_n_46),
        .ram_reg_0_3_0(int_mem0_n_54),
        .ram_reg_0_3_1(int_mem0_n_62),
        .ram_reg_0_3_2(int_mem0_n_70),
        .ram_reg_0_4(int_mem0_n_47),
        .ram_reg_0_4_0(int_mem0_n_55),
        .ram_reg_0_4_1(int_mem0_n_63),
        .ram_reg_0_4_2(int_mem0_n_71),
        .ram_reg_0_4_3({cpu_n_249,cpu_n_250,cpu_n_251,cpu_n_252,cpu_n_253,cpu_n_254,cpu_n_255,cpu_n_256,cpu_n_257,cpu_n_258}),
        .ram_reg_0_4_4({cpu_n_209,cpu_n_210,cpu_n_211,cpu_n_212,cpu_n_213,cpu_n_214,cpu_n_215,cpu_n_216,cpu_n_217,cpu_n_218}),
        .ram_reg_0_5(int_mem0_n_48),
        .ram_reg_0_5_0(int_mem0_n_56),
        .ram_reg_0_5_1(int_mem0_n_64),
        .ram_reg_0_5_2(int_mem0_n_72),
        .ram_reg_0_6(int_mem0_n_49),
        .ram_reg_0_6_0(int_mem0_n_57),
        .ram_reg_0_6_1(int_mem0_n_65),
        .ram_reg_0_6_2(int_mem0_n_73),
        .ram_reg_0_7(int_mem0_n_50),
        .ram_reg_0_7_0(int_mem0_n_58),
        .ram_reg_0_7_1(int_mem0_n_66),
        .ram_reg_0_7_10(cpu_n_184),
        .ram_reg_0_7_11({cpu_n_90,cpu_n_91,cpu_n_92,cpu_n_93,cpu_n_94,cpu_n_95,cpu_n_96,cpu_n_97}),
        .ram_reg_0_7_12(cpu_n_180),
        .ram_reg_0_7_13(cpu_n_176),
        .ram_reg_0_7_14({cpu_n_98,cpu_n_99,cpu_n_100,cpu_n_101,cpu_n_102,cpu_n_103,cpu_n_104,cpu_n_105}),
        .ram_reg_0_7_15(cpu_n_172),
        .ram_reg_0_7_16(cpu_n_168),
        .ram_reg_0_7_17({cpu_n_106,cpu_n_107,cpu_n_108,cpu_n_109,cpu_n_110,cpu_n_111,cpu_n_112,cpu_n_113}),
        .ram_reg_0_7_18(cpu_n_164),
        .ram_reg_0_7_19(cpu_n_160),
        .ram_reg_0_7_2(int_mem0_n_74),
        .ram_reg_0_7_3(ram_i_req),
        .ram_reg_0_7_4({int_mem_i_req,cpu_n_154}),
        .ram_reg_0_7_5({cpu_n_273,cpu_n_274,cpu_n_275,cpu_n_276}),
        .ram_reg_0_7_6(cpu_n_151),
        .ram_reg_0_7_7(p_2_in),
        .ram_reg_0_7_8(cpu_n_271),
        .ram_reg_0_7_9(cpu_n_188),
        .\ram_w_addr_reg[9] (ram_w_addr),
        .s_sel_reg(s_sel_reg),
        .\s_sel_reg_reg[0] (int_mem0_n_37),
        .\s_sel_reg_reg[0]_0 (cpu_n_117),
        .sel(\ibus_merge/sel ),
        .sel_en_reg(int_mem0_n_39),
        .sel_en_reg_0(cpu_n_155),
        .sel_reg(\ibus_merge/sel_reg ),
        .slaves_resp(slaves_resp[66]),
        .sram_valid_reg(int_mem0_n_1),
        .sys_rst_int(sys_rst_int),
        .sys_rst_int_reg(int_mem0_n_75));
  iob_knn knn
       (.CONTROL1(CONTROL1),
        .\DATA_LABEL_reg[7]_0 (DATA_LABEL1),
        .\DATA_X_reg[15]_0 (DATA_X1),
        .\DATA_Y_reg[15]_0 (DATA_Y1),
        .E(NK1),
        .Q(Xlabel_aux),
        .\XX_reg[15]_0 (XX1),
        .\YY_reg[15]_0 (YY1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .slaves_req({slaves_req[206],slaves_req[157:142]}),
        .slaves_resp(slaves_resp[66]),
        .sys_rst_int(sys_rst_int));
  split__parameterized1 pbus_split
       (.D(pbus_req),
        .Q({pbus_split_n_2,pbus_split_n_3}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .mem_instr_reg(pbus_split_n_4),
        .\mem_rdata_q[31]_i_4 (dbus_split_n_1),
        .\ready_int_reg[0] (pbus_split_n_1),
        .\s_sel_reg_reg[1]_0 (pbus_split_n_5),
        .slaves_resp({slaves_resp[33],slaves_resp[0]}),
        .sys_rst_int(sys_rst_int),
        .wstrb_reg(wstrb_reg));
  iob_timer timer
       (.E(TIMER_SAMPLE),
        .Q(counter_reg),
        .TIMER_ENABLE(TIMER_ENABLE),
        .\TIMER_ENABLE_reg[0]_0 (cpu_n_286),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_RESET_reg[0]_0 (cpu_n_287),
        .\TIMER_SAMPLE_reg[0]_0 (cpu_n_285),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .slaves_req(slaves_req[137]),
        .slaves_resp(slaves_resp[33]),
        .sys_rst_int(sys_rst_int));
  iob_uart uart
       (.D(D),
        .E(uart_n_28),
        .Q(send_bitcnt),
        .\address_reg_reg[1]_0 (uart_n_27),
        .\address_reg_reg[2]_0 (uart_n_14),
        .\address_reg_reg[2]_1 (uart_n_20),
        .\bit_duration_reg[15]_0 (div_write_en7_out),
        .\bit_duration_reg[7]_0 (bit_duration),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .data_write_en5_out(data_write_en5_out),
        .\mem_rdata_q_reg[15] ({counter_reg[47:40],counter_reg[35:33],counter_reg[15:8]}),
        .\mem_rdata_q_reg[8] (cpu_n_71),
        .\mem_rdata_q_reg[8]_0 (cpu_n_70),
        .\mem_rdata_word_reg[4]_i_4 (pbus_split_n_5),
        .pbus_resp(pbus_resp),
        .\recv_buf_data_reg[1]_0 (uart_n_19),
        .\recv_buf_data_reg[2]_0 (uart_n_25),
        .\recv_buf_data_reg[3]_0 (uart_n_26),
        .\recv_buf_data_reg[7]_0 (recv_buf_data),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg_0(cpu_n_283),
        .rst_soft(rst_soft),
        .\send_bitcnt_reg[0]_0 (cpu_n_65),
        .\send_pattern_reg[8]_0 ({uart_n_30,uart_n_31,uart_n_32,uart_n_33,uart_n_34,uart_n_35,uart_n_36}),
        .\send_pattern_reg[8]_1 ({cpu_n_56,cpu_n_57,cpu_n_58,cpu_n_59,cpu_n_60,cpu_n_61,cpu_n_62,cpu_n_63}),
        .slaves_req({slaves_req[68],slaves_req[40:38],slaves_req[19:4]}),
        .slaves_resp(slaves_resp[0]),
        .sys_rst_int(sys_rst_int),
        .tx_en(tx_en),
        .tx_en_reg_0(cpu_n_284),
        .uart_txd_OBUF(uart_txd_OBUF),
        .wstrb_reg(wstrb_reg),
        .wstrb_reg_reg_0(cpu_n_17));
endmodule

module timer_core
   (Q,
    \time_counter_reg[0]_0 ,
    clk_IBUF_BUFG,
    sys_rst_int,
    TIMER_RESET,
    E);
  output [63:0]Q;
  input \time_counter_reg[0]_0 ;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input TIMER_RESET;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire [63:0]Q;
  wire TIMER_RESET;
  wire clk_IBUF_BUFG;
  wire rst_int;
  wire sys_rst_int;
  wire \time_counter[0]_i_3_n_1 ;
  wire [63:0]time_counter_reg;
  wire \time_counter_reg[0]_0 ;
  wire \time_counter_reg[0]_i_1_n_1 ;
  wire \time_counter_reg[0]_i_1_n_5 ;
  wire \time_counter_reg[0]_i_1_n_6 ;
  wire \time_counter_reg[0]_i_1_n_7 ;
  wire \time_counter_reg[0]_i_1_n_8 ;
  wire \time_counter_reg[12]_i_1_n_1 ;
  wire \time_counter_reg[12]_i_1_n_5 ;
  wire \time_counter_reg[12]_i_1_n_6 ;
  wire \time_counter_reg[12]_i_1_n_7 ;
  wire \time_counter_reg[12]_i_1_n_8 ;
  wire \time_counter_reg[16]_i_1_n_1 ;
  wire \time_counter_reg[16]_i_1_n_5 ;
  wire \time_counter_reg[16]_i_1_n_6 ;
  wire \time_counter_reg[16]_i_1_n_7 ;
  wire \time_counter_reg[16]_i_1_n_8 ;
  wire \time_counter_reg[20]_i_1_n_1 ;
  wire \time_counter_reg[20]_i_1_n_5 ;
  wire \time_counter_reg[20]_i_1_n_6 ;
  wire \time_counter_reg[20]_i_1_n_7 ;
  wire \time_counter_reg[20]_i_1_n_8 ;
  wire \time_counter_reg[24]_i_1_n_1 ;
  wire \time_counter_reg[24]_i_1_n_5 ;
  wire \time_counter_reg[24]_i_1_n_6 ;
  wire \time_counter_reg[24]_i_1_n_7 ;
  wire \time_counter_reg[24]_i_1_n_8 ;
  wire \time_counter_reg[28]_i_1_n_1 ;
  wire \time_counter_reg[28]_i_1_n_5 ;
  wire \time_counter_reg[28]_i_1_n_6 ;
  wire \time_counter_reg[28]_i_1_n_7 ;
  wire \time_counter_reg[28]_i_1_n_8 ;
  wire \time_counter_reg[32]_i_1_n_1 ;
  wire \time_counter_reg[32]_i_1_n_5 ;
  wire \time_counter_reg[32]_i_1_n_6 ;
  wire \time_counter_reg[32]_i_1_n_7 ;
  wire \time_counter_reg[32]_i_1_n_8 ;
  wire \time_counter_reg[36]_i_1_n_1 ;
  wire \time_counter_reg[36]_i_1_n_5 ;
  wire \time_counter_reg[36]_i_1_n_6 ;
  wire \time_counter_reg[36]_i_1_n_7 ;
  wire \time_counter_reg[36]_i_1_n_8 ;
  wire \time_counter_reg[40]_i_1_n_1 ;
  wire \time_counter_reg[40]_i_1_n_5 ;
  wire \time_counter_reg[40]_i_1_n_6 ;
  wire \time_counter_reg[40]_i_1_n_7 ;
  wire \time_counter_reg[40]_i_1_n_8 ;
  wire \time_counter_reg[44]_i_1_n_1 ;
  wire \time_counter_reg[44]_i_1_n_5 ;
  wire \time_counter_reg[44]_i_1_n_6 ;
  wire \time_counter_reg[44]_i_1_n_7 ;
  wire \time_counter_reg[44]_i_1_n_8 ;
  wire \time_counter_reg[48]_i_1_n_1 ;
  wire \time_counter_reg[48]_i_1_n_5 ;
  wire \time_counter_reg[48]_i_1_n_6 ;
  wire \time_counter_reg[48]_i_1_n_7 ;
  wire \time_counter_reg[48]_i_1_n_8 ;
  wire \time_counter_reg[4]_i_1_n_1 ;
  wire \time_counter_reg[4]_i_1_n_5 ;
  wire \time_counter_reg[4]_i_1_n_6 ;
  wire \time_counter_reg[4]_i_1_n_7 ;
  wire \time_counter_reg[4]_i_1_n_8 ;
  wire \time_counter_reg[52]_i_1_n_1 ;
  wire \time_counter_reg[52]_i_1_n_5 ;
  wire \time_counter_reg[52]_i_1_n_6 ;
  wire \time_counter_reg[52]_i_1_n_7 ;
  wire \time_counter_reg[52]_i_1_n_8 ;
  wire \time_counter_reg[56]_i_1_n_1 ;
  wire \time_counter_reg[56]_i_1_n_5 ;
  wire \time_counter_reg[56]_i_1_n_6 ;
  wire \time_counter_reg[56]_i_1_n_7 ;
  wire \time_counter_reg[56]_i_1_n_8 ;
  wire \time_counter_reg[60]_i_1_n_5 ;
  wire \time_counter_reg[60]_i_1_n_6 ;
  wire \time_counter_reg[60]_i_1_n_7 ;
  wire \time_counter_reg[60]_i_1_n_8 ;
  wire \time_counter_reg[8]_i_1_n_1 ;
  wire \time_counter_reg[8]_i_1_n_5 ;
  wire \time_counter_reg[8]_i_1_n_6 ;
  wire \time_counter_reg[8]_i_1_n_7 ;
  wire \time_counter_reg[8]_i_1_n_8 ;
  wire [3:0]\NLW_time_counter_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[52]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[8]_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE \counter_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[10]),
        .Q(Q[10]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[11]),
        .Q(Q[11]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[12]),
        .Q(Q[12]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[13]),
        .Q(Q[13]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[14]),
        .Q(Q[14]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[15]),
        .Q(Q[15]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[16]),
        .Q(Q[16]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[17]),
        .Q(Q[17]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[18]),
        .Q(Q[18]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[19]),
        .Q(Q[19]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[20]),
        .Q(Q[20]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[21]),
        .Q(Q[21]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[22]),
        .Q(Q[22]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[23]),
        .Q(Q[23]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[24]),
        .Q(Q[24]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[25]),
        .Q(Q[25]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[26]),
        .Q(Q[26]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[27]),
        .Q(Q[27]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[28]),
        .Q(Q[28]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[29]),
        .Q(Q[29]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[30]),
        .Q(Q[30]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[31]),
        .Q(Q[31]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[32]),
        .Q(Q[32]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[33]),
        .Q(Q[33]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[34]),
        .Q(Q[34]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[35]),
        .Q(Q[35]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[36]),
        .Q(Q[36]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[37]),
        .Q(Q[37]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[38]),
        .Q(Q[38]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[39]),
        .Q(Q[39]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[3]),
        .Q(Q[3]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[40]),
        .Q(Q[40]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[41]),
        .Q(Q[41]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[42]),
        .Q(Q[42]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[43]),
        .Q(Q[43]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[44]),
        .Q(Q[44]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[45]),
        .Q(Q[45]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[46]),
        .Q(Q[46]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[47]),
        .Q(Q[47]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[48]),
        .Q(Q[48]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[49]),
        .Q(Q[49]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[4]),
        .Q(Q[4]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[50]),
        .Q(Q[50]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[51]),
        .Q(Q[51]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[52]),
        .Q(Q[52]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[53]),
        .Q(Q[53]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[54]),
        .Q(Q[54]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[55]),
        .Q(Q[55]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[56]),
        .Q(Q[56]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[57]),
        .Q(Q[57]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[58]),
        .Q(Q[58]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[59]),
        .Q(Q[59]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[5]),
        .Q(Q[5]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[60]),
        .Q(Q[60]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[61]),
        .Q(Q[61]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[62]),
        .Q(Q[62]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[63]),
        .Q(Q[63]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[6]),
        .Q(Q[6]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[7]),
        .Q(Q[7]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[8]),
        .Q(Q[8]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[9]),
        .Q(Q[9]),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \time_counter[0]_i_2 
       (.I0(sys_rst_int),
        .I1(TIMER_RESET),
        .O(rst_int));
  LUT1 #(
    .INIT(2'h1)) 
    \time_counter[0]_i_3 
       (.I0(time_counter_reg[0]),
        .O(\time_counter[0]_i_3_n_1 ));
  FDCE \time_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_8 ),
        .Q(time_counter_reg[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\time_counter_reg[0]_i_1_n_1 ,\NLW_time_counter_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\time_counter_reg[0]_i_1_n_5 ,\time_counter_reg[0]_i_1_n_6 ,\time_counter_reg[0]_i_1_n_7 ,\time_counter_reg[0]_i_1_n_8 }),
        .S({time_counter_reg[3:1],\time_counter[0]_i_3_n_1 }));
  FDCE \time_counter_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_6 ),
        .Q(time_counter_reg[10]));
  FDCE \time_counter_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_5 ),
        .Q(time_counter_reg[11]));
  FDCE \time_counter_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[12]_i_1_n_8 ),
        .Q(time_counter_reg[12]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[12]_i_1 
       (.CI(\time_counter_reg[8]_i_1_n_1 ),
        .CO({\time_counter_reg[12]_i_1_n_1 ,\NLW_time_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[12]_i_1_n_5 ,\time_counter_reg[12]_i_1_n_6 ,\time_counter_reg[12]_i_1_n_7 ,\time_counter_reg[12]_i_1_n_8 }),
        .S(time_counter_reg[15:12]));
  FDCE \time_counter_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[12]_i_1_n_7 ),
        .Q(time_counter_reg[13]));
  FDCE \time_counter_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[12]_i_1_n_6 ),
        .Q(time_counter_reg[14]));
  FDCE \time_counter_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[12]_i_1_n_5 ),
        .Q(time_counter_reg[15]));
  FDCE \time_counter_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_8 ),
        .Q(time_counter_reg[16]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[16]_i_1 
       (.CI(\time_counter_reg[12]_i_1_n_1 ),
        .CO({\time_counter_reg[16]_i_1_n_1 ,\NLW_time_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[16]_i_1_n_5 ,\time_counter_reg[16]_i_1_n_6 ,\time_counter_reg[16]_i_1_n_7 ,\time_counter_reg[16]_i_1_n_8 }),
        .S(time_counter_reg[19:16]));
  FDCE \time_counter_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_7 ),
        .Q(time_counter_reg[17]));
  FDCE \time_counter_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_6 ),
        .Q(time_counter_reg[18]));
  FDCE \time_counter_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_5 ),
        .Q(time_counter_reg[19]));
  FDCE \time_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_7 ),
        .Q(time_counter_reg[1]));
  FDCE \time_counter_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[20]_i_1_n_8 ),
        .Q(time_counter_reg[20]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[20]_i_1 
       (.CI(\time_counter_reg[16]_i_1_n_1 ),
        .CO({\time_counter_reg[20]_i_1_n_1 ,\NLW_time_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[20]_i_1_n_5 ,\time_counter_reg[20]_i_1_n_6 ,\time_counter_reg[20]_i_1_n_7 ,\time_counter_reg[20]_i_1_n_8 }),
        .S(time_counter_reg[23:20]));
  FDCE \time_counter_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[20]_i_1_n_7 ),
        .Q(time_counter_reg[21]));
  FDCE \time_counter_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[20]_i_1_n_6 ),
        .Q(time_counter_reg[22]));
  FDCE \time_counter_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[20]_i_1_n_5 ),
        .Q(time_counter_reg[23]));
  FDCE \time_counter_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_8 ),
        .Q(time_counter_reg[24]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[24]_i_1 
       (.CI(\time_counter_reg[20]_i_1_n_1 ),
        .CO({\time_counter_reg[24]_i_1_n_1 ,\NLW_time_counter_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[24]_i_1_n_5 ,\time_counter_reg[24]_i_1_n_6 ,\time_counter_reg[24]_i_1_n_7 ,\time_counter_reg[24]_i_1_n_8 }),
        .S(time_counter_reg[27:24]));
  FDCE \time_counter_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_7 ),
        .Q(time_counter_reg[25]));
  FDCE \time_counter_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_6 ),
        .Q(time_counter_reg[26]));
  FDCE \time_counter_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_5 ),
        .Q(time_counter_reg[27]));
  FDCE \time_counter_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[28]_i_1_n_8 ),
        .Q(time_counter_reg[28]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[28]_i_1 
       (.CI(\time_counter_reg[24]_i_1_n_1 ),
        .CO({\time_counter_reg[28]_i_1_n_1 ,\NLW_time_counter_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[28]_i_1_n_5 ,\time_counter_reg[28]_i_1_n_6 ,\time_counter_reg[28]_i_1_n_7 ,\time_counter_reg[28]_i_1_n_8 }),
        .S(time_counter_reg[31:28]));
  FDCE \time_counter_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[28]_i_1_n_7 ),
        .Q(time_counter_reg[29]));
  FDCE \time_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_6 ),
        .Q(time_counter_reg[2]));
  FDCE \time_counter_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[28]_i_1_n_6 ),
        .Q(time_counter_reg[30]));
  FDCE \time_counter_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[28]_i_1_n_5 ),
        .Q(time_counter_reg[31]));
  FDCE \time_counter_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_8 ),
        .Q(time_counter_reg[32]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[32]_i_1 
       (.CI(\time_counter_reg[28]_i_1_n_1 ),
        .CO({\time_counter_reg[32]_i_1_n_1 ,\NLW_time_counter_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[32]_i_1_n_5 ,\time_counter_reg[32]_i_1_n_6 ,\time_counter_reg[32]_i_1_n_7 ,\time_counter_reg[32]_i_1_n_8 }),
        .S(time_counter_reg[35:32]));
  FDCE \time_counter_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_7 ),
        .Q(time_counter_reg[33]));
  FDCE \time_counter_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_6 ),
        .Q(time_counter_reg[34]));
  FDCE \time_counter_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_5 ),
        .Q(time_counter_reg[35]));
  FDCE \time_counter_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[36]_i_1_n_8 ),
        .Q(time_counter_reg[36]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[36]_i_1 
       (.CI(\time_counter_reg[32]_i_1_n_1 ),
        .CO({\time_counter_reg[36]_i_1_n_1 ,\NLW_time_counter_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[36]_i_1_n_5 ,\time_counter_reg[36]_i_1_n_6 ,\time_counter_reg[36]_i_1_n_7 ,\time_counter_reg[36]_i_1_n_8 }),
        .S(time_counter_reg[39:36]));
  FDCE \time_counter_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[36]_i_1_n_7 ),
        .Q(time_counter_reg[37]));
  FDCE \time_counter_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[36]_i_1_n_6 ),
        .Q(time_counter_reg[38]));
  FDCE \time_counter_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[36]_i_1_n_5 ),
        .Q(time_counter_reg[39]));
  FDCE \time_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_5 ),
        .Q(time_counter_reg[3]));
  FDCE \time_counter_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_8 ),
        .Q(time_counter_reg[40]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[40]_i_1 
       (.CI(\time_counter_reg[36]_i_1_n_1 ),
        .CO({\time_counter_reg[40]_i_1_n_1 ,\NLW_time_counter_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[40]_i_1_n_5 ,\time_counter_reg[40]_i_1_n_6 ,\time_counter_reg[40]_i_1_n_7 ,\time_counter_reg[40]_i_1_n_8 }),
        .S(time_counter_reg[43:40]));
  FDCE \time_counter_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_7 ),
        .Q(time_counter_reg[41]));
  FDCE \time_counter_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_6 ),
        .Q(time_counter_reg[42]));
  FDCE \time_counter_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_5 ),
        .Q(time_counter_reg[43]));
  FDCE \time_counter_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[44]_i_1_n_8 ),
        .Q(time_counter_reg[44]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[44]_i_1 
       (.CI(\time_counter_reg[40]_i_1_n_1 ),
        .CO({\time_counter_reg[44]_i_1_n_1 ,\NLW_time_counter_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[44]_i_1_n_5 ,\time_counter_reg[44]_i_1_n_6 ,\time_counter_reg[44]_i_1_n_7 ,\time_counter_reg[44]_i_1_n_8 }),
        .S(time_counter_reg[47:44]));
  FDCE \time_counter_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[44]_i_1_n_7 ),
        .Q(time_counter_reg[45]));
  FDCE \time_counter_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[44]_i_1_n_6 ),
        .Q(time_counter_reg[46]));
  FDCE \time_counter_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[44]_i_1_n_5 ),
        .Q(time_counter_reg[47]));
  FDCE \time_counter_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_8 ),
        .Q(time_counter_reg[48]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[48]_i_1 
       (.CI(\time_counter_reg[44]_i_1_n_1 ),
        .CO({\time_counter_reg[48]_i_1_n_1 ,\NLW_time_counter_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[48]_i_1_n_5 ,\time_counter_reg[48]_i_1_n_6 ,\time_counter_reg[48]_i_1_n_7 ,\time_counter_reg[48]_i_1_n_8 }),
        .S(time_counter_reg[51:48]));
  FDCE \time_counter_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_7 ),
        .Q(time_counter_reg[49]));
  FDCE \time_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[4]_i_1_n_8 ),
        .Q(time_counter_reg[4]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[4]_i_1 
       (.CI(\time_counter_reg[0]_i_1_n_1 ),
        .CO({\time_counter_reg[4]_i_1_n_1 ,\NLW_time_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[4]_i_1_n_5 ,\time_counter_reg[4]_i_1_n_6 ,\time_counter_reg[4]_i_1_n_7 ,\time_counter_reg[4]_i_1_n_8 }),
        .S(time_counter_reg[7:4]));
  FDCE \time_counter_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_6 ),
        .Q(time_counter_reg[50]));
  FDCE \time_counter_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_5 ),
        .Q(time_counter_reg[51]));
  FDCE \time_counter_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[52]_i_1_n_8 ),
        .Q(time_counter_reg[52]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[52]_i_1 
       (.CI(\time_counter_reg[48]_i_1_n_1 ),
        .CO({\time_counter_reg[52]_i_1_n_1 ,\NLW_time_counter_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[52]_i_1_n_5 ,\time_counter_reg[52]_i_1_n_6 ,\time_counter_reg[52]_i_1_n_7 ,\time_counter_reg[52]_i_1_n_8 }),
        .S(time_counter_reg[55:52]));
  FDCE \time_counter_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[52]_i_1_n_7 ),
        .Q(time_counter_reg[53]));
  FDCE \time_counter_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[52]_i_1_n_6 ),
        .Q(time_counter_reg[54]));
  FDCE \time_counter_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[52]_i_1_n_5 ),
        .Q(time_counter_reg[55]));
  FDCE \time_counter_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_8 ),
        .Q(time_counter_reg[56]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[56]_i_1 
       (.CI(\time_counter_reg[52]_i_1_n_1 ),
        .CO({\time_counter_reg[56]_i_1_n_1 ,\NLW_time_counter_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[56]_i_1_n_5 ,\time_counter_reg[56]_i_1_n_6 ,\time_counter_reg[56]_i_1_n_7 ,\time_counter_reg[56]_i_1_n_8 }),
        .S(time_counter_reg[59:56]));
  FDCE \time_counter_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_7 ),
        .Q(time_counter_reg[57]));
  FDCE \time_counter_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_6 ),
        .Q(time_counter_reg[58]));
  FDCE \time_counter_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_5 ),
        .Q(time_counter_reg[59]));
  FDCE \time_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[4]_i_1_n_7 ),
        .Q(time_counter_reg[5]));
  FDCE \time_counter_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[60]_i_1_n_8 ),
        .Q(time_counter_reg[60]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[60]_i_1 
       (.CI(\time_counter_reg[56]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[60]_i_1_n_5 ,\time_counter_reg[60]_i_1_n_6 ,\time_counter_reg[60]_i_1_n_7 ,\time_counter_reg[60]_i_1_n_8 }),
        .S(time_counter_reg[63:60]));
  FDCE \time_counter_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[60]_i_1_n_7 ),
        .Q(time_counter_reg[61]));
  FDCE \time_counter_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[60]_i_1_n_6 ),
        .Q(time_counter_reg[62]));
  FDCE \time_counter_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[60]_i_1_n_5 ),
        .Q(time_counter_reg[63]));
  FDCE \time_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[4]_i_1_n_6 ),
        .Q(time_counter_reg[6]));
  FDCE \time_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[4]_i_1_n_5 ),
        .Q(time_counter_reg[7]));
  FDCE \time_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_8 ),
        .Q(time_counter_reg[8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[8]_i_1 
       (.CI(\time_counter_reg[4]_i_1_n_1 ),
        .CO({\time_counter_reg[8]_i_1_n_1 ,\NLW_time_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[8]_i_1_n_5 ,\time_counter_reg[8]_i_1_n_6 ,\time_counter_reg[8]_i_1_n_7 ,\time_counter_reg[8]_i_1_n_8 }),
        .S(time_counter_reg[11:8]));
  FDCE \time_counter_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_7 ),
        .Q(time_counter_reg[9]));
endmodule

(* ECO_CHECKSUM = "22f9d64b" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "65" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module top_system
   (clk,
    reset,
    uart_txd,
    uart_rxd);
  input clk;
  input reset;
  output uart_txd;
  input uart_rxd;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire n_0_1040_BUFG;
  wire n_0_1040_BUFG_inst_n_1;
  wire reset;
  wire reset_IBUF;
  wire \rst_cnt[0]_i_2_n_1 ;
  wire \rst_cnt[0]_i_3_n_1 ;
  wire \rst_cnt[0]_i_4_n_1 ;
  wire \rst_cnt[0]_i_5_n_1 ;
  wire \rst_cnt[12]_i_2_n_1 ;
  wire \rst_cnt[12]_i_3_n_1 ;
  wire \rst_cnt[12]_i_4_n_1 ;
  wire \rst_cnt[12]_i_5_n_1 ;
  wire \rst_cnt[4]_i_2_n_1 ;
  wire \rst_cnt[4]_i_3_n_1 ;
  wire \rst_cnt[4]_i_4_n_1 ;
  wire \rst_cnt[4]_i_5_n_1 ;
  wire \rst_cnt[8]_i_2_n_1 ;
  wire \rst_cnt[8]_i_3_n_1 ;
  wire \rst_cnt[8]_i_4_n_1 ;
  wire \rst_cnt[8]_i_5_n_1 ;
  wire [15:0]rst_cnt_reg;
  wire \rst_cnt_reg[0]_i_1_n_1 ;
  wire \rst_cnt_reg[0]_i_1_n_5 ;
  wire \rst_cnt_reg[0]_i_1_n_6 ;
  wire \rst_cnt_reg[0]_i_1_n_7 ;
  wire \rst_cnt_reg[0]_i_1_n_8 ;
  wire \rst_cnt_reg[12]_i_1_n_5 ;
  wire \rst_cnt_reg[12]_i_1_n_6 ;
  wire \rst_cnt_reg[12]_i_1_n_7 ;
  wire \rst_cnt_reg[12]_i_1_n_8 ;
  wire \rst_cnt_reg[4]_i_1_n_1 ;
  wire \rst_cnt_reg[4]_i_1_n_5 ;
  wire \rst_cnt_reg[4]_i_1_n_6 ;
  wire \rst_cnt_reg[4]_i_1_n_7 ;
  wire \rst_cnt_reg[4]_i_1_n_8 ;
  wire \rst_cnt_reg[8]_i_1_n_1 ;
  wire \rst_cnt_reg[8]_i_1_n_5 ;
  wire \rst_cnt_reg[8]_i_1_n_6 ;
  wire \rst_cnt_reg[8]_i_1_n_7 ;
  wire \rst_cnt_reg[8]_i_1_n_8 ;
  wire sel;
  wire sys_rst_int;
  wire sys_rst_int_i_2_n_1;
  wire sys_rst_int_i_3_n_1;
  wire sys_rst_int_i_4_n_1;
  wire uart_rxd;
  wire uart_rxd_IBUF;
  wire uart_txd;
  wire uart_txd_OBUF;
  wire [3:0]\NLW_rst_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rst_cnt_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rst_cnt_reg[8]_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SPLIT_LOADS_ON_BUFG *) 
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  BUFG n_0_1040_BUFG_inst
       (.I(n_0_1040_BUFG_inst_n_1),
        .O(n_0_1040_BUFG));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_2 
       (.I0(rst_cnt_reg[3]),
        .O(\rst_cnt[0]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_3 
       (.I0(rst_cnt_reg[2]),
        .O(\rst_cnt[0]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_4 
       (.I0(rst_cnt_reg[1]),
        .O(\rst_cnt[0]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_5 
       (.I0(rst_cnt_reg[0]),
        .O(\rst_cnt[0]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_2 
       (.I0(rst_cnt_reg[15]),
        .O(\rst_cnt[12]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_3 
       (.I0(rst_cnt_reg[14]),
        .O(\rst_cnt[12]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_4 
       (.I0(rst_cnt_reg[13]),
        .O(\rst_cnt[12]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_5 
       (.I0(rst_cnt_reg[12]),
        .O(\rst_cnt[12]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_2 
       (.I0(rst_cnt_reg[7]),
        .O(\rst_cnt[4]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_3 
       (.I0(rst_cnt_reg[6]),
        .O(\rst_cnt[4]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_4 
       (.I0(rst_cnt_reg[5]),
        .O(\rst_cnt[4]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_5 
       (.I0(rst_cnt_reg[4]),
        .O(\rst_cnt[4]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_2 
       (.I0(rst_cnt_reg[11]),
        .O(\rst_cnt[8]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_3 
       (.I0(rst_cnt_reg[10]),
        .O(\rst_cnt[8]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_4 
       (.I0(rst_cnt_reg[9]),
        .O(\rst_cnt[8]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_5 
       (.I0(rst_cnt_reg[8]),
        .O(\rst_cnt[8]_i_5_n_1 ));
  FDPE \rst_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[0]_i_1_n_8 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\rst_cnt_reg[0]_i_1_n_1 ,\NLW_rst_cnt_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[0]_i_1_n_5 ,\rst_cnt_reg[0]_i_1_n_6 ,\rst_cnt_reg[0]_i_1_n_7 ,\rst_cnt_reg[0]_i_1_n_8 }),
        .S({\rst_cnt[0]_i_2_n_1 ,\rst_cnt[0]_i_3_n_1 ,\rst_cnt[0]_i_4_n_1 ,\rst_cnt[0]_i_5_n_1 }));
  FDPE \rst_cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[8]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[10]));
  FDPE \rst_cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[8]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[11]));
  FDPE \rst_cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[12]_i_1_n_8 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[12]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[12]_i_1 
       (.CI(\rst_cnt_reg[8]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[12]_i_1_n_5 ,\rst_cnt_reg[12]_i_1_n_6 ,\rst_cnt_reg[12]_i_1_n_7 ,\rst_cnt_reg[12]_i_1_n_8 }),
        .S({\rst_cnt[12]_i_2_n_1 ,\rst_cnt[12]_i_3_n_1 ,\rst_cnt[12]_i_4_n_1 ,\rst_cnt[12]_i_5_n_1 }));
  FDPE \rst_cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[12]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[13]));
  FDPE \rst_cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[12]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[14]));
  FDPE \rst_cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[12]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[15]));
  FDPE \rst_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[0]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[1]));
  FDPE \rst_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[0]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[2]));
  FDPE \rst_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[0]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[3]));
  FDPE \rst_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[4]_i_1_n_8 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[4]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[4]_i_1 
       (.CI(\rst_cnt_reg[0]_i_1_n_1 ),
        .CO({\rst_cnt_reg[4]_i_1_n_1 ,\NLW_rst_cnt_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[4]_i_1_n_5 ,\rst_cnt_reg[4]_i_1_n_6 ,\rst_cnt_reg[4]_i_1_n_7 ,\rst_cnt_reg[4]_i_1_n_8 }),
        .S({\rst_cnt[4]_i_2_n_1 ,\rst_cnt[4]_i_3_n_1 ,\rst_cnt[4]_i_4_n_1 ,\rst_cnt[4]_i_5_n_1 }));
  FDPE \rst_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[4]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[5]));
  FDPE \rst_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[4]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[6]));
  FDPE \rst_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[4]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[7]));
  FDPE \rst_cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[8]_i_1_n_8 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[8]_i_1 
       (.CI(\rst_cnt_reg[4]_i_1_n_1 ),
        .CO({\rst_cnt_reg[8]_i_1_n_1 ,\NLW_rst_cnt_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[8]_i_1_n_5 ,\rst_cnt_reg[8]_i_1_n_6 ,\rst_cnt_reg[8]_i_1_n_7 ,\rst_cnt_reg[8]_i_1_n_8 }),
        .S({\rst_cnt[8]_i_2_n_1 ,\rst_cnt[8]_i_3_n_1 ,\rst_cnt[8]_i_4_n_1 ,\rst_cnt[8]_i_5_n_1 }));
  FDPE \rst_cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[8]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sys_rst_int_i_1
       (.I0(sys_rst_int_i_2_n_1),
        .I1(rst_cnt_reg[11]),
        .I2(rst_cnt_reg[10]),
        .I3(rst_cnt_reg[9]),
        .I4(rst_cnt_reg[8]),
        .I5(sys_rst_int_i_3_n_1),
        .O(sel));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sys_rst_int_i_2
       (.I0(rst_cnt_reg[13]),
        .I1(rst_cnt_reg[12]),
        .I2(rst_cnt_reg[14]),
        .I3(rst_cnt_reg[15]),
        .O(sys_rst_int_i_2_n_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sys_rst_int_i_3
       (.I0(rst_cnt_reg[0]),
        .I1(rst_cnt_reg[1]),
        .I2(rst_cnt_reg[2]),
        .I3(rst_cnt_reg[3]),
        .I4(sys_rst_int_i_4_n_1),
        .O(sys_rst_int_i_3_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sys_rst_int_i_4
       (.I0(rst_cnt_reg[5]),
        .I1(rst_cnt_reg[4]),
        .I2(rst_cnt_reg[7]),
        .I3(rst_cnt_reg[6]),
        .O(sys_rst_int_i_4_n_1));
  FDCE sys_rst_int_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(sel),
        .Q(sys_rst_int));
  system system
       (.D(uart_rxd_IBUF),
        .E(n_0_1040_BUFG),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .n_0_1040_BUFG_inst_n_1(n_0_1040_BUFG_inst_n_1),
        .sys_rst_int(sys_rst_int),
        .uart_txd_OBUF(uart_txd_OBUF));
  IBUF uart_rxd_IBUF_inst
       (.I(uart_rxd),
        .O(uart_rxd_IBUF));
  OBUF uart_txd_OBUF_inst
       (.I(uart_txd_OBUF),
        .O(uart_txd));
endmodule
