Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue May 08 16:09:33 2018
| Host         : Justin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2125 register/latch pins with no clock driven by root clock pin: manClock (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: data/instmem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4407 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.924        0.000                      0                   39        0.191        0.000                      0                   39        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.924        0.000                      0                   39        0.191        0.000                      0                   39        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/eighth_ms_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.811ns  (logic 0.718ns (39.643%)  route 1.093ns (60.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.697    11.899    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X86Y89         FDRE                                         r  data/sevenSeg/u1/eighth_ms_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.610    14.796    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  data/sevenSeg/u1/eighth_ms_reg/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X86Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.823    data/sevenSeg/u1/eighth_ms_reg
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.718ns (40.731%)  route 1.045ns (59.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.648    11.850    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609    14.795    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[0]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.822    data/sevenSeg/u1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.718ns (40.731%)  route 1.045ns (59.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.648    11.850    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609    14.795    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[1]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.822    data/sevenSeg/u1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.718ns (40.731%)  route 1.045ns (59.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.648    11.850    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609    14.795    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[2]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.822    data/sevenSeg/u1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.718ns (40.731%)  route 1.045ns (59.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.648    11.850    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609    14.795    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[3]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.822    data/sevenSeg/u1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.718ns (40.727%)  route 1.045ns (59.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.648    11.851    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.611    14.797    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[12]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X87Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.824    data/sevenSeg/u1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.718ns (40.727%)  route 1.045ns (59.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.648    11.851    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.611    14.797    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[13]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X87Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.824    data/sevenSeg/u1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.718ns (40.727%)  route 1.045ns (59.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.648    11.851    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.611    14.797    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[14]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X87Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.824    data/sevenSeg/u1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.718ns (40.727%)  route 1.045ns (59.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.648    11.851    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.611    14.797    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[15]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X87Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.824    data/sevenSeg/u1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 data/sevenSeg/u6/next_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.749ns  (logic 0.718ns (41.044%)  route 1.031ns (58.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 10.088 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.729    10.088    data/sevenSeg/u6/clk
    SLICE_X89Y88         FDRE                                         r  data/sevenSeg/u6/next_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.422    10.510 f  data/sevenSeg/u6/next_state_reg[1]/Q
                         net (fo=14, routed)          0.397    10.906    data/sevenSeg/u6/Q[1]
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.296    11.202 r  data/sevenSeg/u6/q[0]_i_1/O
                         net (fo=17, routed)          0.635    11.837    data/sevenSeg/u1/en_Eighth_count_Sig
    SLICE_X87Y90         FDRE                                         r  data/sevenSeg/u1/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.610    14.796    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  data/sevenSeg/u1/q_reg[10]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X87Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.823    data/sevenSeg/u1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  2.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 data/sevenSeg/u1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/eighth_ms_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.605     1.438    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  data/sevenSeg/u1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  data/sevenSeg/u1/q_reg[4]/Q
                         net (fo=2, routed)           0.109     1.688    data/sevenSeg/u1/q_reg[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  data/sevenSeg/u1/eighth_ms_i_1/O
                         net (fo=1, routed)           0.000     1.733    data/sevenSeg/u1/eighth_ms_i_1_n_0
    SLICE_X86Y89         FDRE                                         r  data/sevenSeg/u1/eighth_ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.877     1.946    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  data/sevenSeg/u1/eighth_ms_reg/C
                         clock pessimism             -0.494     1.451    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.091     1.542    data/sevenSeg/u1/eighth_ms_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 data/sevenSeg/u1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.605     1.438    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  data/sevenSeg/u1/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.700    data/sevenSeg/u1/q_reg[3]
    SLICE_X87Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  data/sevenSeg/u1/q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.808    data/sevenSeg/u1/q_reg[0]_i_2_n_4
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.877     1.946    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  data/sevenSeg/u1/q_reg[3]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.105     1.543    data/sevenSeg/u1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 data/sevenSeg/u1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.605     1.438    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  data/sevenSeg/u1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  data/sevenSeg/u1/q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.700    data/sevenSeg/u1/q_reg[7]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  data/sevenSeg/u1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    data/sevenSeg/u1/q_reg[4]_i_1_n_4
    SLICE_X87Y89         FDRE                                         r  data/sevenSeg/u1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.877     1.946    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  data/sevenSeg/u1/q_reg[7]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.105     1.543    data/sevenSeg/u1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 data/sevenSeg/u1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.606     1.439    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  data/sevenSeg/u1/q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.701    data/sevenSeg/u1/q_reg[15]
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  data/sevenSeg/u1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    data/sevenSeg/u1/q_reg[12]_i_1_n_4
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.878     1.947    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[15]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.105     1.544    data/sevenSeg/u1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 data/sevenSeg/u1/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.606     1.439    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  data/sevenSeg/u1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  data/sevenSeg/u1/q_reg[8]/Q
                         net (fo=2, routed)           0.114     1.695    data/sevenSeg/u1/q_reg[8]
    SLICE_X87Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  data/sevenSeg/u1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    data/sevenSeg/u1/q_reg[8]_i_1_n_7
    SLICE_X87Y90         FDRE                                         r  data/sevenSeg/u1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.878     1.947    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  data/sevenSeg/u1/q_reg[8]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X87Y90         FDRE (Hold_fdre_C_D)         0.105     1.544    data/sevenSeg/u1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 data/sevenSeg/u1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.605     1.438    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  data/sevenSeg/u1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  data/sevenSeg/u1/q_reg[4]/Q
                         net (fo=2, routed)           0.116     1.696    data/sevenSeg/u1/q_reg[4]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  data/sevenSeg/u1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    data/sevenSeg/u1/q_reg[4]_i_1_n_7
    SLICE_X87Y89         FDRE                                         r  data/sevenSeg/u1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.877     1.946    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  data/sevenSeg/u1/q_reg[4]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.105     1.543    data/sevenSeg/u1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 data/sevenSeg/u1/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.606     1.439    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  data/sevenSeg/u1/q_reg[12]/Q
                         net (fo=2, routed)           0.117     1.698    data/sevenSeg/u1/q_reg[12]
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  data/sevenSeg/u1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    data/sevenSeg/u1/q_reg[12]_i_1_n_7
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.878     1.947    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  data/sevenSeg/u1/q_reg[12]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.105     1.544    data/sevenSeg/u1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 data/sevenSeg/u2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.921%)  route 0.207ns (53.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.604     1.437    data/sevenSeg/u2/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  data/sevenSeg/u2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  data/sevenSeg/u2/q_reg[1]/Q
                         net (fo=18, routed)          0.207     1.785    data/sevenSeg/u2/q_reg[1]_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.042     1.827 r  data/sevenSeg/u2/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    data/sevenSeg/u2/q[2]_i_1_n_0
    SLICE_X89Y87         FDRE                                         r  data/sevenSeg/u2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.875     1.944    data/sevenSeg/u2/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  data/sevenSeg/u2/q_reg[2]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.107     1.544    data/sevenSeg/u2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 data/sevenSeg/u2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.326%)  route 0.207ns (52.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.604     1.437    data/sevenSeg/u2/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  data/sevenSeg/u2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  data/sevenSeg/u2/q_reg[1]/Q
                         net (fo=18, routed)          0.207     1.785    data/sevenSeg/u2/q_reg[1]_0
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.830 r  data/sevenSeg/u2/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    data/sevenSeg/u2/q[1]_i_1_n_0
    SLICE_X89Y87         FDRE                                         r  data/sevenSeg/u2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.875     1.944    data/sevenSeg/u2/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  data/sevenSeg/u2/q_reg[1]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.092     1.529    data/sevenSeg/u2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 data/sevenSeg/u1/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/sevenSeg/u1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.292ns (71.884%)  route 0.114ns (28.116%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.606     1.439    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  data/sevenSeg/u1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  data/sevenSeg/u1/q_reg[8]/Q
                         net (fo=2, routed)           0.114     1.695    data/sevenSeg/u1/q_reg[8]
    SLICE_X87Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.846 r  data/sevenSeg/u1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.846    data/sevenSeg/u1/q_reg[8]_i_1_n_6
    SLICE_X87Y90         FDRE                                         r  data/sevenSeg/u1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.878     1.947    data/sevenSeg/u1/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  data/sevenSeg/u1/q_reg[9]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X87Y90         FDRE (Hold_fdre_C_D)         0.105     1.544    data/sevenSeg/u1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    data/sevenSeg/u1/eighth_ms_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    data/sevenSeg/u1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    data/sevenSeg/u1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    data/sevenSeg/u1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    data/sevenSeg/u1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    data/sevenSeg/u1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    data/sevenSeg/u1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    data/sevenSeg/u1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    data/sevenSeg/u1/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    data/sevenSeg/u1/eighth_ms_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    data/sevenSeg/u1/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y90    data/sevenSeg/u1/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y90    data/sevenSeg/u1/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    data/sevenSeg/u1/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    data/sevenSeg/u1/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    data/sevenSeg/u1/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    data/sevenSeg/u1/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    data/sevenSeg/u1/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    data/sevenSeg/u1/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    data/sevenSeg/u2/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    data/sevenSeg/u2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    data/sevenSeg/u2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    data/sevenSeg/u1/eighth_ms_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    data/sevenSeg/u1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y90    data/sevenSeg/u1/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y90    data/sevenSeg/u1/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    data/sevenSeg/u1/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    data/sevenSeg/u1/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    data/sevenSeg/u1/q_reg[14]/C



