<div id="pfce" class="pf w0 h0" data-page-no="ce"><div class="pc pcce w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgce.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">12.2.9<span class="_ _b"> </span>System Clock Gating Control Register 5 (SIM_SCGC5)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4004_7000h base + 1038h offset = 4004_8038h</div><div class="t m0 xb9 h1d y1156 ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y11e6 ff2 fsd fc0 sc0 ls1b6">R<span class="fs4 ls0 ws273 v11">0<span class="_ _c0"> </span>0 0</span></div><div class="t m0 x91 h1d y1221 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1222 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v0">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y1223 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y1224 ff2 fsd fc0 sc0 ls1b9">R<span class="fs4 ls0 v11">0</span></div><div class="t m2 xbc h7 y1225 ff2 fs4 fc0 sc0 ls0">PORTE</div><div class="t m2 xc2 h7 y1226 ff2 fs4 fc0 sc0 ls0">PORTD</div><div class="t m2 xf5 h7 y1226 ff2 fs4 fc0 sc0 ls0">PORTC</div><div class="t m2 x42 h7 y1225 ff2 fs4 fc0 sc0 ls0">PORTB</div><div class="t m2 xb h7 y1225 ff2 fs4 fc0 sc0 ls0">PORTA</div><div class="t m0 x13b h7 y1196 ff2 fs4 fc0 sc0 ls0 ws274">1 0</div><div class="t m0 xc4 h7 y115f ff2 fs4 fc0 sc0 ls0">TSI</div><div class="t m0 x96 h7 y1196 ff2 fs4 fc0 sc0 ls0 ws275">0 0</div><div class="t m2 x134 h7 y1227 ff2 fs4 fc0 sc0 ls0">LPTMR</div><div class="t m0 x91 h1d y1228 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y49f ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v0">0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0</span></div><div class="t m0 xf5 h9 y1229 ff1 fs2 fc0 sc0 ls0 ws0">SIM_SCGC5 field descriptions</div><div class="t m0 x12c h10 y122a ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 yf10 ff2 fs4 fc0 sc0 ls0">31–20</div><div class="t m0 x91 h7 y122b ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 yf10 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y122b ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y122c ff2 fs4 fc0 sc0 ls0">19</div><div class="t m0 x91 h7 yecb ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y122c ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yecb ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x95 h7 y122d ff2 fs4 fc0 sc0 ls0">18–14</div><div class="t m0 x91 h7 y122e ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y122d ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y122e ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y122f ff2 fs4 fc0 sc0 ls0">13</div><div class="t m0 x4f h7 y1230 ff2 fs4 fc0 sc0 ls0">PORTE</div><div class="t m0 x83 h7 y122f ff2 fs4 fc0 sc0 ls0 ws0">Port E Clock Gate Control</div><div class="t m0 x83 h7 y1231 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the Port E module.</div><div class="t m0 x83 h7 y1232 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y27a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y1233 ff2 fs4 fc0 sc0 ls0">12</div><div class="t m0 x4f h7 y27c ff2 fs4 fc0 sc0 ls0">PORTD</div><div class="t m0 x83 h7 y1233 ff2 fs4 fc0 sc0 ls0 ws0">Port D Clock Gate Control</div><div class="t m0 x83 h7 y1234 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the Port D module.</div><div class="t m0 x83 h7 y1235 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 yed0 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y1236 ff2 fs4 fc0 sc0 ls0">11</div><div class="t m0 x4f h7 yed2 ff2 fs4 fc0 sc0 ls0">PORTC</div><div class="t m0 x83 h7 y1236 ff2 fs4 fc0 sc0 ls0 ws0">Port C Clock Gate Control</div><div class="t m0 x83 h7 y1237 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the Port C module.</div><div class="t m0 x83 h7 y1238 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y1239 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y123a ff2 fs4 fc0 sc0 ls0">10</div><div class="t m0 x4f h7 y123b ff2 fs4 fc0 sc0 ls0">PORTB</div><div class="t m0 x83 h7 y123a ff2 fs4 fc0 sc0 ls0 ws0">Port B Clock Gate Control</div><div class="t m0 x83 h7 y123c ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the Port B module.</div><div class="t m0 x1b h7 y123d ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">206<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pfce" data-dest-detail='[206,"XYZ",null,429.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:259.027000px;bottom:619.350000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfce" data-dest-detail='[206,"XYZ",null,403.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:451.733000px;bottom:619.350000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfce" data-dest-detail='[206,"XYZ",null,376.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:511.027000px;bottom:619.350000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfce" data-dest-detail='[206,"XYZ",null,376.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:110.792000px;bottom:531.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfce" data-dest-detail='[206,"XYZ",null,350.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:153.265000px;bottom:504.348000px;width:9.000000px;height:31.005000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfce" data-dest-detail='[206,"XYZ",null,279.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:182.912000px;bottom:504.100000px;width:9.000000px;height:31.500000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfce" data-dest-detail='[206,"XYZ",null,209.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:212.559000px;bottom:504.100000px;width:9.000000px;height:31.500000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfce" data-dest-detail='[206,"XYZ",null,138.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:242.206000px;bottom:504.348000px;width:9.000000px;height:31.005000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfcf" data-dest-detail='[207,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:271.853000px;bottom:504.348000px;width:9.000000px;height:31.005000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfcf" data-dest-detail='[207,"XYZ",null,588.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:531.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfcf" data-dest-detail='[207,"XYZ",null,561.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:362.792000px;bottom:531.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfcf" data-dest-detail='[207,"XYZ",null,535.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:387.939000px;bottom:515.350000px;width:14.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfcf" data-dest-detail='[207,"XYZ",null,464.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:451.733000px;bottom:531.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfcf" data-dest-detail='[207,"XYZ",null,438.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:511.027000px;bottom:531.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfcf" data-dest-detail='[207,"XYZ",null,411.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:538.677000px;bottom:504.600000px;width:9.000000px;height:30.501000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
