<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>System verilog Scheduling - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">

  <!-- âœ… Prism.js for Verilog/SystemVerilog highlighting -->
  <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" rel="stylesheet" />
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-verilog.min.js"></script>

  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
      --link: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
      --link: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: 'â˜€ï¸';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: 'ğŸŒ™';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p, li {
      line-height: 1.6;
    }

    pre {
      background-color: var(--card);
      padding: 1rem;
      border-radius: 8px;
      overflow-x: auto;
    }

    code {
      font-family: 'Courier New', monospace;
      font-weight: bold;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }

    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
      margin-bottom: 1rem;
    }

    th, td {
      border: 1px solid var(--text);
      padding: 0.5rem;
      text-align: center;
    }

    th {
      background-color: var(--card);
    }

    img.range-img {
      display: block;
      margin: 1rem auto;
      max-width: 100%;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="veriloghome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

























<main>

<h1>ğŸ”„ What Are Event Regions?</h1>
  <p>In SystemVerilog simulation, a single time unit (like #5) isn't a simple tick. It contains multiple sub-steps (event regions) to:</p>
  <ul>
    <li>ğŸ§  Evaluate expressions</li>
    <li>ğŸ’¾ Apply updates</li>
    <li>âœ… Run assertions</li>
    <li>ğŸ§ª Execute testbench code</li>
    <li>ğŸ” Record or display outputs</li>
  </ul>
  <p>These event regions prevent race conditions (when multiple signals update at the same time unpredictably).<br></p>

  <h2>ğŸ§© The 12 Main Event Regions (in chronological order)</h2>
 <h2>ğŸ§  Visualization of Execution Order</h2>
  <pre><code class="language-bash">
                                              Time Advance
                                                   â†“
                                             ğŸŸ  Preponed
                                                   â†“
                                            ğŸŸ£ Pre-active
                                                   â†“
                              ğŸŸ¢ Active  â†’ evaluates logic and RHS of <=
                                                   â†“
                                        ğŸ”µ Inactive â†’ delayed #0
                                                   â†“
                                             ğŸŸ¤ Pre-NBA
                                                   â†“
                                      ğŸ”´ NBA  â†’ applies <= updates
                                                   â†“
                                             ğŸŸ¡ Post-NBA
                                                   â†“
                                     ğŸ§ª Observed  â†’ check assertions
                                                   â†“
                                           ğŸ§¾ Post-Observed
                                                   â†“
                                  ğŸ“¦ Reactive  â†’ testbench/program runs
                                                   â†“
                                  ğŸ’¤ Re-Inactive â†’ testbench #0 delays
                                                   â†“
                                   ğŸ“¸ Postponed â†’ $strobe/$monitor/logs
  </code></pre><br>
  <img src="svScheduling.png" style="max-width: 100%;" alt="SystemVerilog Scheduling"><br>

  <h3>1. ğŸŸ  Preponed Region</h3>
  <p>What happens here?<br>Values are sampled (snapshotted) before any design logic executes.<br><br>Used by:<br>Concurrent assertions (assert property(...)) and cover properties<br><br>Why important?<br>Assertions use values from before changes are made, ensuring reliable checking.<br></p>
  <pre><code class="language-systemverilog">
assert property (@(posedge clk) a |=> b); // a is sampled in Preponed
  </code></pre><br>

  <h3>2. ğŸŸ£ Pre-active Region</h3>
  <p>What happens here?<br>Reserved for simulation tools (PLI/DPI hooks).<br><br>Used by:<br>Tools that need to interact before simulation code runs.<br><br>Designers rarely use this.<br></p><br>

  <h3>3. ğŸŸ¢ Active Region</h3>
  <p>What happens here?<br>Main design code runs: always, initial, assign<br>Blocking assignments (=)<br>RHS of non-blocking assignments (<=)<br><br>Why important?<br>Central logic stage. Evaluates expressions but delays NBA updates.<br></p>
  <pre><code class="language-verilog">
always @(posedge clk)
  a = b + c;      // evaluated & updated immediately
always @(posedge clk)
  d <= a;         // RHS is evaluated here, LHS updated later
  </code></pre><br>

  <h3>4. ğŸ”µ Inactive Region</h3>
  <p>What happens here?<br>Executes #0 delays that were scheduled from Active region.<br><br>Used for:<br>Temporarily deferring execution until design updates finish.<br></p>
  <pre><code class="language-verilog">
always @(posedge clk) begin
  a = b;
  #0 c = a; // executes in Inactive region
end
  </code></pre><br>

  <h3>5. ğŸŸ¤ Pre-NBA Region</h3>
  <p>What happens here?<br>Tools and simulators may inspect or modify values just before NBA updates.<br><br>Designers typically don't interact here.<br></p><br>

  <h3>6. ğŸ”´ NBA (Non-Blocking Assignment) Region</h3>
  <p>What happens here?<br>Applies <= assignments.<br><br>Why delayed?<br>Ensures all RHS values are evaluated before any LHS update.<br>Prevents races â€” especially in pipelined logic.<br></p>
  <pre><code class="language-verilog">
always @(posedge clk) begin
  a <= b; // RHS b evaluated in Active, update happens here
end
  </code></pre><br>

  <h3>7. ğŸŸ¡ Post-NBA Region</h3>
  <p>What happens here?<br>Another hook for tools or coverage libraries after NBA.<br><br>Can help in debugging or signal tracing.<br></p><br>

  <h3>8. ğŸ§ª Observed Region</h3>
  <p>What happens here?<br>Concurrent assertions and cover checks are executed.<br><br>Values used?<br>From Preponed region snapshot.<br><br>Why?<br>To avoid checking "changed" values and ensure correctness.<br></p><br>

  <h3>9. ğŸ§¾ Post-Observed Region</h3>
  <p>What happens here?<br>Tool access for inspecting post-assertion state.<br><br>Used by tools, not for typical design/testbench logic.<br></p><br>

  <h3>10. ğŸ“¦ Reactive Region</h3>
  <p>What happens here?<br>Testbench code runs: program blocks, interfaces, functional coverage<br><br>Important because:<br>Design always runs before testbench â†’ testbench reacts with stable data.<br></p>
  <pre><code class="language-verilog">
program test;
  initial begin
    @(posedge clk); // Wait for design
    $display("a = %0d", a); // read stable value
  end
endprogram
  </code></pre><br>

  <h3>11. ğŸ’¤ Re-Inactive Region</h3>
  <p>What happens here?<br>Executes #0 delays in testbench or program blocks.<br><br>Like Inactive, but for testbench.<br></p><br>

  <h3>12. ğŸ“¸ Postponed Region</h3>
  <p>What happens here?<br>Final stage of the time step.<br><br>Executes $monitor, $strobe, $dumpvars, $display.<br><br>Why?<br>Ensures final, stable values are shown/logged.<br></p>
  <pre><code class="language-verilog">
always @(a) $strobe("Value of a: %0d", a); // runs in Postponed
  </code></pre><br>

  <h2>ğŸ§  Visualization of Execution Order</h2>
  <pre><code class="language-bash">
                                              Time Advance
                                                   â†“
                                             ğŸŸ  Preponed
                                                   â†“
                                            ğŸŸ£ Pre-active
                                                   â†“
                              ğŸŸ¢ Active  â†’ evaluates logic and RHS of <=
                                                   â†“
                                        ğŸ”µ Inactive â†’ delayed #0
                                                   â†“
                                             ğŸŸ¤ Pre-NBA
                                                   â†“
                                      ğŸ”´ NBA  â†’ applies <= updates
                                                   â†“
                                             ğŸŸ¡ Post-NBA
                                                   â†“
                                     ğŸ§ª Observed  â†’ check assertions
                                                   â†“
                                           ğŸ§¾ Post-Observed
                                                   â†“
                                  ğŸ“¦ Reactive  â†’ testbench/program runs
                                                   â†“
                                  ğŸ’¤ Re-Inactive â†’ testbench #0 delays
                                                   â†“
                                   ğŸ“¸ Postponed â†’ $strobe/$monitor/logs
  </code></pre><br>

  <h2>ğŸ§  Why This Matters in Real Designs</h2>
  <ul>
    <li>ğŸ›¡ï¸ Prevents Races:<br>You donâ€™t want something like this:<br>
      <pre><code class="language-verilog">
always @(posedge clk) a = b;
always @(posedge clk) b = a; // could race if both use blocking "="
      </code></pre>
      Using <= pushes the update to NBA â†’ avoids this.<br>
    </li>
    <li>ğŸ”¬ Assertions are Reliable:<br>They evaluate values before changes happen, making them trustworthy.<br></li>
    <li>ğŸ§ª Testbench Is Separated:<br>Design executes first, testbench reacts. You can observe, not interfere.<br></li>
    <li>ğŸ“‹ Final Values for Debug:<br>You get settled values in $display, $monitor, etc., after all updates are done.<br></li>
  </ul><br>

</main>

























































<script>
  document.addEventListener("DOMContentLoaded", () => {
    const theme = localStorage.getItem("theme");
    if (theme === "dark") {
      document.body.classList.add("dark");
    }
  });

  function toggleTheme() {
    document.body.classList.toggle("dark");
    const isDark = document.body.classList.contains("dark");
    localStorage.setItem("theme", isDark ? "dark" : "light");
  }
</script>









<!-- Navigation Links -->
<div style="margin-top: 40px; text-align: center; font-size: 1rem; color: var(--text);">
  <div style="display: flex; justify-content: center; gap: 20px; flex-wrap: wrap;">
    <a href="svMailbox.html" style="text-decoration: none; color: var(--link);">
      â† Back to Mailbox
    </a>
    <span style="color: var(--text);">|</span>
    <a href="svProgramBlock.html" style="text-decoration: none; color: var(--link);">
      Next:  Program Block  â†’
    </a>
  </div>
  <div style="margin-top: 8px;">
    <a href="svhome.html" style="text-decoration: none; color: var(--link);">
      â†© Return to System Verilog Home
    </a>
  </div>
</div>










</body>
</html>
