Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 27 19:39:50 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hw_testbench_control_sets_placed.rpt
| Design       : hw_testbench
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |              65 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal   |     Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------+---------------------------+------------------+----------------+--------------+
|  u0/inst/clk_out1 |                       |                           |                2 |              4 |         2.00 |
|  u0/inst/clk_out1 |                       | LED_OBUF[0]               |                3 |              8 |         2.67 |
|  u0/inst/clk_out1 | uut/r1_0              |                           |                2 |             12 |         6.00 |
|  u0/inst/clk_out1 | uut/r2                |                           |                3 |             12 |         4.00 |
|  u0/inst/clk_out1 | lfsr0/lfsr_ld         | LED_OBUF[0]               |                5 |             16 |         3.20 |
|  u0/inst/clk_out1 |                       | sevenseg0/u0/anondeChange |                5 |             17 |         3.40 |
|  u0/inst/clk_out1 | sevenseg0/vectorsDone | LED_OBUF[0]               |                4 |             17 |         4.25 |
|  u0/inst/clk_out1 | uut/ordy_reg_0        | LED_OBUF[0]               |                8 |             32 |         4.00 |
+-------------------+-----------------------+---------------------------+------------------+----------------+--------------+


