// Seed: 4103591630
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wand id_6
);
  wire id_8;
  wire id_9;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2
    , id_10, id_11,
    input wor id_3,
    input supply1 id_4,
    output logic id_5,
    input tri id_6,
    input tri0 id_7,
    input tri id_8
);
  always @(posedge id_2 & id_0) begin : LABEL_0
    id_5 <= 1;
  end
  id_12(
      .id_0(1 - 1), .id_1(), .id_2(), .id_3(1)
  );
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_1,
      id_7,
      id_8,
      id_1
  );
endmodule
