// Seed: 3865573637
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    output uwire id_4
);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    input wor id_4,
    input supply0 id_5,
    input uwire id_6,
    output wand id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    output wire id_12,
    output wire id_13,
    input wire id_14,
    output tri0 id_15,
    input supply0 id_16
);
  assign id_12 = id_9 ? (~id_1) : 1;
  module_0(
      id_3, id_5, id_2, id_5, id_15
  ); id_18(
      .id_0(1), .id_1(id_5)
  );
  wire id_19;
  assign id_3 = id_5;
endmodule
