# Synopsys Constraint Checker(syntax only), version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Apr 05 22:54:16 2019


##### DESIGN INFO #######################################################

Top View:                "Mario_Libero"
Constraint File(s):      "C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\constraint\andy_clock_constraint.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start             Requested     Requested     Clock                           Clock                Clock
Clock             Frequency     Period        Type                            Group                Load 
--------------------------------------------------------------------------------------------------------
clk_20_48         20.5 MHz      48.828        generated (from xtal_20MHz)     default_clkgroup     2546 
clk_20_48_hdc     20.5 MHz      48.828        generated (from xtal_20MHz)     default_clkgroup     45408
xtal_20MHz        20.0 MHz      50.000        declared                        default_clkgroup     0    
========================================================================================================
