INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/imports/Downloads/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Downloads/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/imports/Downloads/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Mux32x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/ShiftLeftTwo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeftTwo
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/imports/Downloads/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/new/shiftLeft2_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft2_26
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sim_1/new/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
