#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Apr 06 16:14:50 2024
# Process ID: 51736
# Current directory: C:/Users/Liyt/Desktop/cpu_89
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50364 C:\Users\Liyt\Desktop\cpu_89\cpu_89.xpr
# Log file: C:/Users/Liyt/Desktop/cpu_89/vivado.log
# Journal file: C:/Users/Liyt/Desktop/cpu_89\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Liyt/Desktop/cpu_89/cpu_89.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/LenovoSoftstore/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 866.305 ; gain = 125.234
update_compile_order -fileset sources_1
set_property top docpu_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:39]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:508]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 06 19:33:13 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 952.051 ; gain = 15.438
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 06 19:33:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/Liyt/Desktop/cpu_89/cpu_89.runs/synth_1/runme.log
[Sat Apr 06 19:33:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/Liyt/Desktop/cpu_89/cpu_89.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292742715A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292742715A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292742715A
set_property PROGRAM.FILE {C:/Users/Liyt/Desktop/cpu_89/cpu_89.runs/impl_1/docpu_board.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Liyt/Desktop/cpu_89/cpu_89.runs/impl_1/docpu_board.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
