-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_fftStageKernelS2S_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_fftInData_reOrdered_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    p_fftInData_reOrdered_empty_n : IN STD_LOGIC;
    p_fftInData_reOrdered_read : OUT STD_LOGIC;
    p_fftInData_reOrdered_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    p_fftInData_reOrdered_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    fftOutData_local_full_n : IN STD_LOGIC;
    fftOutData_local_write : OUT STD_LOGIC;
    fftOutData_local_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of fft_top_fftStageKernelS2S_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv23_1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln151_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_106_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op26_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln151_reg_851 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_851_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_855 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_855_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op135_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal twiddleObj_M_imag_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal twiddleObj_M_imag_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal twiddleObj_M_imag_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal twiddleObj_M_imag_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_fftInData_reOrdered_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal fftOutData_local_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal k_4_reg_167 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln151_reg_851_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_reg_851_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_855_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_855_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_complexOp1_M_real_1_reg_859 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_complexOp1_M_imag_1_reg_865 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_871 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1_reg_876 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_cos_fu_309_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_cos_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_cos_reg_881_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal output_saturation_control_imag_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_imag_reg_887 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_1_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_1_reg_897 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_1_reg_897_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_real_2_fu_388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut_index_real_2_reg_902 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_3_fu_396_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_3_reg_907 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln2_reg_912 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal trunc_ln2_reg_912_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln2_reg_912_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_s_reg_918 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_s_reg_918_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_s_reg_918_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_1_reg_924 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_1_reg_924_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_2_reg_929 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln95_2_reg_929_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal imagSinVal_fu_617_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal imagSinVal_reg_934 : STD_LOGIC_VECTOR (15 downto 0);
    signal imagSinVal_reg_934_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal realCosVal_fu_684_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal realCosVal_reg_944 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_reg_949 : STD_LOGIC_VECTOR (15 downto 0);
    signal real2_reg_954 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag1_reg_959 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_reg_964 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_phi_mux_k_4_phi_fu_171_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_k_1_phi_fu_185_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_fu_208_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_k_1_reg_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln114_fu_359_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln132_fu_625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal twiddleObj_M_imag_7_ce1_local : STD_LOGIC;
    signal twiddleObj_M_imag_7_ce0_local : STD_LOGIC;
    signal tmp_4_fu_192_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_complexOp1_M_real_fu_215_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl1_fu_253_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_fu_249_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_complexOp1_M_imag_fu_219_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_fu_261_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_shl2_fu_281_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln40_fu_267_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_fu_289_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal index_fu_305_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln111_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln111_1_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_imag_fu_341_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_invert_control_imag_fu_315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_imag_1_fu_345_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut_index_imag_2_fu_351_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lut_index_real_fu_378_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_invert_control_real_fu_364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_real_1_fu_382_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl3_fu_411_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_1_fu_408_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_1_fu_418_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_r_M_real_fu_424_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl4_fu_441_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln40_1_fu_438_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_1_fu_448_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_r_M_imag_fu_454_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln38_1_fu_434_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln38_fu_402_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_1_fu_464_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_fu_405_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_real_1_fu_468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_1_fu_474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_2_fu_500_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_r_M_real_2_fu_506_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln40_2_fu_520_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_r_M_imag_2_fu_526_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln38_2_fu_516_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_2_fu_536_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_real_3_fu_540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_3_fu_546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_out_sin_fu_580_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln123_fu_587_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_597_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln123_fu_593_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln123_fu_605_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal output_negate_control_imag_fu_572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln123_10_cast_fu_613_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln129_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_real_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_cos_fu_646_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln139_fu_654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln139_fu_660_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln139_fu_672_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal output_negate_control_real_fu_629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_10_cast_fu_680_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln35_fu_698_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln35_4_fu_695_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln35_fu_698_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln35_3_fu_692_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln35_fu_698_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_720_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln36_1_fu_717_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_720_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln36_fu_714_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln36_fu_720_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln39_fu_736_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln39_fu_736_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln39_fu_736_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln40_fu_752_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln40_fu_752_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln40_fu_752_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_5_fu_773_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln35_5_fu_780_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln35_2_fu_770_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln35_3_fu_784_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_6_fu_803_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln40_2_fu_810_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln37_fu_800_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln40_3_fu_814_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal imag_out_fu_834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal real_out_fu_830_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal imag2_2_fu_820_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal real1_2_fu_790_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_225 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft_top_mul_16s_15s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    twiddleObj_M_imag_7_U : component fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => twiddleObj_M_imag_7_address0,
        ce0 => twiddleObj_M_imag_7_ce0_local,
        q0 => twiddleObj_M_imag_7_q0,
        address1 => twiddleObj_M_imag_7_address1,
        ce1 => twiddleObj_M_imag_7_ce1_local,
        q1 => twiddleObj_M_imag_7_q1);

    mul_16s_15s_31_1_1_U82 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln35_fu_698_p0,
        din1 => mul_ln35_fu_698_p1,
        dout => mul_ln35_fu_698_p2);

    mul_16s_15s_31_1_1_U83 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln36_fu_720_p0,
        din1 => mul_ln36_fu_720_p1,
        dout => mul_ln36_fu_720_p2);

    mul_16s_15s_31_1_1_U84 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln39_fu_736_p0,
        din1 => mul_ln39_fu_736_p1,
        dout => mul_ln39_fu_736_p2);

    mul_16s_15s_31_1_1_U85 : component fft_top_mul_16s_15s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln40_fu_752_p0,
        din1 => mul_ln40_fu_752_p1,
        dout => mul_ln40_fu_752_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln151_reg_851_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_4_reg_167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln151_reg_851 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_4_reg_167 <= k_3_reg_907;
            elsif ((((icmp_ln151_reg_851 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_4_reg_167 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln129_1_reg_897 <= icmp_ln129_1_fu_372_p2;
                icmp_ln129_1_reg_897_pp0_iter1_reg <= icmp_ln129_1_reg_897;
                icmp_ln151_reg_851 <= icmp_ln151_fu_202_p2;
                icmp_ln151_reg_851_pp0_iter1_reg <= icmp_ln151_reg_851;
                imagSinVal_reg_934 <= imagSinVal_fu_617_p3;
                index_cos_reg_881 <= index_cos_fu_309_p2;
                index_cos_reg_881_pp0_iter1_reg <= index_cos_reg_881;
                lut_index_real_2_reg_902 <= lut_index_real_2_fu_388_p3;
                output_saturation_control_imag_reg_887 <= output_saturation_control_imag_fu_335_p2;
                p_complexOp1_M_imag_1_reg_865 <= p_fftInData_reOrdered_dout(63 downto 48);
                p_complexOp1_M_real_1_reg_859 <= p_fftInData_reOrdered_dout(47 downto 32);
                tmp_reg_855 <= tmp_nbreadreq_fu_106_p3;
                tmp_reg_855_pp0_iter1_reg <= tmp_reg_855;
                trunc_ln1_reg_876 <= sub_ln40_fu_289_p2(30 downto 16);
                trunc_ln_reg_871 <= sub_ln35_fu_261_p2(30 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln151_reg_851_pp0_iter2_reg <= icmp_ln151_reg_851_pp0_iter1_reg;
                icmp_ln151_reg_851_pp0_iter3_reg <= icmp_ln151_reg_851_pp0_iter2_reg;
                imagSinVal_reg_934_pp0_iter2_reg <= imagSinVal_reg_934;
                tmp_reg_855_pp0_iter2_reg <= tmp_reg_855_pp0_iter1_reg;
                tmp_reg_855_pp0_iter3_reg <= tmp_reg_855_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                imag1_reg_959 <= mul_ln39_fu_736_p2(30 downto 15);
                imag2_reg_964 <= mul_ln40_fu_752_p2(30 downto 15);
                real1_reg_949 <= mul_ln35_fu_698_p2(30 downto 15);
                real2_reg_954 <= mul_ln36_fu_720_p2(30 downto 15);
                realCosVal_reg_944 <= realCosVal_fu_684_p3;
                trunc_ln2_reg_912_pp0_iter2_reg <= trunc_ln2_reg_912;
                trunc_ln2_reg_912_pp0_iter3_reg <= trunc_ln2_reg_912_pp0_iter2_reg;
                trunc_ln95_1_reg_924_pp0_iter2_reg <= trunc_ln95_1_reg_924;
                trunc_ln95_2_reg_929_pp0_iter2_reg <= trunc_ln95_2_reg_929;
                trunc_ln95_s_reg_918_pp0_iter2_reg <= trunc_ln95_s_reg_918;
                trunc_ln95_s_reg_918_pp0_iter3_reg <= trunc_ln95_s_reg_918_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_3_reg_907 <= k_3_fu_396_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln2_reg_912 <= p_r_M_real_1_fu_468_p2(15 downto 1);
                trunc_ln95_1_reg_924 <= p_r_M_real_3_fu_540_p2(15 downto 1);
                trunc_ln95_2_reg_929 <= p_r_M_imag_3_fu_546_p2(15 downto 1);
                trunc_ln95_s_reg_918 <= p_r_M_imag_1_fu_474_p2(15 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_block_state1, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_done_reg, ap_block_state6_pp0_stage0_iter4_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter4_grp1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_block_state2_pp0_stage0_iter0, ap_block_state6_pp0_stage0_iter4_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter4_grp1)) or ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_done_reg, ap_block_state6_pp0_stage0_iter4_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter4_grp1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_block_state2_pp0_stage0_iter0, ap_block_state6_pp0_stage0_iter4_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter4_grp1)) or ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_done_reg, ap_block_state6_pp0_stage0_iter4_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter4_grp1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(p_fftInData_reOrdered_empty_n, ap_predicate_op26_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((ap_predicate_op26_read_state2 = ap_const_boolean_1) and (p_fftInData_reOrdered_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage0_iter4_grp1_assign_proc : process(fftOutData_local_full_n, ap_predicate_op135_write_state6)
    begin
                ap_block_state6_pp0_stage0_iter4_grp1 <= ((ap_predicate_op135_write_state6 = ap_const_boolean_1) and (fftOutData_local_full_n = ap_const_logic_0));
    end process;


    ap_condition_225_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_225 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln151_reg_851_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln151_reg_851_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_k_1_phi_fu_185_p4_assign_proc : process(icmp_ln151_fu_202_p2, tmp_nbreadreq_fu_106_p3, ap_phi_mux_k_4_phi_fu_171_p6, k_fu_208_p2, ap_phi_reg_pp0_iter0_k_1_reg_182)
    begin
        if ((icmp_ln151_fu_202_p2 = ap_const_lv1_1)) then
            if ((tmp_nbreadreq_fu_106_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_k_1_phi_fu_185_p4 <= ap_phi_mux_k_4_phi_fu_171_p6;
            elsif ((tmp_nbreadreq_fu_106_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_k_1_phi_fu_185_p4 <= k_fu_208_p2;
            else 
                ap_phi_mux_k_1_phi_fu_185_p4 <= ap_phi_reg_pp0_iter0_k_1_reg_182;
            end if;
        else 
            ap_phi_mux_k_1_phi_fu_185_p4 <= ap_phi_reg_pp0_iter0_k_1_reg_182;
        end if; 
    end process;


    ap_phi_mux_k_4_phi_fu_171_p6_assign_proc : process(icmp_ln151_reg_851, k_4_reg_167, k_3_reg_907, ap_condition_225)
    begin
        if ((ap_const_boolean_1 = ap_condition_225)) then
            if ((icmp_ln151_reg_851 = ap_const_lv1_0)) then 
                ap_phi_mux_k_4_phi_fu_171_p6 <= ap_const_lv32_0;
            elsif ((icmp_ln151_reg_851 = ap_const_lv1_1)) then 
                ap_phi_mux_k_4_phi_fu_171_p6 <= k_3_reg_907;
            else 
                ap_phi_mux_k_4_phi_fu_171_p6 <= k_4_reg_167;
            end if;
        else 
            ap_phi_mux_k_4_phi_fu_171_p6 <= k_4_reg_167;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_k_1_reg_182 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op135_write_state6_assign_proc : process(icmp_ln151_reg_851_pp0_iter3_reg, tmp_reg_855_pp0_iter3_reg)
    begin
                ap_predicate_op135_write_state6 <= ((tmp_reg_855_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln151_reg_851_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op26_read_state2_assign_proc : process(icmp_ln151_fu_202_p2, tmp_nbreadreq_fu_106_p3)
    begin
                ap_predicate_op26_read_state2 <= ((tmp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (icmp_ln151_fu_202_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, icmp_ln151_fu_202_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (icmp_ln151_fu_202_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    fftOutData_local_blk_n_assign_proc : process(fftOutData_local_full_n, ap_predicate_op135_write_state6, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op135_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            fftOutData_local_blk_n <= fftOutData_local_full_n;
        else 
            fftOutData_local_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fftOutData_local_din <= (((imag_out_fu_834_p2 & real_out_fu_830_p2) & imag2_2_fu_820_p4) & real1_2_fu_790_p4);

    fftOutData_local_write_assign_proc : process(ap_predicate_op135_write_state6, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op135_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            fftOutData_local_write <= ap_const_logic_1;
        else 
            fftOutData_local_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln111_1_fu_329_p2 <= "1" when (index_fu_305_p1 = ap_const_lv10_300) else "0";
    icmp_ln111_fu_323_p2 <= "1" when (index_fu_305_p1 = ap_const_lv10_100) else "0";
    icmp_ln129_1_fu_372_p2 <= "1" when (index_fu_305_p1 = ap_const_lv10_0) else "0";
    icmp_ln129_fu_636_p2 <= "1" when (index_cos_reg_881_pp0_iter1_reg = ap_const_lv10_100) else "0";
    icmp_ln151_fu_202_p2 <= "1" when (signed(tmp_4_fu_192_p4) < signed(ap_const_lv23_1)) else "0";
    imag2_2_fu_820_p4 <= sub_ln40_3_fu_814_p2(30 downto 15);
    imagSinVal_fu_617_p3 <= 
        select_ln123_10_cast_fu_613_p1 when (output_negate_control_imag_fu_572_p3(0) = '1') else 
        temp_out_sin_fu_580_p3;
    imag_out_fu_834_p2 <= std_logic_vector(unsigned(imag2_reg_964) + unsigned(imag1_reg_959));
    index_cos_fu_309_p2 <= std_logic_vector(unsigned(index_fu_305_p1) + unsigned(ap_const_lv10_300));
    index_fu_305_p1 <= ap_phi_mux_k_4_phi_fu_171_p6(10 - 1 downto 0);
    index_invert_control_imag_fu_315_p3 <= ap_phi_mux_k_4_phi_fu_171_p6(8 downto 8);
    index_invert_control_real_fu_364_p3 <= index_cos_fu_309_p2(8 downto 8);
    k_3_fu_396_p2 <= std_logic_vector(unsigned(ap_phi_mux_k_1_phi_fu_185_p4) + unsigned(ap_const_lv32_1));
    k_fu_208_p2 <= std_logic_vector(unsigned(ap_phi_mux_k_4_phi_fu_171_p6) + unsigned(ap_const_lv32_FFFFFFFF));
    lut_index_imag_1_fu_345_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(lut_index_imag_fu_341_p1));
    lut_index_imag_2_fu_351_p3 <= 
        lut_index_imag_1_fu_345_p2 when (index_invert_control_imag_fu_315_p3(0) = '1') else 
        lut_index_imag_fu_341_p1;
    lut_index_imag_fu_341_p1 <= ap_phi_mux_k_4_phi_fu_171_p6(8 - 1 downto 0);
    lut_index_real_1_fu_382_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(lut_index_real_fu_378_p1));
    lut_index_real_2_fu_388_p3 <= 
        lut_index_real_1_fu_382_p2 when (index_invert_control_real_fu_364_p3(0) = '1') else 
        lut_index_real_fu_378_p1;
    lut_index_real_fu_378_p1 <= index_cos_fu_309_p2(8 - 1 downto 0);
    mul_ln35_fu_698_p0 <= sext_ln35_4_fu_695_p1(16 - 1 downto 0);
    mul_ln35_fu_698_p1 <= sext_ln35_3_fu_692_p1(15 - 1 downto 0);
    mul_ln36_fu_720_p0 <= sext_ln36_1_fu_717_p1(16 - 1 downto 0);
    mul_ln36_fu_720_p1 <= sext_ln36_fu_714_p1(15 - 1 downto 0);
    mul_ln39_fu_736_p0 <= sext_ln36_1_fu_717_p1(16 - 1 downto 0);
    mul_ln39_fu_736_p1 <= sext_ln35_3_fu_692_p1(15 - 1 downto 0);
    mul_ln40_fu_752_p0 <= sext_ln35_4_fu_695_p1(16 - 1 downto 0);
    mul_ln40_fu_752_p1 <= sext_ln36_fu_714_p1(15 - 1 downto 0);
    output_negate_control_imag_fu_572_p3 <= k_4_reg_167(9 downto 9);
    output_negate_control_real_fu_629_p3 <= index_cos_reg_881_pp0_iter1_reg(9 downto 9);
    output_saturation_control_imag_fu_335_p2 <= (icmp_ln111_fu_323_p2 or icmp_ln111_1_fu_329_p2);
    output_saturation_control_real_fu_641_p2 <= (icmp_ln129_fu_636_p2 or icmp_ln129_1_reg_897_pp0_iter1_reg);
    p_complexOp1_M_imag_fu_219_p4 <= p_fftInData_reOrdered_dout(31 downto 16);
    p_complexOp1_M_real_fu_215_p1 <= p_fftInData_reOrdered_dout(16 - 1 downto 0);

    p_fftInData_reOrdered_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, p_fftInData_reOrdered_empty_n, ap_predicate_op26_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op26_read_state2 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_fftInData_reOrdered_blk_n <= p_fftInData_reOrdered_empty_n;
        else 
            p_fftInData_reOrdered_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_fftInData_reOrdered_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op26_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op26_read_state2 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_fftInData_reOrdered_read <= ap_const_logic_1;
        else 
            p_fftInData_reOrdered_read <= ap_const_logic_0;
        end if; 
    end process;

    p_r_M_imag_1_fu_474_p2 <= std_logic_vector(signed(sext_ln42_1_fu_464_p1) + signed(sext_ln42_fu_405_p1));
    p_r_M_imag_2_fu_526_p4 <= sub_ln40_2_fu_520_p2(30 downto 16);
    p_r_M_imag_3_fu_546_p2 <= std_logic_vector(signed(sext_ln42_2_fu_536_p1) + signed(sext_ln42_fu_405_p1));
    p_r_M_imag_fu_454_p4 <= sub_ln40_1_fu_448_p2(30 downto 16);
    p_r_M_real_1_fu_468_p2 <= std_logic_vector(signed(sext_ln38_1_fu_434_p1) + signed(sext_ln38_fu_402_p1));
    p_r_M_real_2_fu_506_p4 <= sub_ln35_2_fu_500_p2(30 downto 16);
    p_r_M_real_3_fu_540_p2 <= std_logic_vector(signed(sext_ln38_2_fu_516_p1) + signed(sext_ln38_fu_402_p1));
    p_r_M_real_fu_424_p4 <= sub_ln35_1_fu_418_p2(30 downto 16);
    p_shl1_fu_253_p3 <= (p_complexOp1_M_real_fu_215_p1 & ap_const_lv15_0);
    p_shl2_fu_281_p3 <= (p_complexOp1_M_imag_fu_219_p4 & ap_const_lv15_0);
    p_shl3_fu_411_p3 <= (p_complexOp1_M_real_1_reg_859 & ap_const_lv15_0);
    p_shl4_fu_441_p3 <= (p_complexOp1_M_imag_1_reg_865 & ap_const_lv15_0);
    real1_2_fu_790_p4 <= sub_ln35_3_fu_784_p2(30 downto 15);
    realCosVal_fu_684_p3 <= 
        select_ln139_10_cast_fu_680_p1 when (output_negate_control_real_fu_629_p3(0) = '1') else 
        temp_out_cos_fu_646_p3;
    real_out_fu_830_p2 <= std_logic_vector(unsigned(real1_reg_949) - unsigned(real2_reg_954));
    select_ln123_10_cast_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln123_fu_605_p3),16));
    select_ln123_fu_605_p3 <= 
        ap_const_lv15_7FFF when (tmp_9_fu_597_p3(0) = '1') else 
        trunc_ln123_fu_593_p1;
    select_ln139_10_cast_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln139_fu_672_p3),16));
    select_ln139_fu_672_p3 <= 
        ap_const_lv15_7FFF when (tmp_12_fu_664_p3(0) = '1') else 
        trunc_ln139_fu_660_p1;
        sext_ln35_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_real_1_reg_859),31));

        sext_ln35_2_fu_770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_912_pp0_iter3_reg),31));

        sext_ln35_3_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_1_reg_924_pp0_iter2_reg),31));

        sext_ln35_4_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(realCosVal_reg_944),31));

        sext_ln35_5_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_773_p3),31));

        sext_ln35_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_real_fu_215_p1),31));

        sext_ln36_1_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imagSinVal_reg_934_pp0_iter2_reg),31));

        sext_ln36_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_2_reg_929_pp0_iter2_reg),31));

        sext_ln37_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln95_s_reg_918_pp0_iter3_reg),31));

        sext_ln38_1_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_r_M_real_fu_424_p4),16));

        sext_ln38_2_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_r_M_real_2_fu_506_p4),16));

        sext_ln38_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_871),16));

        sext_ln40_1_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_imag_1_reg_865),31));

        sext_ln40_2_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_803_p3),31));

        sext_ln40_fu_267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_complexOp1_M_imag_fu_219_p4),31));

        sext_ln42_1_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_r_M_imag_fu_454_p4),16));

        sext_ln42_2_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_r_M_imag_2_fu_526_p4),16));

        sext_ln42_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_876),16));

    sub_ln123_fu_587_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(temp_out_sin_fu_580_p3));
    sub_ln139_fu_654_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(temp_out_cos_fu_646_p3));
    sub_ln35_1_fu_418_p2 <= std_logic_vector(unsigned(p_shl3_fu_411_p3) - unsigned(sext_ln35_1_fu_408_p1));
    sub_ln35_2_fu_500_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_shl3_fu_411_p3));
    sub_ln35_3_fu_784_p2 <= std_logic_vector(signed(sext_ln35_5_fu_780_p1) - signed(sext_ln35_2_fu_770_p1));
    sub_ln35_fu_261_p2 <= std_logic_vector(unsigned(p_shl1_fu_253_p3) - unsigned(sext_ln35_fu_249_p1));
    sub_ln40_1_fu_448_p2 <= std_logic_vector(unsigned(p_shl4_fu_441_p3) - unsigned(sext_ln40_1_fu_438_p1));
    sub_ln40_2_fu_520_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(p_shl4_fu_441_p3));
    sub_ln40_3_fu_814_p2 <= std_logic_vector(signed(sext_ln40_2_fu_810_p1) - signed(sext_ln37_fu_800_p1));
    sub_ln40_fu_289_p2 <= std_logic_vector(unsigned(p_shl2_fu_281_p3) - unsigned(sext_ln40_fu_267_p1));
    temp_out_cos_fu_646_p3 <= 
        ap_const_lv16_8000 when (output_saturation_control_real_fu_641_p2(0) = '1') else 
        twiddleObj_M_imag_7_q0;
    temp_out_sin_fu_580_p3 <= 
        ap_const_lv16_8000 when (output_saturation_control_imag_reg_887(0) = '1') else 
        twiddleObj_M_imag_7_q1;
    tmp_12_fu_664_p3 <= sub_ln139_fu_654_p2(15 downto 15);
    tmp_4_fu_192_p4 <= ap_phi_mux_k_4_phi_fu_171_p6(31 downto 9);
    tmp_5_fu_773_p3 <= (trunc_ln2_reg_912_pp0_iter3_reg & ap_const_lv15_0);
    tmp_6_fu_803_p3 <= (trunc_ln95_s_reg_918_pp0_iter3_reg & ap_const_lv15_0);
    tmp_9_fu_597_p3 <= sub_ln123_fu_587_p2(15 downto 15);
    tmp_nbreadreq_fu_106_p3 <= (0=>(p_fftInData_reOrdered_empty_n), others=>'-');
    trunc_ln123_fu_593_p1 <= sub_ln123_fu_587_p2(15 - 1 downto 0);
    trunc_ln139_fu_660_p1 <= sub_ln139_fu_654_p2(15 - 1 downto 0);
    twiddleObj_M_imag_7_address0 <= zext_ln132_fu_625_p1(8 - 1 downto 0);
    twiddleObj_M_imag_7_address1 <= zext_ln114_fu_359_p1(8 - 1 downto 0);

    twiddleObj_M_imag_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            twiddleObj_M_imag_7_ce0_local <= ap_const_logic_1;
        else 
            twiddleObj_M_imag_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    twiddleObj_M_imag_7_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            twiddleObj_M_imag_7_ce1_local <= ap_const_logic_1;
        else 
            twiddleObj_M_imag_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln114_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_imag_2_fu_351_p3),64));
    zext_ln132_fu_625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_real_2_reg_902),64));
end behav;
