// Seed: 2016081992
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    output logic id_7
);
  always @(posedge id_0 + 1 or posedge id_0)
    if (1'b0) begin
      disable id_9;
      #1;
      id_7 <= "";
    end
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    input supply1 id_12,
    output logic id_13,
    input uwire id_14,
    output wire id_15
);
  reg id_17, id_18;
  uwire id_19 = 1 < id_12;
  always @(posedge id_4)
    if (id_3)
      if (id_14)
        if (id_5) begin
          id_13 <= 1'b0 == 1;
        end else id_17 <= 1 * 1 / "" & id_4;
      else begin
        id_17 <= 1'h0;
      end
  module_0(
      id_4, id_10, id_12, id_11, id_1, id_6, id_4, id_13
  );
endmodule
