Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Wed Mar 29 16:00:27 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           17 |
| Yes          | No                    | No                     |              63 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------+-----------------------------------+------------------+----------------+--------------+
|       Clock Signal      |      Enable Signal     |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG          |                        | t1/TxD_i_1_n_0                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | t1/bit_counter         | t1/bit_counter[3]_i_1__0_n_0      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | v/digit_reg[7]_i_1_n_0 |                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | r/bit_counter          | r/bit_counter[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  v/digit_reg[7]_i_1_n_0 |                        |                                   |                3 |              6 |         2.00 |
|  push_button_IBUF_BUFG  | v/S[15]_i_1_n_0        |                                   |                3 |              8 |         2.67 |
|  push_button_IBUF_BUFG  | v/S[7]_i_1_n_0         |                                   |                3 |              8 |         2.67 |
|  push_button_IBUF_BUFG  | v/p_0_in               |                                   |                2 |              8 |         4.00 |
|  push_button_IBUF_BUFG  | v/p_0_in__0            |                                   |                2 |              8 |         4.00 |
|  push_button_IBUF_BUFG  | v/out1[7]_i_1_n_0      |                                   |                2 |              8 |         4.00 |
|  push_button_IBUF_BUFG  | v/out2[7]_i_1_n_0      |                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | t1/shiftright_register |                                   |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG          |                        | t1/baudrate_counter[0]_i_1__0_n_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG          |                        | r/baudrate_counter[0]_i_1_n_0     |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG          | r/rxshift_reg_1        |                                   |               10 |             17 |         1.70 |
|  clk_IBUF_BUFG          |                        | v/digit_select                    |                8 |             29 |         3.62 |
|  clk_IBUF_BUFG          |                        |                                   |                8 |             32 |         4.00 |
|  push_button_IBUF_BUFG  |                        |                                   |               15 |             34 |         2.27 |
+-------------------------+------------------------+-----------------------------------+------------------+----------------+--------------+


