{
    "name": "scr1",
    "folder": "scr1",
    "sim_files": [
        "src/tb/scr1_memory_tb_ahb.sv",
        "src/tb/scr1_memory_tb_axi.sv",
        "src/tb/scr1_top_tb_ahb.sv",
        "src/tb/scr1_top_tb_axi.sv",
        "src/tb/scr1_top_tb_runtests.sv"
    ],
    "files": [],
    "include_dirs": [],
    "repository": "https://github.com/syntacore/scr1",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2012",
    "modules": [
        {
            "module": "scr1_clk_ctrl",
            "file": "src/core/scr1_clk_ctrl.sv"
        },
        {
            "module": "clock",
            "file": "src/core/scr1_clk_ctrl.sv"
        },
        {
            "module": "reset",
            "file": "src/core/scr1_clk_ctrl.sv"
        },
        {
            "module": "scr1_core_top",
            "file": "src/core/scr1_core_top.sv"
        },
        {
            "module": "scr1_dm",
            "file": "src/core/scr1_dm.sv"
        },
        {
            "module": "scr1_dmi",
            "file": "src/core/scr1_dmi.sv"
        },
        {
            "module": "scr1_scu",
            "file": "src/core/scr1_scu.sv"
        },
        {
            "module": "scr1_tapc",
            "file": "src/core/scr1_tapc.sv"
        },
        {
            "module": "scr1_tapc_shift_reg",
            "file": "src/core/scr1_tapc_shift_reg.sv"
        },
        {
            "module": "scr1_tapc_synchronizer",
            "file": "src/core/scr1_tapc_synchronizer.sv"
        },
        {
            "module": "scr1_ipic",
            "file": "src/core/pipeline/scr1_ipic.sv"
        },
        {
            "module": "scr1_pipe_csr",
            "file": "src/core/pipeline/scr1_pipe_csr.sv"
        },
        {
            "module": "scr1_pipe_exu",
            "file": "src/core/pipeline/scr1_pipe_exu.sv"
        },
        {
            "module": "instantiation",
            "file": "src/core/pipeline/scr1_pipe_exu.sv"
        },
        {
            "module": "scr1_pipe_hdu",
            "file": "src/core/pipeline/scr1_pipe_hdu.sv"
        },
        {
            "module": "scr1_pipe_ialu",
            "file": "src/core/pipeline/scr1_pipe_ialu.sv"
        },
        {
            "module": "scr1_pipe_idu",
            "file": "src/core/pipeline/scr1_pipe_idu.sv"
        },
        {
            "module": "scr1_pipe_ifu",
            "file": "src/core/pipeline/scr1_pipe_ifu.sv"
        },
        {
            "module": "scr1_pipe_lsu",
            "file": "src/core/pipeline/scr1_pipe_lsu.sv"
        },
        {
            "module": "scr1_pipe_mprf",
            "file": "src/core/pipeline/scr1_pipe_mprf.sv"
        },
        {
            "module": "scr1_pipe_tdu",
            "file": "src/core/pipeline/scr1_pipe_tdu.sv"
        },
        {
            "module": "scr1_pipe_top",
            "file": "src/core/pipeline/scr1_pipe_top.sv"
        },
        {
            "module": "scr1_tracelog",
            "file": "src/core/pipeline/scr1_tracelog.sv"
        },
        {
            "module": "scr1_cg",
            "file": "src/core/primitives/scr1_cg.sv"
        },
        {
            "module": "scr1_reset_buf_cell",
            "file": "src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_sync_cell",
            "file": "src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_data_sync_cell",
            "file": "src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_qlfy_adapter_cell_sync",
            "file": "src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_and2_cell",
            "file": "src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_and3_cell",
            "file": "src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_reset_mux2_cell",
            "file": "src/core/primitives/scr1_reset_cells.sv"
        },
        {
            "module": "scr1_memory_tb_ahb",
            "file": "src/tb/scr1_memory_tb_ahb.sv"
        },
        {
            "module": "scr1_memory_tb_axi",
            "file": "src/tb/scr1_memory_tb_axi.sv"
        },
        {
            "module": "scr1_top_tb_ahb",
            "file": "src/tb/scr1_top_tb_ahb.sv"
        },
        {
            "module": "scr1_top_tb_axi",
            "file": "src/tb/scr1_top_tb_axi.sv"
        },
        {
            "module": "scr1_dmem_ahb",
            "file": "src/top/scr1_dmem_ahb.sv"
        },
        {
            "module": "scr1_dmem_router",
            "file": "src/top/scr1_dmem_router.sv"
        },
        {
            "module": "scr1_dp_memory",
            "file": "src/top/scr1_dp_memory.sv"
        },
        {
            "module": "scr1_imem_ahb",
            "file": "src/top/scr1_imem_ahb.sv"
        },
        {
            "module": "scr1_imem_router",
            "file": "src/top/scr1_imem_router.sv"
        },
        {
            "module": "scr1_mem_axi",
            "file": "src/top/scr1_mem_axi.sv"
        },
        {
            "module": "scr1_tcm",
            "file": "src/top/scr1_tcm.sv"
        },
        {
            "module": "scr1_timer",
            "file": "src/top/scr1_timer.sv"
        },
        {
            "module": "scr1_top_ahb",
            "file": "src/top/scr1_top_ahb.sv"
        },
        {
            "module": "scr1_top_axi",
            "file": "src/top/scr1_top_axi.sv"
        }
    ],
    "module_graph": {
        "scr1_clk_ctrl": [
            "scr1_core_top"
        ],
        "clock": [],
        "reset": [],
        "scr1_core_top": [
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_dm": [],
        "scr1_dmi": [
            "scr1_core_top"
        ],
        "scr1_scu": [
            "scr1_core_top"
        ],
        "scr1_tapc": [],
        "scr1_tapc_shift_reg": [
            "scr1_tapc"
        ],
        "scr1_tapc_synchronizer": [
            "scr1_core_top"
        ],
        "scr1_ipic": [
            "scr1_pipe_top"
        ],
        "scr1_pipe_csr": [
            "scr1_pipe_top"
        ],
        "scr1_pipe_exu": [
            "scr1_pipe_top"
        ],
        "instantiation": [],
        "scr1_pipe_hdu": [],
        "scr1_pipe_ialu": [],
        "scr1_pipe_idu": [
            "scr1_pipe_top"
        ],
        "scr1_pipe_ifu": [],
        "scr1_pipe_lsu": [
            "scr1_pipe_exu"
        ],
        "scr1_pipe_mprf": [
            "scr1_pipe_top"
        ],
        "scr1_pipe_tdu": [
            "scr1_pipe_top"
        ],
        "scr1_pipe_top": [
            "scr1_core_top"
        ],
        "scr1_tracelog": [],
        "scr1_cg": [],
        "scr1_reset_buf_cell": [
            "scr1_scu"
        ],
        "scr1_reset_sync_cell": [
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_ahb",
            "scr1_top_axi",
            "scr1_top_axi",
            "scr1_top_axi"
        ],
        "scr1_data_sync_cell": [
            "scr1_core_top",
            "scr1_scu",
            "scr1_scu",
            "scr1_scu"
        ],
        "scr1_reset_qlfy_adapter_cell_sync": [
            "scr1_core_top",
            "scr1_scu",
            "scr1_scu"
        ],
        "scr1_reset_and2_cell": [
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_reset_and3_cell": [],
        "scr1_reset_mux2_cell": [],
        "scr1_memory_tb_ahb": [
            "scr1_memory_tb_ahb",
            "scr1_top_tb_ahb"
        ],
        "scr1_memory_tb_axi": [
            "scr1_top_tb_axi"
        ],
        "scr1_top_tb_ahb": [],
        "scr1_top_tb_axi": [],
        "scr1_dmem_ahb": [
            "scr1_top_ahb"
        ],
        "scr1_dmem_router": [
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_dp_memory": [],
        "scr1_imem_ahb": [
            "scr1_top_ahb"
        ],
        "scr1_imem_router": [
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_mem_axi": [
            "scr1_mem_axi",
            "scr1_top_axi",
            "scr1_top_axi"
        ],
        "scr1_tcm": [
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_timer": [
            "scr1_top_ahb",
            "scr1_top_axi"
        ],
        "scr1_top_ahb": [],
        "scr1_top_axi": []
    },
    "module_graph_inverse": {
        "scr1_clk_ctrl": [],
        "clock": [],
        "reset": [],
        "scr1_core_top": [
            "scr1_scu",
            "scr1_reset_qlfy_adapter_cell_sync",
            "scr1_data_sync_cell",
            "scr1_pipe_top",
            "scr1_tapc_synchronizer",
            "scr1_dmi",
            "scr1_clk_ctrl"
        ],
        "scr1_dm": [],
        "scr1_dmi": [],
        "scr1_scu": [
            "scr1_data_sync_cell",
            "scr1_reset_qlfy_adapter_cell_sync",
            "scr1_data_sync_cell",
            "scr1_reset_qlfy_adapter_cell_sync",
            "scr1_data_sync_cell",
            "scr1_reset_buf_cell"
        ],
        "scr1_tapc": [
            "scr1_tapc_shift_reg"
        ],
        "scr1_tapc_shift_reg": [],
        "scr1_tapc_synchronizer": [],
        "scr1_ipic": [],
        "scr1_pipe_csr": [],
        "scr1_pipe_exu": [
            "scr1_pipe_lsu"
        ],
        "instantiation": [],
        "scr1_pipe_hdu": [],
        "scr1_pipe_ialu": [],
        "scr1_pipe_idu": [],
        "scr1_pipe_ifu": [],
        "scr1_pipe_lsu": [],
        "scr1_pipe_mprf": [],
        "scr1_pipe_tdu": [],
        "scr1_pipe_top": [
            "scr1_pipe_idu",
            "scr1_pipe_exu",
            "scr1_pipe_mprf",
            "scr1_pipe_csr",
            "scr1_ipic",
            "scr1_pipe_tdu"
        ],
        "scr1_tracelog": [],
        "scr1_cg": [],
        "scr1_reset_buf_cell": [],
        "scr1_reset_sync_cell": [],
        "scr1_data_sync_cell": [],
        "scr1_reset_qlfy_adapter_cell_sync": [],
        "scr1_reset_and2_cell": [],
        "scr1_reset_and3_cell": [],
        "scr1_reset_mux2_cell": [],
        "scr1_memory_tb_ahb": [
            "scr1_memory_tb_ahb"
        ],
        "scr1_memory_tb_axi": [],
        "scr1_top_tb_ahb": [
            "scr1_memory_tb_ahb"
        ],
        "scr1_top_tb_axi": [
            "scr1_memory_tb_axi"
        ],
        "scr1_dmem_ahb": [],
        "scr1_dmem_router": [],
        "scr1_dp_memory": [],
        "scr1_imem_ahb": [],
        "scr1_imem_router": [],
        "scr1_mem_axi": [
            "scr1_mem_axi"
        ],
        "scr1_tcm": [],
        "scr1_timer": [],
        "scr1_top_ahb": [
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_and2_cell",
            "scr1_core_top",
            "scr1_tcm",
            "scr1_timer",
            "scr1_imem_router",
            "scr1_dmem_router",
            "scr1_imem_ahb",
            "scr1_dmem_ahb"
        ],
        "scr1_top_axi": [
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_sync_cell",
            "scr1_reset_and2_cell",
            "scr1_core_top",
            "scr1_tcm",
            "scr1_timer",
            "scr1_imem_router",
            "scr1_dmem_router",
            "scr1_mem_axi",
            "scr1_mem_axi"
        ]
    },
    "non_tb_files": [
        "src/core/scr1_clk_ctrl.sv",
        "src/core/scr1_core_top.sv",
        "src/core/scr1_dm.sv",
        "src/core/scr1_dmi.sv",
        "src/core/scr1_scu.sv",
        "src/core/scr1_tapc.sv",
        "src/core/scr1_tapc_shift_reg.sv",
        "src/core/scr1_tapc_synchronizer.sv",
        "src/core/pipeline/scr1_ipic.sv",
        "src/core/pipeline/scr1_pipe_csr.sv",
        "src/core/pipeline/scr1_pipe_exu.sv",
        "src/core/pipeline/scr1_pipe_hdu.sv",
        "src/core/pipeline/scr1_pipe_ialu.sv",
        "src/core/pipeline/scr1_pipe_idu.sv",
        "src/core/pipeline/scr1_pipe_ifu.sv",
        "src/core/pipeline/scr1_pipe_lsu.sv",
        "src/core/pipeline/scr1_pipe_mprf.sv",
        "src/core/pipeline/scr1_pipe_tdu.sv",
        "src/core/pipeline/scr1_pipe_top.sv",
        "src/core/pipeline/scr1_tracelog.sv",
        "src/core/primitives/scr1_cg.sv",
        "src/core/primitives/scr1_reset_cells.sv",
        "src/top/scr1_dmem_ahb.sv",
        "src/top/scr1_dmem_router.sv",
        "src/top/scr1_dp_memory.sv",
        "src/top/scr1_imem_ahb.sv",
        "src/top/scr1_imem_router.sv",
        "src/top/scr1_mem_axi.sv",
        "src/top/scr1_tcm.sv",
        "src/top/scr1_timer.sv",
        "src/top/scr1_top_ahb.sv",
        "src/top/scr1_top_axi.sv"
    ]
}