<html><body><samp><pre>
<!@TC:1703597642>
#Build: Synplify Pro (R) S-2021.09M, Build 223R, Feb 23 2022
#install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-TDPVUTD

# Tue Dec 26 14:34:02 2023

#Implementation: synthesis


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1703597679> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1703597679> | Running in 64-bit mode 
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:6:7:6:19:@N::@XP_MSG">Trigger_Main.vhd(6)</a><!@TM:1703597679> | Top entity is set to Trigger_Main.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\LaneOutExtender.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1703597679> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Process completed successfully.
# Tue Dec 26 14:34:02 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1703597679> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1703597679> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Process completed successfully.
# Tue Dec 26 14:34:03 2023

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1703597679> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1703597679> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1703597679> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1703597679> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync_scntr.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_NstagesSync.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_grayToBinConv.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_USRAM_top.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync_scntr.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_NstagesSync.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_grayToBinConv.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_USRAM_top.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:229:7:229:11:@N:CG364:@XP_MSG">acg5.v(229)</a><!@TM:1703597679> | Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Finished optimization stage 1 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:21:7:21:53:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1703597679> | Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v:21:7:21:22:@N:CG364:@XP_MSG">CORERESET_PF_C0.v(21)</a><!@TM:1703597679> | Synthesizing module CORERESET_PF_C0 in library work.
Running optimization stage 1 on CORERESET_PF_C0 .......
Finished optimization stage 1 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1703597679> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:41:12:41:22:@W:CG168:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41)</a><!@TM:1703597679> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3694)</a><!@TM:1703597679> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1703597679> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1703597679> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1703597679> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v:263:7:263:16:@N:CG364:@XP_MSG">PF_CCC_C0.v(263)</a><!@TM:1703597679> | Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v(5)</a><!@TM:1703597679> | Synthesizing module PF_CCC_C3_PF_CCC_C3_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C3_PF_CCC_C3_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C3_PF_CCC_C3_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3.v:263:7:263:16:@N:CG364:@XP_MSG">PF_CCC_C3.v(263)</a><!@TM:1703597679> | Synthesizing module PF_CCC_C3 in library work.
Running optimization stage 1 on PF_CCC_C3 .......
Finished optimization stage 1 on PF_CCC_C3 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1703597679> | Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1703597679> | Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1703597679> | Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1703597679> | Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1703597679> | Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1702:7:1702:11:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1702)</a><!@TM:1703597679> | Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:5:7:5:62:@N:CG364:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(5)</a><!@TM:1703597679> | Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v:83:7:83:25:@N:CG364:@XP_MSG">PF_INIT_MONITOR_C0.v(83)</a><!@TM:1703597679> | Synthesizing module PF_INIT_MONITOR_C0 in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2199:7:2199:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(2199)</a><!@TM:1703597679> | Synthesizing module OSC_RC160MHZ in library work.
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v(5)</a><!@TM:1703597679> | Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
Running optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v:27:7:27:16:@N:CG364:@XP_MSG">PF_OSC_C0.v(27)</a><!@TM:1703597679> | Synthesizing module PF_OSC_C0 in library work.
Running optimization stage 1 on PF_OSC_C0 .......
Finished optimization stage 1 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:9:7:9:18:@N:CG364:@XP_MSG">Clock_Reset.v(9)</a><!@TM:1703597679> | Synthesizing module Clock_Reset in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:140:13:140:27:@N:CG794:@XP_MSG">Clock_Reset.v(140)</a><!@TM:1703597679> | Using module Synchronizer from library work
Running optimization stage 1 on Clock_Reset .......
Finished optimization stage 1 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1703597679> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:170:29:170:47:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(170)</a><!@TM:1703597679> | Removing wire almostfulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:171:29:171:49:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(171)</a><!@TM:1703597679> | Removing wire almostfulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:172:29:172:41:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(172)</a><!@TM:1703597679> | Removing wire fulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:173:29:173:43:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(173)</a><!@TM:1703597679> | Removing wire fulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1703597679> | Removing wire neg_reset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:182:29:182:37:@W:CG184:@XP_MSG">corefifo_sync_scntr.v(182)</a><!@TM:1703597679> | Removing wire re_top_p, as it has the load but no drivers.</font>
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:392:3:392:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(392)</a><!@TM:1703597679> | Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1703597679> | Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1703597679> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1703597679> | All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1703597679> | All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | All reachable assignments to dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1703597679> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1703597679> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:578:7:578:14:@N:CG364:@XP_MSG">acg5.v(578)</a><!@TM:1703597679> | Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG184:@XP_MSG">COREFIFO.v(215)</a><!@TM:1703597679> | Removing wire EMPTY2, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1703597679> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1703597679> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1703597679> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1703597679> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1703597679> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1703597679> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1703597679> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1703597679> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1703597679> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1703597679> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1703597679> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1703597679> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1703597679> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1703597679> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1703597679> | Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1703597679> | Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1703597679> | Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1068:3:1068:9:@W:CL169:@XP_MSG">COREFIFO.v(1068)</a><!@TM:1703597679> | Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1703597679> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1703597679> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C1.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C1 in library work.
Running optimization stage 1 on COREFIFO_C1 .......
Finished optimization stage 1 on COREFIFO_C1 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1703597679> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:170:29:170:47:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(170)</a><!@TM:1703597679> | Removing wire almostfulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:171:29:171:49:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(171)</a><!@TM:1703597679> | Removing wire almostfulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:172:29:172:41:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(172)</a><!@TM:1703597679> | Removing wire fulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:173:29:173:43:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(173)</a><!@TM:1703597679> | Removing wire fulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1703597679> | Removing wire neg_reset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:182:29:182:37:@W:CG184:@XP_MSG">corefifo_sync_scntr.v(182)</a><!@TM:1703597679> | Removing wire re_top_p, as it has the load but no drivers.</font>
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:392:3:392:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(392)</a><!@TM:1703597679> | Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1703597679> | Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1703597679> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1703597679> | All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1703597679> | All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | All reachable assignments to dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1703597679> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1703597679> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG184:@XP_MSG">COREFIFO.v(215)</a><!@TM:1703597679> | Removing wire EMPTY2, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1703597679> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1703597679> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1703597679> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1703597679> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1703597679> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1703597679> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1703597679> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1703597679> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1703597679> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1703597679> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1703597679> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1703597679> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1703597679> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1703597679> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1703597679> | Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1703597679> | Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1703597679> | Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1068:3:1068:9:@W:CL169:@XP_MSG">COREFIFO.v(1068)</a><!@TM:1703597679> | Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1703597679> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1703597679> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C3.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C3 in library work.
Running optimization stage 1 on COREFIFO_C3 .......
Finished optimization stage 1 on COREFIFO_C3 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1703597679> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1703597679> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1703597679> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1703597679> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:490:19:490:44:@W:CL168:@XP_MSG">corefifo_async.v(490)</a><!@TM:1703597679> | Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:475:16:475:39:@W:CL168:@XP_MSG">corefifo_async.v(475)</a><!@TM:1703597679> | Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@W:CL169:@XP_MSG">corefifo_async.v(686)</a><!@TM:1703597679> | Pruning unused register genblk10.rptr_gray[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1703597679> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1703597679> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1703597679> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1703597679> | Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1703597679> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1703597679> | Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:528:3:528:9:@W:CL169:@XP_MSG">corefifo_async.v(528)</a><!@TM:1703597679> | Pruning unused register rptr_bin_sync2[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL169:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1703597679> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1703597679> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:366:3:366:9:@W:CL169:@XP_MSG">corefifo_fwft.v(366)</a><!@TM:1703597679> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:252:3:252:9:@W:CL169:@XP_MSG">corefifo_fwft.v(252)</a><!@TM:1703597679> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:241:4:241:10:@W:CL169:@XP_MSG">corefifo_fwft.v(241)</a><!@TM:1703597679> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1703597679> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1703597679> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1703597679> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1703597679> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1703597679> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1703597679> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1703597679> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1703597679> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1703597679> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1703597679> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1703597679> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1703597679> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1703597679> | Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1703597679> | Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1703597679> | Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1703597679> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1703597679> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1703597679> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C0.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C0 in library work.
Running optimization stage 1 on COREFIFO_C0 .......
Finished optimization stage 1 on COREFIFO_C0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000100000000
	WDEPTH=32'b00000000000000000000000100000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001000
	RMSB_DEPTH=32'b00000000000000000000000000001000
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1703597679> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001000
	FULL_WRITE_DEPTH=32'b00000000000000000000000100000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001000
	FULL_READ_DEPTH=32'b00000000000000000000000100000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1703597679> | Removing wire neg_reset, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1703597679> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1703597679> | Pruning unused register sc_w[8:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1703597679> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597679> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597679> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1703597679> | All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1703597679> | All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1703597679> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1703597679> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:366:3:366:9:@W:CL169:@XP_MSG">corefifo_fwft.v(366)</a><!@TM:1703597679> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:252:3:252:9:@W:CL169:@XP_MSG">corefifo_fwft.v(252)</a><!@TM:1703597679> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:241:4:241:10:@W:CL169:@XP_MSG">corefifo_fwft.v(241)</a><!@TM:1703597679> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1703597679> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1703597679> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001000
	WDEPTH=32'b00000000000000000000000000001000
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1703597679> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1703597679> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1703597679> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1703597679> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1703597679> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1703597679> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1703597679> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1703597679> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C6.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C6 in library work.
Running optimization stage 1 on COREFIFO_C6 .......
Finished optimization stage 1 on COREFIFO_C6 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v:38:7:38:42:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1703597679> | Synthesizing module COREUART_C0_COREUART_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:31:7:31:41:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1703597679> | Synthesizing module COREUART_C0_COREUART_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W:CG1340:@XP_MSG">Tx_async.v(268)</a><!@TM:1703597679> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W:CG1340:@XP_MSG">Tx_async.v(268)</a><!@TM:1703597679> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1703597679> | Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL190:@XP_MSG">Tx_async.v(119)</a><!@TM:1703597679> | Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:30:7:30:41:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1703597679> | Synthesizing module COREUART_C0_COREUART_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1703597679> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1703597679> | Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL177:@XP_MSG">Rx_async.v(501)</a><!@TM:1703597679> | Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:31:7:31:41:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1703597679> | Synthesizing module COREUART_C0_COREUART_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:136:8:136:18:@W:CG133:@XP_MSG">CoreUART.v(136)</a><!@TM:1703597679> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v:26:7:26:18:@N:CG364:@XP_MSG">COREUART_C0.v(26)</a><!@TM:1703597679> | Synthesizing module COREUART_C0 in library work.
Running optimization stage 1 on COREUART_C0 .......
Finished optimization stage 1 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:223:7:223:10:@N:CG364:@XP_MSG">acg5.v(223)</a><!@TM:1703597679> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:133:7:133:10:@N:CG364:@XP_MSG">acg5.v(133)</a><!@TM:1703597679> | Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:9:7:9:20:@N:CG364:@XP_MSG">UART_Protocol.v(9)</a><!@TM:1703597679> | Synthesizing module UART_Protocol in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:133:26:133:53:@N:CG794:@XP_MSG">UART_Protocol.v(133)</a><!@TM:1703597679> | Using module Communication_TX_Arbiter2 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:234:0:234:5:@N:CG794:@XP_MSG">UART_Protocol.v(234)</a><!@TM:1703597679> | Using module mko from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:253:17:253:35:@N:CG794:@XP_MSG">UART_Protocol.v(253)</a><!@TM:1703597679> | Using module UART_RX_Protocol from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:269:17:269:35:@N:CG794:@XP_MSG">UART_Protocol.v(269)</a><!@TM:1703597679> | Using module UART_TX_Protocol from library work
Running optimization stage 1 on UART_Protocol .......
Finished optimization stage 1 on UART_Protocol (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1703597679> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1703597679> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1703597679> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1703597679> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:490:19:490:44:@W:CL168:@XP_MSG">corefifo_async.v(490)</a><!@TM:1703597679> | Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:475:16:475:39:@W:CL168:@XP_MSG">corefifo_async.v(475)</a><!@TM:1703597679> | Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1703597679> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1703597679> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1703597679> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1703597679> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1703597679> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1703597679> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1703597679> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1703597679> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1703597679> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C7.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C7 in library work.
Running optimization stage 1 on COREFIFO_C7 .......
Finished optimization stage 1 on COREFIFO_C7 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000010000000000000
	WDEPTH=32'b00000000000000000010000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000001111111110100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000001
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001101
	RMSB_DEPTH=32'b00000000000000000000000000001101
	WDEPTH_CAL=32'b00000000000000000000000000001100
	RDEPTH_CAL=32'b00000000000000000000000000001100
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001101
	FULL_WRITE_DEPTH=32'b00000000000000000010000000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001101
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001101
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001101
	FULL_READ_DEPTH=32'b00000000000000000010000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000001111111110100
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000001
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001100
	RDEPTH_CAL=32'b00000000000000000000000000001100
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1703597679> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:208:34:208:51:@W:CG184:@XP_MSG">corefifo_async.v(208)</a><!@TM:1703597679> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1703597679> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:217:34:217:42:@W:CG184:@XP_MSG">corefifo_async.v(217)</a><!@TM:1703597679> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1703597679> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:562:19:562:40:@W:CL168:@XP_MSG">corefifo_async.v(562)</a><!@TM:1703597679> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:547:16:547:44:@W:CL168:@XP_MSG">corefifo_async.v(547)</a><!@TM:1703597679> | Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001101
	WDEPTH=32'b00000000000000000000000000001101
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG360:@XP_MSG">COREFIFO.v(215)</a><!@TM:1703597679> | Removing wire EMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1703597679> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1703597679> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1703597679> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1703597679> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1703597679> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1703597679> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1703597679> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1703597679> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1703597679> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1703597679> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1703597679> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1703597679> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1703597679> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1703597679> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C8.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C8 in library work.
Running optimization stage 1 on COREFIFO_C8 .......
Finished optimization stage 1 on COREFIFO_C8 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1703597679> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:54:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1703597679> | Removing wire neg_reset, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597679> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597679> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1703597679> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1703597679> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:48:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1703597679> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1703597679> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1703597679> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1703597679> | Removing wire reset_wclk, as there is no assignment to it.</font>

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0 .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1703597679> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0 .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C11.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C11 in library work.
Running optimization stage 1 on COREFIFO_C11 .......
Finished optimization stage 1 on COREFIFO_C11 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:9:7:9:21:@N:CG364:@XP_MSG">USB_3_Protocol.v(9)</a><!@TM:1703597679> | Synthesizing module USB_3_Protocol in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:244:21:244:43:@N:CG794:@XP_MSG">USB_3_Protocol.v(244)</a><!@TM:1703597679> | Using module ft601_fifo_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:266:23:266:47:@N:CG794:@XP_MSG">USB_3_Protocol.v(266)</a><!@TM:1703597679> | Using module ftdi_to_fifo_interface from library work
Running optimization stage 1 on USB_3_Protocol .......
Finished optimization stage 1 on USB_3_Protocol (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:9:7:9:20:@N:CG364:@XP_MSG">Communication.v(9)</a><!@TM:1703597679> | Synthesizing module Communication in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:233:22:233:45:@N:CG794:@XP_MSG">Communication.v(233)</a><!@TM:1703597679> | Using module Communication_ANW_MUX from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:254:22:254:45:@N:CG794:@XP_MSG">Communication.v(254)</a><!@TM:1703597679> | Using module Communication_CMD_MUX from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:275:24:275:49:@N:CG794:@XP_MSG">Communication.v(275)</a><!@TM:1703597679> | Using module Communication_Controler from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:291:21:291:43:@N:CG794:@XP_MSG">Communication.v(291)</a><!@TM:1703597679> | Using module Communication_Switch from library work
Running optimization stage 1 on Communication .......
Finished optimization stage 1 on Communication (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:9:7:9:14:@N:CG364:@XP_MSG">SPI_LMX.v(9)</a><!@TM:1703597679> | Synthesizing module SPI_LMX in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:96:0:96:15:@N:CG794:@XP_MSG">SPI_LMX.v(96)</a><!@TM:1703597679> | Using module SPI_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:117:0:117:12:@N:CG794:@XP_MSG">SPI_LMX.v(117)</a><!@TM:1703597679> | Using module spi_master from library work
Running optimization stage 1 on SPI_LMX .......
Finished optimization stage 1 on SPI_LMX (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:9:7:9:16:@N:CG364:@XP_MSG">Controler.v(9)</a><!@TM:1703597679> | Synthesizing module Controler in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:439:8:439:17:@N:CG794:@XP_MSG">Controler.v(439)</a><!@TM:1703597679> | Using module ADI_SPI from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:475:15:475:31:@N:CG794:@XP_MSG">Controler.v(475)</a><!@TM:1703597679> | Using module Answer_Encoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:500:16:500:33:@N:CG794:@XP_MSG">Controler.v(500)</a><!@TM:1703597679> | Using module Command_Decoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:562:15:562:31:@N:CG794:@XP_MSG">Controler.v(562)</a><!@TM:1703597679> | Using module gpio_controler from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:579:10:579:21:@N:CG794:@XP_MSG">Controler.v(579)</a><!@TM:1703597679> | Using module REGISTERS from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:594:16:594:33:@N:CG794:@XP_MSG">Controler.v(594)</a><!@TM:1703597679> | Using module Reset_Controler from library work
Running optimization stage 1 on Controler .......
Finished optimization stage 1 on Controler (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000010000000000000
	WDEPTH=32'b00000000000000000010000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000001111111110100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001101
	RMSB_DEPTH=32'b00000000000000000000000000001101
	WDEPTH_CAL=32'b00000000000000000000000000001100
	RDEPTH_CAL=32'b00000000000000000000000000001100
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13 .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:57:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13 .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:28:7:28:49:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000100000
	WRITE_DEPTH=32'b00000000000000000000000000001101
	FULL_WRITE_DEPTH=32'b00000000000000000010000000000000
	READ_WIDTH=32'b00000000000000000000000000100000
	READ_DEPTH=32'b00000000000000000000000000001101
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001101
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001101
	FULL_READ_DEPTH=32'b00000000000000000010000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000001111111110100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001100
	RDEPTH_CAL=32'b00000000000000000000000000001100
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1703597679> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1703597679> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:208:34:208:51:@W:CG184:@XP_MSG">corefifo_async.v(208)</a><!@TM:1703597679> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:217:34:217:42:@W:CG184:@XP_MSG">corefifo_async.v(217)</a><!@TM:1703597679> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1703597679> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:562:19:562:40:@W:CL168:@XP_MSG">corefifo_async.v(562)</a><!@TM:1703597679> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:547:16:547:44:@W:CL168:@XP_MSG">corefifo_async.v(547)</a><!@TM:1703597679> | Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000000001101
	WDEPTH=32'b00000000000000000000000000001101
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1703597679> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0 .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C10.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C10 in library work.
Running optimization stage 1 on COREFIFO_C10 .......
Finished optimization stage 1 on COREFIFO_C10 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:121:7:121:11:@N:CG364:@XP_MSG">acg5.v(121)</a><!@TM:1703597679> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000001000000
	WDEPTH=32'b00000000000000000000000001000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000000110
	RMSB_DEPTH=32'b00000000000000000000000000000110
	WDEPTH_CAL=32'b00000000000000000000000000000101
	RDEPTH_CAL=32'b00000000000000000000000000000101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000000110
   Generated name = COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6 .......
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:57:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000000110
   Generated name = COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6 .......
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:28:7:28:49:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000100000
	WRITE_DEPTH=32'b00000000000000000000000000000110
	FULL_WRITE_DEPTH=32'b00000000000000000000000001000000
	READ_WIDTH=32'b00000000000000000000000000100000
	READ_DEPTH=32'b00000000000000000000000000000110
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000000110
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000000110
	FULL_READ_DEPTH=32'b00000000000000000000000001000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000000101
	RDEPTH_CAL=32'b00000000000000000000000000000101
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1703597679> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1703597679> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:208:34:208:51:@W:CG184:@XP_MSG">corefifo_async.v(208)</a><!@TM:1703597679> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:217:34:217:42:@W:CG184:@XP_MSG">corefifo_async.v(217)</a><!@TM:1703597679> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1703597679> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:562:19:562:40:@W:CL168:@XP_MSG">corefifo_async.v(562)</a><!@TM:1703597679> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:547:16:547:44:@W:CL168:@XP_MSG">corefifo_async.v(547)</a><!@TM:1703597679> | Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000000000110
	WDEPTH=32'b00000000000000000000000000000110
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1703597679> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0 .......
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C12.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C12 in library work.
Running optimization stage 1 on COREFIFO_C12 .......
Finished optimization stage 1 on COREFIFO_C12 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000000100
	WWIDTH=32'b00000000000000000000000000000100
	RDEPTH=32'b00000000000000000000000001000000
	WDEPTH=32'b00000000000000000000000001000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000000110
	RMSB_DEPTH=32'b00000000000000000000000000000110
	WDEPTH_CAL=32'b00000000000000000000000000000101
	RDEPTH_CAL=32'b00000000000000000000000000000101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z23_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000000110
   Generated name = COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6 .......
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:57:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000000110
   Generated name = COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6 .......
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:28:7:28:49:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000000100
	WRITE_DEPTH=32'b00000000000000000000000000000110
	FULL_WRITE_DEPTH=32'b00000000000000000000000001000000
	READ_WIDTH=32'b00000000000000000000000000000100
	READ_DEPTH=32'b00000000000000000000000000000110
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000000110
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000000110
	FULL_READ_DEPTH=32'b00000000000000000000000001000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000000101
	RDEPTH_CAL=32'b00000000000000000000000000000101
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1703597679> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1703597679> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:208:34:208:51:@W:CG184:@XP_MSG">corefifo_async.v(208)</a><!@TM:1703597679> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:217:34:217:42:@W:CG184:@XP_MSG">corefifo_async.v(217)</a><!@TM:1703597679> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1703597679> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:562:19:562:40:@W:CL168:@XP_MSG">corefifo_async.v(562)</a><!@TM:1703597679> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:547:16:547:44:@W:CL168:@XP_MSG">corefifo_async.v(547)</a><!@TM:1703597679> | Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597679> | All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v(5)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(4)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000000100
	WWIDTH=32'b00000000000000000000000000000100
	RDEPTH=32'b00000000000000000000000000000110
	WDEPTH=32'b00000000000000000000000000000110
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1703597679> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z23_layer0 .......
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C13.v(49)</a><!@TM:1703597679> | Synthesizing module COREFIFO_C13 in library work.
Running optimization stage 1 on COREFIFO_C13 .......
Finished optimization stage 1 on COREFIFO_C13 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v:9:7:9:30:@N:CG364:@XP_MSG">DataSource_Transcievers.v(9)</a><!@TM:1703597679> | Synthesizing module DataSource_Transcievers in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v:283:15:283:31:@N:CG794:@XP_MSG">DataSource_Transcievers.v(283)</a><!@TM:1703597679> | Using module Alignment_Fifo from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v:470:16:470:33:@N:CG794:@XP_MSG">DataSource_Transcievers.v(470)</a><!@TM:1703597679> | Using module LaneOutExtender from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v:498:14:498:29:@N:CG794:@XP_MSG">DataSource_Transcievers.v(498)</a><!@TM:1703597679> | Using module RxLaneControl from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v:554:21:554:43:@N:CG794:@XP_MSG">DataSource_Transcievers.v(554)</a><!@TM:1703597679> | Using module RxMainLinkController from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v:568:25:568:51:@N:CG794:@XP_MSG">DataSource_Transcievers.v(568)</a><!@TM:1703597679> | Using module Test_Generator_for_Lanes from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v:585:14:585:29:@N:CG794:@XP_MSG">DataSource_Transcievers.v(585)</a><!@TM:1703597679> | Using module TxLaneControl from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\DataSource_Transcievers\DataSource_Transcievers.v:629:21:629:43:@N:CG794:@XP_MSG">DataSource_Transcievers.v(629)</a><!@TM:1703597679> | Using module TxMainLinkController from library work
Running optimization stage 1 on DataSource_Transcievers .......
Finished optimization stage 1 on DataSource_Transcievers (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v:5:7:5:44:@N:CG364:@XP_MSG">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v(5)</a><!@TM:1703597679> | Synthesizing module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on PF_DPSRAM_C7 .......
Finished optimization stage 1 on PF_DPSRAM_C7 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 1 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 1 on PF_DPSRAM_C8_Event_Status .......
Finished optimization stage 1 on PF_DPSRAM_C8_Event_Status (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 1 on Event_Info_RAM_Block .......
Finished optimization stage 1 on Event_Info_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z25_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1703597679> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>

	WRITE_WIDTH=32'b00000000000000000000000000010000
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010000
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597679> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597679> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1703597679> | All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1703597679> | All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010000
	RWIDTH=32'b00000000000000000000000000010000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1703597679> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0 .......
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 151MB)

	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 152MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1703597679> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z25_layer0 .......
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 152MB)
Running optimization stage 1 on COREFIFO_C4 .......
Finished optimization stage 1 on COREFIFO_C4 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 152MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v:180:0:180:14:@N:CG794:@XP_MSG">Input_Data_Part.v(180)</a><!@TM:1703597679> | Using module Trigger_Unit from library work
Running optimization stage 1 on Input_Data_Part .......
Finished optimization stage 1 on Input_Data_Part (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 152MB)
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
Running optimization stage 1 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
Running optimization stage 1 on PF_DPSRAM_C5 .......
Finished optimization stage 1 on PF_DPSRAM_C5 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:207:25:207:51:@N:CG794:@XP_MSG">Sample_RAM_Block.v(207)</a><!@TM:1703597679> | Using module Sample_RAM_Block_Decoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:215:21:215:43:@N:CG794:@XP_MSG">Sample_RAM_Block.v(215)</a><!@TM:1703597679> | Using module Sample_RAM_Block_MUX from library work
Running optimization stage 1 on Sample_RAM_Block .......
Finished optimization stage 1 on Sample_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111110101100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z28_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1703597679> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>

	WRITE_WIDTH=32'b00000000000000000000000000010010
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010010
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111110101100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z29_layer0
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z29_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597679> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597679> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1703597679> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1703597679> | All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1703597679> | All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010010
	RWIDTH=32'b00000000000000000000000000010010
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z30_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1703597679> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1703597679> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z30_layer0 .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)

	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46)</a><!@TM:1703597679> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47)</a><!@TM:1703597679> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48)</a><!@TM:1703597679> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49)</a><!@TM:1703597679> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1703597679> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1703597679> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1703597679> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1703597679> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z28_layer0 .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 1 on COREFIFO_C5 .......
Finished optimization stage 1 on COREFIFO_C5 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:137:16:137:33:@N:CG794:@XP_MSG">Trigger_Top_Part.v(137)</a><!@TM:1703597679> | Using module Trigger_Control from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:158:13:158:27:@N:CG794:@XP_MSG">Trigger_Top_Part.v(158)</a><!@TM:1703597679> | Using module Trigger_Main from library work
Running optimization stage 1 on Trigger_Top_Part .......
Finished optimization stage 1 on Trigger_Top_Part (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:185:22:185:45:@N:CG794:@XP_MSG">Data_Block.v(185)</a><!@TM:1703597679> | Using module Communication_Builder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:271:13:271:27:@N:CG794:@XP_MSG">Data_Block.v(271)</a><!@TM:1703597679> | Using module FIFOs_Reader from library work
Running optimization stage 1 on Data_Block .......
Finished optimization stage 1 on Data_Block (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 1 on INBUF_DIFF .......
Finished optimization stage 1 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 1 on Top .......
Finished optimization stage 1 on Top (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on Top .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:109:14:109:19:@N:CL159:@XP_MSG">Top.v(109)</a><!@TM:1703597679> | Input BTN_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:110:14:110:19:@N:CL159:@XP_MSG">Top.v(110)</a><!@TM:1703597679> | Input BTN_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:111:14:111:19:@N:CL159:@XP_MSG">Top.v(111)</a><!@TM:1703597679> | Input BTN_4 is unused.
Finished optimization stage 2 on Top (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on INBUF_DIFF .......
Finished optimization stage 2 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on Data_Block .......
Finished optimization stage 2 on Data_Block (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on Trigger_Top_Part .......
Finished optimization stage 2 on Trigger_Top_Part (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on COREFIFO_C5 .......
Finished optimization stage 2 on COREFIFO_C5 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44)</a><!@TM:1703597679> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45)</a><!@TM:1703597679> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z30_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1703597679> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1703597679> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1703597679> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1703597679> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1703597679> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1703597679> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z29_layer0 .......
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z28_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1703597679> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1703597679> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on Sample_RAM_Block .......
Finished optimization stage 2 on Sample_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C5 .......
Finished optimization stage 2 on PF_DPSRAM_C5 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on Input_Data_Part .......
Finished optimization stage 2 on Input_Data_Part (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C4 .......
Finished optimization stage 2 on COREFIFO_C4 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44)</a><!@TM:1703597679> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45)</a><!@TM:1703597679> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1703597679> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1703597679> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1703597679> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1703597679> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1703597679> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1703597679> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0 .......
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z25_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1703597679> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1703597679> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on Event_Info_RAM_Block .......
Finished optimization stage 2 on Event_Info_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C8_Event_Status .......
Finished optimization stage 2 on PF_DPSRAM_C8_Event_Status (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C7 .......
Finished optimization stage 2 on PF_DPSRAM_C7 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on DataSource_Transcievers .......
Finished optimization stage 2 on DataSource_Transcievers (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C13 .......
Finished optimization stage 2 on COREFIFO_C13 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(50)</a><!@TM:1703597679> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:121:31:121:37:@N:CL159:@XP_MSG">corefifo_async.v(121)</a><!@TM:1703597679> | Input re_top is unused.
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6 .......
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6 .......
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z23_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C12 .......
Finished optimization stage 2 on COREFIFO_C12 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(50)</a><!@TM:1703597679> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:121:31:121:37:@N:CL159:@XP_MSG">corefifo_async.v(121)</a><!@TM:1703597679> | Input re_top is unused.
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6 .......
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6 .......
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C10 .......
Finished optimization stage 2 on COREFIFO_C10 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50)</a><!@TM:1703597679> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:121:31:121:37:@N:CL159:@XP_MSG">corefifo_async.v(121)</a><!@TM:1703597679> | Input re_top is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13 .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13 .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on Controler .......
Finished optimization stage 2 on Controler (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on SPI_LMX .......
Finished optimization stage 2 on SPI_LMX (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on Communication .......
Finished optimization stage 2 on Communication (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on USB_3_Protocol .......
Finished optimization stage 2 on USB_3_Protocol (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C11 .......
Finished optimization stage 2 on COREFIFO_C11 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44)</a><!@TM:1703597679> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45)</a><!@TM:1703597679> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1703597679> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1703597679> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1703597679> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1703597679> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1703597679> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1703597679> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0 .......
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1703597679> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1703597679> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C8 .......
Finished optimization stage 2 on COREFIFO_C8 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50)</a><!@TM:1703597679> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL177:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597679> | Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:121:31:121:37:@N:CL159:@XP_MSG">corefifo_async.v(121)</a><!@TM:1703597679> | Input re_top is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13 .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13 .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C7 .......
Finished optimization stage 2 on COREFIFO_C7 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50)</a><!@TM:1703597679> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1703597679> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:83:26:83:29:@N:CL159:@XP_MSG">corefifo_fwft.v(83)</a><!@TM:1703597679> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1703597679> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1703597679> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1703597679> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1703597679> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on UART_Protocol .......
Finished optimization stage 2 on UART_Protocol (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREUART_C0 .......
Finished optimization stage 2 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@N:CL201:@XP_MSG">Rx_async.v(286)</a><!@TM:1703597679> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@N:CL201:@XP_MSG">Tx_async.v(119)</a><!@TM:1703597679> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:44:11:44:22:@N:CL159:@XP_MSG">Tx_async.v(44)</a><!@TM:1703597679> | Input tx_dout_reg is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:45:6:45:16:@N:CL159:@XP_MSG">Tx_async.v(45)</a><!@TM:1703597679> | Input fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:46:6:46:15:@N:CL159:@XP_MSG">Tx_async.v(46)</a><!@TM:1703597679> | Input fifo_full is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v:51:15:51:32:@N:CL159:@XP_MSG">Clock_gen.v(51)</a><!@TM:1703597679> | Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C6 .......
Finished optimization stage 2 on COREFIFO_C6 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44)</a><!@TM:1703597679> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45)</a><!@TM:1703597679> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1703597679> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1703597679> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1703597679> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1703597679> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1703597679> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1703597679> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0 .......
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1703597679> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1703597679> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C0 .......
Finished optimization stage 2 on COREFIFO_C0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50)</a><!@TM:1703597679> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1703597679> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:83:26:83:29:@N:CL159:@XP_MSG">corefifo_fwft.v(83)</a><!@TM:1703597679> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1703597679> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1703597679> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1703597679> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1703597679> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1703597679> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C3 .......
Finished optimization stage 2 on COREFIFO_C3 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43)</a><!@TM:1703597679> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44)</a><!@TM:1703597679> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45)</a><!@TM:1703597679> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:102:29:102:35:@N:CL159:@XP_MSG">corefifo_sync_scntr.v(102)</a><!@TM:1703597679> | Input re_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:103:29:103:43:@N:CL159:@XP_MSG">corefifo_sync_scntr.v(103)</a><!@TM:1703597679> | Input empty_top_fwft is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CL156:@XP_MSG">COREFIFO.v(215)</a><!@TM:1703597679> | *Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C1 .......
Finished optimization stage 2 on COREFIFO_C1 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 .......
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CL156:@XP_MSG">COREFIFO.v(215)</a><!@TM:1703597679> | *Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on Clock_Reset .......
Finished optimization stage 2 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PF_OSC_C0 .......
Finished optimization stage 2 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PF_CCC_C3 .......
Finished optimization stage 2 on PF_CCC_C3 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PF_CCC_C3_PF_CCC_C3_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C3_PF_CCC_C3_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on CORERESET_PF_C0 .......
Finished optimization stage 2 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1703597679> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 2 on BUFD .......
Finished optimization stage 2 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 179MB peak: 180MB)


Process completed successfully.
# Tue Dec 26 14:34:29 2023

###########################################################]
###########################################################[
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd:4:7:4:19:@N::@XP_MSG">Synchronizer.vhd(4)</a><!@TM:1703597679> | Top entity is set to Synchronizer.
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\LaneOutExtender.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\LaneOutExtender.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1703597679> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1703597679> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:6:7:6:19:@N:CD630:@XP_MSG">FIFOs_Reader.vhd(6)</a><!@TM:1703597679> | Synthesizing work.fifos_reader.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:67:19:67:21:@N:CD231:@XP_MSG">FIFOs_Reader.vhd(67)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:372:12:372:26:@N:CD604:@XP_MSG">FIFOs_Reader.vhd(372)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:464:12:464:26:@N:CD604:@XP_MSG">FIFOs_Reader.vhd(464)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.fifos_reader.rtl
Running optimization stage 1 on FIFOs_Reader .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:48:8:48:18:@W:CL240:@XP_MSG">FIFOs_Reader.vhd(48)</a><!@TM:1703597679> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:8:7:8:28:@N:CD630:@XP_MSG">Communication_Builder.vhd(8)</a><!@TM:1703597679> | Synthesizing work.communication_builder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:57:19:57:21:@N:CD231:@XP_MSG">Communication_Builder.vhd(57)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:793:16:793:45:@N:CD364:@XP_MSG">Communication_Builder.vhd(793)</a><!@TM:1703597679> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:794:16:794:43:@N:CD364:@XP_MSG">Communication_Builder.vhd(794)</a><!@TM:1703597679> | Removing redundant assignment.
Post processing for work.communication_builder.rtl
Running optimization stage 1 on Communication_Builder .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:36:8:36:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(36)</a><!@TM:1703597679> | Signal Diag_3 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:35:8:35:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(35)</a><!@TM:1703597679> | Signal Diag_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:34:8:34:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(34)</a><!@TM:1703597679> | Signal Diag_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:33:8:33:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(33)</a><!@TM:1703597679> | Signal Diag_0 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:694:4:694:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(694)</a><!@TM:1703597679> | Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:694:4:694:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(694)</a><!@TM:1703597679> | Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:694:4:694:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(694)</a><!@TM:1703597679> | Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:694:4:694:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(694)</a><!@TM:1703597679> | Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:669:4:669:6:@W:CL271:@XP_MSG">Communication_Builder.vhd(669)</a><!@TM:1703597679> | Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on Communication_Builder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:6:7:6:19:@N:CD630:@XP_MSG">Trigger_Main.vhd(6)</a><!@TM:1703597679> | Synthesizing work.trigger_main.rtl.
Post processing for work.trigger_main.rtl
Running optimization stage 1 on Trigger_Main .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@A:CL282:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Feedback mux created for signal Remaining_Number_Of_Samples[19:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL111:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | All reachable assignments to Event_Reserved_Bit are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1703597679> | Optimizing register bit FIFO_Event_Data(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Optimizing register bit Event_End_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Optimizing register bit Event_End_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Optimizing register bit Event_End_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Optimizing register bit Event_End_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Optimizing register bit Event_Start_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Optimizing register bit Event_Start_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Optimizing register bit Event_Start_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL190:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Optimizing register bit Event_Start_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Pruning register bits 6 to 3 of Event_Start_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:158:8:158:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(158)</a><!@TM:1703597679> | Pruning register bits 6 to 3 of Event_End_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL260:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1703597679> | Pruning register bit 3 of FIFO_Event_Data(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:102:8:102:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(102)</a><!@TM:1703597679> | Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:9:7:9:22:@N:CD630:@XP_MSG">Trigger_Control.vhd(9)</a><!@TM:1703597679> | Synthesizing work.trigger_control.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:47:19:47:21:@N:CD231:@XP_MSG">Trigger_Control.vhd(47)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:195:12:195:26:@N:CD604:@XP_MSG">Trigger_Control.vhd(195)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.trigger_control.rtl
Running optimization stage 1 on Trigger_Control .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:347:8:347:10:@A:CL282:@XP_MSG">Trigger_Control.vhd(347)</a><!@TM:1703597679> | Feedback mux created for signal last_Control_Trigger_Out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:347:8:347:10:@A:CL282:@XP_MSG">Trigger_Control.vhd(347)</a><!@TM:1703597679> | Feedback mux created for signal last_Control_Busy_Out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:391:8:391:10:@W:CL111:@XP_MSG">Trigger_Control.vhd(391)</a><!@TM:1703597679> | All reachable assignments to Control_Abort are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
Finished optimization stage 1 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd:6:7:6:27:@N:CD630:@XP_MSG">Sample_RAM_Block_MUX.vhd(6)</a><!@TM:1703597679> | Synthesizing work.sample_ram_block_mux.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd:91:12:91:26:@N:CD604:@XP_MSG">Sample_RAM_Block_MUX.vhd(91)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_mux.rtl
Running optimization stage 1 on Sample_RAM_Block_MUX .......
Finished optimization stage 1 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd:6:7:6:31:@N:CD630:@XP_MSG">Sample_RAM_Block_Decoder.vhd(6)</a><!@TM:1703597679> | Synthesizing work.sample_ram_block_decoder.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd:74:12:74:26:@N:CD604:@XP_MSG">Sample_RAM_Block_Decoder.vhd(74)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_decoder.rtl
Running optimization stage 1 on Sample_RAM_Block_Decoder .......
Finished optimization stage 1 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N: : <!@TM:1703597679> | Setting default value for generic g_num_of_trg_units to 8; 
@N: : <!@TM:1703597679> | Setting default value for generic g_order_vector_length to 3; 
@N: : <!@TM:1703597679> | Setting default value for generic g_data_length to 12; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:6:7:6:19:@N:CD630:@XP_MSG">Trigger_Unit.vhd(6)</a><!@TM:1703597679> | Synthesizing work.trigger_unit.rtl.
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:128:19:128:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(128)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:131:23:131:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(131)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:134:22:134:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(134)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:144:19:144:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(144)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:147:23:147:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(147)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:150:22:150:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(150)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:160:19:160:59:@W:CD749:@XP_MSG">Trigger_Unit.vhd(160)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:163:23:163:63:@W:CD749:@XP_MSG">Trigger_Unit.vhd(163)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:166:22:166:62:@W:CD749:@XP_MSG">Trigger_Unit.vhd(166)</a><!@TM:1703597679> | Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 </font>
Post processing for work.trigger_unit.rtl
Running optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
Finished optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 108MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:6:7:6:27:@N:CD630:@XP_MSG">TxMainLinkController.vhd(6)</a><!@TM:1703597679> | Synthesizing work.txmainlinkcontroller.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:36:19:36:21:@N:CD233:@XP_MSG">TxMainLinkController.vhd(36)</a><!@TM:1703597679> | Using sequential encoding for type fsm_state.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:93:35:93:44:@W:CD434:@XP_MSG">TxMainLinkController.vhd(93)</a><!@TM:1703597679> | Signal fsm_timer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:141:12:141:26:@N:CD604:@XP_MSG">TxMainLinkController.vhd(141)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.txmainlinkcontroller.rtl
Running optimization stage 1 on TxMainLinkController .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:79:8:79:10:@W:CL169:@XP_MSG">TxMainLinkController.vhd(79)</a><!@TM:1703597679> | Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on TxMainLinkController (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 108MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:6:7:6:20:@N:CD630:@XP_MSG">TxLaneControl.vhd(6)</a><!@TM:1703597679> | Synthesizing work.txlanecontrol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:75:17:75:19:@N:CD231:@XP_MSG">TxLaneControl.vhd(75)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration send_k is mapped to "10000".
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:151:4:151:11:@W:CG296:@XP_MSG">TxLaneControl.vhd(151)</a><!@TM:1703597679> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:171:23:171:43:@W:CG290:@XP_MSG">TxLaneControl.vhd(171)</a><!@TM:1703597679> | Referenced variable counter_ilassequence is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:226:0:226:7:@W:CG296:@XP_MSG">TxLaneControl.vhd(226)</a><!@TM:1703597679> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:267:19:267:43:@W:CG290:@XP_MSG">TxLaneControl.vhd(267)</a><!@TM:1703597679> | Referenced variable databytesinlastilasframe is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:58:11:58:31:@W:CD638:@XP_MSG">TxLaneControl.vhd(58)</a><!@TM:1703597679> | Signal ilasgeneratorvectors is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.txlanecontrol.rtl
Running optimization stage 1 on TxLaneControl .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:336:8:336:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(336)</a><!@TM:1703597679> | Pruning unused register Test_Counter.Test_Data_3_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:336:8:336:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(336)</a><!@TM:1703597679> | Pruning unused register Test_Counter.Test_Data_2_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:336:8:336:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(336)</a><!@TM:1703597679> | Pruning unused register Test_Counter.Test_Data_1_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:336:8:336:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(336)</a><!@TM:1703597679> | Pruning unused register Test_Counter.Test_Data_0_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:137:8:137:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(137)</a><!@TM:1703597679> | Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on TxLaneControl (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:6:7:6:31:@N:CD630:@XP_MSG">Test_Generator_for_Lanes.vhd(6)</a><!@TM:1703597679> | Synthesizing work.test_generator_for_lanes.rtl.
Post processing for work.test_generator_for_lanes.rtl
Running optimization stage 1 on Test_Generator_for_Lanes .......
Finished optimization stage 1 on Test_Generator_for_Lanes (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:6:7:6:27:@N:CD630:@XP_MSG">RxMainLinkController.vhd(6)</a><!@TM:1703597679> | Synthesizing work.rxmainlinkcontroller.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:40:17:40:19:@N:CD231:@XP_MSG">RxMainLinkController.vhd(40)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "10000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:162:12:162:26:@N:CD604:@XP_MSG">RxMainLinkController.vhd(162)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.rxmainlinkcontroller.rtl
Running optimization stage 1 on RxMainLinkController .......
Finished optimization stage 1 on RxMainLinkController (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 110MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:6:7:6:20:@N:CD630:@XP_MSG">RxLaneControl.vhd(6)</a><!@TM:1703597679> | Synthesizing work.rxlanecontrol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:88:17:88:19:@N:CD231:@XP_MSG">RxLaneControl.vhd(88)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "10000".
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:165:4:165:11:@W:CG296:@XP_MSG">RxLaneControl.vhd(165)</a><!@TM:1703597679> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:185:17:185:35:@W:CG290:@XP_MSG">RxLaneControl.vhd(185)</a><!@TM:1703597679> | Referenced variable orcomparatordata_r is not in sensitivity list.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:248:12:248:26:@N:CD604:@XP_MSG">RxLaneControl.vhd(248)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.rxlanecontrol.rtl
Running optimization stage 1 on RxLaneControl .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:37:4:37:19:@W:CL240:@XP_MSG">RxLaneControl.vhd(37)</a><!@TM:1703597679> | Signal CTRL_Fault_ILAS is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:36:4:36:19:@W:CL240:@XP_MSG">RxLaneControl.vhd(36)</a><!@TM:1703597679> | Signal CTRL_Fault_Sync is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:266:8:266:10:@W:CL169:@XP_MSG">RxLaneControl.vhd(266)</a><!@TM:1703597679> | Pruning unused register ComparatorData_Last_R_2(0 to 3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:266:8:266:10:@W:CL169:@XP_MSG">RxLaneControl.vhd(266)</a><!@TM:1703597679> | Pruning unused register ComparatorData_Last_K_2(0 to 3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:266:8:266:10:@W:CL271:@XP_MSG">RxLaneControl.vhd(266)</a><!@TM:1703597679> | Pruning unused bits 0 to 2 of ComparatorData_Last_A_2(0 to 3). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:266:8:266:10:@A:CL282:@XP_MSG">RxLaneControl.vhd(266)</a><!@TM:1703597679> | Feedback mux created for signal ComparatorData_Last_A[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on RxLaneControl (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 110MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\LaneOutExtender.vhd:6:7:6:22:@N:CD630:@XP_MSG">LaneOutExtender.vhd(6)</a><!@TM:1703597679> | Synthesizing work.laneoutextender.rtl.
Post processing for work.laneoutextender.rtl
Running optimization stage 1 on LaneOutExtender .......
Finished optimization stage 1 on LaneOutExtender (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 110MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd:6:7:6:21:@N:CD630:@XP_MSG">Alignment_Fifo.vhd(6)</a><!@TM:1703597679> | Synthesizing work.alignment_fifo.rtl.
Post processing for work.alignment_fifo.rtl
Running optimization stage 1 on Alignment_Fifo .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd:245:4:245:6:@W:CL265:@XP_MSG">Alignment_Fifo.vhd(245)</a><!@TM:1703597679> | Removing unused bit 5 of write_index_control.WR_INDEX_2_5(5 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd:245:4:245:6:@W:CL265:@XP_MSG">Alignment_Fifo.vhd(245)</a><!@TM:1703597679> | Removing unused bit 5 of write_index_control.WR_INDEX_1_5(5 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd:245:4:245:6:@W:CL265:@XP_MSG">Alignment_Fifo.vhd(245)</a><!@TM:1703597679> | Removing unused bit 5 of write_index_control.WR_INDEX_0_7(5 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd:318:6:318:8:@W:CL117:@XP_MSG">Alignment_Fifo.vhd(318)</a><!@TM:1703597679> | Latch generated from process for signal RD_Enable_Vector_Encoded(1 downto 0); possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on Alignment_Fifo (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:6:7:6:22:@N:CD630:@XP_MSG">Reset_Controler.vhd(6)</a><!@TM:1703597679> | Synthesizing work.reset_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:69:19:69:21:@N:CD231:@XP_MSG">Reset_Controler.vhd(69)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:209:12:209:26:@N:CD604:@XP_MSG">Reset_Controler.vhd(209)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:75:11:75:32:@W:CD638:@XP_MSG">Reset_Controler.vhd(75)</a><!@TM:1703597679> | Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.reset_controler.rtl
Running optimization stage 1 on Reset_Controler .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:30:8:30:18:@W:CL240:@XP_MSG">Reset_Controler.vhd(30)</a><!@TM:1703597679> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Reset_Controler (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:6:7:6:16:@N:CD630:@XP_MSG">REGISTERS.vhd(6)</a><!@TM:1703597679> | Synthesizing work.registers.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:30:19:30:21:@N:CD231:@XP_MSG">REGISTERS.vhd(30)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:133:12:133:26:@N:CD604:@XP_MSG">REGISTERS.vhd(133)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.registers.rtl
Running optimization stage 1 on REGISTERS .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:19:8:19:18:@W:CL240:@XP_MSG">REGISTERS.vhd(19)</a><!@TM:1703597679> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:28:11:28:17:@N:CL134:@XP_MSG">REGISTERS.vhd(28)</a><!@TM:1703597679> | Found RAM memory, depth=256, width=8
Finished optimization stage 1 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 122MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:6:7:6:21:@N:CD630:@XP_MSG">gpio_controler.vhd(6)</a><!@TM:1703597679> | Synthesizing work.gpio_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:55:19:55:21:@N:CD231:@XP_MSG">gpio_controler.vhd(55)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:190:12:190:26:@N:CD604:@XP_MSG">gpio_controler.vhd(190)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.gpio_controler.rtl
Running optimization stage 1 on gpio_controler .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:22:8:22:18:@W:CL240:@XP_MSG">gpio_controler.vhd(22)</a><!@TM:1703597679> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:207:8:207:10:@A:CL282:@XP_MSG">gpio_controler.vhd(207)</a><!@TM:1703597679> | Feedback mux created for signal REG_RF_Counter_OR_Mask[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:426:8:426:10:@A:CL282:@XP_MSG">gpio_controler.vhd(426)</a><!@TM:1703597679> | Feedback mux created for signal TMP_OR_Counter_Input[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on gpio_controler (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:8:7:8:22:@N:CD630:@XP_MSG">Command_Decoder.vhd(8)</a><!@TM:1703597679> | Synthesizing work.command_decoder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:105:19:105:21:@N:CD231:@XP_MSG">Command_Decoder.vhd(105)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:382:12:382:26:@N:CD604:@XP_MSG">Command_Decoder.vhd(382)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.command_decoder.rtl
Running optimization stage 1 on Command_Decoder .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:402:8:402:10:@W:CL169:@XP_MSG">Command_Decoder.vhd(402)</a><!@TM:1703597679> | Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:402:8:402:10:@W:CL190:@XP_MSG">Command_Decoder.vhd(402)</a><!@TM:1703597679> | Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:402:8:402:10:@W:CL260:@XP_MSG">Command_Decoder.vhd(402)</a><!@TM:1703597679> | Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:9:7:9:21:@N:CD630:@XP_MSG">Answer_Encoder.vhd(9)</a><!@TM:1703597679> | Synthesizing work.answer_encoder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:61:19:61:21:@N:CD231:@XP_MSG">Answer_Encoder.vhd(61)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:189:12:189:26:@N:CD604:@XP_MSG">Answer_Encoder.vhd(189)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:263:46:263:57:@W:CD434:@XP_MSG">Answer_Encoder.vhd(263)</a><!@TM:1703597679> | Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:263:4:263:11:@W:CG296:@XP_MSG">Answer_Encoder.vhd(263)</a><!@TM:1703597679> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:328:49:328:61:@W:CG290:@XP_MSG">Answer_Encoder.vhd(328)</a><!@TM:1703597679> | Referenced variable gpio_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:314:49:314:64:@W:CG290:@XP_MSG">Answer_Encoder.vhd(314)</a><!@TM:1703597679> | Referenced variable lmx2spi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:307:49:307:64:@W:CG290:@XP_MSG">Answer_Encoder.vhd(307)</a><!@TM:1703597679> | Referenced variable lmx1spi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:300:67:300:81:@W:CG290:@XP_MSG">Answer_Encoder.vhd(300)</a><!@TM:1703597679> | Referenced variable hmcspi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:335:49:335:61:@W:CG290:@XP_MSG">Answer_Encoder.vhd(335)</a><!@TM:1703597679> | Referenced variable comm_rx_data is not in sensitivity list.</font>
Post processing for work.answer_encoder.rtl
Running optimization stage 1 on Answer_Encoder .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:226:8:226:10:@W:CL169:@XP_MSG">Answer_Encoder.vhd(226)</a><!@TM:1703597679> | Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:226:8:226:10:@W:CL190:@XP_MSG">Answer_Encoder.vhd(226)</a><!@TM:1703597679> | Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:226:8:226:10:@W:CL260:@XP_MSG">Answer_Encoder.vhd(226)</a><!@TM:1703597679> | Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:6:7:6:14:@N:CD630:@XP_MSG">ADI_SPI.vhd(6)</a><!@TM:1703597679> | Synthesizing work.adi_spi.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:36:19:36:21:@N:CD231:@XP_MSG">ADI_SPI.vhd(36)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
Post processing for work.adi_spi.rtl
Running optimization stage 1 on ADI_SPI .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1703597679> | Feedback mux created for signal wr_addr_buffer[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1703597679> | Feedback mux created for signal tx_data_buffer[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1703597679> | Feedback mux created for signal write_read_buffer. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1703597679> | Feedback mux created for signal rx_data_frame[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N: : <!@TM:1703597679> | Setting default value for generic data_length to 24; 
@N: : <!@TM:1703597679> | Setting default value for generic divider to 5; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:6:7:6:17:@N:CD630:@XP_MSG">spi_master.vhd(6)</a><!@TM:1703597679> | Synthesizing work.spi_master.behavioural.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:28:11:28:13:@N:CD233:@XP_MSG">spi_master.vhd(28)</a><!@TM:1703597679> | Using sequential encoding for type fsm.
Post processing for work.spi_master.behavioural
Running optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Feedback mux created for signal rxBuffer[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Feedback mux created for signal last_bit[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Feedback mux created for signal INT_sclk. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Feedback mux created for signal clk_toggles[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Feedback mux created for signal txBuffer[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Feedback mux created for signal receive_transmit. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N: : <!@TM:1703597679> | Setting default value for generic addr_width to 7; 
@N: : <!@TM:1703597679> | Setting default value for generic data_width to 16; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd:6:7:6:20:@N:CD630:@XP_MSG">SPI_interface.vhd(6)</a><!@TM:1703597679> | Synthesizing work.spi_interface.rtl.
Post processing for work.spi_interface.rtl
Running optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width .......
Finished optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:6:7:6:27:@N:CD630:@XP_MSG">Communication_Switch.vhd(6)</a><!@TM:1703597679> | Synthesizing work.communication_switch.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:46:19:46:21:@N:CD231:@XP_MSG">Communication_Switch.vhd(46)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:47:11:47:20:@W:CD638:@XP_MSG">Communication_Switch.vhd(47)</a><!@TM:1703597679> | Signal state_reg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:47:22:47:32:@W:CD638:@XP_MSG">Communication_Switch.vhd(47)</a><!@TM:1703597679> | Signal next_state is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:49:11:49:23:@W:CD638:@XP_MSG">Communication_Switch.vhd(49)</a><!@TM:1703597679> | Signal write_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:50:11:50:22:@W:CD638:@XP_MSG">Communication_Switch.vhd(50)</a><!@TM:1703597679> | Signal read_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:51:11:51:18:@W:CD638:@XP_MSG">Communication_Switch.vhd(51)</a><!@TM:1703597679> | Signal address is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:54:11:54:21:@W:CD638:@XP_MSG">Communication_Switch.vhd(54)</a><!@TM:1703597679> | Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.communication_switch.rtl
Running optimization stage 1 on Communication_Switch .......
Finished optimization stage 1 on Communication_Switch (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:6:7:6:30:@N:CD630:@XP_MSG">Communication_Controler.vhd(6)</a><!@TM:1703597679> | Synthesizing work.communication_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:37:19:37:21:@N:CD231:@XP_MSG">Communication_Controler.vhd(37)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:151:12:151:26:@N:CD604:@XP_MSG">Communication_Controler.vhd(151)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:47:11:47:21:@W:CD638:@XP_MSG">Communication_Controler.vhd(47)</a><!@TM:1703597679> | Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.communication_controler.rtl
Running optimization stage 1 on Communication_Controler .......
Finished optimization stage 1 on Communication_Controler (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:5:7:5:28:@N:CD630:@XP_MSG">Communication_CMD_MUX.vhd(5)</a><!@TM:1703597679> | Synthesizing work.communication_cmd_mux.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:39:19:39:21:@N:CD233:@XP_MSG">Communication_CMD_MUX.vhd(39)</a><!@TM:1703597679> | Using sequential encoding for type fsm_state.
Post processing for work.communication_cmd_mux.rtl
Running optimization stage 1 on Communication_CMD_MUX .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:128:8:128:10:@A:CL282:@XP_MSG">Communication_CMD_MUX.vhd(128)</a><!@TM:1703597679> | Feedback mux created for signal Communication_REQ. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:5:7:5:28:@N:CD630:@XP_MSG">Communication_ANW_MUX.vhd(5)</a><!@TM:1703597679> | Synthesizing work.communication_anw_mux.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:39:19:39:21:@N:CD233:@XP_MSG">Communication_ANW_MUX.vhd(39)</a><!@TM:1703597679> | Using sequential encoding for type fsm_state.
Post processing for work.communication_anw_mux.rtl
Running optimization stage 1 on Communication_ANW_MUX .......
Finished optimization stage 1 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:6:7:6:29:@N:CD630:@XP_MSG">ftdi_to_fifo_interface.vhd(6)</a><!@TM:1703597679> | Synthesizing work.ftdi_to_fifo_interface.rtl.
Post processing for work.ftdi_to_fifo_interface.rtl
Running optimization stage 1 on ftdi_to_fifo_interface .......
Finished optimization stage 1 on ftdi_to_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:8:7:8:27:@N:CD630:@XP_MSG">ft601_fifo_interface.vhd(8)</a><!@TM:1703597679> | Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:19:36:21:@N:CD231:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:286:12:286:26:@N:CD604:@XP_MSG">ft601_fifo_interface.vhd(286)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.ft601_fifo_interface.rtl_ft601_fifo_interface
Running optimization stage 1 on ft601_fifo_interface .......
Finished optimization stage 1 on ft601_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:7:7:7:23:@N:CD630:@XP_MSG">UART_TX_Protocol.vhd(7)</a><!@TM:1703597679> | Synthesizing work.uart_tx_protocol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:29:19:29:21:@N:CD231:@XP_MSG">UART_TX_Protocol.vhd(29)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:269:12:269:26:@N:CD604:@XP_MSG">UART_TX_Protocol.vhd(269)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.uart_tx_protocol.rtl
Running optimization stage 1 on UART_TX_Protocol .......
Finished optimization stage 1 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:6:7:6:23:@N:CD630:@XP_MSG">UART_RX_Protocol.vhd(6)</a><!@TM:1703597679> | Synthesizing work.uart_rx_protocol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:36:19:36:21:@N:CD231:@XP_MSG">UART_RX_Protocol.vhd(36)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:41:26:41:28:@N:CD233:@XP_MSG">UART_RX_Protocol.vhd(41)</a><!@TM:1703597679> | Using sequential encoding for type detect_fsm_state.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:323:12:323:26:@N:CD604:@XP_MSG">UART_RX_Protocol.vhd(323)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:481:16:481:30:@N:CD604:@XP_MSG">UART_RX_Protocol.vhd(481)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.uart_rx_protocol.rtl
Running optimization stage 1 on UART_RX_Protocol .......
Finished optimization stage 1 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
@N: : <!@TM:1703597679> | Setting default value for generic time_period to 330000; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:6:7:6:10:@N:CD630:@XP_MSG">mko.vhd(6)</a><!@TM:1703597679> | Synthesizing work.mko.rtl.
Post processing for work.mko.rtl
Running optimization stage 1 on work_mko_rtl_330000_1_Time_Period .......
Finished optimization stage 1 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:6:7:6:32:@N:CD630:@XP_MSG">Communication_TX_Arbiter2.vhd(6)</a><!@TM:1703597679> | Synthesizing work.communication_tx_arbiter2.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:34:19:34:21:@N:CD231:@XP_MSG">Communication_TX_Arbiter2.vhd(34)</a><!@TM:1703597679> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:166:12:166:26:@N:CD604:@XP_MSG">Communication_TX_Arbiter2.vhd(166)</a><!@TM:1703597679> | OTHERS clause is not synthesized.
Post processing for work.communication_tx_arbiter2.rtl
Running optimization stage 1 on Communication_TX_Arbiter2 .......
Finished optimization stage 1 on Communication_TX_Arbiter2 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd:4:7:4:19:@N:CD630:@XP_MSG">Synchronizer.vhd(4)</a><!@TM:1703597679> | Synthesizing work.synchronizer.arch.
Post processing for work.synchronizer.arch
Running optimization stage 1 on Synchronizer .......
Finished optimization stage 1 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on Synchronizer .......
Finished optimization stage 2 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on Communication_TX_Arbiter2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:52:8:52:10:@N:CL201:@XP_MSG">Communication_TX_Arbiter2.vhd(52)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
Finished optimization stage 2 on Communication_TX_Arbiter2 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on work_mko_rtl_330000_1_Time_Period .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1703597679> | Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on UART_RX_Protocol .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:422:8:422:10:@N:CL201:@XP_MSG">UART_RX_Protocol.vhd(422)</a><!@TM:1703597679> | Trying to extract state machine for register Detect_state_reg.
Extracted state machine for register Detect_state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:86:8:86:10:@N:CL201:@XP_MSG">UART_RX_Protocol.vhd(86)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
Finished optimization stage 2 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on UART_TX_Protocol .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:58:8:58:10:@N:CL201:@XP_MSG">UART_TX_Protocol.vhd(58)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 13 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:18:8:18:22:@W:CL246:@XP_MSG">UART_TX_Protocol.vhd(18)</a><!@TM:1703597679> | Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on ft601_fifo_interface .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:92:8:92:10:@N:CL201:@XP_MSG">ft601_fifo_interface.vhd(92)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
Finished optimization stage 2 on ft601_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on ftdi_to_fifo_interface .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:13:8:13:15:@W:CL246:@XP_MSG">ftdi_to_fifo_interface.vhd(13)</a><!@TM:1703597679> | Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on ftdi_to_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on Communication_ANW_MUX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:67:8:67:10:@N:CL201:@XP_MSG">Communication_ANW_MUX.vhd(67)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on Communication_CMD_MUX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:61:8:61:10:@N:CL201:@XP_MSG">Communication_CMD_MUX.vhd(61)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on Communication_Controler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:68:8:68:10:@N:CL201:@XP_MSG">Communication_Controler.vhd(68)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Communication_Controler (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on Communication_Switch .......
Finished optimization stage 2 on Communication_Switch (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on work_spi_interface_rtl_7_16_1_addr_widthdata_width .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd:29:8:29:14:@W:CL246:@XP_MSG">SPI_interface.vhd(29)</a><!@TM:1703597679> | Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on work_spi_interface_rtl_7_16_1_addr_widthdata_width (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 123MB)
Running optimization stage 2 on work_spi_master_behavioural_24_5_1_data_lengthdivider .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@N:CL189:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Register bit last_bit(5) is always 1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL279:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL260:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@N:CL201:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL279:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597679> | Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on work_spi_master_behavioural_24_5_1_data_lengthdivider (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 123MB)
Running optimization stage 2 on ADI_SPI .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@N:CL201:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 123MB)
Running optimization stage 2 on Answer_Encoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:104:8:104:10:@N:CL201:@XP_MSG">Answer_Encoder.vhd(104)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 123MB)
Running optimization stage 2 on Command_Decoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:204:8:204:10:@N:CL201:@XP_MSG">Command_Decoder.vhd(204)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
Finished optimization stage 2 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 123MB)
Running optimization stage 2 on gpio_controler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:107:8:107:10:@N:CL201:@XP_MSG">gpio_controler.vhd(107)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:426:8:426:10:@N:CL201:@XP_MSG">gpio_controler.vhd(426)</a><!@TM:1703597679> | Trying to extract state machine for register TMP_OR_Counter_Input.
Finished optimization stage 2 on gpio_controler (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 123MB)
Running optimization stage 2 on REGISTERS .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:50:8:50:10:@N:CL201:@XP_MSG">REGISTERS.vhd(50)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:15:8:15:18:@W:CL246:@XP_MSG">REGISTERS.vhd(15)</a><!@TM:1703597679> | Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 123MB)
Running optimization stage 2 on Reset_Controler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:126:8:126:10:@N:CL201:@XP_MSG">Reset_Controler.vhd(126)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Reset_Controler (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 123MB)
Running optimization stage 2 on Alignment_Fifo .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd:215:4:215:6:@W:CL190:@XP_MSG">Alignment_Fifo.vhd(215)</a><!@TM:1703597679> | Optimizing register bit write_shift.WR_ADD_INDEX_1_3(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd:215:4:215:6:@W:CL260:@XP_MSG">Alignment_Fifo.vhd(215)</a><!@TM:1703597679> | Pruning register bit 3 of WR_ADD_INDEX_1_3(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Alignment_Fifo.vhd:245:4:245:6:@W:CL260:@XP_MSG">Alignment_Fifo.vhd(245)</a><!@TM:1703597679> | Pruning register bit 5 of write_index_control.WR_INDEX_3(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on Alignment_Fifo (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 129MB)
Running optimization stage 2 on LaneOutExtender .......
Finished optimization stage 2 on LaneOutExtender (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 129MB)
Running optimization stage 2 on RxLaneControl .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:138:8:138:10:@N:CL201:@XP_MSG">RxLaneControl.vhd(138)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on RxLaneControl (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on RxMainLinkController .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:73:8:73:10:@N:CL201:@XP_MSG">RxMainLinkController.vhd(73)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on RxMainLinkController (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on Test_Generator_for_Lanes .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator_for_Lanes.vhd(66)</a><!@TM:1703597679> | Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator_for_Lanes.vhd(66)</a><!@TM:1703597679> | Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator_for_Lanes.vhd(66)</a><!@TM:1703597679> | Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:66:8:66:10:@W:CL279:@XP_MSG">Test_Generator_for_Lanes.vhd(66)</a><!@TM:1703597679> | Pruning register bits 2 to 0 of Test_Data_0(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on Test_Generator_for_Lanes (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on TxLaneControl .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:124:8:124:10:@N:CL201:@XP_MSG">TxLaneControl.vhd(124)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on TxLaneControl (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on TxMainLinkController .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:66:8:66:10:@N:CL201:@XP_MSG">TxMainLinkController.vhd(66)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on TxMainLinkController (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:78:8:78:10:@N:CL135:@XP_MSG">Trigger_Unit.vhd(78)</a><!@TM:1703597679> | Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:121:8:121:10:@W:CL190:@XP_MSG">Trigger_Unit.vhd(121)</a><!@TM:1703597679> | Optimizing register bit Output_sID_Part(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:121:8:121:10:@W:CL260:@XP_MSG">Trigger_Unit.vhd(121)</a><!@TM:1703597679> | Pruning register bit 2 of Output_sID_Part(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on Sample_RAM_Block_Decoder .......
Finished optimization stage 2 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on Sample_RAM_Block_MUX .......
Finished optimization stage 2 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on Trigger_Control .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:112:8:112:10:@N:CL201:@XP_MSG">Trigger_Control.vhd(112)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on Trigger_Main .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1703597679> | Pruning register bits 17 to 14 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1703597679> | Pruning register bits 10 to 8 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@N:CL189:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1703597679> | Register bit FIFO_Event_Data(7) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:84:8:84:10:@W:CL260:@XP_MSG">Trigger_Main.vhd(84)</a><!@TM:1703597679> | Pruning register bit 7 of FIFO_Event_Data(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:21:8:21:32:@W:CL246:@XP_MSG">Trigger_Main.vhd(21)</a><!@TM:1703597679> | Input port bits 31 to 20 of control_sample_per_event(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 129MB)
Running optimization stage 2 on Communication_Builder .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:896:4:896:6:@W:CL260:@XP_MSG">Communication_Builder.vhd(896)</a><!@TM:1703597679> | Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:15:8:15:35:@W:CL246:@XP_MSG">Communication_Builder.vhd(15)</a><!@TM:1703597679> | Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1703597679> | Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1703597679> | Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1703597679> | Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1703597679> | Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on Communication_Builder (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 138MB)
Running optimization stage 2 on FIFOs_Reader .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:129:8:129:10:@N:CL201:@XP_MSG">FIFOs_Reader.vhd(129)</a><!@TM:1703597679> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:13:8:13:25:@W:CL246:@XP_MSG">FIFOs_Reader.vhd(13)</a><!@TM:1703597679> | Input port bits 17 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 138MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer1.rt.csv:@XP_FILE">layer1.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 126MB peak: 138MB)


Process completed successfully.
# Tue Dec 26 14:34:38 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1703597679> | Running in 64-bit mode 
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer0.srs changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.linkerlog:@XP_FILE">Top_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 26 14:34:39 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.rt.csv:@XP_FILE">Top_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:37s realtime, 0h:00m:37s cputime

Process completed successfully.
# Tue Dec 26 14:34:39 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1703597642>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1703597681> | Running in 64-bit mode 
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 26 14:34:41 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1703597642>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1703597642>
# Tue Dec 26 14:34:41 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=mapperReport6></a>Synopsys Generic Technology Pre-mapping, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

Reading constraint file: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_scck.rpt:@XP_FILE">Top_scck.rpt</a>
See clock summary report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_scck.rpt"
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:10:0:10:1:@W:BN544:@XP_MSG">synthesis.fdc(10)</a><!@TM:1703597687> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:11:0:11:1:@W:BN544:@XP_MSG">synthesis.fdc(11)</a><!@TM:1703597687> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:12:0:12:1:@W:BN544:@XP_MSG">synthesis.fdc(12)</a><!@TM:1703597687> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1703597687> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1703597687> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1703597687> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1703597687> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 172MB)

<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1703597687> | User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:47:8:47:16:@W:BN114:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47)</a><!@TM:1703597687> | Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:48:8:48:16:@W:BN114:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48)</a><!@TM:1703597687> | Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:15:8:15:16:@W:BN114:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(15)</a><!@TM:1703597687> | Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:503:8:503:10:@W:FX1172:@XP_MSG">uart_rx_protocol.vhd(503)</a><!@TM:1703597687> | User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:FX1172:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597687> | User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:FX1172:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597687> | User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:581:8:581:10:@W:FX1172:@XP_MSG">command_decoder.vhd(581)</a><!@TM:1703597687> | User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd:245:8:245:10:@W:FX1172:@XP_MSG">adi_spi.vhd(245)</a><!@TM:1703597687> | User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd:382:8:382:10:@W:FX1172:@XP_MSG">txlanecontrol.vhd(382)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd:357:4:357:6:@W:FX1172:@XP_MSG">rxlanecontrol.vhd(357)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:158:4:158:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(158)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.FIFO_COUNT[6:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:318:6:318:8:@W:FX1172:@XP_MSG">alignment_fifo.vhd(318)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded[0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:318:6:318:8:@W:FX1172:@XP_MSG">alignment_fifo.vhd(318)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded[1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_31[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_30[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_29[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_28[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_27[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_26[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_25[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_24[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_23[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_22[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_21[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_20[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_19[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_18[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_17[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_16[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_15[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_14[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_13[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_12[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_11[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_10[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_9[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_8[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_7[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_6[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_5[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_4[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_3[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_2[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_1[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:284:4:284:6:@W:FX1172:@XP_MSG">alignment_fifo.vhd(284)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_0[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:158:8:158:10:@W:FX1172:@XP_MSG">trigger_main.vhd(158)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Main_0.Remaining_Number_Of_Samples[19:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd:391:8:391:10:@W:FX1172:@XP_MSG">trigger_control.vhd(391)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd:501:8:501:10:@W:FX1172:@XP_MSG">fifos_reader.vhd(501)</a><!@TM:1703597687> | User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. </font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 248MB peak: 248MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 248MB peak: 249MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 249MB peak: 249MB)

NConnInternalConnection caching in on
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597687> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(47)</a><!@TM:1703597687> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(49)</a><!@TM:1703597687> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(46)</a><!@TM:1703597687> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(48)</a><!@TM:1703597687> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597687> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(47)</a><!@TM:1703597687> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(49)</a><!@TM:1703597687> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(46)</a><!@TM:1703597687> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(48)</a><!@TM:1703597687> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597687> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(47)</a><!@TM:1703597687> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(49)</a><!@TM:1703597687> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597687> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597687> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597687> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597687> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1703597687> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\datasource_transcievers\datasource_transcievers.v:470:16:470:33:@N:BN115:@XP_MSG">datasource_transcievers.v(470)</a><!@TM:1703597687> | Removing instance LaneOutExtender_0 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\datasource_transcievers\datasource_transcievers.v:484:16:484:35:@N:BN115:@XP_MSG">datasource_transcievers.v(484)</a><!@TM:1703597687> | Removing instance LaneOutExtender_0_0 (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597687> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597687> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597687> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597687> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd:78:8:78:10:@W:MO129:@XP_MSG">trigger_unit.vhd(78)</a><!@TM:1703597687> | Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597687> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597687> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597687> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z27_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1703597687> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z26_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z30_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1703597687> | Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z30_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1703597687> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z29_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:896:4:896:6:@N:BN362:@XP_MSG">communication_builder.vhd(896)</a><!@TM:1703597687> | Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1703597687> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:212:12:212:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(212)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:387:12:387:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(387)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:262:12:262:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(262)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C4 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:437:12:437:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(437)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C5 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:162:12:162:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(162)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C6 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:187:12:187:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(187)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C7 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:287:12:287:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(287)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C8 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:62:12:62:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(62)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C9 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:87:12:87:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(87)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C10 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:312:12:312:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(312)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C11 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:337:12:337:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(337)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C12 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:112:12:112:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(112)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C13 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:362:12:362:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(362)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C14 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:462:12:462:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(462)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C15 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:237:12:237:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(237)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:37:12:37:53:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(37)</a><!@TM:1703597687> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:84:8:84:10:@N:BN362:@XP_MSG">trigger_main.vhd(84)</a><!@TM:1703597687> | Removing sequential instance FIFO_Event_Data_1[6:4] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:84:8:84:10:@N:BN362:@XP_MSG">trigger_main.vhd(84)</a><!@TM:1703597687> | Removing sequential instance FIFO_Event_Data_1[13:11] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:158:8:158:10:@N:BN362:@XP_MSG">trigger_main.vhd(158)</a><!@TM:1703597687> | Removing sequential instance Event_End_Aborted (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:158:8:158:10:@N:BN362:@XP_MSG">trigger_main.vhd(158)</a><!@TM:1703597687> | Removing sequential instance Event_Start_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:158:8:158:10:@N:BN362:@XP_MSG">trigger_main.vhd(158)</a><!@TM:1703597687> | Removing sequential instance Event_End_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:382:12:382:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:411:12:411:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(411)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:468:12:468:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(468)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:659:12:659:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(659)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:718:12:718:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(718)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C62 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:772:12:772:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(772)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:802:12:802:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(802)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:940:12:940:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(940)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1176:12:1176:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1176)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C63 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1233:12:1233:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1233)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1260:12:1260:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1260)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1542:12:1542:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1542)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C12 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1596:12:1596:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1596)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1677:12:1677:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1677)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1857:12:1857:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1857)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C13 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:1911:12:1911:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1911)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:2247:12:2247:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2247)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:2331:12:2331:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2331)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:2478:12:2478:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2478)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:2775:12:2775:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2775)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3003:12:3003:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3003)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3033:12:3033:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3033)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3090:12:3090:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3090)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3339:12:3339:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3339)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3618:12:3618:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3618)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:3801:12:3801:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(3801)</a><!@TM:1703597687> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C31 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\usb_3_protocol\usb_3_protocol.v:266:23:266:47:@N:BN115:@XP_MSG">usb_3_protocol.v(266)</a><!@TM:1703597687> | Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:234:0:234:5:@N:BN115:@XP_MSG">uart_protocol.v(234)</a><!@TM:1703597687> | Removing instance mko_0 (in view: work.UART_Protocol_UART_Protocol_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:234:0:234:5:@N:BN115:@XP_MSG">uart_protocol.v(234)</a><!@TM:1703597687> | Removing instance mko_0 (in view: work.UART_Protocol_UART_Protocol_0(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:MO129:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597687> | Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:MO129:@XP_MSG">spi_master.vhd(49)</a><!@TM:1703597687> | Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.</font>

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 249MB peak: 249MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1703597687> | Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1703597687> | Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1703597687> | Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1703597687> | Promoting Net BUFD_0_Y on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1703597687> | Promoting Net INBUF_DIFF_0_0_Y on CLKINT  I_2  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1703597687> | Applying syn_allowed_resources blockrams=1 on compile point Controler  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1703597687> | Applying syn_allowed_resources blockrams=952 on top level netlist Top  

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 264MB peak: 264MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       FTDI_CLK                                                            100.0 MHz     10.000        declared     default_clkgroup          248  
                                                                                                                                                      
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     6.250         declared     default_clkgroup          2    
                                                                                                                                                      
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     8781 
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     1058 
                                                                                                                                                      
0 -       Top|N_4_inferred_clock                                              100.0 MHz     10.000        inferred     Inferred_clkgroup_0_3     2    
======================================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                                                Clock Pin                                                                                Non-clock Pin     Non-clock Pin                                              
Clock                                                               Load      Pin                                                                   Seq Example                                                                              Seq Example       Comb Example                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FTDI_CLK                                                            248       FTDI_CLK(port)                                                        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer_Valid.C           -                 BUFD_0.A(BUFD)                                             
                                                                                                                                                                                                                                                                                                                          
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 2         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     Clock_Reset_0.PF_CCC_C3_0.PF_CCC_C3_0.pll_inst_0.REF_CLK_0                               -                 Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)
                                                                                                                                                                                                                                                                                                                          
System                                                              0         -                                                                     -                                                                                        -                 -                                                          
                                                                                                                                                                                                                                                                                                                          
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     8781      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6].C            -                 Controler_0.SPI_LMX_0_0.spi_master_0.un1_clk.I[0](inv)     
                                                                                                                                                                                                                                                                                                                          
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     1058      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)            Communication_0.UART_Protocol_1.UART_RX_Protocol_0.First_Nibble_Complementary[3:0].C     -                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)     
                                                                                                                                                                                                                                                                                                                          
Top|N_4_inferred_clock                                              2         INBUF_DIFF_0_0.Y(INBUF_DIFF)                                          Synchronizer_0.Chain[1:0].C                                                              -                 I_2.A(CLKINT)                                              
==========================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v:58:0:58:6:@W:MT530:@XP_MSG">corereset_pf.v(58)</a><!@TM:1703597687> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 8781 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:MT530:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1703597687> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1058 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:MT530:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1703597687> | Found inferred clock Top|N_4_inferred_clock which controls 2 sequential elements including Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1703597687> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1703597687> | Writing default property annotation file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 242MB peak: 264MB)

Encoding state machine state_reg[0:5] (in view: work.Reset_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.REGISTERS(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.gpio_controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:9] (in view: work.Command_Decoder(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine state_reg[0:4] (in view: work.Answer_Encoder(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_0(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_1(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:2] (in view: work.TxMainLinkController(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:4] (in view: work.TxLaneControl_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.TxLaneControl_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.RxMainLinkController(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.RxLaneControl_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.RxLaneControl_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:6] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1703597687> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_UART_Protocol_UART_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:422:8:422:10:@N:MO225:@XP_MSG">uart_rx_protocol.vhd(422)</a><!@TM:1703597687> | There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:6] (in view: work.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1703597687> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_UART_Protocol_UART_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:422:8:422:10:@N:MO225:@XP_MSG">uart_rx_protocol.vhd(422)</a><!@TM:1703597687> | There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:6] (in view: work.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state_reg[0:5] (in view: work.Communication_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:2] (in view: work.Communication_CMD_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_anw_mux.vhd:67:8:67:10:@N:MO225:@XP_MSG">communication_anw_mux.vhd(67)</a><!@TM:1703597687> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:6] (in view: work.Communication_TX_Arbiter2_1_1(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state_reg[0:7] (in view: work.ft601_fifo_interface(rtl_ft601_fifo_interface))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 252MB peak: 264MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1703597687> | Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 260MB peak: 264MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 264MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Tue Dec 26 14:34:47 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1703597642>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1703597642>
# Tue Dec 26 14:34:47 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1703597708> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1703597708> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1703597708> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v:9:7:9:16:@N:MF104:@XP_MSG">controler.v(9)</a><!@TM:1703597708> | Found compile point of type hard on View view:work.Controler(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\datasource_transcievers\datasource_transcievers.v:9:7:9:30:@N:MF104:@XP_MSG">datasource_transcievers.v(9)</a><!@TM:1703597708> | Found compile point of type hard on View view:work.DataSource_Transcievers(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v:9:7:9:17:@N:MF104:@XP_MSG">data_block.v(9)</a><!@TM:1703597708> | Found compile point of type hard on View view:work.Data_Block(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:9:7:9:20:@N:MF104:@XP_MSG">uart_protocol.v(9)</a><!@TM:1703597708> | Found compile point of type hard on View view:work.UART_Protocol_UART_Protocol_0(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:9:7:9:20:@N:MF104:@XP_MSG">uart_protocol.v(9)</a><!@TM:1703597708> | Found compile point of type hard on View view:work.UART_Protocol_UART_Protocol_1(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\communication\communication.v:9:7:9:20:@N:MF104:@XP_MSG">communication.v(9)</a><!@TM:1703597708> | Found compile point of type hard on View view:work.Communication(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Tue Dec 26 14:34:48 2023
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1703597708> | Removing instance CP_fanout_cell_Top_verilog_inst (in view: work.DataSource_Transcievers_acp(verilog)) because it does not drive other instances.</font> 
Mapping DataSource_Transcievers as a separate process
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v:9:7:9:16:@N:MF107:@XP_MSG">controler.v(9)</a><!@TM:1703597708> | Old database up-to-date, remapping Compile point view:work.Controler(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v:9:7:9:17:@N:MF107:@XP_MSG">data_block.v(9)</a><!@TM:1703597708> | Old database up-to-date, remapping Compile point view:work.Data_Block(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:9:7:9:20:@N:MF107:@XP_MSG">uart_protocol.v(9)</a><!@TM:1703597708> | Old database up-to-date, remapping Compile point view:work.UART_Protocol_UART_Protocol_0(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:9:7:9:20:@N:MF107:@XP_MSG">uart_protocol.v(9)</a><!@TM:1703597708> | Old database up-to-date, remapping Compile point view:work.UART_Protocol_UART_Protocol_1(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\communication\communication.v:9:7:9:20:@N:MF107:@XP_MSG">communication.v(9)</a><!@TM:1703597708> | Old database up-to-date, remapping Compile point view:work.Communication(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v:9:7:9:10:@N:MF107:@XP_MSG">top.v(9)</a><!@TM:1703597708> | Old database up-to-date, remapping Compile point view:work.Top(verilog) unnecessary 
MCP Status: 1 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\datasource_transcievers\datasource_transcievers.v:9:7:9:30:@N:MF106:@XP_MSG">datasource_transcievers.v(9)</a><!@TM:1703597708> | Mapping Compile point view:work.DataSource_Transcievers(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(49)</a><!@TM:1703597708> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(48)</a><!@TM:1703597708> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(47)</a><!@TM:1703597708> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(46)</a><!@TM:1703597708> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(49)</a><!@TM:1703597708> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(48)</a><!@TM:1703597708> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(47)</a><!@TM:1703597708> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(46)</a><!@TM:1703597708> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1_0.COREFIFO_C12_0.RE_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1.COREFIFO_C12_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1.COREFIFO_C12_0.RE_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_0.COREFIFO_C12_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_0.COREFIFO_C12_0.RE_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:793:24:793:40:@W:BN132:@XP_MSG">corefifo.v(793)</a><!@TM:1703597708> | Removing user instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_0.COREFIFO_C12_0.genblk16.U_corefifo_async because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk16.U_corefifo_async. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:793:24:793:40:@W:BN132:@XP_MSG">corefifo.v(793)</a><!@TM:1703597708> | Removing user instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1_0.COREFIFO_C12_0.genblk16.U_corefifo_async because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk16.U_corefifo_async. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_0.COREFIFO_C12_0.REN_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.REN_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1_0.COREFIFO_C12_0.REN_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1.COREFIFO_C12_0.REN_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1040:3:1040:9:@W:BN132:@XP_MSG">corefifo.v(1040)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_0.COREFIFO_C12_0.re_set because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.re_set. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_0.COREFIFO_C12_0.re_pulse_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.re_pulse_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1040:3:1040:9:@W:BN132:@XP_MSG">corefifo.v(1040)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1_0.COREFIFO_C12_0.re_set because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1.COREFIFO_C12_0.re_set. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing sequential instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1_0.COREFIFO_C12_0.re_pulse_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0_1.COREFIFO_C12_0.re_pulse_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1703597708> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_DataSource_Transcievers(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1703597708> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_DataSource_Transcievers(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1703597708> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_DataSource_Transcievers_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1703597708> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_DataSource_Transcievers_0(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1703597708> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_DataSource_Transcievers(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1703597708> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_DataSource_Transcievers(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1703597708> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_DataSource_Transcievers_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1703597708> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z24_layer0_DataSource_Transcievers_0(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine state_reg[0:2] (in view: work.TxMainLinkController(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:4] (in view: work.TxLaneControl_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd:382:8:382:10:@N:MO231:@XP_MSG">txlanecontrol.vhd(382)</a><!@TM:1703597708> | Found counter in view:work.TxLaneControl_1(rtl) instance Counter_IlasSequence[7:0] 
Encoding state machine state_reg[0:4] (in view: work.TxLaneControl_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd:382:8:382:10:@N:MO231:@XP_MSG">txlanecontrol.vhd(382)</a><!@TM:1703597708> | Found counter in view:work.TxLaneControl_0(rtl) instance Counter_IlasSequence[7:0] 
Encoding state machine state_reg[0:4] (in view: work.RxMainLinkController(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxmainlinkcontroller.vhd:86:8:86:10:@N:MO231:@XP_MSG">rxmainlinkcontroller.vhd(86)</a><!@TM:1703597708> | Found counter in view:work.RxMainLinkController(rtl) instance fsm_timer[9:0] 
Encoding state machine state_reg[0:4] (in view: work.RxLaneControl_DataSource_Transcievers(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd:151:8:151:10:@N:MO231:@XP_MSG">rxlanecontrol.vhd(151)</a><!@TM:1703597708> | Found counter in view:work.RxLaneControl_DataSource_Transcievers(rtl) instance fsm_timer[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd:357:4:357:6:@N:MO231:@XP_MSG">rxlanecontrol.vhd(357)</a><!@TM:1703597708> | Found counter in view:work.RxLaneControl_DataSource_Transcievers(rtl) instance Counter_IlasSequence[7:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:348:4:348:6:@W:BN132:@XP_MSG">alignment_fifo.vhd(348)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:348:4:348:6:@W:BN132:@XP_MSG">alignment_fifo.vhd(348)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.read_index_control.RD_INDEX_2[0] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.read_index_control.RD_INDEX_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C13_0_2.COREFIFO_C13_0.RE_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C13_0_1.COREFIFO_C13_0.RE_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C13_0_0.COREFIFO_C13_0.RE_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C13_0.COREFIFO_C13_0.RE_d1 because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.COREFIFO_C12_0.COREFIFO_C12_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 187MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:318:6:318:8:@W:MO129:@XP_MSG">alignment_fifo.vhd(318)</a><!@TM:1703597708> | Sequential instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd:318:6:318:8:@W:MO129:@XP_MSG">alignment_fifo.vhd(318)</a><!@TM:1703597708> | Sequential instance Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0_0.RD_Enable_Vector_Encoded is reduced to a combinational gate by constant propagation.</font>

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 208MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_4[1] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_1[2] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_2[2] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_5[2] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_3[1] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_6[2] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_7[2] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_7[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_7[1] because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@N:BN362:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing sequential instance Test_Generator_for_Lanes_0.Test_Data_1[1] (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@N:BN362:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing sequential instance Test_Generator_for_Lanes_0.Test_Data_3[2] (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@N:BN362:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing sequential instance Test_Generator_for_Lanes_0.Test_Data_2[0] (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@N:BN362:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing sequential instance Test_Generator_for_Lanes_0.Test_Data_5[1] (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@N:BN362:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing sequential instance Test_Generator_for_Lanes_0.Test_Data_4[0] (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@N:BN362:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1703597708> | Removing sequential instance Test_Generator_for_Lanes_0.Test_Data_6[0] (in view: work.DataSource_Transcievers(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 208MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 208MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 208MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 198MB peak: 208MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 255MB peak: 255MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		     2.59ns		5043 /      1817

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 257MB peak: 257MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 258MB peak: 258MB)


Finished mapping DataSource_Transcievers
Multiprocessing finished at : Tue Dec 26 14:34:55 2023
Multiprocessing took 0h:00m:06s realtime, 0h:00m:01s cputime

<a name=mapperReport9></a>Summary of Compile Points :</a>
*************************** 
Name                              Status        Reason             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler                         Unchanged     -                  Tue Dec  5 20:03:43 2023     Tue Dec  5 20:03:48 2023     0h:00m:04s     0h:00m:05s     No            
Data_Block                        Unchanged     -                  Tue Dec 26 14:01:32 2023     Tue Dec 26 14:02:01 2023     0h:00m:29s     0h:00m:27s     No            
UART_Protocol_UART_Protocol_0     Unchanged     -                  Tue Nov 14 17:42:06 2023     Tue Nov 14 17:42:12 2023     0h:00m:05s     0h:00m:05s     No            
UART_Protocol_UART_Protocol_1     Unchanged     -                  Tue Nov 14 17:42:06 2023     Tue Nov 14 17:42:12 2023     0h:00m:05s     0h:00m:05s     No            
Communication                     Unchanged     -                  Tue Dec  5 20:03:44 2023     Tue Dec  5 20:03:49 2023     0h:00m:05s     0h:00m:05s     No            
DataSource_Transcievers           Remapped      Design changed     Tue Dec 26 14:34:48 2023     Tue Dec 26 14:34:55 2023     0h:00m:06s     0h:00m:06s     No            
Top                               Unchanged     -                  Tue Dec  5 20:03:45 2023     Tue Dec  5 20:03:49 2023     0h:00m:04s     0h:00m:04s     No            
=========================================================================================================================================================================
Total number of compile points: 7
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\DataSource_Transcievers\DataSource_Transcievers.srr:@XP_FILE">DataSource_Transcievers.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr:@XP_FILE">Top.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Communication\Communication.srr:@XP_FILE">Communication.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\UART_Protocol_UART_Protocol_1\UART_Protocol_UART_Protocol_1.srr:@XP_FILE">UART_Protocol_UART_Protocol_1.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\UART_Protocol_UART_Protocol_0\UART_Protocol_UART_Protocol_0.srr:@XP_FILE">UART_Protocol_UART_Protocol_0.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Data_Block\Data_Block.srr:@XP_FILE">Data_Block.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Controler\Controler.srr:@XP_FILE">Controler.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:02s; Memory used current: 255MB peak: 256MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 275MB peak: 275MB)



@S |Clock Optimization Summary


<a name=clockReport10></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 255 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 9360 clock pin(s) of sequential element(s)
0 instances converted, 9360 sequential instances remain driven by gated/generated clocks

================================================================================ Non-Gated/Non-Generated Clocks ================================================================================
Clock Tree ID     Driving Element                                     Drive Element Type                   Fanout     Sample Instance                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:INBUF_DIFF_0_0@|E:Synchronizer_0.Chain[0]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       INBUF_DIFF_0_0                                      INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                   
<a href="@|S:FTDI_CLK@|E:Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[18]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       FTDI_CLK                                            clock definition on port             251        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[18]
<a href="@|S:Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160@|E:Clock_Reset_0.PF_CCC_C3_0.PF_CCC_C3_0.pll_inst_0@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160     clock definition on OSC_RC160MHZ     2          Clock_Reset_0.PF_CCC_C3_0.PF_CCC_C3_0.pll_inst_0                          
================================================================================================================================================================================================
================================================================================================================================ Gated/Generated Clocks =================================================================================================================================
Clock Tree ID     Driving Element                                                                      Drive Element Type     Fanout     Sample Instance                                                                          Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                     PLL                    8311       Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5                                  No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:Clock_Reset_0.Synchronizer_0.Chain[0]@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                     PLL                    1047       Clock_Reset_0.Synchronizer_0.Chain[0]                                                    No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0_0.un1_WR_INDEX_3_2_1.m72@|E:Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0_0.RD_Enable_Vector_Encoded_0@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0_0.un1_WR_INDEX_3_2_1.m72     CFG4                   1          Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0_0.RD_Enable_Vector_Encoded_0     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.un1_WR_INDEX_3_2_1.m72@|E:Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.un1_WR_INDEX_3_2_1.m72       CFG4                   1          Data_Block_0.DataSource_Transcievers_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0       No gated clock conversion method for cell cell:ACG4.SLE
=========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 144MB peak: 279MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:07s; Memory used current: 234MB peak: 279MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1703597708> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1703597708> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1703597708> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1703597708> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1703597708> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:12s; Memory used current: 233MB peak: 279MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:12s; Memory used current: 233MB peak: 279MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:13s; Memory used current: 236MB peak: 279MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:13:17:13:26:@W:MT246:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(13)</a><!@TM:1703597708> | Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:38:53:38:59:@W:MT246:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(38)</a><!@TM:1703597708> | Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1703597708> | Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1703597708> | Found clock FTDI_CLK with period 10.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1703597708> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1703597708> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1703597708> | Found inferred clock Top|N_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_4.</font> 


<a name=timingReport11></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Dec 26 14:35:07 2023
#


Top view:               Top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1703597708> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1703597708> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: 2.461

                                                                    Requested     Estimated      Requested     Estimated               Clock        Clock                
Starting Clock                                                      Frequency     Frequency      Period        Period        Slack     Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     NA             6.250         NA            NA        declared     default_clkgroup     
FTDI_CLK                                                            100.0 MHz     262.8 MHz      10.000        3.806         6.194     declared     default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     177.3 MHz      10.000        5.641         2.461     inferred     Inferred_clkgroup_0_1
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     271.4 MHz      10.000        3.685         6.315     inferred     Inferred_clkgroup_0_2
Top|N_4_inferred_clock                                              100.0 MHz     2974.4 MHz     10.000        0.336         9.664     inferred     Inferred_clkgroup_0_3
System                                                              100.0 MHz     786.7 MHz      10.000        1.271         8.729     system       system_clkgroup      
=========================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                                                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      8.729  |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                         FTDI_CLK                                                         |  10.000      6.194  |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  FTDI_CLK                                                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      4.359  |  10.000      6.818  |  5.000       2.461  |  5.000       4.664
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  Top|N_4_inferred_clock                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  10.000      6.315  |  No paths    -      |  No paths    -      |  No paths    -    
Top|N_4_inferred_clock                                           Top|N_4_inferred_clock                                           |  10.000      9.664  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: FTDI_CLK</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                     Starting                                             Arrival          
Instance                                                                                                             Reference     Type     Pin     Net                   Time        Slack
                                                                                                                     Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[1]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[1]      0.201       6.194
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[0]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[0]      0.201       6.211
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[2]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[2]      0.218       6.221
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[3]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[3]      0.218       6.286
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3]                                                 FTDI_CLK      SLE      Q       state_reg[3]          0.218       6.288
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[9]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[9]      0.218       6.293
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[4]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[4]      0.218       6.318
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[10]     FTDI_CLK      SLE      Q       fifo_MEMRADDR[10]     0.218       6.337
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[11]     FTDI_CLK      SLE      Q       fifo_MEMRADDR[11]     0.218       6.379
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[4]                                                 FTDI_CLK      SLE      Q       state_reg[4]          0.218       6.397
===========================================================================================================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                     Starting                                            Required          
Instance                                                                                                             Reference     Type     Pin     Net                  Time         Slack
                                                                                                                     Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[12]     FTDI_CLK      SLE      D       memraddr_r_s[12]     10.000       6.194
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[11]     FTDI_CLK      SLE      D       memraddr_r_s[11]     10.000       6.202
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[10]     FTDI_CLK      SLE      D       memraddr_r_s[10]     10.000       6.210
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[9]      FTDI_CLK      SLE      D       memraddr_r_s[9]      10.000       6.218
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[8]      FTDI_CLK      SLE      D       memraddr_r_s[8]      10.000       6.226
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[7]      FTDI_CLK      SLE      D       memraddr_r_s[7]      10.000       6.234
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[6]      FTDI_CLK      SLE      D       memraddr_r_s[6]      10.000       6.242
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[5]      FTDI_CLK      SLE      D       memraddr_r_s[5]      10.000       6.250
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[4]      FTDI_CLK      SLE      D       memraddr_r_s[4]      10.000       6.258
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[3]      FTDI_CLK      SLE      D       memraddr_r_s[3]      10.000       6.266
===========================================================================================================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:600191:609263:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.806
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.194

    Number of logic level(s):                15
    Starting point:                          Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[1] / Q
    Ending point:                            Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[12] / D
    The start point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[1]                  SLE      Q        Out     0.201     0.201 f     -         
fifo_MEMRADDR[1]                                                                                                                 Net      -        -       1.347     -           18        
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry_cy_RNO_0[0]     CFG4     D        In      -         1.548 f     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry_cy_RNO_0[0]     CFG4     Y        Out     0.192     1.739 f     -         
memraddr_r_0_sqmuxa_0_50_a2_0_a2_7                                                                                               Net      -        -       0.118     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry_cy[0]           ARI1     D        In      -         1.857 f     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry_cy[0]           ARI1     Y        Out     0.363     2.220 r     -         
memraddr_r_cry_cy_Y[0]                                                                                                           Net      -        -       0.686     -           13        
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[0]              ARI1     C        In      -         2.906 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[0]              ARI1     FCO      Out     0.393     3.300 r     -         
memraddr_r_cry[0]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[1]              ARI1     FCI      In      -         3.300 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[1]              ARI1     FCO      Out     0.008     3.308 r     -         
memraddr_r_cry[1]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[2]              ARI1     FCI      In      -         3.308 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[2]              ARI1     FCO      Out     0.008     3.316 r     -         
memraddr_r_cry[2]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[3]              ARI1     FCI      In      -         3.316 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[3]              ARI1     FCO      Out     0.008     3.324 r     -         
memraddr_r_cry[3]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[4]              ARI1     FCI      In      -         3.324 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[4]              ARI1     FCO      Out     0.008     3.332 r     -         
memraddr_r_cry[4]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[5]              ARI1     FCI      In      -         3.332 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[5]              ARI1     FCO      Out     0.008     3.340 r     -         
memraddr_r_cry[5]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[6]              ARI1     FCI      In      -         3.340 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[6]              ARI1     FCO      Out     0.008     3.348 r     -         
memraddr_r_cry[6]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[7]              ARI1     FCI      In      -         3.348 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[7]              ARI1     FCO      Out     0.008     3.356 r     -         
memraddr_r_cry[7]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[8]              ARI1     FCI      In      -         3.356 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[8]              ARI1     FCO      Out     0.008     3.364 r     -         
memraddr_r_cry[8]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[9]              ARI1     FCI      In      -         3.364 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[9]              ARI1     FCO      Out     0.008     3.372 r     -         
memraddr_r_cry[9]                                                                                                                Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[10]             ARI1     FCI      In      -         3.372 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[10]             ARI1     FCO      Out     0.008     3.380 r     -         
memraddr_r_cry[10]                                                                                                               Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[11]             ARI1     FCI      In      -         3.380 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_cry[11]             ARI1     FCO      Out     0.008     3.388 r     -         
memraddr_r_cry[11]                                                                                                               Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_s[12]               ARI1     FCI      In      -         3.388 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r_s[12]               ARI1     S        Out     0.300     3.688 r     -         
memraddr_r_s[12]                                                                                                                 Net      -        -       0.118     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[12]                 SLE      D        In      -         3.806 r     -         
===========================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.806 is 1.537(40.4%) logic and 2.269(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport19></a>Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</a>
====================================



<a name=startingSlack20></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                     Starting                                                                                                                     Arrival          
Instance                                                                                                                             Reference                                                           Type        Pin           Net                            Time        Slack
                                                                                                                                     Clock                                                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                                                                                   PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             SPI_interface_0_spi_enable     0.218       2.461
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                                                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             SPI_interface_0_spi_enable     0.218       2.461
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep                                                                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             dff_15_rep                     0.218       2.595
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15                                                                             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         Q             dff                            0.218       2.708
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[2]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[3]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[4]                   3.018       4.359
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[5]                   3.018       4.359
===================================================================================================================================================================================================================================================================================


<a name=endingSlack21></a>Ending Points with Worst Slack</a>
******************************

                                                      Starting                                                                                          Required          
Instance                                              Reference                                                           Type     Pin     Net          Time         Slack
                                                      Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_281_i      5.000        2.461
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_316_i      5.000        2.461
Controler_0.SPI_LMX_0_0.spi_master_0.INT_ss_n         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.INT_ss_n           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.busy               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.busy             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[1]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
==========================================================================================================================================================================



<a name=worstPaths22></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:618212:619856:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      2.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.461

    Number of logic level(s):                3
    Starting point:                          Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable / Q
    Ending point:                            Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                           SLE      Q        Out     0.218     0.218 r     -         
SPI_interface_0_spi_enable                                                   Net      -        -       0.609     -           7         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     C        In      -         0.827 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     Y        Out     0.148     0.975 r     -         
receive_transmit_0_sqmuxa                                                    Net      -        -       0.637     -           9         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     A        In      -         1.612 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     Y        Out     0.051     1.662 r     -         
un1_receive_transmit_0_sqmuxa_0_0_0                                          Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     D        In      -         2.209 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     Y        Out     0.212     2.421 f     -         
N_316_i                                                                      Net      -        -       0.118     -           1         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]                            SLE      D        In      -         2.539 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 2.539 is 0.629(24.8%) logic and 1.910(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport23></a>Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</a>
====================================



<a name=startingSlack24></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                         Starting                                                                                                       Arrival          
Instance                                                                                                                                                 Reference                                                           Type        Pin           Net              Time        Slack
                                                                                                                                                         Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
=========================================================================================================================================================================================================================================================================================


<a name=endingSlack25></a>Ending Points with Worst Slack</a>
******************************

                                                                                                       Starting                                                                                           Required          
Instance                                                                                               Reference                                                           Type     Pin     Net           Time         Slack
                                                                                                       Clock                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[0]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[0]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[1]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[1]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[2]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[2]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[3]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[3]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[4]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[4]     10.000       6.315
============================================================================================================================================================================================================================



<a name=worstPaths26></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:630003:631992:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.315

    Number of logic level(s):                2
    Starting point:                          Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 / A_DOUT[0]
    Ending point:                            Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     RAM1K20     A_DOUT[0]     Out     3.023     3.023 r     -         
RDATA_int[0]                                                                                                                                             Net         -             -       0.124     -           2         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.int_MEMRD_fwft_1[0]                                                                     CFG4        C             In      -         3.147 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.int_MEMRD_fwft_1[0]                                                                     CFG4        Y             Out     0.148     3.295 r     -         
int_MEMRD_fwft_1[0]                                                                                                                                      Net         -             -       0.124     -           2         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout_4[0]                                                     CFG3        C             In      -         3.419 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout_4[0]                                                     CFG3        Y             Out     0.148     3.567 r     -         
dout_4[0]                                                                                                                                                Net         -             -       0.118     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]                                                       SLE         D             In      -         3.685 r     -         
===========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.685 is 3.319(90.1%) logic and 0.366(9.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport27></a>Detailed Report for Clock: Top|N_4_inferred_clock</a>
====================================



<a name=startingSlack28></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                                 Arrival          
Instance                    Reference                  Type     Pin     Net          Time        Slack
                            Clock                                                                     
------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     Top|N_4_inferred_clock     SLE      Q       Chain[0]     0.218       9.664
======================================================================================================


<a name=endingSlack29></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                                 Required          
Instance                    Reference                  Type     Pin     Net          Time         Slack
                            Clock                                                                      
-------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[1]     Top|N_4_inferred_clock     SLE      D       Chain[0]     10.000       9.664
=======================================================================================================



<a name=worstPaths30></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:635169:635433:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.664

    Number of logic level(s):                0
    Starting point:                          Synchronizer_0.Chain[0] / Q
    Ending point:                            Synchronizer_0.Chain[1] / D
    The start point is clocked by            Top|N_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            Top|N_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     SLE      Q        Out     0.218     0.218 r     -         
Chain[0]                    Net      -        -       0.118     -           1         
Synchronizer_0.Chain[1]     SLE      D        In      -         0.336 r     -         
======================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport31></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack32></a>Starting Points with Worst Slack</a>
********************************

                                                                   Starting                                                                           Arrival          
Instance                                                           Reference     Type     Pin               Net                                       Time        Slack
                                                                   Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     System        INIT     UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.729
=======================================================================================================================================================================


<a name=endingSlack33></a>Ending Points with Worst Slack</a>
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type     Pin     Net                    Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
====================================================================================================================================



<a name=worstPaths34></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:640489:641305:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      1.251
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.729

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT / UIC_INIT_DONE
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin               Pin               Arrival     No. of    
Name                                                               Type     Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE                              Net      -                 -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     B                 In      -         0.118 f     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     Y                 Out     0.077     0.195 f     -         
un1_INTERNAL_RST_i                                                 Net      -                 -       1.056     -           17        
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0            SLE      ALn               In      -         1.251 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.271 is 0.097(7.6%) logic and 1.174(92.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:14s; Memory used current: 246MB peak: 279MB)


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:14s; Memory used current: 246MB peak: 279MB)

---------------------------------------
<a name=resourceUsage35></a>Resource Usage Report for Top </a>

Mapping to part: mpf300tfcg1152-1
Cell usage:
AND2            1 use
BUFD            1 use
CLKINT          9 uses
INIT            1 use
INV             18 uses
OR4             192 uses
OSC_RC160MHZ    1 use
PLL             2 uses
CFG1           89 uses
CFG2           1224 uses
CFG3           2411 uses
CFG4           3645 uses

Carry cells:
ARI1            3029 uses - used for arithmetic functions
ARI1            1514 uses - used for Wide-Mux implementation
Total ARI1      4543 uses


Sequential Cells: 
SLE            7755 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 117
I/O primitives: 108
BIBUF          34 uses
INBUF          19 uses
INBUF_DIFF     2 uses
OUTBUF         43 uses
OUTBUF_DIFF    4 uses
TRIBUFF        6 uses


Global Clock Buffers: 9

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 929 of 952 (97%)

Total LUTs:    11912

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 33444; LUTs = 33444;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  7755 + 0 + 33444 + 0 = 41199;
Total number of LUTs after P&R:  11912 + 0 + 33444 + 0 = 45356;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:14s; Memory used current: 72MB peak: 279MB)

Process took 0h:00m:20s realtime, 0h:00m:14s cputime
# Tue Dec 26 14:35:07 2023

###########################################################]

</pre></samp></body></html>
