# Liron's Portfolio

Welcome to my portfolio! I'm a final-year Electrical and Computer Engineering student at Ben-Gurion University, with a strong focus on **VLSI**, **digital hardware**, and **computer architecture**.  
This portfolio features projects in **RTL design**, and **embedded systems**, showcasing hands-on experience with Verilog, SystemVerilog, and industry-standard tools like ModelSim and Cadence Virtuoso.

---

## Featured Projects

### 1. RISC-V CPU Development Series (Verilog) üß†  
A complete learning journey of building a RISC-V processor from the ground up, using **Verilog HDL**, gradually evolving from a simple single-cycle design to a fully pipelined CPU with hazard detection and resolution mechanisms.

#### ‚Ä¢ Single-Cycle CPU  
Basic RISC-V processor supporting R, I, S, and B types with Register File, ALU, Control Unit, and Instruction/Data Memory. Includes full waveform simulation in ModelSim.  
[View Single-Cycle CPU](https://github.com/LironL99/portfolio/tree/main/RISC-V_Single_Cycle_CPU)

#### ‚Ä¢ Pipelined CPU  
Redesigned into 5 pipeline stages (**IF, ID, EX, MEM, WB**) with modular pipeline registers, instruction-level parallelism, and clear separation of control and data paths.  
[View Pipelined CPU](https://github.com/LironL99/portfolio/tree/main/RISC-V_Pipeline_CPU)

#### ‚Ä¢ Hazard Handling CPU  
Adds robust solutions for **data hazards** (forwarding, stalling) and **control hazards** (branch flush) via Forwarding Unit, Hazard Detection Unit, and precise pipeline control.  
[View Hazard Handling CPU](https://github.com/LironL99/portfolio/tree/main/RISC-V_Hazard_handling_CPU)

### 2. Advanced ALU Project ‚öôÔ∏è  
Implemented an **Arithmetic Logic Unit** in **SystemVerilog**, supporting multiple operations including **addition**, **subtraction**, **multiplication**, **bitwise**, and **shifts**. Includes **advanced testbench** with **randomization**, **assertions**, and **functional coverage**.  
- [View Project](https://github.com/LironL99/portfolio/tree/main/advanced_alu_project)

### 3. Integrated Circuits and Introduction to VLSI Tasks üß©  
VLSI design tasks in **Cadence Virtuoso** covering:
- **MOSFETs**, **inverters**, **buffers**
- **Adders**, **multiplexers**, **barrel shifters**
- Emphasis on **low power**, **timing optimization**, and **parasitic-aware design**  
- [View Project](https://github.com/LironL99/portfolio/tree/main/Integrated-Circuits-and-Introduction-to-VLSI-Tasks)

### 4. Automated Log Analysis & Alerting System üõ†Ô∏è  
Developed a **Python-based** tool for **automated log parsing**, **anomaly detection**, and **real-time email alerts**, reducing debugging time by **90%** and generating structured **PDF/HTML reports** with visual insights for **verification engineers**.  
- [View Project](https://github.com/LironL99/portfolio/tree/main/Automated_Log_Analysis)

### 5. Ultrasonic Sensor Servo Control Project üì°  
Created a **radar-like system** using an **ultrasonic sensor**, **servo motor**, **LEDs**, and **Processing GUI**. Enabled **real-time visualization** of distance and adjustable scanning using a **potentiometer**.  
- [View Project](https://github.com/LironL99/portfolio/tree/main/Arduino-Projects/Sonar_Servo_Project)

### 6. Introduction to Computers Labs üñ•Ô∏è  
Assembly and architecture exercises exploring how computers operate at a low level.  
- [View Project](https://github.com/LironL99/portfolio/tree/main/Introduction-to-Computers-Labs)

### 7. Systems Programming Tasks in C++ üíª  
Demonstrated **C++ proficiency** through assignments on **memory management**, **concurrency**, and **low-level OS topics**.  
- [View Project](https://github.com/LironL99/portfolio/tree/main/Systems-Programming-Tasks-CPP)

---

### Contact Information
- üìß Email: lironleibovich@gmail.com  
- üíº LinkedIn: [Liron Leibovich](https://www.linkedin.com/in/liron-leibovich1)  
