INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:04:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 buffer2/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer12/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 1.266ns (18.800%)  route 5.468ns (81.200%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1032, unset)         0.508     0.508    buffer2/clk
                         FDRE                                         r  buffer2/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer2/outs_reg[2]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer4/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.271 f  buffer4/control/Memory[0][2]_i_1/O
                         net (fo=5, unplaced)         0.405     1.676    cmpi0/buffer4_outs[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     1.719 r  cmpi0/i__i_64/O
                         net (fo=1, unplaced)         0.459     2.178    cmpi0/i__i_64_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.423 r  cmpi0/i__i_45/CO[3]
                         net (fo=1, unplaced)         0.007     2.430    cmpi0/i__i_45_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.480 r  cmpi0/i__i_28/CO[3]
                         net (fo=1, unplaced)         0.000     2.480    cmpi0/i__i_28_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.530 r  cmpi0/i__i_17/CO[3]
                         net (fo=1, unplaced)         0.000     2.530    cmpi0/i__i_17_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.580 f  cmpi0/i__i_10/CO[3]
                         net (fo=17, unplaced)        0.644     3.224    buffer10/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.047     3.271 f  buffer10/fifo/transmitValue_i_2__33/O
                         net (fo=6, unplaced)         0.409     3.680    control_merge2/tehb/control/Memory_reg[0][0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.723 r  control_merge2/tehb/control/i___8_i_5/O
                         net (fo=24, unplaced)        0.308     4.031    control_merge2/tehb/control/fullReg_reg_1
                         LUT4 (Prop_lut4_I2_O)        0.043     4.074 f  control_merge2/tehb/control/fullReg_i_3/O
                         net (fo=75, unplaced)        0.336     4.410    control_merge2/tehb/control/transmitValue_reg_6
                         LUT6 (Prop_lut6_I5_O)        0.043     4.453 f  control_merge2/tehb/control/i___0_i_1/O
                         net (fo=32, unplaced)        0.315     4.768    fork19/control/generateBlocks[4].regblock/cond_br5_trueOut_valid
                         LUT5 (Prop_lut5_I1_O)        0.043     4.811 f  fork19/control/generateBlocks[4].regblock/join_inputs//i___0/O
                         net (fo=3, unplaced)         0.262     5.073    fork14/control/generateBlocks[3].regblock/addi0_result_ready
                         LUT4 (Prop_lut4_I1_O)        0.043     5.116 r  fork14/control/generateBlocks[3].regblock/transmitValue_i_2__27/O
                         net (fo=2, unplaced)         0.255     5.371    fork14/control/generateBlocks[0].regblock/outputValid_i_2__5_0
                         LUT5 (Prop_lut5_I4_O)        0.043     5.414 r  fork14/control/generateBlocks[0].regblock/outputValid_i_3/O
                         net (fo=1, unplaced)         0.377     5.791    fork14/control/generateBlocks[0].regblock/outputValid_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.834 r  fork14/control/generateBlocks[0].regblock/outputValid_i_2__5/O
                         net (fo=8, unplaced)         0.282     6.116    control_merge2/tehb/control/outputValid_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.159 r  control_merge2/tehb/control/fullReg_i_5/O
                         net (fo=2, unplaced)         0.388     6.547    control_merge2/tehb/control/fork12/control/blockStopArray[5]
                         LUT6 (Prop_lut6_I0_O)        0.043     6.590 r  control_merge2/tehb/control/fullReg_i_3__1/O
                         net (fo=12, unplaced)        0.292     6.882    fork9/control/generateBlocks[1].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     6.925 r  fork9/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     7.242    buffer12/dataReg_reg[0]_1[0]
                         FDRE                                         r  buffer12/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1032, unset)         0.483    10.183    buffer12/clk
                         FDRE                                         r  buffer12/dataReg_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.955    buffer12/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  2.713    




