#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 24 16:06:30 2019
# Process ID: 272
# Current directory: C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12628 C:\Users\zhang\Documents\计算机系统\ComputerArch2019\RISCV_CPU\RISCV_CPU.xpr
# Log file: C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/vivado.log
# Journal file: C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 781.203 ; gain = 125.691
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: min_sopc_test
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1267.727 ; gain = 234.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'min_sopc_test' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc_test.v:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc_test.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc_test.v:41]
INFO: [Synth 8-6157] synthesizing module 'min_sopc' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc.v:23]
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/pc_reg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/pc_reg.v:22]
WARNING: [Synth 8-6104] Input port 'rdy_in' has an internal driver [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/cpu.v:118]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (2#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if_id.v:23]
WARNING: [Synth 8-3848] Net id_prediction in module/entity if_id does not have driver. [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if_id.v:32]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (3#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if_id.v:23]
WARNING: [Synth 8-7023] instance 'if_id0' of module 'if_id' has 10 connections declared, but only 8 given [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/cpu.v:128]
INFO: [Synth 8-6157] synthesizing module 'id' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id.v:105]
INFO: [Synth 8-226] default block is never used [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id.v:140]
WARNING: [Synth 8-151] case item 3'b001 is unreachable [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id.v:202]
INFO: [Synth 8-6155] done synthesizing module 'id' (4#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'prediction_o' does not match port width (32) of module 'id' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/cpu.v:138]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'register' (5#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/register.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'read_enable1' does not match port width (1) of module 'register' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/cpu.v:143]
WARNING: [Synth 8-689] width (32) of port connection 'read_enable2' does not match port width (1) of module 'register' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/cpu.v:144]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (6#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex.v:141]
INFO: [Synth 8-6155] done synthesizing module 'ex' (7#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (8#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem' (9#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (10#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (11#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_ctrl' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_ctrl' (12#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem_ctrl.v:23]
WARNING: [Synth 8-3848] Net prediction_addr_i in module/entity cpu does not have driver. [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/cpu.v:138]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (13#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/cpu.v:4]
WARNING: [Synth 8-7023] instance 'cpu0' of module 'cpu' has 8 connections declared, but only 7 given [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc.v:38]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/common/block_ram/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/common/block_ram/block_ram.v:92]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/common/block_ram/block_ram.v:82]
INFO: [Synth 8-251] 1'b0 WRITE: x x 1 [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/common/block_ram/block_ram.v:82]
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (14#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/common/block_ram/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (15#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/src/ram.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'a_in' does not match port width (17) of module 'ram' [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc.v:43]
INFO: [Synth 8-6155] done synthesizing module 'min_sopc' (16#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'min_sopc_test' (17#1) [C:/Users/zhang/Documents/计算机系统/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc_test.v:23]
WARNING: [Synth 8-3331] design ctrl has unconnected port id_flushed
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem has unconnected port enable
WARNING: [Synth 8-3331] design mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design mem has unconnected port stall[4]
WARNING: [Synth 8-3331] design mem has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port rd[31]
WARNING: [Synth 8-3331] design ex has unconnected port rd[30]
WARNING: [Synth 8-3331] design ex has unconnected port rd[29]
WARNING: [Synth 8-3331] design ex has unconnected port rd[28]
WARNING: [Synth 8-3331] design ex has unconnected port rd[27]
WARNING: [Synth 8-3331] design ex has unconnected port rd[26]
WARNING: [Synth 8-3331] design ex has unconnected port rd[25]
WARNING: [Synth 8-3331] design ex has unconnected port rd[24]
WARNING: [Synth 8-3331] design ex has unconnected port rd[23]
WARNING: [Synth 8-3331] design ex has unconnected port rd[22]
WARNING: [Synth 8-3331] design ex has unconnected port rd[21]
WARNING: [Synth 8-3331] design ex has unconnected port rd[20]
WARNING: [Synth 8-3331] design ex has unconnected port rd[19]
WARNING: [Synth 8-3331] design ex has unconnected port rd[18]
WARNING: [Synth 8-3331] design ex has unconnected port rd[17]
WARNING: [Synth 8-3331] design ex has unconnected port rd[16]
WARNING: [Synth 8-3331] design ex has unconnected port rd[15]
WARNING: [Synth 8-3331] design ex has unconnected port rd[14]
WARNING: [Synth 8-3331] design ex has unconnected port rd[13]
WARNING: [Synth 8-3331] design ex has unconnected port rd[12]
WARNING: [Synth 8-3331] design ex has unconnected port rd[11]
WARNING: [Synth 8-3331] design ex has unconnected port rd[10]
WARNING: [Synth 8-3331] design ex has unconnected port rd[9]
WARNING: [Synth 8-3331] design ex has unconnected port rd[8]
WARNING: [Synth 8-3331] design ex has unconnected port rd[7]
WARNING: [Synth 8-3331] design ex has unconnected port rd[6]
WARNING: [Synth 8-3331] design ex has unconnected port rd[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[31]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[30]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[29]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[28]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[27]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[26]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[25]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[24]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[23]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[22]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[21]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[20]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[19]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[18]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[17]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[16]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[15]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[14]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[13]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[12]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[11]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[10]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[9]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[8]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[7]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[6]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[5]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[4]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[3]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[2]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[1]
WARNING: [Synth 8-3331] design if_id has unconnected port id_prediction[0]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[31]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[30]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[29]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[28]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[27]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[26]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[25]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[24]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[23]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[22]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[21]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[20]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[19]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[18]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[17]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[16]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[15]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[14]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[13]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[12]
WARNING: [Synth 8-3331] design if_id has unconnected port if_prediction[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
