{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543292382470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543292382485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 23:19:42 2018 " "Processing started: Mon Nov 26 23:19:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543292382485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292382485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292382485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543292383474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543292383474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "t_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543292404812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292404812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file gated_d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 gated_d_latch " "Found entity 1: gated_d_latch" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/gated_d_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543292404812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292404812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/clock_1hz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543292404812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292404812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543292404812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292404812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part1 " "Elaborating entity \"Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543292404906 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "out_0 Part1.v(23) " "Verilog HDL warning at Part1.v(23): assignments to out_0 create a combinational loop" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 23 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1543292404906 "|Part1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "out_1 Part1.v(32) " "Verilog HDL warning at Part1.v(32): assignments to out_1 create a combinational loop" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 32 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1543292404906 "|Part1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "out_2 Part1.v(41) " "Verilog HDL warning at Part1.v(41): assignments to out_2 create a combinational loop" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 41 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1543292404906 "|Part1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "out_3 Part1.v(50) " "Verilog HDL warning at Part1.v(50): assignments to out_3 create a combinational loop" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 50 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1543292404906 "|Part1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "out_4 Part1.v(59) " "Verilog HDL warning at Part1.v(59): assignments to out_4 create a combinational loop" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 59 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1543292404906 "|Part1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "out_5 Part1.v(68) " "Verilog HDL warning at Part1.v(68): assignments to out_5 create a combinational loop" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 68 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1543292404906 "|Part1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "out_6 Part1.v(77) " "Verilog HDL warning at Part1.v(77): assignments to out_6 create a combinational loop" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 77 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1543292404906 "|Part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop t_flip_flop:ff8 " "Elaborating entity \"t_flip_flop\" for hierarchy \"t_flip_flop:ff8\"" {  } { { "Part1.v" "ff8" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543292404941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gated_d_latch t_flip_flop:ff8\|gated_d_latch:latch1 " "Elaborating entity \"gated_d_latch\" for hierarchy \"t_flip_flop:ff8\|gated_d_latch:latch1\"" {  } { { "t_flip_flop.v" "latch1" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543292404941 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q gated_d_latch.v(7) " "Verilog HDL Always Construct warning at gated_d_latch.v(7): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/gated_d_latch.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543292404952 "|Part1|t_flip_flop:ff|gated_d_latch:latch1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q gated_d_latch.v(8) " "Inferred latch for \"Q\" at gated_d_latch.v(8)" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/gated_d_latch.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292404952 "|Part1|t_flip_flop:ff|gated_d_latch:latch1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out_0 out_0 " "Net \"out_0\", which fans out to \"out_0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "t_flip_flop:ff8\|Q " "Net is fed by \"t_flip_flop:ff8\|Q\"" {  } { { "t_flip_flop.v" "Q" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "out_0 " "Net is fed by \"out_0\"" {  } { { "Part1.v" "out_0" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""}  } { { "Part1.v" "out_0" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1543292405311 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out_1 out_1 " "Net \"out_1\", which fans out to \"out_1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "t_flip_flop:ff1\|Q " "Net is fed by \"t_flip_flop:ff1\|Q\"" {  } { { "t_flip_flop.v" "Q" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "out_1 " "Net is fed by \"out_1\"" {  } { { "Part1.v" "out_1" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""}  } { { "Part1.v" "out_1" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1543292405311 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out_2 out_2 " "Net \"out_2\", which fans out to \"out_2\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "t_flip_flop:ff2\|Q " "Net is fed by \"t_flip_flop:ff2\|Q\"" {  } { { "t_flip_flop.v" "Q" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "out_2 " "Net is fed by \"out_2\"" {  } { { "Part1.v" "out_2" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""}  } { { "Part1.v" "out_2" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1543292405311 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out_3 out_3 " "Net \"out_3\", which fans out to \"out_3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "t_flip_flop:ff3\|Q " "Net is fed by \"t_flip_flop:ff3\|Q\"" {  } { { "t_flip_flop.v" "Q" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "out_3 " "Net is fed by \"out_3\"" {  } { { "Part1.v" "out_3" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""}  } { { "Part1.v" "out_3" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1543292405311 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out_4 out_4 " "Net \"out_4\", which fans out to \"out_4\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "t_flip_flop:ff4\|Q " "Net is fed by \"t_flip_flop:ff4\|Q\"" {  } { { "t_flip_flop.v" "Q" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "out_4 " "Net is fed by \"out_4\"" {  } { { "Part1.v" "out_4" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""}  } { { "Part1.v" "out_4" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1543292405311 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out_5 out_5 " "Net \"out_5\", which fans out to \"out_5\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "t_flip_flop:ff5\|Q " "Net is fed by \"t_flip_flop:ff5\|Q\"" {  } { { "t_flip_flop.v" "Q" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "out_5 " "Net is fed by \"out_5\"" {  } { { "Part1.v" "out_5" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""}  } { { "Part1.v" "out_5" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1543292405311 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out_6 out_6 " "Net \"out_6\", which fans out to \"out_6\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "t_flip_flop:ff6\|Q " "Net is fed by \"t_flip_flop:ff6\|Q\"" {  } { { "t_flip_flop.v" "Q" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/t_flip_flop.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "out_6 " "Net is fed by \"out_6\"" {  } { { "Part1.v" "out_6" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1543292405311 ""}  } { { "Part1.v" "out_6" { Text "C:/Users/USER1/Digital Logic/Counters_Lab4/Part1/Part1.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1543292405311 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543292406248 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 26 23:20:06 2018 " "Processing ended: Mon Nov 26 23:20:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543292406248 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543292406248 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543292406248 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292406248 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543292407155 ""}
