INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/VasanthSadhasivan/CalPoly/CPE333/OTTER/REPO/otter/otter.srcs/sources_1/imports/otter_multicycle_memoryhub_cache_templates/memory_interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vlm_protocol_validator
INFO: [VRFC 10-311] analyzing module memory_interfaces
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/VasanthSadhasivan/CalPoly/CPE333/OTTER/REPO/otter/otter.srcs/sources_1/imports/otter_multicycle_memoryhub_cache_templates/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/VasanthSadhasivan/CalPoly/CPE333/OTTER/REPO/otter/otter.srcs/sources_1/imports/otter_multicycle_memoryhub_cache_templates/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/VasanthSadhasivan/CalPoly/CPE333/OTTER/REPO/otter/otter.srcs/sources_1/imports/otter_multicycle_memoryhub_cache_templates/cache_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_testbench
INFO: [VRFC 10-311] analyzing module sim_slow_ram
INFO: [VRFC 10-311] analyzing module sim_delay_ram
INFO: [VRFC 10-311] analyzing module sim_xilinx_bram_tdp_nc_nr
