{
  "Top": "matrix_mult_3x3",
  "RtlTop": "matrix_mult_3x3",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrix_mult_3x3_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artixuplus",
    "Device": "xcau25p",
    "Package": "-sfvb784",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_0_0",
          "name": "A_0_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_0_1",
          "name": "A_0_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_0_2",
          "name": "A_0_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1_0",
          "name": "A_1_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1_1",
          "name": "A_1_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1_2",
          "name": "A_1_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_2_0",
          "name": "A_2_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_2_1",
          "name": "A_2_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_2_2",
          "name": "A_2_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B_0_0",
          "name": "B_0_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_0_1",
          "name": "B_0_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_0_2",
          "name": "B_0_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_1_0",
          "name": "B_1_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_1_1",
          "name": "B_1_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_1_2",
          "name": "B_1_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_2_0",
          "name": "B_2_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_2_1",
          "name": "B_2_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_2_2",
          "name": "B_2_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "R": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "R_0_0",
          "name": "R_0_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_0_0_ap_vld",
          "name": "R_0_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_0_1",
          "name": "R_0_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_0_1_ap_vld",
          "name": "R_0_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_0_2",
          "name": "R_0_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_0_2_ap_vld",
          "name": "R_0_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_1_0",
          "name": "R_1_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_1_0_ap_vld",
          "name": "R_1_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_1_1",
          "name": "R_1_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_1_1_ap_vld",
          "name": "R_1_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_1_2",
          "name": "R_1_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_1_2_ap_vld",
          "name": "R_1_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_2_0",
          "name": "R_2_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_2_0_ap_vld",
          "name": "R_2_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_2_1",
          "name": "R_2_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_2_1_ap_vld",
          "name": "R_2_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_2_2",
          "name": "R_2_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "R_2_2_ap_vld",
          "name": "R_2_2_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top matrix_mult_3x3 -name matrix_mult_3x3"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrix_mult_3x3"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "15",
    "Latency": "14"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrix_mult_3x3",
    "Version": "1.0",
    "DisplayName": "Matrix_mult_3x3",
    "Revision": "2114373502",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrix_mult_3x3_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/multMatriz.c"],
    "Vhdl": [
      "impl\/vhdl\/matrix_mult_3x3_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/matrix_mult_3x3_mac_muladd_8ns_8ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/matrix_mult_3x3_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/matrix_mult_3x3_mux_32_8_1_1.vhd",
      "impl\/vhdl\/matrix_mult_3x3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrix_mult_3x3_flow_control_loop_pipe.v",
      "impl\/verilog\/matrix_mult_3x3_mac_muladd_8ns_8ns_16ns_16_4_1.v",
      "impl\/verilog\/matrix_mult_3x3_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/matrix_mult_3x3_mux_32_8_1_1.v",
      "impl\/verilog\/matrix_mult_3x3.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrix_mult_3x3.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_0_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_0_0": "DATA"},
      "ports": ["A_0_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_0_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_0_1": "DATA"},
      "ports": ["A_0_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_0_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_0_2": "DATA"},
      "ports": ["A_0_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_1_0": "DATA"},
      "ports": ["A_1_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_1_1": "DATA"},
      "ports": ["A_1_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_1_2": "DATA"},
      "ports": ["A_1_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_2_0": "DATA"},
      "ports": ["A_2_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_2_1": "DATA"},
      "ports": ["A_2_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"A_2_2": "DATA"},
      "ports": ["A_2_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B_0_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_0_0": "DATA"},
      "ports": ["B_0_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_0_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_0_1": "DATA"},
      "ports": ["B_0_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_0_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_0_2": "DATA"},
      "ports": ["B_0_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_1_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_1_0": "DATA"},
      "ports": ["B_1_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_1_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_1_1": "DATA"},
      "ports": ["B_1_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_1_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_1_2": "DATA"},
      "ports": ["B_1_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_2_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_2_0": "DATA"},
      "ports": ["B_2_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_2_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_2_1": "DATA"},
      "ports": ["B_2_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_2_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"B_2_2": "DATA"},
      "ports": ["B_2_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "R_0_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_0_0": "DATA"},
      "ports": ["R_0_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    },
    "R_0_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_0_1": "DATA"},
      "ports": ["R_0_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    },
    "R_0_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_0_2": "DATA"},
      "ports": ["R_0_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    },
    "R_1_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_1_0": "DATA"},
      "ports": ["R_1_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    },
    "R_1_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_1_1": "DATA"},
      "ports": ["R_1_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    },
    "R_1_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_1_2": "DATA"},
      "ports": ["R_1_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    },
    "R_2_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_2_0": "DATA"},
      "ports": ["R_2_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    },
    "R_2_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_2_1": "DATA"},
      "ports": ["R_2_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    },
    "R_2_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"R_2_2": "DATA"},
      "ports": ["R_2_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "R"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_0_0": {
      "dir": "in",
      "width": "8"
    },
    "A_0_1": {
      "dir": "in",
      "width": "8"
    },
    "A_0_2": {
      "dir": "in",
      "width": "8"
    },
    "A_1_0": {
      "dir": "in",
      "width": "8"
    },
    "A_1_1": {
      "dir": "in",
      "width": "8"
    },
    "A_1_2": {
      "dir": "in",
      "width": "8"
    },
    "A_2_0": {
      "dir": "in",
      "width": "8"
    },
    "A_2_1": {
      "dir": "in",
      "width": "8"
    },
    "A_2_2": {
      "dir": "in",
      "width": "8"
    },
    "B_0_0": {
      "dir": "in",
      "width": "8"
    },
    "B_0_1": {
      "dir": "in",
      "width": "8"
    },
    "B_0_2": {
      "dir": "in",
      "width": "8"
    },
    "B_1_0": {
      "dir": "in",
      "width": "8"
    },
    "B_1_1": {
      "dir": "in",
      "width": "8"
    },
    "B_1_2": {
      "dir": "in",
      "width": "8"
    },
    "B_2_0": {
      "dir": "in",
      "width": "8"
    },
    "B_2_1": {
      "dir": "in",
      "width": "8"
    },
    "B_2_2": {
      "dir": "in",
      "width": "8"
    },
    "R_0_0": {
      "dir": "out",
      "width": "16"
    },
    "R_0_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "R_0_1": {
      "dir": "out",
      "width": "16"
    },
    "R_0_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "R_0_2": {
      "dir": "out",
      "width": "16"
    },
    "R_0_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "R_1_0": {
      "dir": "out",
      "width": "16"
    },
    "R_1_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "R_1_1": {
      "dir": "out",
      "width": "16"
    },
    "R_1_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "R_1_2": {
      "dir": "out",
      "width": "16"
    },
    "R_1_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "R_2_0": {
      "dir": "out",
      "width": "16"
    },
    "R_2_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "R_2_1": {
      "dir": "out",
      "width": "16"
    },
    "R_2_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "R_2_2": {
      "dir": "out",
      "width": "16"
    },
    "R_2_2_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matrix_mult_3x3"},
    "Info": {"matrix_mult_3x3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrix_mult_3x3": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.771"
        },
        "Loops": [{
            "Name": "linha_loop_coluna_loop",
            "TripCount": "9",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1200",
          "UTIL_DSP": "~0",
          "FF": "293",
          "AVAIL_FF": "282000",
          "UTIL_FF": "~0",
          "LUT": "315",
          "AVAIL_LUT": "141000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "600",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-02 08:22:32 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
