#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar  9 01:12:22 2022
# Process ID: 1567560
# Current directory: /home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.runs/synth_1
# Command line: vivado -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: /home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.runs/synth_1/au_top_0.vds
# Journal file: /home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.runs/synth_1/vivado.jou
# Running On: jormungandr, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 12, Host memory: 84248 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1567655
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2599.945 ; gain = 0.000 ; free physical = 20914 ; free virtual = 66820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_2' [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_2.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_2' (2#1) [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_2.v:14]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (3#1) [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[0] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.945 ; gain = 0.000 ; free physical = 20756 ; free virtual = 66663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.945 ; gain = 0.000 ; free physical = 20752 ; free virtual = 66658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.945 ; gain = 0.000 ; free physical = 20752 ; free virtual = 66658
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.945 ; gain = 0.000 ; free physical = 20745 ; free virtual = 66651
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/constraint/io.xdc]
Finished Parsing XDC File [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/milselarch/SUTD/50-002/FPGA/alcrity/library/components/au.xdc]
Finished Parsing XDC File [/home/milselarch/SUTD/50-002/FPGA/alcrity/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.855 ; gain = 0.000 ; free physical = 21480 ; free virtual = 67386
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.855 ; gain = 0.000 ; free physical = 21478 ; free virtual = 67385
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21568 ; free virtual = 67475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21549 ; free virtual = 67455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21658 ; free virtual = 67565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21656 ; free virtual = 67564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design au_top_0 has an empty top module
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_led[13] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_led[12] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_led[11] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_led[10] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_led[9] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_led[8] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port io_led[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_led[0] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[0] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21653 ; free virtual = 67563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21536 ; free virtual = 67447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21536 ; free virtual = 67447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21535 ; free virtual = 67445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21535 ; free virtual = 67446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21535 ; free virtual = 67446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21535 ; free virtual = 67446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21535 ; free virtual = 67446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21535 ; free virtual = 67446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21535 ; free virtual = 67446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |IBUF  |     1|
|2     |OBUF  |    29|
|3     |OBUFT |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21535 ; free virtual = 67446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2663.855 ; gain = 0.000 ; free physical = 21590 ; free virtual = 67500
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.855 ; gain = 63.910 ; free physical = 21590 ; free virtual = 67500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.855 ; gain = 0.000 ; free physical = 21654 ; free virtual = 67565
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.855 ; gain = 0.000 ; free physical = 21617 ; free virtual = 67528
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 415c0b78
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.855 ; gain = 64.031 ; free physical = 21812 ; free virtual = 67723
INFO: [Common 17-1381] The checkpoint '/home/milselarch/SUTD/50-002/FPGA/1D/ALU/work/vivado/test_project/test_project.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 01:12:41 2022...
