/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* B */
.set B__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set B__0__MASK, 0x08
.set B__0__PC, CYREG_PRT0_PC3
.set B__0__PORT, 0
.set B__0__SHIFT, 3
.set B__AG, CYREG_PRT0_AG
.set B__AMUX, CYREG_PRT0_AMUX
.set B__BIE, CYREG_PRT0_BIE
.set B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set B__BYP, CYREG_PRT0_BYP
.set B__CTL, CYREG_PRT0_CTL
.set B__DM0, CYREG_PRT0_DM0
.set B__DM1, CYREG_PRT0_DM1
.set B__DM2, CYREG_PRT0_DM2
.set B__DR, CYREG_PRT0_DR
.set B__INP_DIS, CYREG_PRT0_INP_DIS
.set B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set B__LCD_EN, CYREG_PRT0_LCD_EN
.set B__MASK, 0x08
.set B__PORT, 0
.set B__PRT, CYREG_PRT0_PRT
.set B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set B__PS, CYREG_PRT0_PS
.set B__SHIFT, 3
.set B__SLW, CYREG_PRT0_SLW

/* G */
.set G__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set G__0__MASK, 0x04
.set G__0__PC, CYREG_PRT0_PC2
.set G__0__PORT, 0
.set G__0__SHIFT, 2
.set G__AG, CYREG_PRT0_AG
.set G__AMUX, CYREG_PRT0_AMUX
.set G__BIE, CYREG_PRT0_BIE
.set G__BIT_MASK, CYREG_PRT0_BIT_MASK
.set G__BYP, CYREG_PRT0_BYP
.set G__CTL, CYREG_PRT0_CTL
.set G__DM0, CYREG_PRT0_DM0
.set G__DM1, CYREG_PRT0_DM1
.set G__DM2, CYREG_PRT0_DM2
.set G__DR, CYREG_PRT0_DR
.set G__INP_DIS, CYREG_PRT0_INP_DIS
.set G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set G__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set G__LCD_EN, CYREG_PRT0_LCD_EN
.set G__MASK, 0x04
.set G__PORT, 0
.set G__PRT, CYREG_PRT0_PRT
.set G__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set G__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set G__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set G__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set G__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set G__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set G__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set G__PS, CYREG_PRT0_PS
.set G__SHIFT, 2
.set G__SLW, CYREG_PRT0_SLW

/* R */
.set R__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set R__0__MASK, 0x10
.set R__0__PC, CYREG_PRT0_PC4
.set R__0__PORT, 0
.set R__0__SHIFT, 4
.set R__AG, CYREG_PRT0_AG
.set R__AMUX, CYREG_PRT0_AMUX
.set R__BIE, CYREG_PRT0_BIE
.set R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set R__BYP, CYREG_PRT0_BYP
.set R__CTL, CYREG_PRT0_CTL
.set R__DM0, CYREG_PRT0_DM0
.set R__DM1, CYREG_PRT0_DM1
.set R__DM2, CYREG_PRT0_DM2
.set R__DR, CYREG_PRT0_DR
.set R__INP_DIS, CYREG_PRT0_INP_DIS
.set R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set R__LCD_EN, CYREG_PRT0_LCD_EN
.set R__MASK, 0x10
.set R__PORT, 0
.set R__PRT, CYREG_PRT0_PRT
.set R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set R__PS, CYREG_PRT0_PS
.set R__SHIFT, 4
.set R__SLW, CYREG_PRT0_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set LED__0__MASK, 0x80
.set LED__0__PC, CYREG_PRT1_PC7
.set LED__0__PORT, 1
.set LED__0__SHIFT, 7
.set LED__AG, CYREG_PRT1_AG
.set LED__AMUX, CYREG_PRT1_AMUX
.set LED__BIE, CYREG_PRT1_BIE
.set LED__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED__BYP, CYREG_PRT1_BYP
.set LED__CTL, CYREG_PRT1_CTL
.set LED__DM0, CYREG_PRT1_DM0
.set LED__DM1, CYREG_PRT1_DM1
.set LED__DM2, CYREG_PRT1_DM2
.set LED__DR, CYREG_PRT1_DR
.set LED__INP_DIS, CYREG_PRT1_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT1_LCD_EN
.set LED__MASK, 0x80
.set LED__PORT, 1
.set LED__PRT, CYREG_PRT1_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED__PS, CYREG_PRT1_PS
.set LED__SHIFT, 7
.set LED__SLW, CYREG_PRT1_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB13_F1

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_1__0__MASK, 0x08
.set Pin_1__0__PC, CYREG_PRT2_PC3
.set Pin_1__0__PORT, 2
.set Pin_1__0__SHIFT, 3
.set Pin_1__AG, CYREG_PRT2_AG
.set Pin_1__AMUX, CYREG_PRT2_AMUX
.set Pin_1__BIE, CYREG_PRT2_BIE
.set Pin_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_1__BYP, CYREG_PRT2_BYP
.set Pin_1__CTL, CYREG_PRT2_CTL
.set Pin_1__DM0, CYREG_PRT2_DM0
.set Pin_1__DM1, CYREG_PRT2_DM1
.set Pin_1__DM2, CYREG_PRT2_DM2
.set Pin_1__DR, CYREG_PRT2_DR
.set Pin_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_1__MASK, 0x08
.set Pin_1__PORT, 2
.set Pin_1__PRT, CYREG_PRT2_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_1__PS, CYREG_PRT2_PS
.set Pin_1__SHIFT, 3
.set Pin_1__SLW, CYREG_PRT2_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_2__0__MASK, 0x80
.set Pin_2__0__PC, CYREG_PRT0_PC7
.set Pin_2__0__PORT, 0
.set Pin_2__0__SHIFT, 7
.set Pin_2__AG, CYREG_PRT0_AG
.set Pin_2__AMUX, CYREG_PRT0_AMUX
.set Pin_2__BIE, CYREG_PRT0_BIE
.set Pin_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_2__BYP, CYREG_PRT0_BYP
.set Pin_2__CTL, CYREG_PRT0_CTL
.set Pin_2__DM0, CYREG_PRT0_DM0
.set Pin_2__DM1, CYREG_PRT0_DM1
.set Pin_2__DM2, CYREG_PRT0_DM2
.set Pin_2__DR, CYREG_PRT0_DR
.set Pin_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_2__MASK, 0x80
.set Pin_2__PORT, 0
.set Pin_2__PRT, CYREG_PRT0_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_2__PS, CYREG_PRT0_PS
.set Pin_2__SHIFT, 7
.set Pin_2__SLW, CYREG_PRT0_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Pin_3__0__MASK, 0x20
.set Pin_3__0__PC, CYREG_PRT2_PC5
.set Pin_3__0__PORT, 2
.set Pin_3__0__SHIFT, 5
.set Pin_3__AG, CYREG_PRT2_AG
.set Pin_3__AMUX, CYREG_PRT2_AMUX
.set Pin_3__BIE, CYREG_PRT2_BIE
.set Pin_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_3__BYP, CYREG_PRT2_BYP
.set Pin_3__CTL, CYREG_PRT2_CTL
.set Pin_3__DM0, CYREG_PRT2_DM0
.set Pin_3__DM1, CYREG_PRT2_DM1
.set Pin_3__DM2, CYREG_PRT2_DM2
.set Pin_3__DR, CYREG_PRT2_DR
.set Pin_3__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_3__MASK, 0x20
.set Pin_3__PORT, 2
.set Pin_3__PRT, CYREG_PRT2_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_3__PS, CYREG_PRT2_PS
.set Pin_3__SHIFT, 5
.set Pin_3__SLW, CYREG_PRT2_SLW

/* TIA_1 */
.set TIA_1_SC__BST, CYREG_SC2_BST
.set TIA_1_SC__CLK, CYREG_SC2_CLK
.set TIA_1_SC__CMPINV, CYREG_SC_CMPINV
.set TIA_1_SC__CMPINV_MASK, 0x04
.set TIA_1_SC__CPTR, CYREG_SC_CPTR
.set TIA_1_SC__CPTR_MASK, 0x04
.set TIA_1_SC__CR0, CYREG_SC2_CR0
.set TIA_1_SC__CR1, CYREG_SC2_CR1
.set TIA_1_SC__CR2, CYREG_SC2_CR2
.set TIA_1_SC__MSK, CYREG_SC_MSK
.set TIA_1_SC__MSK_MASK, 0x04
.set TIA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set TIA_1_SC__PM_ACT_MSK, 0x04
.set TIA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set TIA_1_SC__PM_STBY_MSK, 0x04
.set TIA_1_SC__SR, CYREG_SC_SR
.set TIA_1_SC__SR_MASK, 0x04
.set TIA_1_SC__SW0, CYREG_SC2_SW0
.set TIA_1_SC__SW10, CYREG_SC2_SW10
.set TIA_1_SC__SW2, CYREG_SC2_SW2
.set TIA_1_SC__SW3, CYREG_SC2_SW3
.set TIA_1_SC__SW4, CYREG_SC2_SW4
.set TIA_1_SC__SW6, CYREG_SC2_SW6
.set TIA_1_SC__SW7, CYREG_SC2_SW7
.set TIA_1_SC__SW8, CYREG_SC2_SW8
.set TIA_1_SC__WRK1, CYREG_SC_WRK1
.set TIA_1_SC__WRK1_MASK, 0x04

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* servo */
.set servo__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set servo__0__MASK, 0x10
.set servo__0__PC, CYREG_PRT2_PC4
.set servo__0__PORT, 2
.set servo__0__SHIFT, 4
.set servo__AG, CYREG_PRT2_AG
.set servo__AMUX, CYREG_PRT2_AMUX
.set servo__BIE, CYREG_PRT2_BIE
.set servo__BIT_MASK, CYREG_PRT2_BIT_MASK
.set servo__BYP, CYREG_PRT2_BYP
.set servo__CTL, CYREG_PRT2_CTL
.set servo__DM0, CYREG_PRT2_DM0
.set servo__DM1, CYREG_PRT2_DM1
.set servo__DM2, CYREG_PRT2_DM2
.set servo__DR, CYREG_PRT2_DR
.set servo__INP_DIS, CYREG_PRT2_INP_DIS
.set servo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set servo__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set servo__LCD_EN, CYREG_PRT2_LCD_EN
.set servo__MASK, 0x10
.set servo__PORT, 2
.set servo__PRT, CYREG_PRT2_PRT
.set servo__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set servo__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set servo__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set servo__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set servo__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set servo__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set servo__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set servo__PS, CYREG_PRT2_PS
.set servo__SHIFT, 4
.set servo__SLW, CYREG_PRT2_SLW

/* Echo_l */
.set Echo_l__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Echo_l__0__MASK, 0x04
.set Echo_l__0__PC, CYREG_PRT12_PC2
.set Echo_l__0__PORT, 12
.set Echo_l__0__SHIFT, 2
.set Echo_l__AG, CYREG_PRT12_AG
.set Echo_l__BIE, CYREG_PRT12_BIE
.set Echo_l__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Echo_l__BYP, CYREG_PRT12_BYP
.set Echo_l__DM0, CYREG_PRT12_DM0
.set Echo_l__DM1, CYREG_PRT12_DM1
.set Echo_l__DM2, CYREG_PRT12_DM2
.set Echo_l__DR, CYREG_PRT12_DR
.set Echo_l__INP_DIS, CYREG_PRT12_INP_DIS
.set Echo_l__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Echo_l__MASK, 0x04
.set Echo_l__PORT, 12
.set Echo_l__PRT, CYREG_PRT12_PRT
.set Echo_l__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Echo_l__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Echo_l__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Echo_l__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Echo_l__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Echo_l__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Echo_l__PS, CYREG_PRT12_PS
.set Echo_l__SHIFT, 2
.set Echo_l__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Echo_l__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Echo_l__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Echo_l__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Echo_l__SLW, CYREG_PRT12_SLW

/* Echo_r */
.set Echo_r__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Echo_r__0__MASK, 0x02
.set Echo_r__0__PC, CYREG_PRT0_PC1
.set Echo_r__0__PORT, 0
.set Echo_r__0__SHIFT, 1
.set Echo_r__AG, CYREG_PRT0_AG
.set Echo_r__AMUX, CYREG_PRT0_AMUX
.set Echo_r__BIE, CYREG_PRT0_BIE
.set Echo_r__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Echo_r__BYP, CYREG_PRT0_BYP
.set Echo_r__CTL, CYREG_PRT0_CTL
.set Echo_r__DM0, CYREG_PRT0_DM0
.set Echo_r__DM1, CYREG_PRT0_DM1
.set Echo_r__DM2, CYREG_PRT0_DM2
.set Echo_r__DR, CYREG_PRT0_DR
.set Echo_r__INP_DIS, CYREG_PRT0_INP_DIS
.set Echo_r__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Echo_r__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Echo_r__LCD_EN, CYREG_PRT0_LCD_EN
.set Echo_r__MASK, 0x02
.set Echo_r__PORT, 0
.set Echo_r__PRT, CYREG_PRT0_PRT
.set Echo_r__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Echo_r__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Echo_r__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Echo_r__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Echo_r__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Echo_r__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Echo_r__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Echo_r__PS, CYREG_PRT0_PS
.set Echo_r__SHIFT, 1
.set Echo_r__SLW, CYREG_PRT0_SLW

/* PWM_lw */
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_lw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_lw_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_lw_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_lw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_lw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_lw_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set PWM_lw_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_lw_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_lw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_lw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set PWM_lw_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_lw_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_lw_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_lw_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_lw_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_lw_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set PWM_lw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_lw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_lw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_lw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_lw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_lw_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_lw_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* PWM_rw */
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_rw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_rw_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_rw_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_rw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_rw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_rw_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_rw_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_rw_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_rw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_rw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PWM_rw_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_rw_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_rw_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_rw_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_rw_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_rw_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PWM_rw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_rw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_rw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_rw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_rw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_rw_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_rw_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* dir_lw */
.set dir_lw__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set dir_lw__0__MASK, 0x40
.set dir_lw__0__PC, CYREG_PRT1_PC6
.set dir_lw__0__PORT, 1
.set dir_lw__0__SHIFT, 6
.set dir_lw__AG, CYREG_PRT1_AG
.set dir_lw__AMUX, CYREG_PRT1_AMUX
.set dir_lw__BIE, CYREG_PRT1_BIE
.set dir_lw__BIT_MASK, CYREG_PRT1_BIT_MASK
.set dir_lw__BYP, CYREG_PRT1_BYP
.set dir_lw__CTL, CYREG_PRT1_CTL
.set dir_lw__DM0, CYREG_PRT1_DM0
.set dir_lw__DM1, CYREG_PRT1_DM1
.set dir_lw__DM2, CYREG_PRT1_DM2
.set dir_lw__DR, CYREG_PRT1_DR
.set dir_lw__INP_DIS, CYREG_PRT1_INP_DIS
.set dir_lw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set dir_lw__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set dir_lw__LCD_EN, CYREG_PRT1_LCD_EN
.set dir_lw__MASK, 0x40
.set dir_lw__PORT, 1
.set dir_lw__PRT, CYREG_PRT1_PRT
.set dir_lw__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set dir_lw__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set dir_lw__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set dir_lw__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set dir_lw__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set dir_lw__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set dir_lw__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set dir_lw__PS, CYREG_PRT1_PS
.set dir_lw__SHIFT, 6
.set dir_lw__SLW, CYREG_PRT1_SLW

/* dir_rw */
.set dir_rw__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set dir_rw__0__MASK, 0x01
.set dir_rw__0__PC, CYREG_PRT3_PC0
.set dir_rw__0__PORT, 3
.set dir_rw__0__SHIFT, 0
.set dir_rw__AG, CYREG_PRT3_AG
.set dir_rw__AMUX, CYREG_PRT3_AMUX
.set dir_rw__BIE, CYREG_PRT3_BIE
.set dir_rw__BIT_MASK, CYREG_PRT3_BIT_MASK
.set dir_rw__BYP, CYREG_PRT3_BYP
.set dir_rw__CTL, CYREG_PRT3_CTL
.set dir_rw__DM0, CYREG_PRT3_DM0
.set dir_rw__DM1, CYREG_PRT3_DM1
.set dir_rw__DM2, CYREG_PRT3_DM2
.set dir_rw__DR, CYREG_PRT3_DR
.set dir_rw__INP_DIS, CYREG_PRT3_INP_DIS
.set dir_rw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set dir_rw__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set dir_rw__LCD_EN, CYREG_PRT3_LCD_EN
.set dir_rw__MASK, 0x01
.set dir_rw__PORT, 3
.set dir_rw__PRT, CYREG_PRT3_PRT
.set dir_rw__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set dir_rw__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set dir_rw__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set dir_rw__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set dir_rw__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set dir_rw__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set dir_rw__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set dir_rw__PS, CYREG_PRT3_PS
.set dir_rw__SHIFT, 0
.set dir_rw__SLW, CYREG_PRT3_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x04
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x10
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x10

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x05
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x20
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x20

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x06
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x40
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x40

/* Echo_fl */
.set Echo_fl__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Echo_fl__0__MASK, 0x02
.set Echo_fl__0__PC, CYREG_PRT12_PC1
.set Echo_fl__0__PORT, 12
.set Echo_fl__0__SHIFT, 1
.set Echo_fl__AG, CYREG_PRT12_AG
.set Echo_fl__BIE, CYREG_PRT12_BIE
.set Echo_fl__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Echo_fl__BYP, CYREG_PRT12_BYP
.set Echo_fl__DM0, CYREG_PRT12_DM0
.set Echo_fl__DM1, CYREG_PRT12_DM1
.set Echo_fl__DM2, CYREG_PRT12_DM2
.set Echo_fl__DR, CYREG_PRT12_DR
.set Echo_fl__INP_DIS, CYREG_PRT12_INP_DIS
.set Echo_fl__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Echo_fl__MASK, 0x02
.set Echo_fl__PORT, 12
.set Echo_fl__PRT, CYREG_PRT12_PRT
.set Echo_fl__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Echo_fl__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Echo_fl__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Echo_fl__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Echo_fl__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Echo_fl__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Echo_fl__PS, CYREG_PRT12_PS
.set Echo_fl__SHIFT, 1
.set Echo_fl__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Echo_fl__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Echo_fl__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Echo_fl__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Echo_fl__SLW, CYREG_PRT12_SLW

/* Echo_fr */
.set Echo_fr__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Echo_fr__0__MASK, 0x40
.set Echo_fr__0__PC, CYREG_PRT0_PC6
.set Echo_fr__0__PORT, 0
.set Echo_fr__0__SHIFT, 6
.set Echo_fr__AG, CYREG_PRT0_AG
.set Echo_fr__AMUX, CYREG_PRT0_AMUX
.set Echo_fr__BIE, CYREG_PRT0_BIE
.set Echo_fr__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Echo_fr__BYP, CYREG_PRT0_BYP
.set Echo_fr__CTL, CYREG_PRT0_CTL
.set Echo_fr__DM0, CYREG_PRT0_DM0
.set Echo_fr__DM1, CYREG_PRT0_DM1
.set Echo_fr__DM2, CYREG_PRT0_DM2
.set Echo_fr__DR, CYREG_PRT0_DR
.set Echo_fr__INP_DIS, CYREG_PRT0_INP_DIS
.set Echo_fr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Echo_fr__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Echo_fr__LCD_EN, CYREG_PRT0_LCD_EN
.set Echo_fr__MASK, 0x40
.set Echo_fr__PORT, 0
.set Echo_fr__PRT, CYREG_PRT0_PRT
.set Echo_fr__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Echo_fr__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Echo_fr__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Echo_fr__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Echo_fr__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Echo_fr__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Echo_fr__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Echo_fr__PS, CYREG_PRT0_PS
.set Echo_fr__SHIFT, 6
.set Echo_fr__SLW, CYREG_PRT0_SLW

/* IDAC8_1 */
.set IDAC8_1_viDAC8__CR0, CYREG_DAC0_CR0
.set IDAC8_1_viDAC8__CR1, CYREG_DAC0_CR1
.set IDAC8_1_viDAC8__D, CYREG_DAC0_D
.set IDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_1_viDAC8__PM_ACT_MSK, 0x01
.set IDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_1_viDAC8__PM_STBY_MSK, 0x01
.set IDAC8_1_viDAC8__STROBE, CYREG_DAC0_STROBE
.set IDAC8_1_viDAC8__SW0, CYREG_DAC0_SW0
.set IDAC8_1_viDAC8__SW2, CYREG_DAC0_SW2
.set IDAC8_1_viDAC8__SW3, CYREG_DAC0_SW3
.set IDAC8_1_viDAC8__SW4, CYREG_DAC0_SW4
.set IDAC8_1_viDAC8__TR, CYREG_DAC0_TR
.set IDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set IDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set IDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set IDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set IDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set IDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set IDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set IDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set IDAC8_1_viDAC8__TST, CYREG_DAC0_TST

/* Timer_1 */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_1_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC2_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC2_TST

/* isr_Key */
.set isr_Key__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Key__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Key__INTC_MASK, 0x02
.set isr_Key__INTC_NUMBER, 1
.set isr_Key__INTC_PRIOR_NUM, 7
.set isr_Key__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_Key__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Key__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* step_lw */
.set step_lw__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set step_lw__0__MASK, 0x20
.set step_lw__0__PC, CYREG_PRT1_PC5
.set step_lw__0__PORT, 1
.set step_lw__0__SHIFT, 5
.set step_lw__AG, CYREG_PRT1_AG
.set step_lw__AMUX, CYREG_PRT1_AMUX
.set step_lw__BIE, CYREG_PRT1_BIE
.set step_lw__BIT_MASK, CYREG_PRT1_BIT_MASK
.set step_lw__BYP, CYREG_PRT1_BYP
.set step_lw__CTL, CYREG_PRT1_CTL
.set step_lw__DM0, CYREG_PRT1_DM0
.set step_lw__DM1, CYREG_PRT1_DM1
.set step_lw__DM2, CYREG_PRT1_DM2
.set step_lw__DR, CYREG_PRT1_DR
.set step_lw__INP_DIS, CYREG_PRT1_INP_DIS
.set step_lw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set step_lw__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set step_lw__LCD_EN, CYREG_PRT1_LCD_EN
.set step_lw__MASK, 0x20
.set step_lw__PORT, 1
.set step_lw__PRT, CYREG_PRT1_PRT
.set step_lw__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set step_lw__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set step_lw__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set step_lw__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set step_lw__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set step_lw__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set step_lw__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set step_lw__PS, CYREG_PRT1_PS
.set step_lw__SHIFT, 5
.set step_lw__SLW, CYREG_PRT1_SLW

/* step_rw */
.set step_rw__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set step_rw__0__MASK, 0x02
.set step_rw__0__PC, CYREG_PRT3_PC1
.set step_rw__0__PORT, 3
.set step_rw__0__SHIFT, 1
.set step_rw__AG, CYREG_PRT3_AG
.set step_rw__AMUX, CYREG_PRT3_AMUX
.set step_rw__BIE, CYREG_PRT3_BIE
.set step_rw__BIT_MASK, CYREG_PRT3_BIT_MASK
.set step_rw__BYP, CYREG_PRT3_BYP
.set step_rw__CTL, CYREG_PRT3_CTL
.set step_rw__DM0, CYREG_PRT3_DM0
.set step_rw__DM1, CYREG_PRT3_DM1
.set step_rw__DM2, CYREG_PRT3_DM2
.set step_rw__DR, CYREG_PRT3_DR
.set step_rw__INP_DIS, CYREG_PRT3_INP_DIS
.set step_rw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set step_rw__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set step_rw__LCD_EN, CYREG_PRT3_LCD_EN
.set step_rw__MASK, 0x02
.set step_rw__PORT, 3
.set step_rw__PRT, CYREG_PRT3_PRT
.set step_rw__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set step_rw__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set step_rw__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set step_rw__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set step_rw__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set step_rw__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set step_rw__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set step_rw__PS, CYREG_PRT3_PS
.set step_rw__SHIFT, 1
.set step_rw__SLW, CYREG_PRT3_SLW

/* PWM_lift */
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_lift_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_lift_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_lift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_lift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_lift_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PWM_lift_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_lift_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set PWM_lift_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_lift_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_lift_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_lift_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_lift_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_lift_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set PWM_lift_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_lift_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_lift_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_lift_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_lift_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_lift_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_lift_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* dir_lift */
.set dir_lift__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set dir_lift__0__MASK, 0x01
.set dir_lift__0__PC, CYREG_PRT2_PC0
.set dir_lift__0__PORT, 2
.set dir_lift__0__SHIFT, 0
.set dir_lift__AG, CYREG_PRT2_AG
.set dir_lift__AMUX, CYREG_PRT2_AMUX
.set dir_lift__BIE, CYREG_PRT2_BIE
.set dir_lift__BIT_MASK, CYREG_PRT2_BIT_MASK
.set dir_lift__BYP, CYREG_PRT2_BYP
.set dir_lift__CTL, CYREG_PRT2_CTL
.set dir_lift__DM0, CYREG_PRT2_DM0
.set dir_lift__DM1, CYREG_PRT2_DM1
.set dir_lift__DM2, CYREG_PRT2_DM2
.set dir_lift__DR, CYREG_PRT2_DR
.set dir_lift__INP_DIS, CYREG_PRT2_INP_DIS
.set dir_lift__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set dir_lift__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set dir_lift__LCD_EN, CYREG_PRT2_LCD_EN
.set dir_lift__MASK, 0x01
.set dir_lift__PORT, 2
.set dir_lift__PRT, CYREG_PRT2_PRT
.set dir_lift__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set dir_lift__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set dir_lift__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set dir_lift__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set dir_lift__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set dir_lift__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set dir_lift__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set dir_lift__PS, CYREG_PRT2_PS
.set dir_lift__SHIFT, 0
.set dir_lift__SLW, CYREG_PRT2_SLW

/* Trigger_l */
.set Trigger_l__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Trigger_l__0__MASK, 0x04
.set Trigger_l__0__PC, CYREG_PRT1_PC2
.set Trigger_l__0__PORT, 1
.set Trigger_l__0__SHIFT, 2
.set Trigger_l__AG, CYREG_PRT1_AG
.set Trigger_l__AMUX, CYREG_PRT1_AMUX
.set Trigger_l__BIE, CYREG_PRT1_BIE
.set Trigger_l__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Trigger_l__BYP, CYREG_PRT1_BYP
.set Trigger_l__CTL, CYREG_PRT1_CTL
.set Trigger_l__DM0, CYREG_PRT1_DM0
.set Trigger_l__DM1, CYREG_PRT1_DM1
.set Trigger_l__DM2, CYREG_PRT1_DM2
.set Trigger_l__DR, CYREG_PRT1_DR
.set Trigger_l__INP_DIS, CYREG_PRT1_INP_DIS
.set Trigger_l__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Trigger_l__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Trigger_l__LCD_EN, CYREG_PRT1_LCD_EN
.set Trigger_l__MASK, 0x04
.set Trigger_l__PORT, 1
.set Trigger_l__PRT, CYREG_PRT1_PRT
.set Trigger_l__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Trigger_l__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Trigger_l__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Trigger_l__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Trigger_l__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Trigger_l__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Trigger_l__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Trigger_l__PS, CYREG_PRT1_PS
.set Trigger_l__SHIFT, 2
.set Trigger_l__SLW, CYREG_PRT1_SLW

/* Trigger_r */
.set Trigger_r__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Trigger_r__0__MASK, 0x01
.set Trigger_r__0__PC, CYREG_PRT0_PC0
.set Trigger_r__0__PORT, 0
.set Trigger_r__0__SHIFT, 0
.set Trigger_r__AG, CYREG_PRT0_AG
.set Trigger_r__AMUX, CYREG_PRT0_AMUX
.set Trigger_r__BIE, CYREG_PRT0_BIE
.set Trigger_r__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Trigger_r__BYP, CYREG_PRT0_BYP
.set Trigger_r__CTL, CYREG_PRT0_CTL
.set Trigger_r__DM0, CYREG_PRT0_DM0
.set Trigger_r__DM1, CYREG_PRT0_DM1
.set Trigger_r__DM2, CYREG_PRT0_DM2
.set Trigger_r__DR, CYREG_PRT0_DR
.set Trigger_r__INP_DIS, CYREG_PRT0_INP_DIS
.set Trigger_r__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Trigger_r__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Trigger_r__LCD_EN, CYREG_PRT0_LCD_EN
.set Trigger_r__MASK, 0x01
.set Trigger_r__PORT, 0
.set Trigger_r__PRT, CYREG_PRT0_PRT
.set Trigger_r__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Trigger_r__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Trigger_r__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Trigger_r__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Trigger_r__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Trigger_r__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Trigger_r__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Trigger_r__PS, CYREG_PRT0_PS
.set Trigger_r__SHIFT, 0
.set Trigger_r__SLW, CYREG_PRT0_SLW

/* step_lift */
.set step_lift__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set step_lift__0__MASK, 0x02
.set step_lift__0__PC, CYREG_PRT2_PC1
.set step_lift__0__PORT, 2
.set step_lift__0__SHIFT, 1
.set step_lift__AG, CYREG_PRT2_AG
.set step_lift__AMUX, CYREG_PRT2_AMUX
.set step_lift__BIE, CYREG_PRT2_BIE
.set step_lift__BIT_MASK, CYREG_PRT2_BIT_MASK
.set step_lift__BYP, CYREG_PRT2_BYP
.set step_lift__CTL, CYREG_PRT2_CTL
.set step_lift__DM0, CYREG_PRT2_DM0
.set step_lift__DM1, CYREG_PRT2_DM1
.set step_lift__DM2, CYREG_PRT2_DM2
.set step_lift__DR, CYREG_PRT2_DR
.set step_lift__INP_DIS, CYREG_PRT2_INP_DIS
.set step_lift__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set step_lift__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set step_lift__LCD_EN, CYREG_PRT2_LCD_EN
.set step_lift__MASK, 0x02
.set step_lift__PORT, 2
.set step_lift__PRT, CYREG_PRT2_PRT
.set step_lift__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set step_lift__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set step_lift__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set step_lift__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set step_lift__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set step_lift__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set step_lift__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set step_lift__PS, CYREG_PRT2_PS
.set step_lift__SHIFT, 1
.set step_lift__SLW, CYREG_PRT2_SLW

/* Photodiode */
.set Photodiode__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Photodiode__0__MASK, 0x10
.set Photodiode__0__PC, CYREG_PRT1_PC4
.set Photodiode__0__PORT, 1
.set Photodiode__0__SHIFT, 4
.set Photodiode__AG, CYREG_PRT1_AG
.set Photodiode__AMUX, CYREG_PRT1_AMUX
.set Photodiode__BIE, CYREG_PRT1_BIE
.set Photodiode__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Photodiode__BYP, CYREG_PRT1_BYP
.set Photodiode__CTL, CYREG_PRT1_CTL
.set Photodiode__DM0, CYREG_PRT1_DM0
.set Photodiode__DM1, CYREG_PRT1_DM1
.set Photodiode__DM2, CYREG_PRT1_DM2
.set Photodiode__DR, CYREG_PRT1_DR
.set Photodiode__INP_DIS, CYREG_PRT1_INP_DIS
.set Photodiode__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Photodiode__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Photodiode__LCD_EN, CYREG_PRT1_LCD_EN
.set Photodiode__MASK, 0x10
.set Photodiode__PORT, 1
.set Photodiode__PRT, CYREG_PRT1_PRT
.set Photodiode__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Photodiode__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Photodiode__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Photodiode__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Photodiode__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Photodiode__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Photodiode__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Photodiode__PS, CYREG_PRT1_PS
.set Photodiode__SHIFT, 4
.set Photodiode__SLW, CYREG_PRT1_SLW

/* Trigger_fl */
.set Trigger_fl__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Trigger_fl__0__MASK, 0x01
.set Trigger_fl__0__PC, CYREG_PRT12_PC0
.set Trigger_fl__0__PORT, 12
.set Trigger_fl__0__SHIFT, 0
.set Trigger_fl__AG, CYREG_PRT12_AG
.set Trigger_fl__BIE, CYREG_PRT12_BIE
.set Trigger_fl__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Trigger_fl__BYP, CYREG_PRT12_BYP
.set Trigger_fl__DM0, CYREG_PRT12_DM0
.set Trigger_fl__DM1, CYREG_PRT12_DM1
.set Trigger_fl__DM2, CYREG_PRT12_DM2
.set Trigger_fl__DR, CYREG_PRT12_DR
.set Trigger_fl__INP_DIS, CYREG_PRT12_INP_DIS
.set Trigger_fl__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Trigger_fl__MASK, 0x01
.set Trigger_fl__PORT, 12
.set Trigger_fl__PRT, CYREG_PRT12_PRT
.set Trigger_fl__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Trigger_fl__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Trigger_fl__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Trigger_fl__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Trigger_fl__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Trigger_fl__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Trigger_fl__PS, CYREG_PRT12_PS
.set Trigger_fl__SHIFT, 0
.set Trigger_fl__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Trigger_fl__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Trigger_fl__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Trigger_fl__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Trigger_fl__SLW, CYREG_PRT12_SLW

/* Trigger_fr */
.set Trigger_fr__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Trigger_fr__0__MASK, 0x20
.set Trigger_fr__0__PC, CYREG_PRT0_PC5
.set Trigger_fr__0__PORT, 0
.set Trigger_fr__0__SHIFT, 5
.set Trigger_fr__AG, CYREG_PRT0_AG
.set Trigger_fr__AMUX, CYREG_PRT0_AMUX
.set Trigger_fr__BIE, CYREG_PRT0_BIE
.set Trigger_fr__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Trigger_fr__BYP, CYREG_PRT0_BYP
.set Trigger_fr__CTL, CYREG_PRT0_CTL
.set Trigger_fr__DM0, CYREG_PRT0_DM0
.set Trigger_fr__DM1, CYREG_PRT0_DM1
.set Trigger_fr__DM2, CYREG_PRT0_DM2
.set Trigger_fr__DR, CYREG_PRT0_DR
.set Trigger_fr__INP_DIS, CYREG_PRT0_INP_DIS
.set Trigger_fr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Trigger_fr__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Trigger_fr__LCD_EN, CYREG_PRT0_LCD_EN
.set Trigger_fr__MASK, 0x20
.set Trigger_fr__PORT, 0
.set Trigger_fr__PRT, CYREG_PRT0_PRT
.set Trigger_fr__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Trigger_fr__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Trigger_fr__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Trigger_fr__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Trigger_fr__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Trigger_fr__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Trigger_fr__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Trigger_fr__PS, CYREG_PRT0_PS
.set Trigger_fr__SHIFT, 5
.set Trigger_fr__SLW, CYREG_PRT0_SLW

/* isr_uart_rx */
.set isr_uart_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_uart_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_uart_rx__INTC_MASK, 0x04
.set isr_uart_rx__INTC_NUMBER, 2
.set isr_uart_rx__INTC_PRIOR_NUM, 7
.set isr_uart_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_uart_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_uart_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x02
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x04
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x04

/* ADC_DelSig_1 */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* Counter_left */
.set Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Counter_left_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Counter_left_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Counter_left_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Counter_left_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Counter_left_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Counter_left_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Counter_left_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Counter_left_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Counter_left_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Counter_left_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Counter_left_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Counter_left_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Counter_left_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Counter_left_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Counter_left_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Counter_left_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Counter_left_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Counter_left_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Counter_left_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Counter_left_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Counter_left_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Counter_left_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Counter_left_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Counter_left_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Counter_left_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Counter_left_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_left_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Counter_left_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_left_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_left_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_left_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_left_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Counter_left_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Counter_left_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_left_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_left_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_left_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_left_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_left_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_left_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_left_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set Counter_left_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Counter_left_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* Counter_lift */
.set Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Counter_lift_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set Counter_lift_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set Counter_lift_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Counter_lift_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set Counter_lift_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set Counter_lift_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_lift_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_lift_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Counter_lift_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set Counter_lift_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set Counter_lift_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Counter_lift_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set Counter_lift_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set Counter_lift_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Counter_lift_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Counter_lift_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set Counter_lift_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set Counter_lift_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Counter_lift_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Counter_lift_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set Counter_lift_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_lift_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_lift_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_lift_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_lift_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_lift_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_lift_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_lift_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_lift_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_lift_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_lift_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_lift_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Counter_lift_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Counter_lift_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Counter_lift_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Counter_lift_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set Counter_lift_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set Counter_lift_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB15_ST

/* Start_switch */
.set Start_switch__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Start_switch__0__MASK, 0x04
.set Start_switch__0__PC, CYREG_PRT2_PC2
.set Start_switch__0__PORT, 2
.set Start_switch__0__SHIFT, 2
.set Start_switch__AG, CYREG_PRT2_AG
.set Start_switch__AMUX, CYREG_PRT2_AMUX
.set Start_switch__BIE, CYREG_PRT2_BIE
.set Start_switch__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Start_switch__BYP, CYREG_PRT2_BYP
.set Start_switch__CTL, CYREG_PRT2_CTL
.set Start_switch__DM0, CYREG_PRT2_DM0
.set Start_switch__DM1, CYREG_PRT2_DM1
.set Start_switch__DM2, CYREG_PRT2_DM2
.set Start_switch__DR, CYREG_PRT2_DR
.set Start_switch__INP_DIS, CYREG_PRT2_INP_DIS
.set Start_switch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Start_switch__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Start_switch__LCD_EN, CYREG_PRT2_LCD_EN
.set Start_switch__MASK, 0x04
.set Start_switch__PORT, 2
.set Start_switch__PRT, CYREG_PRT2_PRT
.set Start_switch__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Start_switch__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Start_switch__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Start_switch__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Start_switch__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Start_switch__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Start_switch__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Start_switch__PS, CYREG_PRT2_PS
.set Start_switch__SHIFT, 2
.set Start_switch__SLW, CYREG_PRT2_SLW

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* Control_Reg_3 */
.set Control_Reg_3_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_3_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Reg_3_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Reg_3_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Reg_3_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Control_Reg_4 */
.set Control_Reg_4_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_4_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_4_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_4_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Control_Reg_4_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Control_Reg_4_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Control_Reg_4_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Control_Reg_4_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Control_Reg_4_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_Reg_4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_Reg_4_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* Counter_right */
.set Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Counter_right_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Counter_right_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Counter_right_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Counter_right_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Counter_right_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Counter_right_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Counter_right_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Counter_right_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Counter_right_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Counter_right_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Counter_right_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Counter_right_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Counter_right_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Counter_right_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Counter_right_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Counter_right_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Counter_right_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Counter_right_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Counter_right_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_right_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Counter_right_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Counter_right_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Counter_right_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_right_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_right_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Counter_right_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_right_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_right_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_right_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_right_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_right_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Counter_right_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_right_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_right_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_right_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_right_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_right_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_right_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_right_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Counter_right_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_right_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_right_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_right_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_right_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_right_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x100
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000006
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
