{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1700085183127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1700085183127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 01:23:02 2023 " "Processing started: Thu Nov 16 01:23:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1700085183127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1700085183127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off l3 -c l3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off l3 -c l3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1700085183127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1700085183268 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "l3 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"l3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1700085183268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1700085183330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1700085183330 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1700085183502 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1700085183517 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1700085183923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1700085183923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1700085183923 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1700085183923 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 461 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1700085183923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 462 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1700085183923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 463 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1700085183923 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1700085183923 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "l3.sdc " "Synopsys Design Constraints File file not found: 'l3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1700085184048 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1700085184048 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1700085184048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~8 " "Destination node counter9:inst2\|count~8" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~7 " "Destination node counter9:inst2\|count~7" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~6 " "Destination node counter9:inst2\|count~6" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~5 " "Destination node counter9:inst2\|count~5" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~4 " "Destination node counter9:inst2\|count~4" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~3 " "Destination node counter9:inst2\|count~3" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~2 " "Destination node counter9:inst2\|count~2" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~1 " "Destination node counter9:inst2\|count~1" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1700085184079 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk50 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "l3.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 584 288 456 600 "clk50" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1700085184079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter9:inst2\|Equal0  " "Automatically promoted node counter9:inst2\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1700085184079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~20 " "Destination node counter9:inst2\|count~20" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700085184079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1700085184079 ""}  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 12 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1700085184079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1700085184157 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1700085184157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1700085184157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1700085184157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1700085184157 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1700085184173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1700085184173 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1700085184173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1700085184173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1700085184173 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1700085184173 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700085184173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1700085185920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700085186060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1700085186060 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1700085186684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700085186684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1700085187090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1700085188088 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1700085188088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700085188541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1700085188556 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1700085188556 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1700085188572 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO 0 " "Pin \"GPIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1700085188572 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1700085188572 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1700085188728 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1700085188759 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1700085188915 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700085189243 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1700085189274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 7/Desktop/New folder/output_files/l3.fit.smsg " "Generated suppressed messages file C:/Users/DLD lab 7/Desktop/New folder/output_files/l3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1700085189383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1700085189570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 01:23:09 2023 " "Processing ended: Thu Nov 16 01:23:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1700085189570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1700085189570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1700085189570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700085189570 ""}
