# VHDL_samples

This is NOT a project but merely a collection of the exams for a course I took back in my bachelor programme.

Source codes may be uncommented or commented in Italian or in a relatively broken English.
