mkdir -p results/asap7/riscv_v/base/
echo 5555.0 > results/asap7/riscv_v/base/clock_period.txt
mkdir -p ./results/asap7/riscv_v/base ./logs/asap7/riscv_v/base ./reports/asap7/riscv_v/base ./objects/asap7/riscv_v/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v/base/clock_period.txt
Setting clock period to 5555.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v'.
64.1. Analyzing design hierarchy..
64.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_memory'.
64.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_execute'.
64.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_decode'.
64.5. Analyzing design hierarchy..
64.6. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf'.
64.7. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf_ctrl'.
64.8. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
64.9. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr_ctrl'.
64.10. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_ctrl'.
64.11. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_swizzle'.
Warning: Replacing memory \data_swizzle with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_swizzle.v:32
64.12. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bypass'.
64.13. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_decode_element'.
Warning: Replacing memory \valid_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_decode_element.v:262
Warning: Replacing memory \merge_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_decode_element.v:234
Warning: Replacing memory \is_reduct_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_decode_element.v:177
64.14. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_exe_alu'.
64.15. Analyzing design hierarchy..
64.16. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_permutation_ALU'.
64.17. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_arithmetic_ALU'.
64.18. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_logic_ALU'.
64.19. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A4EAF_A7C6B'.
64.20. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EE621_F935D'.
64.21. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.22. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300C0'.
64.23. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EA379'.
64.24. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_1F582_5645A'.
64.25. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C3F9D_39151'.
64.26. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A8A75'.
64.27. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_7EB58'.
64.28. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300B3_9090A'.
64.29. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.30. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.31. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.32. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.33. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.34. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_63257_B3D37'.
64.35. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_96DA9_C2B4E'.
64.36. Analyzing design hierarchy..
64.37. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_shifter'.
Warning: Replacing memory \mux_shift_block with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_shifter.v:171, ./designs/src/riscv_v/convert_to_v/riscv_v_shifter.v:158, ./designs/src/riscv_v/convert_to_v/riscv_v_shifter.v:138, ./designs/src/riscv_v/convert_to_v/riscv_v_shifter.v:125
64.38. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_xor'.
64.39. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_or'.
64.40. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_and'.
64.41. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_extend'.
Warning: Replacing memory \src_ext_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_extend.v:53
64.42. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_mul'.
Warning: Replacing memory \srcB_sign_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_mul.v:93
Warning: Replacing memory \srcA_sign_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_mul.v:92
64.43. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_adder'.
Warning: Replacing memory \result_set_greater_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v:295
Warning: Replacing memory \result_set_less_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v:303, ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v:294
Warning: Replacing memory \result_set_nequal_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v:293
Warning: Replacing memory \result_set_equal_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v:303, ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v:292
Warning: Replacing memory \zf_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v:270
Warning: Replacing memory \flags_mask_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_adder.v:229
64.44. Analyzing design hierarchy..
64.45. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.46. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_reduct_src'.
64.47. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_twos_comp_sel'.
Warning: Replacing memory \complement_ext_osize with list of registers. See ./designs/src/riscv_v/convert_to_v/riscv_v_twos_comp_sel.v:40
64.48. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_128bits'.
./designs/src/riscv_v/convert_to_v/vedic_mul_unsigned_128bits.v:166: Warning: Range [1279:640] select out of bounds on signal `\prev_result_mul_ha_hb': Setting 384 MSB bits to undef.
64.49. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_twos_comp_sel'.
64.50. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_and'.
64.51. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_or'.
64.52. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_xor'.
64.53. Executing AST frontend in derive mode using pre-parsed AST for module `\shifter'.
64.54. Analyzing design hierarchy..
64.55. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.56. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_64bits'.
64.57. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.58. Analyzing design hierarchy..
64.59. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder'.
64.60. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.61. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.62. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_32bits'.
64.63. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.64. Analyzing design hierarchy..
64.65. Executing AST frontend in derive mode using pre-parsed AST for module `\behavioral_adder'.
64.66. Executing AST frontend in derive mode using pre-parsed AST for module `\behavioral_adder'.
64.67. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.68. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_16bits'.
64.69. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.70. Analyzing design hierarchy..
64.71. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.72. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_8bits'.
64.73. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.74. Analyzing design hierarchy..
64.75. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_4bits'.
64.76. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.77. Analyzing design hierarchy..
64.78. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.79. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.80. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_2bits'.
64.81. Analyzing design hierarchy..
64.82. Executing AST frontend in derive mode using pre-parsed AST for module `\multiplier_2bit'.
Warning: Replacing memory \partial with list of registers. See ./designs/src/riscv_v/convert_to_v/multiplier_2bit.v:21
64.83. Analyzing design hierarchy..
64.84. Executing AST frontend in derive mode using pre-parsed AST for module `\half_adder'.
64.85. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.86. Analyzing design hierarchy..
64.87. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_logic_ALU because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_permutation_ALU because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_exe_alu because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_decode_element because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_bypass because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_swizzle because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_ctrl because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_rf because it contains processes (run 'proc' command first).
Warning: Ignoring module multiplier_2bit because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_4bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_8bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_16bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_32bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_64bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_128bits because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_mul because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_reduct_src because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_adder because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_extend because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\shifter\WIDTH=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 58 unique messages, 64 total
End of script. Logfile hash: 70e329e62d, CPU: user 1.34s system 0.03s, MEM: 82.75 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 53% 1x hierarchy (0 sec), 36% 6x read_liberty (0 sec), ...
Elapsed time: 0:01.46[h:]min:sec. CPU time: user 1.41 sys 0.04 (100%). Peak memory: 85760KB.
mkdir -p ./results/asap7/riscv_v/base ./logs/asap7/riscv_v/base ./reports/asap7/riscv_v/base
(export VERILOG_FILES=./results/asap7/riscv_v/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 13184KB.
mkdir -p ./results/asap7/riscv_v/base ./logs/asap7/riscv_v/base ./reports/asap7/riscv_v/base ./objects/asap7/riscv_v/base
(export VERILOG_FILES=./results/asap7/riscv_v/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v/base/clock_period.txt
Setting clock period to 5555.0
synth -top riscv_v -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Warning: Async reset value `\rst_val' is not constant!
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Rerunning OPT passes. (Maybe there is more to do..)
8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.12. Executing OPT_MERGE pass (detect identical cells).
8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.15. Executing OPT_EXPR pass (perform const folding).
8.7.16. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Rerunning OPT passes. (Maybe there is more to do..)
8.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.12. Executing OPT_MERGE pass (detect identical cells).
8.9.13. Executing OPT_DFF pass (perform DFF optimizations).
8.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.15. Executing OPT_EXPR pass (perform const folding).
8.9.16. Rerunning OPT passes. (Maybe there is more to do..)
8.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.19. Executing OPT_MERGE pass (detect identical cells).
8.9.20. Executing OPT_DFF pass (perform DFF optimizations).
8.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.22. Executing OPT_EXPR pass (perform const folding).
8.9.23. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Rerunning OPT passes. (Maybe there is more to do..)
8.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.12. Executing OPT_MERGE pass (detect identical cells).
8.15.13. Executing OPT_DFF pass (perform DFF optimizations).
8.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.15. Executing OPT_EXPR pass (perform const folding).
8.15.16. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Rerunning OPT passes. (Removed registers in this run.)
9.1.6. Executing OPT_EXPR pass (perform const folding).
9.1.7. Executing OPT_MERGE pass (detect identical cells).
9.1.8. Executing OPT_DFF pass (perform DFF optimizations).
9.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.10. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Rerunning OPT passes. (Maybe there is more to do..)
9.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.13. Executing OPT_MERGE pass (detect identical cells).
9.3.14. Executing OPT_SHARE pass.
9.3.15. Executing OPT_DFF pass (perform DFF optimizations).
9.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.17. Executing OPT_EXPR pass (perform const folding).
9.3.18. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.4.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.19. Executing OPT_EXPR pass (perform const folding).
9.4.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.26. Executing OPT_EXPR pass (perform const folding).
9.4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.33. Executing OPT_EXPR pass (perform const folding).
9.4.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.40. Executing OPT_EXPR pass (perform const folding).
9.4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.47. Executing OPT_EXPR pass (perform const folding).
9.4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.54. Executing OPT_EXPR pass (perform const folding).
9.4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.61. Executing OPT_EXPR pass (perform const folding).
9.4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.68. Executing OPT_EXPR pass (perform const folding).
9.4.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.75. Executing OPT_EXPR pass (perform const folding).
9.4.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.82. Executing OPT_EXPR pass (perform const folding).
9.4.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.89. Executing OPT_EXPR pass (perform const folding).
9.4.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.96. Executing OPT_EXPR pass (perform const folding).
9.4.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.103. Executing OPT_EXPR pass (perform const folding).
9.4.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.110. Executing OPT_EXPR pass (perform const folding).
9.4.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.117. Executing OPT_EXPR pass (perform const folding).
9.4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.119. Executing OPT_EXPR pass (perform const folding).
9.4.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.219. Executing OPT_EXPR pass (perform const folding).
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
11.2. Continuing TECHMAP pass.
12. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
12.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
13. Executing OPT pass (performing simple optimizations).
13.1. Executing OPT_EXPR pass (perform const folding).
13.2. Executing OPT_MERGE pass (detect identical cells).
13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
13.5. Executing OPT_MERGE pass (detect identical cells).
13.6. Executing OPT_DFF pass (perform DFF optimizations).
13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
13.8. Executing OPT_EXPR pass (perform const folding).
13.9. Rerunning OPT passes. (Maybe there is more to do..)
13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
13.12. Executing OPT_MERGE pass (detect identical cells).
13.13. Executing OPT_DFF pass (perform DFF optimizations).
13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
13.15. Executing OPT_EXPR pass (perform const folding).
13.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v/base/lib/merged.lib -constr ./objects/asap7/riscv_v/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5555.0
14. Executing ABC pass (technology mapping using ABC).
14.1. Extracting gate netlist of module `\riscv_v' to `<abc-temp-dir>/input.blif'..
14.1.1. Executing ABC.
14.1.2. Re-integrating ABC results.
15. Executing SETUNDEF pass (replace undef values with defined constants).
16. Executing SPLITNETS pass (splitting up multi-bit signals).
17. Executing OPT_CLEAN pass (remove unused cells and wires).
18. Executing HILOMAP pass (mapping to constant drivers).
19. Executing INSBUF pass (insert buffer cells for connected wires).
20. Executing CHECK pass (checking for obvious problems).
21. Printing statistics.
22. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v/constraint.sdc ./results/asap7/riscv_v/base/1_synth.sdc
Warnings: 1 unique messages, 24 total
End of script. Logfile hash: 3e521b73e7, CPU: user 738.79s system 10.86s, MEM: 21809.45 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 69% 2x abc (1705 sec), 9% 130x opt_expr (227 sec), ...
Elapsed time: 40:58.15[h:]min:sec. CPU time: user 2440.41 sys 14.07 (99%). Peak memory: 22332880KB.
mkdir -p ./results/asap7/riscv_v/base ./logs/asap7/riscv_v/base ./reports/asap7/riscv_v/base
cp ./results/asap7/riscv_v/base/1_1_yosys.v ./results/asap7/riscv_v/base/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 209768
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 740 rows of 3703 site asap7sc7p5t.
[INFO RSZ-0026] Removed 20599 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 21514 u^2 54% utilization.
Elapsed time: 1:52.48[h:]min:sec. CPU time: user 111.93 sys 0.53 (99%). Peak memory: 1067036KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:02.39[h:]min:sec. CPU time: user 2.17 sys 0.22 (100%). Peak memory: 510260KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v/base/2_2_floorplan_io.odb ./results/asap7/riscv_v/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.20[h:]min:sec. CPU time: user 0.12 sys 0.08 (100%). Peak memory: 100692KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
No macros found: Skipping macro_placement
Elapsed time: 0:02.50[h:]min:sec. CPU time: user 2.21 sys 0.28 (99%). Peak memory: 506068KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 1480 endcaps.
[INFO TAP-0005] Inserted 2968 tapcells.
Elapsed time: 0:02.17[h:]min:sec. CPU time: user 1.97 sys 0.20 (100%). Peak memory: 396244KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:04.23[h:]min:sec. CPU time: user 3.85 sys 0.28 (97%). Peak memory: 520284KB.
cp ./results/asap7/riscv_v/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            193617
[INFO GPL-0007] NumPlaceInstances:       189169
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 189280
[INFO GPL-0011] NumPins:                 706185
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       21514.102 um^2
[INFO GPL-0019] Util:                    54.025 %
[INFO GPL-0020] StdInstsArea:         21514.102 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    354962
[INFO GPL-0032] FillerInit:NumGNets:     189280
[INFO GPL-0033] FillerInit:NumGPins:     706185
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.114 um^2
[INFO GPL-0025] IdealBinArea:             0.114 um^2
[INFO GPL-0026] IdealBinCnt:             351294
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            193617
[INFO GPL-0007] NumPlaceInstances:       189169
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 189280
[INFO GPL-0011] NumPins:                 705912
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       21514.102 um^2
[INFO GPL-0019] Util:                    54.025 %
[INFO GPL-0020] StdInstsArea:         21514.102 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    275672
[INFO GPL-0032] FillerInit:NumGNets:     189280
[INFO GPL-0033] FillerInit:NumGPins:     705912
[INFO GPL-0023] TargetDensity:            0.780
[INFO GPL-0024] AvrgPlaceInstArea:        0.114 um^2
[INFO GPL-0025] IdealBinArea:             0.146 um^2
[INFO GPL-0026] IdealBinCnt:             274053
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.997 HPWL: 128865356
[NesterovSolve] Iter:   10 overflow: 0.997 HPWL: 30104921
[NesterovSolve] Iter:   20 overflow: 0.997 HPWL: 26276520
[NesterovSolve] Iter:   30 overflow: 0.997 HPWL: 25330506
[NesterovSolve] Iter:   40 overflow: 0.997 HPWL: 25035344
[NesterovSolve] Iter:   50 overflow: 0.997 HPWL: 24903895
[NesterovSolve] Iter:   60 overflow: 0.997 HPWL: 24864260
[NesterovSolve] Iter:   70 overflow: 0.997 HPWL: 24925764
[NesterovSolve] Iter:   80 overflow: 0.997 HPWL: 25243000
[NesterovSolve] Iter:   90 overflow: 0.997 HPWL: 26236871
[NesterovSolve] Iter:  100 overflow: 0.997 HPWL: 28531334
[NesterovSolve] Iter:  110 overflow: 0.996 HPWL: 33001195
[NesterovSolve] Iter:  120 overflow: 0.996 HPWL: 40769285
[NesterovSolve] Iter:  130 overflow: 0.995 HPWL: 50677731
[NesterovSolve] Iter:  140 overflow: 0.994 HPWL: 61673652
[NesterovSolve] Iter:  150 overflow: 0.993 HPWL: 74235407
[NesterovSolve] Iter:  160 overflow: 0.991 HPWL: 90079047
[NesterovSolve] Iter:  170 overflow: 0.987 HPWL: 111207026
[NesterovSolve] Iter:  180 overflow: 0.982 HPWL: 139280197
[NesterovSolve] Iter:  190 overflow: 0.972 HPWL: 174300827
[NesterovSolve] Iter:  200 overflow: 0.959 HPWL: 216338615
[NesterovSolve] Iter:  210 overflow: 0.941 HPWL: 266567648
[NesterovSolve] Iter:  220 overflow: 0.918 HPWL: 321867194
[NesterovSolve] Iter:  230 overflow: 0.891 HPWL: 378372218
[NesterovSolve] Iter:  240 overflow: 0.859 HPWL: 429253685
[NesterovSolve] Iter:  250 overflow: 0.823 HPWL: 474719463
[NesterovSolve] Iter:  260 overflow: 0.781 HPWL: 522936058
[NesterovSolve] Iter:  270 overflow: 0.730 HPWL: 589872283
[NesterovSolve] Iter:  280 overflow: 0.676 HPWL: 670131962
[NesterovSolve] Iter:  290 overflow: 0.627 HPWL: 743586312
[NesterovSolve] Iter:  300 overflow: 0.581 HPWL: 786689742
[NesterovSolve] Iter:  310 overflow: 0.550 HPWL: 782539999
[NesterovSolve] Iter:  320 overflow: 0.518 HPWL: 802292217
[NesterovSolve] Iter:  330 overflow: 0.491 HPWL: 783298999
[NesterovSolve] Iter:  340 overflow: 0.459 HPWL: 765880010
[NesterovSolve] Iter:  350 overflow: 0.423 HPWL: 780510590
[NesterovSolve] Iter:  360 overflow: 0.401 HPWL: 750838038
[NesterovSolve] Iter:  370 overflow: 0.375 HPWL: 735957921
[NesterovSolve] Iter:  380 overflow: 0.345 HPWL: 726061742
[NesterovSolve] Iter:  390 overflow: 0.322 HPWL: 712291353
[NesterovSolve] Iter:  400 overflow: 0.298 HPWL: 702995047
[NesterovSolve] Iter:  410 overflow: 0.272 HPWL: 694445234
[NesterovSolve] Iter:  420 overflow: 0.246 HPWL: 688152686
[NesterovSolve] Iter:  430 overflow: 0.225 HPWL: 672393327
[NesterovSolve] Iter:  440 overflow: 0.201 HPWL: 671988797
[NesterovSolve] Iter:  450 overflow: 0.178 HPWL: 672428418
[NesterovSolve] Iter:  460 overflow: 0.157 HPWL: 673022064
[NesterovSolve] Iter:  470 overflow: 0.138 HPWL: 674014793
[NesterovSolve] Iter:  480 overflow: 0.122 HPWL: 675205309
[NesterovSolve] Iter:  490 overflow: 0.110 HPWL: 676694208
[NesterovSolve] Iter:  500 overflow: 0.101 HPWL: 678556803
[NesterovSolve] Finished with Overflow: 0.099847
Elapsed time: 1:33.49[h:]min:sec. CPU time: user 275.13 sys 0.62 (294%). Peak memory: 826736KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           16612
[INFO PPL-0002] Number of I/O             273
[INFO PPL-0003] Number of I/O w/sink      245
[INFO PPL-0004] Number of I/O w/o sink    28
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 34257.42 um.
Elapsed time: 0:02.80[h:]min:sec. CPU time: user 2.18 sys 0.32 (89%). Peak memory: 518800KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            193617
[INFO GPL-0007] NumPlaceInstances:       189169
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 189280
[INFO GPL-0011] NumPins:                 706185
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       21514.102 um^2
[INFO GPL-0019] Util:                    54.025 %
[INFO GPL-0020] StdInstsArea:         21514.102 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    354962
[INFO GPL-0032] FillerInit:NumGNets:     189280
[INFO GPL-0033] FillerInit:NumGPins:     706185
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.114 um^2
[INFO GPL-0025] IdealBinArea:             0.114 um^2
[INFO GPL-0026] IdealBinCnt:             351294
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.7801235711574555 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            193617
[INFO GPL-0007] NumPlaceInstances:       189169
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 189280
[INFO GPL-0011] NumPins:                 706185
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       21514.102 um^2
[INFO GPL-0019] Util:                    54.025 %
[INFO GPL-0020] StdInstsArea:         21514.102 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00229831 HPWL: 857950694
[InitialPlace]  Iter: 2 CG residual: 0.00133349 HPWL: 215713257
[InitialPlace]  Iter: 3 CG residual: 0.00139168 HPWL: 213266017
[InitialPlace]  Iter: 4 CG residual: 0.00031962 HPWL: 213873880
[InitialPlace]  Iter: 5 CG residual: 0.00024619 HPWL: 212766098
[InitialPlace]  Iter: 6 CG residual: 0.00021432 HPWL: 213524952
[InitialPlace]  Iter: 7 CG residual: 0.00017925 HPWL: 212927031
[InitialPlace]  Iter: 8 CG residual: 0.00021696 HPWL: 213492016
[InitialPlace]  Iter: 9 CG residual: 0.00018631 HPWL: 212912332
[InitialPlace]  Iter: 10 CG residual: 0.00019926 HPWL: 213502542
[InitialPlace]  Iter: 11 CG residual: 0.00021049 HPWL: 212908592
[InitialPlace]  Iter: 12 CG residual: 0.00020635 HPWL: 213499626
[InitialPlace]  Iter: 13 CG residual: 0.00019641 HPWL: 212948440
[InitialPlace]  Iter: 14 CG residual: 0.00020973 HPWL: 213523833
[InitialPlace]  Iter: 15 CG residual: 0.00017489 HPWL: 212962762
[InitialPlace]  Iter: 16 CG residual: 0.00023577 HPWL: 213484079
[InitialPlace]  Iter: 17 CG residual: 0.00019877 HPWL: 212996752
[InitialPlace]  Iter: 18 CG residual: 0.00020423 HPWL: 213519919
[InitialPlace]  Iter: 19 CG residual: 0.00016246 HPWL: 212958407
[InitialPlace]  Iter: 20 CG residual: 0.00028140 HPWL: 213481616
[INFO GPL-0031] FillerInit:NumGCells:    275672
[INFO GPL-0032] FillerInit:NumGNets:     189280
[INFO GPL-0033] FillerInit:NumGPins:     706185
[INFO GPL-0023] TargetDensity:            0.780
[INFO GPL-0024] AvrgPlaceInstArea:        0.114 um^2
[INFO GPL-0025] IdealBinArea:             0.146 um^2
[INFO GPL-0026] IdealBinCnt:             274053
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.995 HPWL: 168338231
[NesterovSolve] Iter:   10 overflow: 0.993 HPWL: 100876442
[NesterovSolve] Iter:   20 overflow: 0.991 HPWL: 102943744
[NesterovSolve] Iter:   30 overflow: 0.990 HPWL: 103509702
[NesterovSolve] Iter:   40 overflow: 0.990 HPWL: 107351372
[NesterovSolve] Iter:   50 overflow: 0.990 HPWL: 109458951
[NesterovSolve] Iter:   60 overflow: 0.990 HPWL: 112260705
[NesterovSolve] Iter:   70 overflow: 0.990 HPWL: 115293398
[NesterovSolve] Iter:   80 overflow: 0.989 HPWL: 117996347
[NesterovSolve] Iter:   90 overflow: 0.989 HPWL: 120785350
[NesterovSolve] Iter:  100 overflow: 0.989 HPWL: 123844698
[NesterovSolve] Iter:  110 overflow: 0.988 HPWL: 127329251
[NesterovSolve] Iter:  120 overflow: 0.988 HPWL: 131749659
[NesterovSolve] Iter:  130 overflow: 0.987 HPWL: 137831173
[NesterovSolve] Iter:  140 overflow: 0.986 HPWL: 146389611
[NesterovSolve] Iter:  150 overflow: 0.984 HPWL: 158293102
[NesterovSolve] Iter:  160 overflow: 0.980 HPWL: 174315536
[NesterovSolve] Iter:  170 overflow: 0.975 HPWL: 195243895
[NesterovSolve] Iter:  180 overflow: 0.967 HPWL: 222075284
[NesterovSolve] Iter:  190 overflow: 0.955 HPWL: 256423726
[NesterovSolve] Iter:  200 overflow: 0.939 HPWL: 299575643
[NesterovSolve] Iter:  210 overflow: 0.917 HPWL: 348126106
[NesterovSolve] Iter:  220 overflow: 0.890 HPWL: 399329906
[NesterovSolve] Iter:  230 overflow: 0.860 HPWL: 449927229
[NesterovSolve] Iter:  240 overflow: 0.825 HPWL: 496383624
[NesterovSolve] Iter:  250 overflow: 0.783 HPWL: 540375026
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -5.7e-10
[INFO GPL-0103] Timing-driven: weighted 18924 nets.
[NesterovSolve] Iter:  260 overflow: 0.741 HPWL: 560819553
[NesterovSolve] Iter:  270 overflow: 0.698 HPWL: 598579357
[NesterovSolve] Iter:  280 overflow: 0.655 HPWL: 635305169
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -9.48e-10
[INFO GPL-0103] Timing-driven: weighted 18927 nets.
[NesterovSolve] Iter:  290 overflow: 0.614 HPWL: 674252479
[NesterovSolve] Snapshot saved at iter = 293
[NesterovSolve] Iter:  300 overflow: 0.575 HPWL: 716964789
[NesterovSolve] Iter:  310 overflow: 0.539 HPWL: 746004268
[NesterovSolve] Iter:  320 overflow: 0.498 HPWL: 762515837
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -9.57e-10
[INFO GPL-0103] Timing-driven: weighted 18923 nets.
[NesterovSolve] Iter:  330 overflow: 0.467 HPWL: 752866131
[NesterovSolve] Iter:  340 overflow: 0.433 HPWL: 760271752
[NesterovSolve] Iter:  350 overflow: 0.407 HPWL: 748554521
[NesterovSolve] Iter:  360 overflow: 0.380 HPWL: 735406052
[NesterovSolve] Iter:  370 overflow: 0.350 HPWL: 719456738
[NesterovSolve] Iter:  380 overflow: 0.331 HPWL: 703852774
[NesterovSolve] Iter:  390 overflow: 0.308 HPWL: 693102725
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     740  740
[INFO GPL-0040] NumTiles: 547600
[INFO GPL-0081] TotalRouteOverflow: 0.07677328586578369
[INFO GPL-0082] OverflowTileCnt: 3
[INFO GPL-0083] 0.5%RC: 0.8367636922156402
[INFO GPL-0084] 1.0%RC: 0.8067176275287257
[INFO GPL-0085] 2.0%RC: 0.7759157387856761
[INFO GPL-0086] 5.0%RC: 0.7347083732823197
[INFO GPL-0087] FinalRC: 0.8217407
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  400 overflow: 0.284 HPWL: 684727813
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -7.87e-10
[INFO GPL-0103] Timing-driven: weighted 18927 nets.
[NesterovSolve] Iter:  410 overflow: 0.257 HPWL: 679043245
[NesterovSolve] Iter:  420 overflow: 0.232 HPWL: 674127392
[NesterovSolve] Iter:  430 overflow: 0.209 HPWL: 669367685
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -7.52e-10
[INFO GPL-0103] Timing-driven: weighted 18924 nets.
[NesterovSolve] Iter:  440 overflow: 0.185 HPWL: 668958685
[NesterovSolve] Iter:  450 overflow: 0.164 HPWL: 669240824
[NesterovSolve] Iter:  460 overflow: 0.145 HPWL: 669985710
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -6.8e-10
[INFO GPL-0103] Timing-driven: weighted 18926 nets.
[NesterovSolve] Iter:  470 overflow: 0.127 HPWL: 671300070
[NesterovSolve] Iter:  480 overflow: 0.112 HPWL: 672993949
[NesterovSolve] Iter:  490 overflow: 0.099 HPWL: 675012265
[NesterovSolve] Finished with Overflow: 0.099307
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 21644 u^2 54% utilization.
Elapsed time: 18:21.48[h:]min:sec. CPU time: user 1577.99 sys 1.75 (143%). Peak memory: 2686896KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 82 input buffers.
[INFO RSZ-0028] Inserted 162 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 9672 slew violations.
[INFO RSZ-0036] Found 501 capacitance violations.
[INFO RSZ-0037] Found 464 long wires.
[INFO RSZ-0038] Inserted 3339 buffers in 9796 nets.
[INFO RSZ-0039] Resized 37946 instances.
Repair tie lo fanout...
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 144 tie TIEHIx1_ASAP7_75t_R instances.
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 23726 u^2 59% utilization.
Instance count before 193617, after 197343
Pin count before 705912, after 713221
Elapsed time: 3:37.96[h:]min:sec. CPU time: user 217.20 sys 0.75 (99%). Peak memory: 1389268KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      61354.7 u
average displacement        0.3 u
max displacement            5.2 u
original HPWL          789298.2 u
legalized HPWL         855909.9 u
delta HPWL                    8 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 197343 cells, 273 terminals, 193006 edges, 713494 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 197616, edges 193006, pins 713494
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 4721 fixed cells.
[INFO DPO-0318] Collected 192895 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (399924, 399870)
[INFO DPO-0310] Assigned 192895 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 8.561116e+08.
[INFO DPO-0302] End of matching; objective is 8.557192e+08, improvement is 0.05 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.469448e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 8.453654e+08.
[INFO DPO-0307] End of global swaps; objective is 8.453654e+08, improvement is 1.21 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.439316e+08.
[INFO DPO-0309] End of vertical swaps; objective is 8.439316e+08, improvement is 0.17 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.377050e+08.
[INFO DPO-0305] End of reordering; objective is 8.377050e+08, improvement is 0.74 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 3857900 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 3857900, swaps 941449, moves 222056 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.314904e+08, Scratch cost 8.268374e+08, Incremental cost 8.268374e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.268374e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.56 percent.
[INFO DPO-0328] End of random improver; improvement is 0.559594 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 96470 cell orientations for row compatibility.
[INFO DPO-0383] Performed 54920 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.228567e+08, improvement is 1.22 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           855909.9 u
Final HPWL              820844.7 u
Delta HPWL                  -4.1 %

[INFO DPL-0020] Mirrored 17849 instances
[INFO DPL-0021] HPWL before          820844.7 u
[INFO DPL-0022] HPWL after           820432.2 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 23726 u^2 59% utilization.
Elapsed time: 5:00.40[h:]min:sec. CPU time: user 282.62 sys 0.97 (94%). Peak memory: 1526604KB.
cp ./results/asap7/riscv_v/base/3_5_place_dp.odb ./results/asap7/riscv_v/base/3_place.odb
cp ./results/asap7/riscv_v/base/2_floorplan.sdc ./results/asap7/riscv_v/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4863 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4863.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 231.
[INFO CTS-0024]  Normalized sink region: [(195.004, 174.767), (294.46, 292.848)].
[INFO CTS-0025]     Width:  99.4560.
[INFO CTS-0026]     Height: 118.0812.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 116
    Sub-region size: 99.4560 X 59.0406
[INFO CTS-0034]     Segment length (rounded): 30.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 58
    Sub-region size: 49.7280 X 59.0406
[INFO CTS-0034]     Segment length (rounded): 24.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 29
    Sub-region size: 49.7280 X 29.5203
[INFO CTS-0034]     Segment length (rounded): 14.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 15
    Sub-region size: 24.8640 X 29.5203
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 5
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 24.8640 X 14.7601
[INFO CTS-0034]     Segment length (rounded): 8.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 231.
[INFO CTS-0018]     Created 274 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 5.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 274 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 4:5, 5:3, 6:5, 7:6, 8:4, 9:5, 10:2, 11:3, 12:1, 13:3, 14:2, 15:2, 16:2, 17:7, 18:5, 19:19, 20:34, 21:44, 22:44, 23:31, 24:21, 25:11, 26:2, 27:1..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 5080
[INFO CTS-0100]  Leaf buffers 231
[INFO CTS-0101]  Average sink wire length 229.00 um
[INFO CTS-0102]  Path depth 4 - 5
[INFO CTS-0207]  Leaf load cells 217
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement       2324.7 u
average displacement        0.0 u
max displacement            2.6 u
original HPWL          824858.6 u
legalized HPWL         839765.0 u
delta HPWL                    2 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0094] Found 128 endpoints with setup violations.
[INFO RSZ-0099] Repairing 128 out of 128 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 | -812.764 |   -89913.1 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       10 |       0 |       0 |        0 |      4 |     5 | -668.946 |   -73064.0 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       20 |       0 |       1 |        0 |      8 |    10 | -472.050 |   -53872.0 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       30 |       0 |       1 |        0 |     14 |    14 | -366.734 |   -38154.5 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       40 |       0 |       1 |        0 |     19 |    19 | -322.567 |   -31303.9 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       50 |       0 |       1 |        2 |     27 |    20 | -284.046 |   -27554.3 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       60 |       0 |       1 |       11 |     31 |    24 | -204.004 |   -17683.1 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       70 |       0 |       1 |       11 |     37 |    28 | -134.848 |    -9940.4 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       80 |       0 |       1 |       13 |     43 |    31 | -100.085 |    -5616.3 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       90 |       0 |       1 |       13 |     50 |    34 |  -75.434 |    -3449.8 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      100 |       0 |       1 |       15 |     56 |    37 |  -44.059 |     -825.8 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      110 |       0 |       1 |       15 |     61 |    42 |  -25.571 |     -284.2 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      120 |       0 |       1 |       15 |     67 |    46 |  -25.200 |     -262.5 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      126 |       0 |       1 |       15 |     71 |    48 |   -0.880 |       -1.6 |    126 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      129 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    124 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      130 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    124 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      130 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    123 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      131 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    122 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      132 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    121 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      133 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    120 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      134 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    119 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      135 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    118 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      136 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    117 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      137 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    116 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      138 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    115 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      139 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    114 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      140 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    114 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      140 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    113 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      141 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    112 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      142 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    111 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      143 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    110 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      144 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    109 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      145 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    108 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      146 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    107 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      147 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    106 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      148 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    105 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      149 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    104 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      150 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    104 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      150 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    103 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      151 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    102 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      152 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    101 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      153 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |    100 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      154 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     99 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      155 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     98 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      156 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     97 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      157 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     96 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      158 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     95 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      159 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     94 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      160 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     94 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      160 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     93 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      161 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     92 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      162 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     91 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      163 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     90 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      164 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     89 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      165 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     88 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      166 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     87 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      167 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     86 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      168 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     85 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      169 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     84 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      170 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     84 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      170 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     83 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      171 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     82 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      172 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     81 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      173 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     80 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      174 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     79 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      175 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     78 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      176 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     77 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      177 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     76 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      178 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     75 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      179 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     74 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      180 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     74 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      180 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     73 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      181 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     72 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      182 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     71 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      183 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     70 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      184 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     69 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      185 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     68 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      186 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     67 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      187 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     66 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      188 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     65 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      189 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     64 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      190 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     64 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      190 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     63 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      191 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     62 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      192 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     61 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      193 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     60 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      194 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     59 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      195 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     58 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      196 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     57 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      197 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     56 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      198 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     55 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      199 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     54 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      200 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     54 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      200 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     53 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      201 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     52 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      202 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     51 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      203 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     50 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      204 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     49 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      205 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     48 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      206 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     47 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      207 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     46 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      208 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     45 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      209 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     44 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      210 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     44 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      210 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     43 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      211 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     42 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      212 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     41 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      213 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     40 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      214 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     39 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      215 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     38 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      216 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     37 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      217 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     36 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      218 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     35 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      219 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     34 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      220 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     34 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      220 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     33 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      221 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     32 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      222 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     31 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      223 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     30 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      224 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     29 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      225 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     28 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      226 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     27 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      227 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     26 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      228 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     25 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      229 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     24 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      230 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     24 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      230 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     23 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      231 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     22 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      232 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     21 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      233 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     20 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      234 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     19 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      235 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     18 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      236 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     17 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      237 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     16 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      238 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     15 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      239 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     14 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      240 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     14 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      240 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     13 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      241 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     12 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      242 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     11 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      243 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |     10 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      244 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      9 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      245 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      8 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      246 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      7 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      247 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      6 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      248 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      5 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      249 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      4 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      250 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      4 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      250 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      3 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      251 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      2 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      252 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      1 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      253 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      0 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      254 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      0 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      255 |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      0 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    final |       0 |       1 |       15 |     72 |    49 |    6.470 |        0.0 |      0 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0045] Inserted 10 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 1 instances.
[INFO RSZ-0043] Swapped pins on 49 instances.
[INFO RSZ-0049] Cloned 72 instances.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement        254.2 u
average displacement        0.0 u
max displacement            1.7 u
original HPWL          843467.3 u
legalized HPWL         843703.1 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 23894 u^2 60% utilization.
Elapsed time: 36:35.64[h:]min:sec. CPU time: user 2043.56 sys 1.55 (93%). Peak memory: 1912444KB.
cp ./results/asap7/riscv_v/base/4_1_cts.odb ./results/asap7/riscv_v/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 275 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 179
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 1021309

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical      8222140       3696667          55.04%
M2         Horizontal    7126940       4084998          42.68%
M3         Vertical      8222140       4899607          40.41%
M4         Horizontal    6029520       3818025          36.68%
M5         Vertical      6029520       3763450          37.58%
M6         Horizontal    4385240       2643868          39.71%
M7         Vertical      4385240       2737256          37.58%
M8         Horizontal    3289300       1643536          50.03%
M9         Vertical      3289300       1643536          50.03%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 1406574
[INFO GRT-0198] Via related Steiner nodes: 51503
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1892019
[INFO GRT-0112] Final usage 3D: 7686831

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             3696667             0            0.00%             0 /  0 /  0
M2             4084998        413378           10.12%             0 /  0 /  0
M3             4899607        612118           12.49%             0 /  0 /  0
M4             3818025        391709           10.26%             0 /  0 /  0
M5             3763450        295862            7.86%             0 /  0 /  0
M6             2643868        174560            6.60%             0 /  0 /  0
M7             2737256         64252            2.35%             0 /  0 /  0
M8             1643536         52060            3.17%             0 /  0 /  0
M9             1643536          6835            0.42%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         28930943       2010774            6.95%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 1432142 um
[INFO GRT-0014] Routed nets: 193334
[WARNING GRT-0026] Missing route to pin _290324_/A1.
[WARNING GRT-0026] Missing route to pin _251778_/B.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 32 slew violations.
[INFO RSZ-0036] Found 2 capacitance violations.
[INFO RSZ-0037] Found 12 long wires.
[INFO RSZ-0038] Inserted 32 buffers in 23 nets.
[INFO RSZ-0039] Resized 3 instances.
Placement Analysis
---------------------------------
total displacement        385.9 u
average displacement        0.0 u
max displacement            1.8 u
original HPWL          844393.7 u
legalized HPWL         844793.1 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0094] Found 128 endpoints with setup violations.
[INFO RSZ-0099] Repairing 128 out of 128 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 | -407.093 |   -41194.0 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
       10 |       0 |       0 |        0 |      2 |     7 | -381.573 |   -38858.9 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
       20 |       0 |       0 |        0 |      8 |    11 | -314.592 |   -31754.4 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
       30 |       0 |       0 |        3 |     13 |    15 | -244.243 |   -25915.2 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       40 |       0 |       1 |        3 |     18 |    19 | -202.809 |   -19927.5 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
       50 |       0 |       1 |        3 |     22 |    25 | -178.031 |   -16982.1 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       60 |       0 |       1 |        3 |     26 |    31 | -169.633 |   -15914.8 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       70 |       0 |       1 |        3 |     28 |    39 | -155.248 |   -13119.4 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
       80 |       0 |       1 |        3 |     34 |    43 |  -73.511 |    -3348.4 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
       90 |       0 |       1 |        3 |     39 |    48 |  -48.590 |     -990.5 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      100 |       0 |       1 |        3 |     42 |    55 |  -38.168 |     -602.3 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      110 |       0 |       1 |        3 |     49 |    58 |  -17.014 |     -144.6 |    128 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      120 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    127 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      120 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    126 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      121 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    125 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      122 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    124 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      123 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    123 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      124 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    122 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      125 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    121 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      126 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    120 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      127 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    119 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      128 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    118 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      129 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    117 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      130 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    117 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      130 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    116 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      131 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    115 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      132 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    114 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      133 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    113 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      134 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    112 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      135 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    111 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      136 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    110 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      137 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    109 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      138 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    108 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      139 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    107 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      140 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    107 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      140 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    106 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      141 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    105 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      142 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    104 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      143 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    103 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      144 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    102 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      145 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    101 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      146 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |    100 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      147 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     99 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      148 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     98 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      149 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     97 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      150 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     97 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      150 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     96 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      151 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     95 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      152 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     94 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      153 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     93 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      154 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     92 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      155 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     91 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      156 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     90 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      157 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     89 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      158 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     88 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      159 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     87 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      160 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     87 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      160 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     86 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      161 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     85 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      162 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     84 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      163 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     83 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      164 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     82 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      165 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     81 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      166 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     80 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      167 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     79 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      168 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     78 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      169 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     77 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      170 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     77 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      170 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     76 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      171 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     75 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      172 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     74 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      173 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     73 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      174 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     72 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      175 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     71 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      176 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     70 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      177 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     69 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      178 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     68 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      179 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     67 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      180 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     67 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      180 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     66 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      181 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     65 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      182 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     64 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      183 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     63 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      184 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     62 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      185 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     61 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      186 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     60 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      187 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     59 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      188 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     58 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      189 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     57 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      190 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     57 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      190 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     56 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      191 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     55 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      192 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     54 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      193 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     53 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      194 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     52 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      195 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     51 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      196 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     50 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      197 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     49 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      198 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     48 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      199 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     47 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      200 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     47 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      200 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     46 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      201 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     45 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      202 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     44 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      203 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     43 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      204 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     42 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      205 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     41 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      206 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     40 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      207 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     39 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      208 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     38 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      209 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     37 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      210 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     37 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      210 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     36 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      211 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     35 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      212 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     34 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      213 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     33 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      214 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     32 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      215 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     31 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      216 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     30 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      217 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     29 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      218 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     28 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      219 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     27 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      220 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     27 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      220 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     26 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      221 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     25 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      222 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     24 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      223 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     23 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      224 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     22 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      225 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     21 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      226 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     20 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      227 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     19 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      228 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     18 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      229 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     17 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      230 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     17 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      230 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     16 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      231 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     15 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      232 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     14 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      233 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     13 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      234 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     12 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      235 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     11 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      236 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |     10 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      237 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      9 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      238 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      8 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      239 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      7 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      240 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      7 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      240 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      6 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      241 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      5 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      242 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      4 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      243 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      3 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      244 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      2 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      245 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      1 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      246 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      0 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
      247 |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      0 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
    final |       0 |       1 |        3 |     55 |    62 |    1.616 |       -0.2 |      0 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[130\]$_DFFE_PN_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 2 buffers.
[INFO RSZ-0041] Resized 1 instances.
[INFO RSZ-0043] Swapped pins on 62 instances.
[INFO RSZ-0049] Cloned 55 instances.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement        195.4 u
average displacement        0.0 u
max displacement            1.5 u
original HPWL          846668.6 u
legalized HPWL         846859.4 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 23911 u^2 60% utilization.
[INFO FLW-0007] clock clk period 5555.000000
[INFO FLW-0008] Clock clk period 5437.463
[INFO FLW-0009] Clock clk slack -168.646
[INFO FLW-0011] Path endpoint count 5386
Elapsed time: 22:45.84[h:]min:sec. CPU time: user 1711.35 sys 1.99 (125%). Peak memory: 3390664KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/asap7/riscv_v/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _008646_ has 116 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _009803_ has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _013164_ has 129 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _023740_ has 128 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _085273_ has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3566 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3563 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3562 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3561 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3560 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3558 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3557 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3556 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3553 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3552 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3551 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3549 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3548 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3547 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3546 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3544 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3543 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3542 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3541 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3540 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3539 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3537 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3534 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3533 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3532 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3531 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3530 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3528 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3484 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3479 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3478 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3477 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3476 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3475 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3474 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3473 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3472 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3469 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3468 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3466 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3465 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3464 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3462 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3461 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3460 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3455 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3454 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3453 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3452 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3451 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3450 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3445 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3444 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3414 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3384 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3383 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3381 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3380 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3378 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3377 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3376 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3375 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3373 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3371 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3370 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3369 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3368 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3366 has 116 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3365 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3363 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3362 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3361 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3360 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3358 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3357 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3356 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3354 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3353 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3351 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3350 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3349 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3348 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3347 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3346 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3345 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2949 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _139177_ has 179 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _139825_ has 149 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _139924_ has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _142184_ has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _143722_ has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _143884_ has 151 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _144824_ has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _149895_ has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _150263_ has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _150474_ has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _152551_ has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _152706_ has 136 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v
Die area:                 ( 0 0 ) ( 400000 400000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     198005
Number of terminals:      273
Number of snets:          2
Number of nets:           193451

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 369.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 3214257.
[INFO DRT-0033] V1 shape region query size = 4231083.
[INFO DRT-0033] M2 shape region query size = 79245.
[INFO DRT-0033] V2 shape region query size = 82251.
[INFO DRT-0033] M3 shape region query size = 82251.
[INFO DRT-0033] V3 shape region query size = 54834.
[INFO DRT-0033] M4 shape region query size = 54974.
[INFO DRT-0033] V4 shape region query size = 54834.
[INFO DRT-0033] M5 shape region query size = 30362.
[INFO DRT-0033] V5 shape region query size = 5476.
[INFO DRT-0033] M6 shape region query size = 2812.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1329 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 365 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0082]   Complete 40000 groups.
[INFO DRT-0082]   Complete 50000 groups.
[INFO DRT-0082]   Complete 60000 groups.
[INFO DRT-0082]   Complete 70000 groups.
[INFO DRT-0082]   Complete 80000 groups.
[INFO DRT-0082]   Complete 90000 groups.
[INFO DRT-0083]   Complete 100000 groups.
[INFO DRT-0084]   Complete 103920 groups.
#scanned instances     = 198005
#unique  instances     = 369
#stdCellGenAp          = 13060
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 10823
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 714440
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:53:47, elapsed time = 00:08:10, memory = 1207.60 (MB), peak = 1327.48 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.
[INFO DRT-0156] guideIn read 700000 guides.
[INFO DRT-0156] guideIn read 800000 guides.
[INFO DRT-0156] guideIn read 900000 guides.
[INFO DRT-0156] guideIn read 1000000 guides.
[INFO DRT-0156] guideIn read 2000000 guides.

[INFO DRT-0157] Number of guides:     2007781

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 740 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 740 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0026]   Complete 400000 origin guides.
[INFO DRT-0026]   Complete 500000 origin guides.
[INFO DRT-0026]   Complete 600000 origin guides.
[INFO DRT-0026]   Complete 700000 origin guides.
[INFO DRT-0026]   Complete 800000 origin guides.
[INFO DRT-0026]   Complete 900000 origin guides.
[INFO DRT-0027]   Complete 1000000 origin guides.
[INFO DRT-0027]   Complete 2000000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 100000 nets.
[INFO DRT-1000] Pin _262442_/A1 not in any guide. Attempting to patch guides to cover (at least part of) the pin.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 100000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 601912.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 530050.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 338407.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 87967.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 37325.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 14022.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 4993.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 1849.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 239.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 982876 vertical wires in 15 frboxes and 633888 horizontal wires in 15 frboxes.
[INFO DRT-0186] Done with 149459 vertical wires in 15 frboxes and 159981 horizontal wires in 15 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:03:52, elapsed time = 00:00:53, memory = 5119.58 (MB), peak = 5255.97 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5236.33 (MB), peak = 5255.97 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 5326.71 (MB).
    Completing 20% with 4084 violations.
    elapsed time = 00:02:45, memory = 8314.96 (MB).
    Completing 30% with 11839 violations.
    elapsed time = 00:05:09, memory = 11022.91 (MB).
    Completing 40% with 11839 violations.
    elapsed time = 00:05:52, memory = 11449.80 (MB).
    Completing 50% with 16089 violations.
    elapsed time = 00:11:21, memory = 12349.86 (MB).
    Completing 60% with 23728 violations.
    elapsed time = 00:11:27, memory = 12466.61 (MB).
    Completing 70% with 27684 violations.
    elapsed time = 00:15:43, memory = 13067.79 (MB).
    Completing 80% with 34743 violations.
    elapsed time = 00:19:14, memory = 13737.53 (MB).
    Completing 90% with 34743 violations.
    elapsed time = 00:20:21, memory = 14402.43 (MB).
    Completing 100% with 45941 violations.
    elapsed time = 00:28:07, memory = 14926.29 (MB).
[INFO DRT-0199]   Number of violations = 64842.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     V7     M8
Corner Spacing       0      0      0      0      0      0      1      0      0      0      0      0      0      0      0
Cut Spacing          0     21      0      7      0      0      0      0      0      0      0      0      0     24      0
CutSpcTbl            0      0      0      0      0    438      0    165      0    112      0     12      0      0      0
EOL                  0      0   3760      0    432      0    418      0     26      0      1      0      0      0      0
Metal Spacing     2433      0   1067      0   2347      0    450      0     13      0     29      0     21      0     93
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0      0    332
NS Metal           221      0      1      0      0      0      0      0      0      0      0      0      0      0      0
Recheck            784      0   9059      0   5705      0   2093      0    891      0    317      0     49      0      3
Rect Only            0      0    111      0      0      0      0      0      0      0      0      0    256      0      0
Short              932     34   3162     98    587     87    533     69     83    113    437    121      5     21     37
eolKeepOut           0      0  23412      0   1414      0   1853      0    137      0      3      0     12      0      0
[INFO DRT-0267] cpu time = 03:38:31, elapsed time = 00:28:16, memory = 14866.69 (MB), peak = 15419.73 (MB)
Total wire length = 1128480 um.
Total wire length on LAYER M1 = 2525 um.
Total wire length on LAYER M2 = 178161 um.
Total wire length on LAYER M3 = 349810 um.
Total wire length on LAYER M4 = 271000 um.
Total wire length on LAYER M5 = 162918 um.
Total wire length on LAYER M6 = 94664 um.
Total wire length on LAYER M7 = 36377 um.
Total wire length on LAYER M8 = 29105 um.
Total wire length on LAYER M9 = 3917 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300212.
Up-via summary (total 2300212):

------------------
 Active          0
     M1     732849
     M2    1104076
     M3     328947
     M4      94806
     M5      26466
     M6       8913
     M7       3698
     M8        457
     M9          0
------------------
           2300212


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 64842 violations.
    elapsed time = 00:00:00, memory = 14866.69 (MB).
    Completing 20% with 59756 violations.
    elapsed time = 00:04:12, memory = 15513.04 (MB).
    Completing 30% with 49906 violations.
    elapsed time = 00:08:04, memory = 15612.52 (MB).
    Completing 40% with 49906 violations.
    elapsed time = 00:08:58, memory = 16169.71 (MB).
    Completing 50% with 45483 violations.
    elapsed time = 00:15:56, memory = 15790.98 (MB).
    Completing 60% with 36789 violations.
    elapsed time = 00:16:04, memory = 15754.98 (MB).
    Completing 70% with 31360 violations.
    elapsed time = 00:20:27, memory = 16342.78 (MB).
    Completing 80% with 21743 violations.
    elapsed time = 00:24:07, memory = 15674.03 (MB).
    Completing 90% with 21743 violations.
    elapsed time = 00:25:06, memory = 16217.51 (MB).
    Completing 100% with 9586 violations.
    elapsed time = 00:32:00, memory = 15694.12 (MB).
[INFO DRT-0199]   Number of violations = 9927.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     V7     M8
Corner Spacing       0      0      1      0      0      0      0      0      0      0      0      0      0      0      0
Cut Spacing          0      0      0      0      0      0      0      0      0      0      0      0      0      1      0
CutSpcTbl            0      0      0      0      0    213      0     95      0     19      0      8      0      0      0
EOL                  0      0    843      0     75      0     97      0      7      0      1      0      3      0      0
Metal Spacing      680      0    162      0   1325      0    129      0      3      0      1      0      3      0      0
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0      0     21
NS Metal             9      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Recheck             15      0    174      0    138      0     20      0      0      0      1      0      0      0      0
Short              182      2    359      9    266      0    148      0      6      0      1      0      0      0      0
eolKeepOut           0      0   4107      0    273      0    483      0     32      0      6      0      9      0      0
[INFO DRT-0267] cpu time = 04:07:51, elapsed time = 00:32:09, memory = 15095.50 (MB), peak = 16885.70 (MB)
Total wire length = 1124103 um.
Total wire length on LAYER M1 = 2101 um.
Total wire length on LAYER M2 = 168403 um.
Total wire length on LAYER M3 = 348001 um.
Total wire length on LAYER M4 = 276793 um.
Total wire length on LAYER M5 = 163642 um.
Total wire length on LAYER M6 = 95699 um.
Total wire length on LAYER M7 = 36376 um.
Total wire length on LAYER M8 = 29155 um.
Total wire length on LAYER M9 = 3929 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258124.
Up-via summary (total 2258124):

------------------
 Active          0
     M1     726024
     M2    1064186
     M3     324741
     M4     101285
     M5      28550
     M6       9206
     M7       3660
     M8        472
     M9          0
------------------
           2258124


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9927 violations.
    elapsed time = 00:00:00, memory = 15095.50 (MB).
    Completing 20% with 9706 violations.
    elapsed time = 00:03:19, memory = 15601.04 (MB).
    Completing 30% with 9408 violations.
    elapsed time = 00:06:45, memory = 15255.84 (MB).
    Completing 40% with 9408 violations.
    elapsed time = 00:07:11, memory = 16023.46 (MB).
    Completing 50% with 9361 violations.
    elapsed time = 00:13:17, memory = 15854.12 (MB).
    Completing 60% with 9068 violations.
    elapsed time = 00:13:27, memory = 15224.75 (MB).
    Completing 70% with 8914 violations.
    elapsed time = 00:16:46, memory = 15841.01 (MB).
    Completing 80% with 8718 violations.
    elapsed time = 00:20:23, memory = 15276.63 (MB).
    Completing 90% with 8718 violations.
    elapsed time = 00:20:58, memory = 15988.52 (MB).
    Completing 100% with 8270 violations.
    elapsed time = 00:27:27, memory = 15259.64 (MB).
[INFO DRT-0199]   Number of violations = 8476.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     V6     V7     M8
Cut Spacing          0      0      0      0      0      0      0      0      0      0      1      0
CutSpcTbl            0      0      0      0    161      0    119      0     17      9      0      0
EOL                  0    687      0     59      0    120      0     17      0      0      0      0
Metal Spacing      543    168      0   1229      0    108      0     11      0      0      0      4
Min Step             0      0      0      0      0      0      0      0      0      0      0     29
NS Metal             7      0      0      0      0      0      0      0      0      0      0      0
Recheck             21    115      0     85      0     11      0      0      0      0      0      0
Short              181    326      4    200      0    125      1      5      0      0      0      0
eolKeepOut           0   3309      0    197      0    536      0     71      0      0      0      0
[INFO DRT-0267] cpu time = 03:32:18, elapsed time = 00:27:36, memory = 14903.64 (MB), peak = 16885.70 (MB)
Total wire length = 1123520 um.
Total wire length on LAYER M1 = 2116 um.
Total wire length on LAYER M2 = 167655 um.
Total wire length on LAYER M3 = 347790 um.
Total wire length on LAYER M4 = 276648 um.
Total wire length on LAYER M5 = 163913 um.
Total wire length on LAYER M6 = 95950 um.
Total wire length on LAYER M7 = 36347 um.
Total wire length on LAYER M8 = 29181 um.
Total wire length on LAYER M9 = 3915 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2256971.
Up-via summary (total 2256971):

------------------
 Active          0
     M1     726063
     M2    1060217
     M3     323952
     M4     103806
     M5      29123
     M6       9645
     M7       3689
     M8        476
     M9          0
------------------
           2256971


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8476 violations.
    elapsed time = 00:00:00, memory = 14903.64 (MB).
    Completing 20% with 7764 violations.
    elapsed time = 00:01:23, memory = 15590.65 (MB).
    Completing 30% with 6387 violations.
    elapsed time = 00:02:44, memory = 15069.13 (MB).
    Completing 40% with 6387 violations.
    elapsed time = 00:02:57, memory = 15812.33 (MB).
    Completing 50% with 5735 violations.
    elapsed time = 00:05:11, memory = 15045.91 (MB).
    Completing 60% with 4339 violations.
    elapsed time = 00:05:15, memory = 15045.91 (MB).
    Completing 70% with 3622 violations.
    elapsed time = 00:06:36, memory = 15556.68 (MB).
    Completing 80% with 2126 violations.
    elapsed time = 00:07:57, memory = 15046.02 (MB).
    Completing 90% with 2126 violations.
    elapsed time = 00:08:09, memory = 15789.34 (MB).
    Completing 100% with 259 violations.
    elapsed time = 00:10:11, memory = 15045.89 (MB).
[INFO DRT-0199]   Number of violations = 267.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0      0      5      0      4      0
EOL                  0     12      0      2      0      0      0      0
Metal Spacing        2      5      0     55      0      6      0      0
Recheck              0      3      0      4      0      1      0      0
Short                4     20      2     31      0      7      0      3
eolKeepOut           0     89      0      7      0      3      0      2
[INFO DRT-0267] cpu time = 01:16:51, elapsed time = 00:10:14, memory = 14791.54 (MB), peak = 16885.70 (MB)
Total wire length = 1123896 um.
Total wire length on LAYER M1 = 2026 um.
Total wire length on LAYER M2 = 165004 um.
Total wire length on LAYER M3 = 346034 um.
Total wire length on LAYER M4 = 278737 um.
Total wire length on LAYER M5 = 165885 um.
Total wire length on LAYER M6 = 96590 um.
Total wire length on LAYER M7 = 36365 um.
Total wire length on LAYER M8 = 29330 um.
Total wire length on LAYER M9 = 3923 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258446.
Up-via summary (total 2258446):

------------------
 Active          0
     M1     724651
     M2    1052778
     M3     329191
     M4     107278
     M5      30324
     M6       9872
     M7       3855
     M8        497
     M9          0
------------------
           2258446


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 267 violations.
    elapsed time = 00:00:00, memory = 14791.54 (MB).
    Completing 20% with 252 violations.
    elapsed time = 00:00:04, memory = 14791.47 (MB).
    Completing 30% with 217 violations.
    elapsed time = 00:00:13, memory = 14791.42 (MB).
    Completing 40% with 217 violations.
    elapsed time = 00:00:13, memory = 14791.42 (MB).
    Completing 50% with 209 violations.
    elapsed time = 00:00:31, memory = 14791.50 (MB).
    Completing 60% with 151 violations.
    elapsed time = 00:00:31, memory = 14791.50 (MB).
    Completing 70% with 143 violations.
    elapsed time = 00:00:34, memory = 14791.45 (MB).
    Completing 80% with 73 violations.
    elapsed time = 00:00:51, memory = 14791.39 (MB).
    Completing 90% with 73 violations.
    elapsed time = 00:00:51, memory = 14791.39 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:01:08, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer          M2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      1      0      4      0
Metal Spacing        0      2      0      3      0      0
Short                1      2      0      0      0      3
eolKeepOut           0      0      0      2      0      2
[INFO DRT-0267] cpu time = 00:06:53, elapsed time = 00:01:09, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123922 um.
Total wire length on LAYER M1 = 2024 um.
Total wire length on LAYER M2 = 164951 um.
Total wire length on LAYER M3 = 345979 um.
Total wire length on LAYER M4 = 278773 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96607 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29343 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258569.
Up-via summary (total 2258569):

------------------
 Active          0
     M1     724625
     M2    1052582
     M3     329288
     M4     107433
     M5      30380
     M6       9893
     M7       3870
     M8        498
     M9          0
------------------
           2258569


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:06, memory = 14791.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:06, memory = 14791.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:06, memory = 14791.48 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:12, memory = 14791.65 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:12, memory = 14791.65 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:19, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:19, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:03, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123926 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164945 um.
Total wire length on LAYER M3 = 345982 um.
Total wire length on LAYER M4 = 278778 um.
Total wire length on LAYER M5 = 165951 um.
Total wire length on LAYER M6 = 96606 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123925 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164940 um.
Total wire length on LAYER M3 = 345981 um.
Total wire length on LAYER M4 = 278785 um.
Total wire length on LAYER M5 = 165952 um.
Total wire length on LAYER M6 = 96605 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123925 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164940 um.
Total wire length on LAYER M3 = 345981 um.
Total wire length on LAYER M4 = 278785 um.
Total wire length on LAYER M5 = 165952 um.
Total wire length on LAYER M6 = 96605 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123925 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164940 um.
Total wire length on LAYER M3 = 345981 um.
Total wire length on LAYER M4 = 278785 um.
Total wire length on LAYER M5 = 165952 um.
Total wire length on LAYER M6 = 96605 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 14791.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 14791.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 14791.48 (MB), peak = 16885.70 (MB)
Total wire length = 1123925 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164939 um.
Total wire length on LAYER M3 = 345981 um.
Total wire length on LAYER M4 = 278785 um.
Total wire length on LAYER M5 = 165952 um.
Total wire length on LAYER M6 = 96605 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0198] Complete detail routing.
Total wire length = 1123925 um.
Total wire length on LAYER M1 = 2025 um.
Total wire length on LAYER M2 = 164939 um.
Total wire length on LAYER M3 = 345981 um.
Total wire length on LAYER M4 = 278785 um.
Total wire length on LAYER M5 = 165952 um.
Total wire length on LAYER M6 = 96605 um.
Total wire length on LAYER M7 = 36363 um.
Total wire length on LAYER M8 = 29344 um.
Total wire length on LAYER M9 = 3927 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2258592.
Up-via summary (total 2258592):

------------------
 Active          0
     M1     724624
     M2    1052590
     M3     329302
     M4     107435
     M5      30379
     M6       9892
     M7       3872
     M8        498
     M9          0
------------------
           2258592


[INFO DRT-0267] cpu time = 12:43:45, elapsed time = 01:40:23, memory = 14791.48 (MB), peak = 16885.70 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 1:51:10[h:]min:sec. CPU time: user 49501.65 sys 439.64 (748%). Peak memory: 17290956KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 172577 filler instances.
Elapsed time: 0:10.93[h:]min:sec. CPU time: user 5.62 sys 0.79 (58%). Peak memory: 1163348KB.
cp ./results/asap7/riscv_v/base/5_3_fillcell.odb ./results/asap7/riscv_v/base/5_route.odb
cp ./results/asap7/riscv_v/base/4_cts.sdc ./results/asap7/riscv_v/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v/base/5_route.odb ./results/asap7/riscv_v/base/6_1_fill.odb
Elapsed time: 0:08.30[h:]min:sec. CPU time: user 2.82 sys 0.73 (42%). Peak memory: 730956KB.
cp ./results/asap7/riscv_v/base/5_route.sdc ./results/asap7/riscv_v/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1712199 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 14% of 1906609 wires extracted
[INFO RCX-0442] 27% of 1906609 wires extracted
[INFO RCX-0442] 41% of 1906609 wires extracted
[INFO RCX-0442] 48% of 1906609 wires extracted
[INFO RCX-0442] 54% of 1906609 wires extracted
[INFO RCX-0442] 62% of 1906609 wires extracted
[INFO RCX-0442] 71% of 1906609 wires extracted
[INFO RCX-0442] 81% of 1906609 wires extracted
[INFO RCX-0442] 92% of 1906609 wires extracted
[INFO RCX-0442] 100% of 1906609 wires extracted
[INFO RCX-0045] Extract 193451 nets, 1905581 rsegs, 1905581 caps, 3033211 ccs
[INFO RCX-0042] 100000 nets finished
[INFO RCX-0443] 193451 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.32e-01 V
Average voltage  : 7.58e-01 V
Average IR drop  : 1.23e-02 V
Worstcase IR drop: 3.77e-02 V
Percentage drop  : 4.90 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 3.77e-02 V
Average voltage  : 1.23e-02 V
Average IR drop  : 1.23e-02 V
Worstcase IR drop: 3.77e-02 V
Percentage drop  : 4.90 %
######################################
Cell type report:                       Count       Area
  Fill cell                            172577   16041.65
  Tap cell                               4448     129.70
  Tie cell                                144       6.30
  Buffer                                    1       0.07
  Clock buffer                            376     140.86
  Timing Repair Buffer                   3635    1095.16
  Inverter                              11624     573.17
  Clock inverter                          115      16.65
  Sequential cell                        4863    1504.57
  Multi-Input combinational cell       172799   20444.28
  Total                                370582   39952.41
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 23911 u^2 60% utilization.
Elapsed time: 16:33.88[h:]min:sec. CPU time: user 967.98 sys 3.44 (97%). Peak memory: 4702592KB.
cp ./results/asap7/riscv_v/base/5_route.sdc ./results/asap7/riscv_v/base/6_final.sdc
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v \
        -rd in_def=./results/asap7/riscv_v/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v/base/6_1_merged.gds'
Elapsed time: 0:19.53[h:]min:sec. CPU time: user 18.42 sys 1.11 (99%). Peak memory: 1895924KB.
cp results/asap7/riscv_v/base/6_1_merged.gds results/asap7/riscv_v/base/6_final.gds
./logs/asap7/riscv_v/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                 2458          21809
1_1_yosys_canonicalize                       1             83
1_1_yosys_hier_report                        0             12
2_1_floorplan                              112           1042
2_2_floorplan_io                             2            498
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          2            494
2_5_floorplan_tapcell                        2            386
2_6_floorplan_pdn                            4            508
3_1_place_gp_skip_io                        93            807
3_2_place_iop                                2            506
3_3_place_gp                              1101           2623
3_4_place_resized                          217           1356
3_5_place_dp                               300           1490
4_1_cts                                   2195           1867
5_1_grt                                   1365           3311
5_2_route                                 6670          16885
5_3_fillcell                                10           1136
6_1_fill                                     8            713
6_1_merge                                   19           1851
6_report                                   993           4592
Total                                    15554          21809
