[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 60000000
Number of CPUs: 4
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 3 instructions: 10000002 cycles: 3490533 heartbeat IPC: 2.865 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 2 instructions: 10000003 cycles: 3490986 heartbeat IPC: 2.865 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 3491271 heartbeat IPC: 2.864 cumulative IPC: 2.864 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 1 instructions: 10000002 cycles: 3491512 heartbeat IPC: 2.864 cumulative IPC: 2.864 (Simulation time: 00 hr 01 min 52 sec)
Warmup finished CPU 3 instructions: 20000001 cycles: 6975834 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 3 instructions: 20000006 cycles: 6975835 heartbeat IPC: 2.869 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Warmup finished CPU 2 instructions: 20000001 cycles: 6976204 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 2 instructions: 20000006 cycles: 6976205 heartbeat IPC: 2.869 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6976580 heartbeat IPC: 2.869 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6976580 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Warmup finished CPU 1 instructions: 20000001 cycles: 6977277 cumulative IPC: 2.866 (Simulation time: 00 hr 03 min 45 sec)
Warmup complete CPU 3 instructions: 20004648 cycles: 6977277 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Warmup complete CPU 2 instructions: 20002947 cycles: 6977277 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Warmup complete CPU 1 instructions: 20000001 cycles: 6977277 cumulative IPC: 2.866 (Simulation time: 00 hr 03 min 45 sec)
Warmup complete CPU 0 instructions: 20002537 cycles: 6977277 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 1 instructions: 20000006 cycles: 6977278 heartbeat IPC: 2.869 cumulative IPC: 5 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 2 instructions: 30000008 cycles: 58080155 heartbeat IPC: 0.1957 cumulative IPC: 0.1956 (Simulation time: 00 hr 13 min 17 sec)
Heartbeat CPU 1 instructions: 30000008 cycles: 58089360 heartbeat IPC: 0.1956 cumulative IPC: 0.1956 (Simulation time: 00 hr 13 min 17 sec)
Heartbeat CPU 3 instructions: 30000008 cycles: 58096635 heartbeat IPC: 0.1956 cumulative IPC: 0.1955 (Simulation time: 00 hr 13 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 58122076 heartbeat IPC: 0.1955 cumulative IPC: 0.1955 (Simulation time: 00 hr 13 min 17 sec)
Heartbeat CPU 1 instructions: 40000008 cycles: 109281806 heartbeat IPC: 0.1953 cumulative IPC: 0.1955 (Simulation time: 05 hr 13 min 23 sec)
Heartbeat CPU 2 instructions: 40000008 cycles: 109292666 heartbeat IPC: 0.1953 cumulative IPC: 0.1954 (Simulation time: 05 hr 13 min 23 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 109307500 heartbeat IPC: 0.1954 cumulative IPC: 0.1954 (Simulation time: 05 hr 13 min 23 sec)
Heartbeat CPU 3 instructions: 40000008 cycles: 109333786 heartbeat IPC: 0.1952 cumulative IPC: 0.1954 (Simulation time: 05 hr 13 min 24 sec)
Heartbeat CPU 2 instructions: 50000009 cycles: 160378274 heartbeat IPC: 0.1957 cumulative IPC: 0.1955 (Simulation time: 05 hr 22 min 54 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 160402219 heartbeat IPC: 0.1957 cumulative IPC: 0.1955 (Simulation time: 05 hr 22 min 55 sec)
Heartbeat CPU 1 instructions: 50000009 cycles: 160410957 heartbeat IPC: 0.1956 cumulative IPC: 0.1955 (Simulation time: 05 hr 22 min 55 sec)
Heartbeat CPU 3 instructions: 50000009 cycles: 160452082 heartbeat IPC: 0.1956 cumulative IPC: 0.1954 (Simulation time: 05 hr 22 min 55 sec)
Heartbeat CPU 2 instructions: 60000012 cycles: 211514766 heartbeat IPC: 0.1956 cumulative IPC: 0.1955 (Simulation time: 05 hr 32 min 25 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 211550141 heartbeat IPC: 0.1955 cumulative IPC: 0.1955 (Simulation time: 05 hr 32 min 25 sec)
Heartbeat CPU 1 instructions: 60000012 cycles: 211553821 heartbeat IPC: 0.1955 cumulative IPC: 0.1955 (Simulation time: 05 hr 32 min 25 sec)
Heartbeat CPU 3 instructions: 60000012 cycles: 211616216 heartbeat IPC: 0.1954 cumulative IPC: 0.1954 (Simulation time: 05 hr 32 min 26 sec)
Heartbeat CPU 2 instructions: 70000012 cycles: 262642974 heartbeat IPC: 0.1956 cumulative IPC: 0.1956 (Simulation time: 08 hr 15 min 06 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 262661692 heartbeat IPC: 0.1957 cumulative IPC: 0.1955 (Simulation time: 08 hr 15 min 06 sec)
Heartbeat CPU 1 instructions: 70000012 cycles: 262669714 heartbeat IPC: 0.1956 cumulative IPC: 0.1955 (Simulation time: 08 hr 15 min 06 sec)
Heartbeat CPU 3 instructions: 70000012 cycles: 262775137 heartbeat IPC: 0.1955 cumulative IPC: 0.1954 (Simulation time: 08 hr 15 min 07 sec)
Heartbeat CPU 2 instructions: 80000016 cycles: 313766198 heartbeat IPC: 0.1956 cumulative IPC: 0.1956 (Simulation time: 08 hr 23 min 32 sec)
Simulation finished CPU 2 instructions: 60000002 cycles: 306799702 cumulative IPC: 0.1956 (Simulation time: 08 hr 23 min 32 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 313791401 heartbeat IPC: 0.1956 cumulative IPC: 0.1955 (Simulation time: 08 hr 23 min 32 sec)
Simulation finished CPU 0 instructions: 60000000 cycles: 306822724 cumulative IPC: 0.1956 (Simulation time: 08 hr 23 min 32 sec)
Simulation finished CPU 1 instructions: 60000001 cycles: 306858402 cumulative IPC: 0.1955 (Simulation time: 08 hr 23 min 33 sec)
Heartbeat CPU 1 instructions: 80000016 cycles: 313835683 heartbeat IPC: 0.1954 cumulative IPC: 0.1955 (Simulation time: 08 hr 23 min 33 sec)
Heartbeat CPU 3 instructions: 80000016 cycles: 313927751 heartbeat IPC: 0.1955 cumulative IPC: 0.1955 (Simulation time: 08 hr 23 min 33 sec)
Simulation finished CPU 3 instructions: 60000000 cycles: 306966439 cumulative IPC: 0.1955 (Simulation time: 08 hr 23 min 34 sec)
Simulation complete CPU 3 instructions: 60000000 cycles: 306966439 cumulative IPC: 0.1955 (Simulation time: 08 hr 23 min 34 sec)
Simulation complete CPU 2 instructions: 60033854 cycles: 306966439 cumulative IPC: 0.1956 (Simulation time: 08 hr 23 min 34 sec)
Simulation complete CPU 1 instructions: 60023188 cycles: 306966439 cumulative IPC: 0.1955 (Simulation time: 08 hr 23 min 34 sec)
Simulation complete CPU 0 instructions: 60027043 cycles: 306966439 cumulative IPC: 0.1955 (Simulation time: 08 hr 23 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 1 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 2 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 3 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz

Total Simulation Statistics (not including warmup)

CPU 3 cumulative IPC: 0.1955 instructions: 60000000 cycles: 306966439
CPU 3 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01012
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.1956 instructions: 60033854 cycles: 306966439
CPU 2 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01013
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.1955 instructions: 60023188 cycles: 306966439
CPU 1 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01011
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.1955 instructions: 60027043 cycles: 306966439
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01011
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:      19193 HIT:       1008 MISS:      18185 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:      19193 HIT:       1008 MISS:      18185 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 696.7 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    1474881 HIT:     385061 MISS:    1089820 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    1448172 HIT:     380579 MISS:    1067593 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:       3789 HIT:       3789 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      22412 HIT:        693 MISS:      21719 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 223.7 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:        485 HIT:        485 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:        485 HIT:        485 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   17942937 HIT:   15405514 MISS:    2537423 MSHR_MERGE:    1066331
cpu3->cpu3_L1D LOAD         ACCESS:   12727689 HIT:   10213187 MISS:    2514502 MSHR_MERGE:    1066330
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:    5178675 HIT:    5178167 MISS:        508 MSHR_MERGE:          0
cpu3->cpu3_L1D TRANSLATION  ACCESS:      36573 HIT:      14160 MISS:      22413 MSHR_MERGE:          1
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 174.5 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:        368 HIT:        368 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:        368 HIT:        368 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   17440914 HIT:   17405029 MISS:      35885 MSHR_MERGE:      16692
cpu3->cpu3_DTLB LOAD         ACCESS:   17440914 HIT:   17405029 MISS:      35885 MSHR_MERGE:      16692
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 666.1 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:      19203 HIT:       1008 MISS:      18195 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:      19203 HIT:       1008 MISS:      18195 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 696.1 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    1475701 HIT:     385388 MISS:    1090313 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    1448969 HIT:     380895 MISS:    1068074 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:       3797 HIT:       3797 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      22426 HIT:        696 MISS:      21730 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 223.6 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:        488 HIT:        488 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:        488 HIT:        488 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   17952998 HIT:   15414247 MISS:    2538751 MSHR_MERGE:    1066847
cpu2->cpu2_L1D LOAD         ACCESS:   12734805 HIT:   10218990 MISS:    2515815 MSHR_MERGE:    1066846
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:    5181600 HIT:    5181091 MISS:        509 MSHR_MERGE:          0
cpu2->cpu2_L1D TRANSLATION  ACCESS:      36593 HIT:      14166 MISS:      22427 MSHR_MERGE:          1
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 174.4 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:        373 HIT:        373 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:        373 HIT:        373 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   17450665 HIT:   17414761 MISS:      35904 MSHR_MERGE:      16701
cpu2->cpu2_DTLB LOAD         ACCESS:   17450665 HIT:   17414761 MISS:      35904 MSHR_MERGE:      16701
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 665.5 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:      19199 HIT:       1008 MISS:      18191 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:      19199 HIT:       1008 MISS:      18191 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 695.6 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    1475418 HIT:     385260 MISS:    1090158 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    1448697 HIT:     380780 MISS:    1067917 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:       3794 HIT:       3794 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      22419 HIT:        686 MISS:      21733 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 223.6 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:        484 HIT:        484 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:        484 HIT:        484 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   17949824 HIT:   15411573 MISS:    2538251 MSHR_MERGE:    1066627
cpu1->cpu1_L1D LOAD         ACCESS:   12732559 HIT:   10217236 MISS:    2515323 MSHR_MERGE:    1066626
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:    5180680 HIT:    5180172 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L1D TRANSLATION  ACCESS:      36585 HIT:      14165 MISS:      22420 MSHR_MERGE:          1
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 174.4 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   17447580 HIT:   17411685 MISS:      35895 MSHR_MERGE:      16696
cpu1->cpu1_DTLB LOAD         ACCESS:   17447580 HIT:   17411685 MISS:      35895 MSHR_MERGE:      16696
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 665.1 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:      19200 HIT:       1008 MISS:      18192 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      19200 HIT:       1008 MISS:      18192 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 696.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1475562 HIT:     385265 MISS:    1090297 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1448844 HIT:     380788 MISS:    1068056 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3789 HIT:       3789 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22421 HIT:        688 MISS:      21733 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 223.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        480 HIT:        480 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        480 HIT:        480 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   17950960 HIT:   15412467 MISS:    2538493 MSHR_MERGE:    1066720
cpu0->cpu0_L1D LOAD         ACCESS:   12733417 HIT:   10217854 MISS:    2515563 MSHR_MERGE:    1066719
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5180955 HIT:    5180447 MISS:        508 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      36588 HIT:      14166 MISS:      22422 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 174.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        366 HIT:        366 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        366 HIT:        366 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17448681 HIT:   17412782 MISS:      35899 MSHR_MERGE:      16699
cpu0->cpu0_DTLB LOAD         ACCESS:   17448681 HIT:   17412782 MISS:      35899 MSHR_MERGE:      16699
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 665.8 cycles
cpu0->LLC TOTAL        ACCESS:    1091760 HIT:        686 MISS:    1091074 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1068056 HIT:        108 MISS:    1067948 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1463 HIT:        562 MISS:        901 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21733 HIT:         16 MISS:      21717 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 829.9 cycles
cpu1->LLC TOTAL        ACCESS:    1091621 HIT:        751 MISS:    1090870 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    1067917 HIT:         94 MISS:    1067823 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:       1463 HIT:        634 MISS:        829 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      21733 HIT:         23 MISS:      21710 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 830.1 cycles
cpu2->LLC TOTAL        ACCESS:    1091767 HIT:        820 MISS:    1090947 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    1068074 HIT:         88 MISS:    1067986 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:       1454 HIT:        711 MISS:        743 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      21730 HIT:         21 MISS:      21709 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 830 cycles
cpu3->LLC TOTAL        ACCESS:    1091269 HIT:        801 MISS:    1090468 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    1067593 HIT:        106 MISS:    1067487 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:       1449 HIT:        679 MISS:        770 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      21719 HIT:         16 MISS:      21703 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 830.4 cycles

Region of Interest Statistics

CPU 3 cumulative IPC: 0.1955 instructions: 60000000 cycles: 306966439
CPU 3 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01012
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.1956 instructions: 60000002 cycles: 306799702
CPU 2 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.1955 instructions: 60000001 cycles: 306858402
CPU 1 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.1956 instructions: 60000000 cycles: 306822724
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:      19193 HIT:       1008 MISS:      18185 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:      19193 HIT:       1008 MISS:      18185 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 696.7 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    1474881 HIT:     385061 MISS:    1089820 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    1448172 HIT:     380579 MISS:    1067593 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:       3789 HIT:       3789 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      22412 HIT:        693 MISS:      21719 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 223.7 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:        485 HIT:        485 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:        485 HIT:        485 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   17942937 HIT:   15405514 MISS:    2537423 MSHR_MERGE:    1066331
cpu3->cpu3_L1D LOAD         ACCESS:   12727689 HIT:   10213187 MISS:    2514502 MSHR_MERGE:    1066330
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:    5178675 HIT:    5178167 MISS:        508 MSHR_MERGE:          0
cpu3->cpu3_L1D TRANSLATION  ACCESS:      36573 HIT:      14160 MISS:      22413 MSHR_MERGE:          1
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 174.5 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:        368 HIT:        368 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:        368 HIT:        368 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   17440914 HIT:   17405029 MISS:      35885 MSHR_MERGE:      16692
cpu3->cpu3_DTLB LOAD         ACCESS:   17440914 HIT:   17405029 MISS:      35885 MSHR_MERGE:      16692
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 666.1 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:      19203 HIT:       1008 MISS:      18195 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:      19203 HIT:       1008 MISS:      18195 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 696.1 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    1475701 HIT:     385388 MISS:    1090313 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    1448969 HIT:     380895 MISS:    1068074 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:       3797 HIT:       3797 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      22426 HIT:        696 MISS:      21730 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 223.6 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:        488 HIT:        488 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:        488 HIT:        488 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   17952998 HIT:   15414247 MISS:    2538751 MSHR_MERGE:    1066847
cpu2->cpu2_L1D LOAD         ACCESS:   12734805 HIT:   10218990 MISS:    2515815 MSHR_MERGE:    1066846
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:    5181600 HIT:    5181091 MISS:        509 MSHR_MERGE:          0
cpu2->cpu2_L1D TRANSLATION  ACCESS:      36593 HIT:      14166 MISS:      22427 MSHR_MERGE:          1
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 174.4 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:        373 HIT:        373 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:        373 HIT:        373 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   17450665 HIT:   17414761 MISS:      35904 MSHR_MERGE:      16701
cpu2->cpu2_DTLB LOAD         ACCESS:   17450665 HIT:   17414761 MISS:      35904 MSHR_MERGE:      16701
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 665.5 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:      19199 HIT:       1008 MISS:      18191 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:      19199 HIT:       1008 MISS:      18191 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 695.6 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    1475418 HIT:     385260 MISS:    1090158 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    1448697 HIT:     380780 MISS:    1067917 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:       3794 HIT:       3794 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      22419 HIT:        686 MISS:      21733 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 223.6 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:        484 HIT:        484 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:        484 HIT:        484 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   17949824 HIT:   15411573 MISS:    2538251 MSHR_MERGE:    1066627
cpu1->cpu1_L1D LOAD         ACCESS:   12732559 HIT:   10217236 MISS:    2515323 MSHR_MERGE:    1066626
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:    5180680 HIT:    5180172 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L1D TRANSLATION  ACCESS:      36585 HIT:      14165 MISS:      22420 MSHR_MERGE:          1
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 174.4 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   17447580 HIT:   17411685 MISS:      35895 MSHR_MERGE:      16696
cpu1->cpu1_DTLB LOAD         ACCESS:   17447580 HIT:   17411685 MISS:      35895 MSHR_MERGE:      16696
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 665.1 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:      19200 HIT:       1008 MISS:      18192 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      19200 HIT:       1008 MISS:      18192 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 696.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1475562 HIT:     385265 MISS:    1090297 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1448844 HIT:     380788 MISS:    1068056 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3789 HIT:       3789 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22421 HIT:        688 MISS:      21733 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 223.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        480 HIT:        480 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        480 HIT:        480 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   17950960 HIT:   15412467 MISS:    2538493 MSHR_MERGE:    1066720
cpu0->cpu0_L1D LOAD         ACCESS:   12733417 HIT:   10217854 MISS:    2515563 MSHR_MERGE:    1066719
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5180955 HIT:    5180447 MISS:        508 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      36588 HIT:      14166 MISS:      22422 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 174.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        366 HIT:        366 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        366 HIT:        366 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17448681 HIT:   17412782 MISS:      35899 MSHR_MERGE:      16699
cpu0->cpu0_DTLB LOAD         ACCESS:   17448681 HIT:   17412782 MISS:      35899 MSHR_MERGE:      16699
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 665.8 cycles
cpu0->LLC TOTAL        ACCESS:    1091760 HIT:        686 MISS:    1091074 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1068056 HIT:        108 MISS:    1067948 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1463 HIT:        562 MISS:        901 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21733 HIT:         16 MISS:      21717 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 829.9 cycles
cpu1->LLC TOTAL        ACCESS:    1091621 HIT:        751 MISS:    1090870 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    1067917 HIT:         94 MISS:    1067823 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:       1463 HIT:        634 MISS:        829 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      21733 HIT:         23 MISS:      21710 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 830.1 cycles
cpu2->LLC TOTAL        ACCESS:    1091767 HIT:        820 MISS:    1090947 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    1068074 HIT:         88 MISS:    1067986 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:       1454 HIT:        711 MISS:        743 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      21730 HIT:         21 MISS:      21709 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 830 cycles
cpu3->LLC TOTAL        ACCESS:    1091269 HIT:        801 MISS:    1090468 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    1067593 HIT:        106 MISS:    1067487 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:       1449 HIT:        679 MISS:        770 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      21719 HIT:         16 MISS:      21703 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 830.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        711
  ROW_BUFFER_MISS:    4359403
  AVG DBUS CONGESTED CYCLE: 3.009
Channel 0 WQ ROW_BUFFER_HIT:       1048
  ROW_BUFFER_MISS:       4728
  FULL:          0
Channel 0 REFRESHES ISSUED:      25580
