set_property PACKAGE_PIN T24 [get_ports CLK_IN1_D_clk_p]
set_property PACKAGE_PIN U24 [get_ports CLK_IN1_D_clk_n]

set_property PACKAGE_PIN N26 [get_ports rst]
set_property PACKAGE_PIN AA23 [get_ports SYNC]
set_property PACKAGE_PIN AF15 [get_ports SYSREF]
set_property PACKAGE_PIN K10 [get_ports scramble_enable]
set_property PACKAGE_PIN B9 [get_ports serial_data]
set_property PACKAGE_PIN AF14 [get_ports test_enable]
set_property PACKAGE_PIN J15 [get_ports {sample[11]}]
set_property PACKAGE_PIN J14 [get_ports {sample[10]}]
set_property PACKAGE_PIN J13 [get_ports {sample[9]}]
set_property PACKAGE_PIN H13 [get_ports {sample[8]}]
set_property PACKAGE_PIN E11 [get_ports {sample[7]}]
set_property PACKAGE_PIN E10 [get_ports {sample[6]}]
set_property PACKAGE_PIN D11 [get_ports {sample[5]}]
set_property PACKAGE_PIN D10 [get_ports {sample[4]}]
set_property PACKAGE_PIN B10 [get_ports {sample[3]}]
set_property PACKAGE_PIN A10 [get_ports {sample[2]}]
set_property PACKAGE_PIN H11 [get_ports {sample[1]}]
set_property PACKAGE_PIN G11 [get_ports {sample[0]}]
set_property PACKAGE_PIN W21 [get_ports {state_out_0[1]}]
set_property PACKAGE_PIN AC16 [get_ports {state_out_0[0]}]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports CLK_IN1_D_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports CLK_IN1_D_clk_n]
set_property IOSTANDARD LVCMOS18 [get_ports SYNC]
set_property IOSTANDARD LVCMOS18 [get_ports SYSREF]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property IOSTANDARD LVCMOS18 [get_ports scramble_enable]
set_property IOSTANDARD LVCMOS18 [get_ports serial_data]
set_property IOSTANDARD LVCMOS18 [get_ports test_enable]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {state_out_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {state_out_0[0]}]

