

================================================================
== Vivado HLS Report for 'buffer_r'
================================================================
* Date:           Fri Apr  9 18:50:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LabA_window_2d
* Solution:       window
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.539 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     91|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        0|      -|     424|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     424|    312|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buffer0_ram_V_U  |buffer_r_buffer0_cud  |        1|  0|   0|    0|   360|   16|     1|         5760|
    |buffer1_ram_V_U  |buffer_r_buffer1_bkb  |        1|  0|   0|    0|   360|   16|     1|         5760|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   720|   32|     2|        11520|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_157           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_55            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln30_fu_158_p2        |   icmp   |      0|  0|  13|          10|           1|
    |select_ln281_1_fu_392_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln281_fu_384_p3     |  select  |      0|  0|   8|           1|           8|
    |select_ln879_2_fu_266_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln879_fu_216_p3     |  select  |      0|  0|  16|           1|          16|
    |t0_V_fu_377_p3             |  select  |      0|  0|   8|           1|           8|
    |t1_V_fu_352_p3             |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln700_1_fu_290_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln700_2_fu_311_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln700_fu_168_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  91|          23|          76|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter1_write_assign_reg_110            |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_buffer0_write_data_V_1_reg_130  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter2_buffer1_write_data_V_1_reg_120  |  15|          3|   16|         48|
    |ap_sig_allocacmp_t_V_1                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_V_2                               |   9|          2|    1|          2|
    |buffer0_ram_V_address0                               |  15|          3|    9|         27|
    |buffer1_ram_V_address0                               |  15|          3|    9|         27|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |  93|         19|   53|        157|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_buffer0_write_data_V_1_reg_130  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_buffer1_write_data_V_1_reg_120  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_write_assign_reg_110            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_buffer0_write_data_V_1_reg_130  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_buffer1_write_data_V_1_reg_120  |  16|   0|   16|          0|
    |buffer0_cnt_V                                        |   1|   0|    1|          0|
    |buffer0_read_data_V                                  |  16|   0|   16|          0|
    |buffer0_write_data_V                                 |  16|   0|   16|          0|
    |buffer1_cnt_V                                        |   1|   0|    1|          0|
    |buffer1_read_data_V                                  |  16|   0|   16|          0|
    |buffer1_write_data_V                                 |  16|   0|   16|          0|
    |c_read_reg_417                                       |  10|   0|   10|          0|
    |c_read_reg_417_pp0_iter1_reg                         |  10|   0|   10|          0|
    |sel_V                                                |   1|   0|    1|          0|
    |t_V_1_reg_445                                        |   1|   0|    1|          0|
    |t_V_2_reg_461                                        |   1|   0|    1|          0|
    |window_2_V_write_re_reg_423                          |   8|   0|    8|          0|
    |write_assign_reg_110                                 |   1|   0|    1|          0|
    |t_V_1_reg_445                                        |  64|  32|    1|          0|
    |t_V_2_reg_461                                        |  64|  32|    1|          0|
    |window_2_V_write_re_reg_423                          |  64|  32|    8|          0|
    |write_assign_reg_110                                 |  64|  32|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 424| 128|  179|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |      buffer      | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |      buffer      | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      buffer      | return value |
|ap_done           | out |    1| ap_ctrl_hs |      buffer      | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      buffer      | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      buffer      | return value |
|ap_return_0       | out |    8| ap_ctrl_hs |      buffer      | return value |
|ap_return_1       | out |    8| ap_ctrl_hs |      buffer      | return value |
|ap_return_2       | out |    8| ap_ctrl_hs |      buffer      | return value |
|window_2_V_write  |  in |    8|   ap_none  | window_2_V_write |    scalar    |
|c                 |  in |   10|   ap_none  |         c        |    scalar    |
+------------------+-----+-----+------------+------------------+--------------+

