0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/010_fourbitsub/010_fourbitsub.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/010_fourbitsub/010_fourbitsub.srcs/sim_1/new/fourbitsub_tb.v,1698250383,verilog,,,,fourbitsub_tb,,,,,,,,
D:/Project/FPGA_XILINX/010_fourbitsub/010_fourbitsub.srcs/sources_1/new/fourbitsub.v,1698249891,verilog,,D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sources_1/new/fulladder.v,,fourbitsub,,,,,,,,
D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sources_1/new/fourbitadder.v,1698249653,verilog,,D:/Project/FPGA_XILINX/010_fourbitsub/010_fourbitsub.srcs/sources_1/new/fourbitsub.v,,fourbitadder,,,,,,,,
D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sources_1/new/fulladder.v,1698248848,verilog,,D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sources_1/new/halfadder.v,,fulladder,,,,,,,,
D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sources_1/new/halfadder.v,1698247762,verilog,,D:/Project/FPGA_XILINX/010_fourbitsub/010_fourbitsub.srcs/sim_1/new/fourbitsub_tb.v,,halfadder,,,,,,,,
