#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55e3ebe5a4c0 .scope module, "cpu" "cpu" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0x7fa196ae8450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55e3ebf3b390 .functor XNOR 1, v0x55e3ebf24650_0, L_0x7fa196ae8450, C4<0>, C4<0>;
L_0x7fa196ae8918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e3ebf3d510 .functor XNOR 1, v0x55e3ebf24ba0_0, L_0x7fa196ae8918, C4<0>, C4<0>;
L_0x55e3ebf3ec80 .functor NOT 1, L_0x55e3ebf3e680, C4<0>, C4<0>, C4<0>;
L_0x55e3ebf3ede0 .functor AND 1, v0x55e3ebf01520_0, L_0x55e3ebf3ecf0, C4<1>, C4<1>;
v0x55e3ebf23650_0 .net "ALUInA", 31 0, L_0x55e3ebf3b840;  1 drivers
v0x55e3ebf23760_0 .net "ALUInB", 31 0, L_0x55e3ebf3c300;  1 drivers
v0x55e3ebf23830_0 .net "ALUOp", 3 0, v0x55e3ebefccd0_0;  1 drivers
v0x55e3ebf23900_0 .net "ALUOut", 31 0, L_0x55e3ebf3e480;  1 drivers
v0x55e3ebf239a0_0 .net "ALUSrc", 0 0, v0x55e3ebeffba0_0;  1 drivers
v0x55e3ebf23a90_0 .net "ALUcntrl", 1 0, v0x55e3ebeffc70_0;  1 drivers
v0x55e3ebf23b60_0 .net "BneEn", 0 0, v0x55e3ebf01450_0;  1 drivers
v0x55e3ebf23c30_0 .net "BrOUT", 0 0, L_0x55e3ebf3ede0;  1 drivers
v0x55e3ebf23cd0_0 .net "Branch", 0 0, v0x55e3ebf01520_0;  1 drivers
v0x55e3ebf23e30_0 .net "DMemOut", 31 0, L_0x55e3ebf3f6c0;  1 drivers
v0x55e3ebf23f00_0 .var "EXMEM_ALUOut", 31 0;
v0x55e3ebf23fd0_0 .var "EXMEM_Branch", 0 0;
v0x55e3ebf24070_0 .var "EXMEM_MemRead", 0 0;
v0x55e3ebf24140_0 .var "EXMEM_MemToReg", 0 0;
v0x55e3ebf241e0_0 .var "EXMEM_MemWrite", 0 0;
v0x55e3ebf24280_0 .var "EXMEM_MemWriteData", 31 0;
v0x55e3ebf24320_0 .var "EXMEM_RegWrite", 0 0;
v0x55e3ebf244d0_0 .var "EXMEM_RegWriteAddr", 4 0;
v0x55e3ebf24590_0 .var "EXMEM_Zero", 0 0;
v0x55e3ebf24650_0 .var "IDEX_ALUSrc", 0 0;
v0x55e3ebf24710_0 .var "IDEX_ALUcntrl", 1 0;
v0x55e3ebf24800_0 .var "IDEX_BneEn", 0 0;
v0x55e3ebf248a0_0 .var "IDEX_Branch", 0 0;
v0x55e3ebf24960_0 .var "IDEX_MemRead", 0 0;
v0x55e3ebf24a20_0 .var "IDEX_MemToReg", 0 0;
v0x55e3ebf24ae0_0 .var "IDEX_MemWrite", 0 0;
v0x55e3ebf24ba0_0 .var "IDEX_RegDst", 0 0;
v0x55e3ebf24c60_0 .var "IDEX_RegWrite", 0 0;
v0x55e3ebf24d20_0 .var "IDEX_instr_rd", 4 0;
v0x55e3ebf24e10_0 .var "IDEX_instr_rs", 4 0;
v0x55e3ebf24ee0_0 .var "IDEX_instr_rt", 4 0;
v0x55e3ebf24fb0_0 .var "IDEX_rdA", 31 0;
v0x55e3ebf25070_0 .var "IDEX_rdB", 31 0;
v0x55e3ebf25360_0 .var "IDEX_signExtend", 31 0;
v0x55e3ebf25440_0 .var "IFID_PCplus4", 31 0;
v0x55e3ebf25520_0 .var "IFID_instr", 31 0;
v0x55e3ebf25600_0 .var "MEMWB_ALUOut", 31 0;
v0x55e3ebf256e0_0 .var "MEMWB_DMemOut", 31 0;
v0x55e3ebf257c0_0 .var "MEMWB_MemToReg", 0 0;
v0x55e3ebf25880_0 .var "MEMWB_RegWrite", 0 0;
v0x55e3ebf25970_0 .var "MEMWB_RegWriteAddr", 4 0;
v0x55e3ebf25a80_0 .net "MemRead", 0 0, v0x55e3ebf1bba0_0;  1 drivers
v0x55e3ebf25b20_0 .net "MemToReg", 0 0, v0x55e3ebf1bcb0_0;  1 drivers
v0x55e3ebf25bc0_0 .net "MemWrite", 0 0, v0x55e3ebf1bd70_0;  1 drivers
v0x55e3ebf25c90_0 .var "PC", 31 0;
v0x55e3ebf25d60_0 .net "RegDst", 0 0, v0x55e3ebf1be30_0;  1 drivers
v0x55e3ebf25e30_0 .net "RegWrite", 0 0, v0x55e3ebf1bef0_0;  1 drivers
v0x55e3ebf25f00_0 .net "RegWriteAddr", 4 0, L_0x55e3ebf3ea20;  1 drivers
v0x55e3ebf25fa0_0 .net "Zero", 0 0, L_0x55e3ebf3e680;  1 drivers
v0x55e3ebf26070_0 .net *"_ivl_23", 0 0, L_0x55e3ebf3a6d0;  1 drivers
v0x55e3ebf26110_0 .net *"_ivl_24", 15 0, L_0x55e3ebf3a770;  1 drivers
v0x55e3ebf261b0_0 .net *"_ivl_30", 31 0, L_0x55e3ebf3b110;  1 drivers
L_0x7fa196ae8330 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf26290_0 .net *"_ivl_33", 29 0, L_0x7fa196ae8330;  1 drivers
L_0x7fa196ae8378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf26370_0 .net/2u *"_ivl_34", 31 0, L_0x7fa196ae8378;  1 drivers
v0x55e3ebf26450_0 .net *"_ivl_36", 0 0, L_0x55e3ebf3b250;  1 drivers
v0x55e3ebf26510_0 .net *"_ivl_38", 31 0, L_0x55e3ebf3b400;  1 drivers
L_0x7fa196ae83c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf265f0_0 .net *"_ivl_41", 29 0, L_0x7fa196ae83c0;  1 drivers
L_0x7fa196ae8408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf266d0_0 .net/2u *"_ivl_42", 31 0, L_0x7fa196ae8408;  1 drivers
v0x55e3ebf267b0_0 .net *"_ivl_44", 0 0, L_0x55e3ebf3b4f0;  1 drivers
v0x55e3ebf26870_0 .net *"_ivl_46", 31 0, L_0x55e3ebf3b6b0;  1 drivers
v0x55e3ebf26950_0 .net/2u *"_ivl_50", 0 0, L_0x7fa196ae8450;  1 drivers
v0x55e3ebf26a30_0 .net *"_ivl_52", 0 0, L_0x55e3ebf3b390;  1 drivers
v0x55e3ebf26af0_0 .net *"_ivl_54", 31 0, L_0x55e3ebf3bab0;  1 drivers
L_0x7fa196ae8498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf26bd0_0 .net *"_ivl_57", 29 0, L_0x7fa196ae8498;  1 drivers
L_0x7fa196ae84e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf26cb0_0 .net/2u *"_ivl_58", 31 0, L_0x7fa196ae84e0;  1 drivers
v0x55e3ebf271a0_0 .net *"_ivl_60", 0 0, L_0x55e3ebf3bbf0;  1 drivers
v0x55e3ebf27260_0 .net *"_ivl_62", 31 0, L_0x55e3ebf3bdd0;  1 drivers
L_0x7fa196ae8528 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf27340_0 .net *"_ivl_65", 29 0, L_0x7fa196ae8528;  1 drivers
L_0x7fa196ae8570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf27420_0 .net/2u *"_ivl_66", 31 0, L_0x7fa196ae8570;  1 drivers
v0x55e3ebf27500_0 .net *"_ivl_68", 0 0, L_0x55e3ebf3bec0;  1 drivers
v0x55e3ebf275c0_0 .net *"_ivl_70", 31 0, L_0x55e3ebf3bd30;  1 drivers
v0x55e3ebf276a0_0 .net *"_ivl_72", 31 0, L_0x55e3ebf3c100;  1 drivers
v0x55e3ebf27780_0 .net/2u *"_ivl_76", 0 0, L_0x7fa196ae8918;  1 drivers
v0x55e3ebf27860_0 .net *"_ivl_78", 0 0, L_0x55e3ebf3d510;  1 drivers
v0x55e3ebf27920_0 .net *"_ivl_82", 0 0, L_0x55e3ebf3ec80;  1 drivers
v0x55e3ebf27a00_0 .net *"_ivl_84", 0 0, L_0x55e3ebf3ecf0;  1 drivers
o0x7fa197041708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e3ebf27ae0_0 .net "clock", 0 0, o0x7fa197041708;  0 drivers
v0x55e3ebf27bd0_0 .net "datatowrite", 31 0, L_0x55e3ebf3f800;  1 drivers
v0x55e3ebf27c90_0 .net "forwardA", 1 0, v0x55e3ebf23250_0;  1 drivers
v0x55e3ebf27d60_0 .net "forwardB", 1 0, v0x55e3ebf23310_0;  1 drivers
v0x55e3ebf27e30_0 .net "forwardC", 0 0, v0x55e3ebf233f0_0;  1 drivers
v0x55e3ebf27f00_0 .net "func", 5 0, L_0x55e3ebf3a1c0;  1 drivers
v0x55e3ebf27fa0_0 .net "imm", 15 0, L_0x55e3ebf3a5f0;  1 drivers
v0x55e3ebf28080_0 .net "instr", 31 0, L_0x55e3ebf39d90;  1 drivers
v0x55e3ebf28170_0 .net "instr_rd", 4 0, L_0x55e3ebf3a550;  1 drivers
v0x55e3ebf28230_0 .net "instr_rs", 4 0, L_0x55e3ebf3a2b0;  1 drivers
v0x55e3ebf28320_0 .net "instr_rt", 4 0, L_0x55e3ebf3a3a0;  1 drivers
v0x55e3ebf283f0_0 .net "opcode", 5 0, L_0x55e3ebf3a120;  1 drivers
v0x55e3ebf284c0_0 .net "rdA", 31 0, L_0x55e3ebf01330;  1 drivers
v0x55e3ebf28590_0 .net "rdB", 31 0, L_0x55e3ebf3b000;  1 drivers
o0x7fa1970417c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e3ebf28660_0 .net "reset", 0 0, o0x7fa1970417c8;  0 drivers
v0x55e3ebf28750_0 .net "shamt", 4 0, L_0x55e3ebf3aa70;  1 drivers
v0x55e3ebf287f0_0 .net "signExtend", 31 0, L_0x55e3ebf3a9d0;  1 drivers
o0x7fa197042938 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e3ebf288b0_0 .net "wRegData", 31 0, o0x7fa197042938;  0 drivers
E_0x55e3ebeaa520/0 .event negedge, v0x55e3ebf1d310_0;
E_0x55e3ebeaa520/1 .event posedge, v0x55e3ebf1cf10_0;
E_0x55e3ebeaa520 .event/or E_0x55e3ebeaa520/0, E_0x55e3ebeaa520/1;
L_0x55e3ebf3a120 .part v0x55e3ebf25520_0, 26, 6;
L_0x55e3ebf3a1c0 .part v0x55e3ebf25520_0, 0, 6;
L_0x55e3ebf3a2b0 .part v0x55e3ebf25520_0, 21, 5;
L_0x55e3ebf3a3a0 .part v0x55e3ebf25520_0, 16, 5;
L_0x55e3ebf3a550 .part v0x55e3ebf25520_0, 11, 5;
L_0x55e3ebf3a5f0 .part v0x55e3ebf25520_0, 0, 16;
L_0x55e3ebf3a6d0 .part L_0x55e3ebf3a5f0, 15, 1;
LS_0x55e3ebf3a770_0_0 .concat [ 1 1 1 1], L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0;
LS_0x55e3ebf3a770_0_4 .concat [ 1 1 1 1], L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0;
LS_0x55e3ebf3a770_0_8 .concat [ 1 1 1 1], L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0;
LS_0x55e3ebf3a770_0_12 .concat [ 1 1 1 1], L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0, L_0x55e3ebf3a6d0;
L_0x55e3ebf3a770 .concat [ 4 4 4 4], LS_0x55e3ebf3a770_0_0, LS_0x55e3ebf3a770_0_4, LS_0x55e3ebf3a770_0_8, LS_0x55e3ebf3a770_0_12;
L_0x55e3ebf3a9d0 .concat [ 16 16 0 0], L_0x55e3ebf3a5f0, L_0x55e3ebf3a770;
L_0x55e3ebf3aa70 .part v0x55e3ebf25520_0, 6, 5;
L_0x55e3ebf3b110 .concat [ 2 30 0 0], v0x55e3ebf23250_0, L_0x7fa196ae8330;
L_0x55e3ebf3b250 .cmp/eq 32, L_0x55e3ebf3b110, L_0x7fa196ae8378;
L_0x55e3ebf3b400 .concat [ 2 30 0 0], v0x55e3ebf23250_0, L_0x7fa196ae83c0;
L_0x55e3ebf3b4f0 .cmp/eq 32, L_0x55e3ebf3b400, L_0x7fa196ae8408;
L_0x55e3ebf3b6b0 .functor MUXZ 32, L_0x55e3ebf3e480, L_0x55e3ebf3f6c0, L_0x55e3ebf3b4f0, C4<>;
L_0x55e3ebf3b840 .functor MUXZ 32, L_0x55e3ebf3b6b0, v0x55e3ebf24fb0_0, L_0x55e3ebf3b250, C4<>;
L_0x55e3ebf3bab0 .concat [ 2 30 0 0], v0x55e3ebf23310_0, L_0x7fa196ae8498;
L_0x55e3ebf3bbf0 .cmp/eq 32, L_0x55e3ebf3bab0, L_0x7fa196ae84e0;
L_0x55e3ebf3bdd0 .concat [ 2 30 0 0], v0x55e3ebf23310_0, L_0x7fa196ae8528;
L_0x55e3ebf3bec0 .cmp/eq 32, L_0x55e3ebf3bdd0, L_0x7fa196ae8570;
L_0x55e3ebf3bd30 .functor MUXZ 32, L_0x55e3ebf3e480, L_0x55e3ebf3f6c0, L_0x55e3ebf3bec0, C4<>;
L_0x55e3ebf3c100 .functor MUXZ 32, L_0x55e3ebf3bd30, v0x55e3ebf25070_0, L_0x55e3ebf3bbf0, C4<>;
L_0x55e3ebf3c300 .functor MUXZ 32, L_0x55e3ebf3c100, v0x55e3ebf25360_0, L_0x55e3ebf3b390, C4<>;
L_0x55e3ebf3ea20 .functor MUXZ 5, v0x55e3ebf24d20_0, v0x55e3ebf24ee0_0, L_0x55e3ebf3d510, C4<>;
L_0x55e3ebf3ecf0 .functor MUXZ 1, L_0x55e3ebf3e680, L_0x55e3ebf3ec80, v0x55e3ebf01450_0, C4<>;
L_0x55e3ebf3eef0 .part v0x55e3ebf25360_0, 0, 6;
L_0x55e3ebf3f800 .functor MUXZ 32, v0x55e3ebf24280_0, v0x55e3ebf256e0_0, v0x55e3ebf233f0_0, C4<>;
S_0x55e3ebe5b3a0 .scope module, "control_alu" "control_alu" 2 165, 3 130 0, S_0x55e3ebe5a4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "ALUOp";
    .port_info 1 /INPUT 2 "ALUcntrl";
    .port_info 2 /INPUT 6 "func";
v0x55e3ebefccd0_0 .var "ALUOp", 3 0;
v0x55e3ebefd730_0 .net "ALUcntrl", 1 0, v0x55e3ebf24710_0;  1 drivers
v0x55e3ebefd800_0 .net "func", 5 0, L_0x55e3ebf3eef0;  1 drivers
E_0x55e3ebeab0a0 .event edge, v0x55e3ebefd800_0, v0x55e3ebefd730_0;
S_0x55e3ebf1b800 .scope module, "control_main" "control_main" 2 119, 3 5 0, S_0x55e3ebe5a4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "RegDst";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "BneEn";
    .port_info 8 /OUTPUT 2 "ALUcntrl";
    .port_info 9 /INPUT 6 "opcode";
v0x55e3ebeffba0_0 .var "ALUSrc", 0 0;
v0x55e3ebeffc70_0 .var "ALUcntrl", 1 0;
v0x55e3ebf01450_0 .var "BneEn", 0 0;
v0x55e3ebf01520_0 .var "Branch", 0 0;
v0x55e3ebf1bba0_0 .var "MemRead", 0 0;
v0x55e3ebf1bcb0_0 .var "MemToReg", 0 0;
v0x55e3ebf1bd70_0 .var "MemWrite", 0 0;
v0x55e3ebf1be30_0 .var "RegDst", 0 0;
v0x55e3ebf1bef0_0 .var "RegWrite", 0 0;
v0x55e3ebf1bfb0_0 .net "opcode", 5 0, L_0x55e3ebf3a120;  alias, 1 drivers
E_0x55e3ebeaa6b0 .event edge, v0x55e3ebf1bfb0_0;
S_0x55e3ebf1c1d0 .scope module, "cpu_DMem" "Memory" 2 171, 4 24 0, S_0x55e3ebe5a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_0x7fa196ae8960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e3ebf3f0c0 .functor XNOR 1, v0x55e3ebf241e0_0, L_0x7fa196ae8960, C4<0>, C4<0>;
L_0x7fa196ae89a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55e3ebf3f180 .functor XNOR 1, v0x55e3ebf24070_0, L_0x7fa196ae89a8, C4<0>, C4<0>;
L_0x55e3ebf3f290 .functor AND 1, L_0x55e3ebf3f0c0, L_0x55e3ebf3f180, C4<1>, C4<1>;
v0x55e3ebf1c4f0_0 .net/2u *"_ivl_0", 0 0, L_0x7fa196ae8960;  1 drivers
v0x55e3ebf1c5f0_0 .net *"_ivl_10", 31 0, L_0x55e3ebf3f3a0;  1 drivers
v0x55e3ebf1c6d0_0 .net *"_ivl_13", 9 0, L_0x55e3ebf3f440;  1 drivers
v0x55e3ebf1c790_0 .net *"_ivl_14", 13 0, L_0x55e3ebf3f530;  1 drivers
L_0x7fa196ae89f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1c870_0 .net *"_ivl_17", 3 0, L_0x7fa196ae89f0;  1 drivers
L_0x7fa196ae8a38 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1c9a0_0 .net *"_ivl_18", 31 0, L_0x7fa196ae8a38;  1 drivers
v0x55e3ebf1ca80_0 .net *"_ivl_2", 0 0, L_0x55e3ebf3f0c0;  1 drivers
v0x55e3ebf1cb40_0 .net/2u *"_ivl_4", 0 0, L_0x7fa196ae89a8;  1 drivers
v0x55e3ebf1cc20_0 .net *"_ivl_6", 0 0, L_0x55e3ebf3f180;  1 drivers
v0x55e3ebf1cd70_0 .net *"_ivl_9", 0 0, L_0x55e3ebf3f290;  1 drivers
v0x55e3ebf1ce30_0 .net "addr", 31 0, v0x55e3ebf23f00_0;  1 drivers
v0x55e3ebf1cf10_0 .net "clock", 0 0, o0x7fa197041708;  alias, 0 drivers
v0x55e3ebf1cfd0 .array "data", 0 4095, 31 0;
v0x55e3ebf1d090_0 .net "din", 31 0, L_0x55e3ebf3f800;  alias, 1 drivers
v0x55e3ebf1d170_0 .net "dout", 31 0, L_0x55e3ebf3f6c0;  alias, 1 drivers
v0x55e3ebf1d250_0 .net "ren", 0 0, v0x55e3ebf24070_0;  1 drivers
v0x55e3ebf1d310_0 .net "reset", 0 0, o0x7fa1970417c8;  alias, 0 drivers
v0x55e3ebf1d4e0_0 .net "wen", 0 0, v0x55e3ebf241e0_0;  1 drivers
E_0x55e3ebe7d740 .event negedge, v0x55e3ebf1cf10_0;
E_0x55e3ebf1c430 .event posedge, v0x55e3ebf1d4e0_0, v0x55e3ebf1d250_0;
E_0x55e3ebf1c490 .event edge, v0x55e3ebf1d4e0_0, v0x55e3ebf1d250_0;
L_0x55e3ebf3f3a0 .array/port v0x55e3ebf1cfd0, L_0x55e3ebf3f530;
L_0x55e3ebf3f440 .part v0x55e3ebf23f00_0, 0, 10;
L_0x55e3ebf3f530 .concat [ 10 4 0 0], L_0x55e3ebf3f440, L_0x7fa196ae89f0;
L_0x55e3ebf3f6c0 .functor MUXZ 32, L_0x7fa196ae8a38, L_0x55e3ebf3f3a0, L_0x55e3ebf3f290, C4<>;
S_0x55e3ebf1d6c0 .scope module, "cpu_IMem" "Memory" 2 62, 4 24 0, S_0x55e3ebe5a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_0x7fa196ae8210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa196ae8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e3ebefca90 .functor XNOR 1, L_0x7fa196ae8210, L_0x7fa196ae8018, C4<0>, C4<0>;
L_0x7fa196ae81c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fa196ae8060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55e3ebefd610 .functor XNOR 1, L_0x7fa196ae81c8, L_0x7fa196ae8060, C4<0>, C4<0>;
L_0x55e3ebeffa80 .functor AND 1, L_0x55e3ebefca90, L_0x55e3ebefd610, C4<1>, C4<1>;
v0x55e3ebf1da40_0 .net/2u *"_ivl_0", 0 0, L_0x7fa196ae8018;  1 drivers
v0x55e3ebf1db40_0 .net *"_ivl_10", 31 0, L_0x55e3ebf29a30;  1 drivers
v0x55e3ebf1dc20_0 .net *"_ivl_13", 9 0, L_0x55e3ebf29ad0;  1 drivers
v0x55e3ebf1dce0_0 .net *"_ivl_14", 13 0, L_0x55e3ebf29bf0;  1 drivers
L_0x7fa196ae80a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1ddc0_0 .net *"_ivl_17", 3 0, L_0x7fa196ae80a8;  1 drivers
L_0x7fa196ae80f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1def0_0 .net *"_ivl_18", 31 0, L_0x7fa196ae80f0;  1 drivers
v0x55e3ebf1dfd0_0 .net *"_ivl_2", 0 0, L_0x55e3ebefca90;  1 drivers
v0x55e3ebf1e090_0 .net/2u *"_ivl_4", 0 0, L_0x7fa196ae8060;  1 drivers
v0x55e3ebf1e170_0 .net *"_ivl_6", 0 0, L_0x55e3ebefd610;  1 drivers
v0x55e3ebf1e230_0 .net *"_ivl_9", 0 0, L_0x55e3ebeffa80;  1 drivers
v0x55e3ebf1e2f0_0 .net "addr", 31 0, v0x55e3ebf25c90_0;  1 drivers
L_0x7fa196ae8138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1e3d0_0 .net "clock", 0 0, L_0x7fa196ae8138;  1 drivers
v0x55e3ebf1e490 .array "data", 0 4095, 31 0;
L_0x7fa196ae8258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1e550_0 .net "din", 31 0, L_0x7fa196ae8258;  1 drivers
v0x55e3ebf1e630_0 .net "dout", 31 0, L_0x55e3ebf39d90;  alias, 1 drivers
v0x55e3ebf1e710_0 .net "ren", 0 0, L_0x7fa196ae81c8;  1 drivers
L_0x7fa196ae8180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1e7d0_0 .net "reset", 0 0, L_0x7fa196ae8180;  1 drivers
v0x55e3ebf1e9a0_0 .net "wen", 0 0, L_0x7fa196ae8210;  1 drivers
E_0x55e3ebf1d900 .event negedge, v0x55e3ebf1e3d0_0;
E_0x55e3ebf1d980 .event posedge, v0x55e3ebf1e9a0_0, v0x55e3ebf1e710_0;
E_0x55e3ebf1d9e0 .event edge, v0x55e3ebf1e9a0_0, v0x55e3ebf1e710_0;
L_0x55e3ebf29a30 .array/port v0x55e3ebf1e490, L_0x55e3ebf29bf0;
L_0x55e3ebf29ad0 .part v0x55e3ebf25c90_0, 0, 10;
L_0x55e3ebf29bf0 .concat [ 10 4 0 0], L_0x55e3ebf29ad0, L_0x7fa196ae80a8;
L_0x55e3ebf39d90 .functor MUXZ 32, L_0x7fa196ae80f0, L_0x55e3ebf29a30, L_0x55e3ebeffa80, C4<>;
S_0x55e3ebf1eb80 .scope module, "cpu_alu" "ALU" 2 130, 4 4 0, S_0x55e3ebe5a4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 32 "inA";
    .port_info 3 /INPUT 32 "inB";
    .port_info 4 /INPUT 4 "op";
    .port_info 5 /INPUT 5 "shamt";
P_0x55e3ebf1ed60 .param/l "N" 0 4 4, +C4<00000000000000000000000000100000>;
L_0x55e3ebf3c580 .functor AND 32, L_0x55e3ebf3b840, L_0x55e3ebf3c300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55e3ebf3c690 .functor OR 32, L_0x55e3ebf3b840, L_0x55e3ebf3c300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e3ebf3c840 .functor OR 32, L_0x55e3ebf3b840, L_0x55e3ebf3c300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e3ebf3d2b0 .functor NOT 32, L_0x55e3ebf3c840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa196ae85b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1eea0_0 .net/2u *"_ivl_0", 3 0, L_0x7fa196ae85b8;  1 drivers
v0x55e3ebf1efa0_0 .net *"_ivl_10", 31 0, L_0x55e3ebf3c690;  1 drivers
L_0x7fa196ae8648 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1f080_0 .net/2u *"_ivl_12", 3 0, L_0x7fa196ae8648;  1 drivers
v0x55e3ebf1f140_0 .net *"_ivl_14", 0 0, L_0x55e3ebf3c700;  1 drivers
v0x55e3ebf1f200_0 .net *"_ivl_16", 31 0, L_0x55e3ebf3c7a0;  1 drivers
L_0x7fa196ae8690 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1f330_0 .net/2u *"_ivl_18", 3 0, L_0x7fa196ae8690;  1 drivers
v0x55e3ebf1f410_0 .net *"_ivl_2", 0 0, L_0x55e3ebf3c490;  1 drivers
v0x55e3ebf1f4d0_0 .net *"_ivl_20", 0 0, L_0x55e3ebf3c8e0;  1 drivers
v0x55e3ebf1f590_0 .net *"_ivl_22", 31 0, L_0x55e3ebf3c980;  1 drivers
L_0x7fa196ae86d8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1f670_0 .net/2u *"_ivl_24", 3 0, L_0x7fa196ae86d8;  1 drivers
v0x55e3ebf1f750_0 .net *"_ivl_26", 0 0, L_0x55e3ebf3ca60;  1 drivers
v0x55e3ebf1f810_0 .net *"_ivl_28", 0 0, L_0x55e3ebf3cb50;  1 drivers
L_0x7fa196ae8720 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1f8d0_0 .net/2u *"_ivl_30", 31 0, L_0x7fa196ae8720;  1 drivers
L_0x7fa196ae8768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1f9b0_0 .net/2u *"_ivl_32", 31 0, L_0x7fa196ae8768;  1 drivers
v0x55e3ebf1fa90_0 .net *"_ivl_34", 31 0, L_0x55e3ebf3cc70;  1 drivers
L_0x7fa196ae87b0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf1fb70_0 .net/2u *"_ivl_36", 3 0, L_0x7fa196ae87b0;  1 drivers
v0x55e3ebf1fc50_0 .net *"_ivl_38", 0 0, L_0x55e3ebf3ce30;  1 drivers
v0x55e3ebf1fe20_0 .net *"_ivl_4", 31 0, L_0x55e3ebf3c580;  1 drivers
v0x55e3ebf1ff00_0 .net *"_ivl_40", 31 0, L_0x55e3ebf3c840;  1 drivers
v0x55e3ebf1ffe0_0 .net *"_ivl_42", 31 0, L_0x55e3ebf3d2b0;  1 drivers
L_0x7fa196ae87f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf200c0_0 .net/2u *"_ivl_44", 3 0, L_0x7fa196ae87f8;  1 drivers
v0x55e3ebf201a0_0 .net *"_ivl_46", 0 0, L_0x55e3ebf3d350;  1 drivers
v0x55e3ebf20260_0 .net *"_ivl_48", 31 0, L_0x55e3ebf3d470;  1 drivers
L_0x7fa196ae8840 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf20340_0 .net/2u *"_ivl_50", 3 0, L_0x7fa196ae8840;  1 drivers
v0x55e3ebf20420_0 .net *"_ivl_52", 0 0, L_0x55e3ebf3d5b0;  1 drivers
v0x55e3ebf204e0_0 .net *"_ivl_54", 31 0, L_0x55e3ebf3d6d0;  1 drivers
L_0x7fa196ae8888 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf205c0_0 .net *"_ivl_56", 31 0, L_0x7fa196ae8888;  1 drivers
v0x55e3ebf206a0_0 .net *"_ivl_58", 31 0, L_0x55e3ebf3d820;  1 drivers
L_0x7fa196ae8600 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf20780_0 .net/2u *"_ivl_6", 3 0, L_0x7fa196ae8600;  1 drivers
v0x55e3ebf20860_0 .net *"_ivl_60", 31 0, L_0x55e3ebf3d9e0;  1 drivers
v0x55e3ebf20940_0 .net *"_ivl_62", 31 0, L_0x55e3ebf3dc00;  1 drivers
v0x55e3ebf20a20_0 .net *"_ivl_64", 31 0, L_0x55e3ebf3dd90;  1 drivers
v0x55e3ebf20b00_0 .net *"_ivl_66", 31 0, L_0x55e3ebf3dfc0;  1 drivers
v0x55e3ebf20df0_0 .net *"_ivl_68", 31 0, L_0x55e3ebf3e150;  1 drivers
v0x55e3ebf20ed0_0 .net *"_ivl_70", 31 0, L_0x55e3ebf3de30;  1 drivers
L_0x7fa196ae88d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf20fb0_0 .net/2u *"_ivl_74", 31 0, L_0x7fa196ae88d0;  1 drivers
v0x55e3ebf21090_0 .net *"_ivl_8", 0 0, L_0x55e3ebf3c5f0;  1 drivers
v0x55e3ebf21150_0 .net "inA", 31 0, L_0x55e3ebf3b840;  alias, 1 drivers
v0x55e3ebf21230_0 .net "inB", 31 0, L_0x55e3ebf3c300;  alias, 1 drivers
v0x55e3ebf21310_0 .net "op", 3 0, v0x55e3ebefccd0_0;  alias, 1 drivers
v0x55e3ebf213d0_0 .net "out", 31 0, L_0x55e3ebf3e480;  alias, 1 drivers
v0x55e3ebf21490_0 .net "shamt", 4 0, L_0x55e3ebf3aa70;  alias, 1 drivers
v0x55e3ebf21570_0 .net "zero", 0 0, L_0x55e3ebf3e680;  alias, 1 drivers
L_0x55e3ebf3c490 .cmp/eq 4, v0x55e3ebefccd0_0, L_0x7fa196ae85b8;
L_0x55e3ebf3c5f0 .cmp/eq 4, v0x55e3ebefccd0_0, L_0x7fa196ae8600;
L_0x55e3ebf3c700 .cmp/eq 4, v0x55e3ebefccd0_0, L_0x7fa196ae8648;
L_0x55e3ebf3c7a0 .arith/sum 32, L_0x55e3ebf3b840, L_0x55e3ebf3c300;
L_0x55e3ebf3c8e0 .cmp/eq 4, v0x55e3ebefccd0_0, L_0x7fa196ae8690;
L_0x55e3ebf3c980 .arith/sub 32, L_0x55e3ebf3b840, L_0x55e3ebf3c300;
L_0x55e3ebf3ca60 .cmp/eq 4, v0x55e3ebefccd0_0, L_0x7fa196ae86d8;
L_0x55e3ebf3cb50 .cmp/gt 32, L_0x55e3ebf3c300, L_0x55e3ebf3b840;
L_0x55e3ebf3cc70 .functor MUXZ 32, L_0x7fa196ae8768, L_0x7fa196ae8720, L_0x55e3ebf3cb50, C4<>;
L_0x55e3ebf3ce30 .cmp/eq 4, v0x55e3ebefccd0_0, L_0x7fa196ae87b0;
L_0x55e3ebf3d350 .cmp/eq 4, v0x55e3ebefccd0_0, L_0x7fa196ae87f8;
L_0x55e3ebf3d470 .shift/l 32, L_0x55e3ebf3b840, L_0x55e3ebf3aa70;
L_0x55e3ebf3d5b0 .cmp/eq 4, v0x55e3ebefccd0_0, L_0x7fa196ae8840;
L_0x55e3ebf3d6d0 .shift/l 32, L_0x55e3ebf3b840, L_0x55e3ebf3c300;
L_0x55e3ebf3d820 .functor MUXZ 32, L_0x7fa196ae8888, L_0x55e3ebf3d6d0, L_0x55e3ebf3d5b0, C4<>;
L_0x55e3ebf3d9e0 .functor MUXZ 32, L_0x55e3ebf3d820, L_0x55e3ebf3d470, L_0x55e3ebf3d350, C4<>;
L_0x55e3ebf3dc00 .functor MUXZ 32, L_0x55e3ebf3d9e0, L_0x55e3ebf3d2b0, L_0x55e3ebf3ce30, C4<>;
L_0x55e3ebf3dd90 .functor MUXZ 32, L_0x55e3ebf3dc00, L_0x55e3ebf3cc70, L_0x55e3ebf3ca60, C4<>;
L_0x55e3ebf3dfc0 .functor MUXZ 32, L_0x55e3ebf3dd90, L_0x55e3ebf3c980, L_0x55e3ebf3c8e0, C4<>;
L_0x55e3ebf3e150 .functor MUXZ 32, L_0x55e3ebf3dfc0, L_0x55e3ebf3c7a0, L_0x55e3ebf3c700, C4<>;
L_0x55e3ebf3de30 .functor MUXZ 32, L_0x55e3ebf3e150, L_0x55e3ebf3c690, L_0x55e3ebf3c5f0, C4<>;
L_0x55e3ebf3e480 .functor MUXZ 32, L_0x55e3ebf3de30, L_0x55e3ebf3c580, L_0x55e3ebf3c490, C4<>;
L_0x55e3ebf3e680 .cmp/eq 32, L_0x55e3ebf3e480, L_0x7fa196ae88d0;
S_0x55e3ebf21730 .scope module, "cpu_regs" "RegFile" 2 75, 4 52 0, S_0x55e3ebe5a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_0x55e3ebf01330 .functor BUFZ 32, L_0x55e3ebf3abc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e3ebf3b000 .functor BUFZ 32, L_0x55e3ebf3adf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55e3ebf21a30_0 .net *"_ivl_0", 31 0, L_0x55e3ebf3abc0;  1 drivers
v0x55e3ebf21b30_0 .net *"_ivl_10", 6 0, L_0x55e3ebf3ae90;  1 drivers
L_0x7fa196ae82e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf21c10_0 .net *"_ivl_13", 1 0, L_0x7fa196ae82e8;  1 drivers
v0x55e3ebf21cd0_0 .net *"_ivl_2", 6 0, L_0x55e3ebf3ac60;  1 drivers
L_0x7fa196ae82a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf21db0_0 .net *"_ivl_5", 1 0, L_0x7fa196ae82a0;  1 drivers
v0x55e3ebf21ee0_0 .net *"_ivl_8", 31 0, L_0x55e3ebf3adf0;  1 drivers
v0x55e3ebf21fc0_0 .net "clock", 0 0, o0x7fa197041708;  alias, 0 drivers
v0x55e3ebf22060 .array "data", 0 31, 31 0;
v0x55e3ebf22100_0 .var/i "i", 31 0;
v0x55e3ebf221e0_0 .net "raA", 4 0, L_0x55e3ebf3a2b0;  alias, 1 drivers
v0x55e3ebf222c0_0 .net "raB", 4 0, L_0x55e3ebf3a3a0;  alias, 1 drivers
v0x55e3ebf223a0_0 .net "rdA", 31 0, L_0x55e3ebf01330;  alias, 1 drivers
v0x55e3ebf22480_0 .net "rdB", 31 0, L_0x55e3ebf3b000;  alias, 1 drivers
v0x55e3ebf22560_0 .net "reset", 0 0, o0x7fa1970417c8;  alias, 0 drivers
v0x55e3ebf22600_0 .net "wa", 4 0, v0x55e3ebf25970_0;  1 drivers
v0x55e3ebf226c0_0 .net "wd", 31 0, o0x7fa197042938;  alias, 0 drivers
v0x55e3ebf227a0_0 .net "wen", 0 0, v0x55e3ebf25880_0;  1 drivers
E_0x55e3ebeaa0f0 .event negedge, v0x55e3ebf1d310_0, v0x55e3ebf1cf10_0;
L_0x55e3ebf3abc0 .array/port v0x55e3ebf22060, L_0x55e3ebf3ac60;
L_0x55e3ebf3ac60 .concat [ 5 2 0 0], L_0x55e3ebf3a2b0, L_0x7fa196ae82a0;
L_0x55e3ebf3adf0 .array/port v0x55e3ebf22060, L_0x55e3ebf3ae90;
L_0x55e3ebf3ae90 .concat [ 5 2 0 0], L_0x55e3ebf3a3a0, L_0x7fa196ae82e8;
S_0x55e3ebf22980 .scope module, "for_unit" "forwarding_unit" 2 168, 3 99 0, S_0x55e3ebe5a4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "forwardA";
    .port_info 1 /OUTPUT 2 "forwardB";
    .port_info 2 /OUTPUT 1 "forwardC";
    .port_info 3 /INPUT 5 "IDEX_RegisterRs";
    .port_info 4 /INPUT 5 "IDEX_RegisterRt";
    .port_info 5 /INPUT 5 "EXMEM_RegisterRd";
    .port_info 6 /INPUT 5 "MEMWB_RegisterRd";
    .port_info 7 /INPUT 1 "EXMEM_RegWrite";
    .port_info 8 /INPUT 1 "MEMWB_RegWrite";
    .port_info 9 /INPUT 1 "EXMEM_MemWrite";
v0x55e3ebf22cb0_0 .net "EXMEM_MemWrite", 0 0, v0x55e3ebf241e0_0;  alias, 1 drivers
v0x55e3ebf22d70_0 .net "EXMEM_RegWrite", 0 0, v0x55e3ebf24320_0;  1 drivers
v0x55e3ebf22e10_0 .net "EXMEM_RegisterRd", 4 0, v0x55e3ebf24d20_0;  1 drivers
v0x55e3ebf22ed0_0 .net "IDEX_RegisterRs", 4 0, v0x55e3ebf24e10_0;  1 drivers
v0x55e3ebf22fb0_0 .net "IDEX_RegisterRt", 4 0, v0x55e3ebf24ee0_0;  1 drivers
v0x55e3ebf230e0_0 .net "MEMWB_RegWrite", 0 0, v0x55e3ebf25880_0;  alias, 1 drivers
v0x55e3ebf23180_0 .net "MEMWB_RegisterRd", 4 0, v0x55e3ebf25970_0;  alias, 1 drivers
v0x55e3ebf23250_0 .var "forwardA", 1 0;
v0x55e3ebf23310_0 .var "forwardB", 1 0;
v0x55e3ebf233f0_0 .var "forwardC", 0 0;
E_0x55e3ebf22c10/0 .event edge, v0x55e3ebf22d70_0, v0x55e3ebf22e10_0, v0x55e3ebf22ed0_0, v0x55e3ebf227a0_0;
E_0x55e3ebf22c10/1 .event edge, v0x55e3ebf22600_0, v0x55e3ebf22fb0_0, v0x55e3ebf1d4e0_0;
E_0x55e3ebf22c10 .event/or E_0x55e3ebf22c10/0, E_0x55e3ebf22c10/1;
S_0x55e3ebe5a020 .scope module, "hazard_unit" "hazard_unit" 3 125;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "PCwrite";
    .port_info 1 /OUTPUT 1 "IFIDwrite";
    .port_info 2 /OUTPUT 1 "NOPen";
    .port_info 3 /INPUT 1 "IDEX_MemRead";
    .port_info 4 /INPUT 5 "IDEX_RegisterRt";
    .port_info 5 /INPUT 5 "IFID_RegisterRs";
    .port_info 6 /INPUT 5 "IFID_RegisterRt";
    .port_info 7 /INPUT 5 "Rs";
    .port_info 8 /INPUT 5 "Rt";
L_0x55e3ebf3fad0 .functor OR 1, L_0x55e3ebf3f940, L_0x55e3ebf3f9e0, C4<0>, C4<0>;
o0x7fa1970438f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55e3ebf3fbe0 .functor AND 1, o0x7fa1970438f8, L_0x55e3ebf3fad0, C4<1>, C4<1>;
v0x55e3ebf289e0_0 .net "IDEX_MemRead", 0 0, o0x7fa1970438f8;  0 drivers
o0x7fa197043928 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55e3ebf28aa0_0 .net "IDEX_RegisterRt", 4 0, o0x7fa197043928;  0 drivers
o0x7fa197043958 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55e3ebf28b80_0 .net "IFID_RegisterRs", 4 0, o0x7fa197043958;  0 drivers
o0x7fa197043988 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55e3ebf28c70_0 .net "IFID_RegisterRt", 4 0, o0x7fa197043988;  0 drivers
v0x55e3ebf28d50_0 .var "IFIDwrite", 0 0;
v0x55e3ebf28e60_0 .net "NOPen", 0 0, L_0x55e3ebf3fe30;  1 drivers
v0x55e3ebf28f20_0 .var "PCwrite", 0 0;
o0x7fa197043a48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55e3ebf28fe0_0 .net "Rs", 4 0, o0x7fa197043a48;  0 drivers
o0x7fa197043a78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55e3ebf290c0_0 .net "Rt", 4 0, o0x7fa197043a78;  0 drivers
v0x55e3ebf291a0_0 .net *"_ivl_0", 0 0, L_0x55e3ebf3f940;  1 drivers
L_0x7fa196ae8ac8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf29260_0 .net/2s *"_ivl_10", 1 0, L_0x7fa196ae8ac8;  1 drivers
v0x55e3ebf29340_0 .net *"_ivl_12", 1 0, L_0x55e3ebf3fca0;  1 drivers
v0x55e3ebf29420_0 .net *"_ivl_2", 0 0, L_0x55e3ebf3f9e0;  1 drivers
v0x55e3ebf294e0_0 .net *"_ivl_5", 0 0, L_0x55e3ebf3fad0;  1 drivers
v0x55e3ebf295a0_0 .net *"_ivl_7", 0 0, L_0x55e3ebf3fbe0;  1 drivers
L_0x7fa196ae8a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e3ebf29660_0 .net/2s *"_ivl_8", 1 0, L_0x7fa196ae8a80;  1 drivers
L_0x55e3ebf3f940 .cmp/eq 5, o0x7fa197043928, o0x7fa197043958;
L_0x55e3ebf3f9e0 .cmp/eq 5, o0x7fa197043988, o0x7fa197043928;
L_0x55e3ebf3fca0 .functor MUXZ 2, L_0x7fa196ae8ac8, L_0x7fa196ae8a80, L_0x55e3ebf3fbe0, C4<>;
L_0x55e3ebf3fe30 .part L_0x55e3ebf3fca0, 0, 1;
    .scope S_0x55e3ebf1d6c0;
T_0 ;
    %wait E_0x55e3ebf1d9e0;
    %load/vec4 v0x55e3ebf1e710_0;
    %load/vec4 v0x55e3ebf1e9a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 4 35 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55e3ebf1d6c0;
T_1 ;
    %wait E_0x55e3ebf1d980;
    %load/vec4 v0x55e3ebf1e2f0_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 39 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e3ebf1d6c0;
T_2 ;
    %wait E_0x55e3ebf1d900;
    %load/vec4 v0x55e3ebf1e7d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e3ebf1e9a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e3ebf1e710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55e3ebf1e550_0;
    %load/vec4 v0x55e3ebf1e2f0_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x55e3ebf1e490, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e3ebf21730;
T_3 ;
    %wait E_0x55e3ebeaa0f0;
    %load/vec4 v0x55e3ebf22560_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3ebf22100_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55e3ebf22100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x55e3ebf22100_0;
    %ix/getv/s 4, v0x55e3ebf22100_0;
    %store/vec4a v0x55e3ebf22060, 4, 0;
    %load/vec4 v0x55e3ebf22100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e3ebf22100_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e3ebf227a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e3ebf22600_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55e3ebf226c0_0;
    %load/vec4 v0x55e3ebf22600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e3ebf22060, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e3ebf1b800;
T_4 ;
    %wait E_0x55e3ebeaa6b0;
    %load/vec4 v0x55e3ebf1bfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebeffba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e3ebeffc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebeffba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e3ebeffc70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf01450_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebeffba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e3ebeffc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01450_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebeffba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e3ebeffc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01450_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebeffba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf01520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e3ebeffc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01450_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebeffba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf01520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e3ebeffc70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf01450_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebeffba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e3ebeffc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf01450_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf1bef0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e3ebe5b3a0;
T_5 ;
    %wait E_0x55e3ebeab0a0;
    %load/vec4 v0x55e3ebefd730_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55e3ebefd800_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55e3ebefccd0_0, 0, 4;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55e3ebf22980;
T_6 ;
    %wait E_0x55e3ebf22c10;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e3ebf23250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e3ebf23310_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3ebf233f0_0, 0, 1;
    %load/vec4 v0x55e3ebf22d70_0;
    %load/vec4 v0x55e3ebf22e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e3ebf22ed0_0;
    %load/vec4 v0x55e3ebf22e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e3ebf23250_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55e3ebf230e0_0;
    %load/vec4 v0x55e3ebf23180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e3ebf23180_0;
    %load/vec4 v0x55e3ebf22ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e3ebf22ed0_0;
    %load/vec4 v0x55e3ebf22e10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55e3ebf22d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e3ebf23250_0, 0, 2;
T_6.2 ;
T_6.1 ;
    %load/vec4 v0x55e3ebf22d70_0;
    %load/vec4 v0x55e3ebf22e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e3ebf22fb0_0;
    %load/vec4 v0x55e3ebf22e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e3ebf23310_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55e3ebf230e0_0;
    %load/vec4 v0x55e3ebf23180_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e3ebf23180_0;
    %load/vec4 v0x55e3ebf22fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e3ebf22fb0_0;
    %load/vec4 v0x55e3ebf22e10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55e3ebf22d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e3ebf23310_0, 0, 2;
T_6.6 ;
T_6.5 ;
    %load/vec4 v0x55e3ebf22cb0_0;
    %load/vec4 v0x55e3ebf22e10_0;
    %load/vec4 v0x55e3ebf23180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e3ebf233f0_0, 0, 1;
T_6.8 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55e3ebf1c1d0;
T_7 ;
    %wait E_0x55e3ebf1c490;
    %load/vec4 v0x55e3ebf1d250_0;
    %load/vec4 v0x55e3ebf1d4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 4 35 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55e3ebf1c1d0;
T_8 ;
    %wait E_0x55e3ebf1c430;
    %load/vec4 v0x55e3ebf1ce30_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 4 39 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e3ebf1c1d0;
T_9 ;
    %wait E_0x55e3ebe7d740;
    %load/vec4 v0x55e3ebf1d310_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e3ebf1d4e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e3ebf1d250_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55e3ebf1d090_0;
    %load/vec4 v0x55e3ebf1ce30_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x55e3ebf1cfd0, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e3ebe5a4c0;
T_10 ;
    %wait E_0x55e3ebeaa520;
    %load/vec4 v0x55e3ebf28660_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v0x55e3ebf25c90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55e3ebf23c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf25c90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55e3ebf25c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55e3ebf25c90_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55e3ebe5a4c0;
T_11 ;
    %wait E_0x55e3ebeaa520;
    %load/vec4 v0x55e3ebf28660_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf25440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf25520_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55e3ebf25c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55e3ebf25440_0, 0;
    %load/vec4 v0x55e3ebf28080_0;
    %assign/vec4 v0x55e3ebf25520_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55e3ebe5a4c0;
T_12 ;
    %wait E_0x55e3ebeaa520;
    %load/vec4 v0x55e3ebf28660_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf24fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf25070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf25360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e3ebf24d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e3ebf24e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e3ebf24ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e3ebf24710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf248a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24c60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55e3ebf284c0_0;
    %assign/vec4 v0x55e3ebf24fb0_0, 0;
    %load/vec4 v0x55e3ebf28590_0;
    %assign/vec4 v0x55e3ebf25070_0, 0;
    %load/vec4 v0x55e3ebf287f0_0;
    %assign/vec4 v0x55e3ebf25360_0, 0;
    %load/vec4 v0x55e3ebf28170_0;
    %assign/vec4 v0x55e3ebf24d20_0, 0;
    %load/vec4 v0x55e3ebf28230_0;
    %assign/vec4 v0x55e3ebf24e10_0, 0;
    %load/vec4 v0x55e3ebf28320_0;
    %assign/vec4 v0x55e3ebf24ee0_0, 0;
    %load/vec4 v0x55e3ebf25d60_0;
    %assign/vec4 v0x55e3ebf24ba0_0, 0;
    %load/vec4 v0x55e3ebf23a90_0;
    %assign/vec4 v0x55e3ebf24710_0, 0;
    %load/vec4 v0x55e3ebf239a0_0;
    %assign/vec4 v0x55e3ebf24650_0, 0;
    %load/vec4 v0x55e3ebf23cd0_0;
    %assign/vec4 v0x55e3ebf248a0_0, 0;
    %load/vec4 v0x55e3ebf25a80_0;
    %assign/vec4 v0x55e3ebf24960_0, 0;
    %load/vec4 v0x55e3ebf25bc0_0;
    %assign/vec4 v0x55e3ebf24ae0_0, 0;
    %load/vec4 v0x55e3ebf25b20_0;
    %assign/vec4 v0x55e3ebf24a20_0, 0;
    %load/vec4 v0x55e3ebf25e30_0;
    %assign/vec4 v0x55e3ebf24c60_0, 0;
    %load/vec4 v0x55e3ebf23b60_0;
    %assign/vec4 v0x55e3ebf24800_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e3ebe5a4c0;
T_13 ;
    %wait E_0x55e3ebeaa520;
    %load/vec4 v0x55e3ebf28660_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf23f00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e3ebf244d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf24280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf23fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf241e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf24320_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55e3ebf23900_0;
    %assign/vec4 v0x55e3ebf23f00_0, 0;
    %load/vec4 v0x55e3ebf25f00_0;
    %assign/vec4 v0x55e3ebf244d0_0, 0;
    %load/vec4 v0x55e3ebf25070_0;
    %assign/vec4 v0x55e3ebf24280_0, 0;
    %load/vec4 v0x55e3ebf25fa0_0;
    %assign/vec4 v0x55e3ebf24590_0, 0;
    %load/vec4 v0x55e3ebf248a0_0;
    %assign/vec4 v0x55e3ebf23fd0_0, 0;
    %load/vec4 v0x55e3ebf24960_0;
    %assign/vec4 v0x55e3ebf24070_0, 0;
    %load/vec4 v0x55e3ebf24ae0_0;
    %assign/vec4 v0x55e3ebf241e0_0, 0;
    %load/vec4 v0x55e3ebf24a20_0;
    %assign/vec4 v0x55e3ebf24140_0, 0;
    %load/vec4 v0x55e3ebf24c60_0;
    %assign/vec4 v0x55e3ebf24320_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e3ebe5a4c0;
T_14 ;
    %wait E_0x55e3ebeaa520;
    %load/vec4 v0x55e3ebf28660_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf256e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3ebf25600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e3ebf25970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf257c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3ebf25880_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e3ebf23e30_0;
    %assign/vec4 v0x55e3ebf256e0_0, 0;
    %load/vec4 v0x55e3ebf23f00_0;
    %assign/vec4 v0x55e3ebf25600_0, 0;
    %load/vec4 v0x55e3ebf244d0_0;
    %assign/vec4 v0x55e3ebf25970_0, 0;
    %load/vec4 v0x55e3ebf24140_0;
    %assign/vec4 v0x55e3ebf257c0_0, 0;
    %load/vec4 v0x55e3ebf24320_0;
    %assign/vec4 v0x55e3ebf25880_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./control.v";
    "./library.v";
