

================================================================
== Vitis HLS Report for 'findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2'
================================================================
* Date:           Sun Nov 13 19:18:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.359 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2182|     2182|  13.092 us|  13.092 us|  2182|  2182|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_375_1_VITIS_LOOP_376_2  |     2180|     2180|         6|          1|          1|  2176|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%resTmp = alloca i32 1"   --->   Operation 12 'alloca' 'resTmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%resTmp_1 = alloca i32 1"   --->   Operation 13 'alloca' 'resTmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%resTmp_2 = alloca i32 1"   --->   Operation 14 'alloca' 'resTmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%resTmp_3 = alloca i32 1"   --->   Operation 15 'alloca' 'resTmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%resTmp_4 = alloca i32 1"   --->   Operation 16 'alloca' 'resTmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%corner_var = alloca i32 1"   --->   Operation 17 'alloca' 'corner_var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%corner_var_1 = alloca i32 1"   --->   Operation 18 'alloca' 'corner_var_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%corner_sroa_6_1_i = alloca i32 1"   --->   Operation 19 'alloca' 'corner_sroa_6_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%corner_sroa_9_1_i = alloca i32 1"   --->   Operation 20 'alloca' 'corner_sroa_9_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%corner_sroa_12_1_i = alloca i32 1"   --->   Operation 21 'alloca' 'corner_sroa_12_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%corner_sroa_15_1_i = alloca i32 1"   --->   Operation 22 'alloca' 'corner_sroa_15_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%corner_sroa_18_1_i = alloca i32 1"   --->   Operation 23 'alloca' 'corner_sroa_18_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%corner_sroa_21_1_i = alloca i32 1"   --->   Operation 24 'alloca' 'corner_sroa_21_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%windowBuffer = alloca i32 1"   --->   Operation 25 'alloca' 'windowBuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %outStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rowBuffer = alloca i64 1" [harris.cpp:370]   --->   Operation 28 'alloca' 'rowBuffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 17> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [harris.cpp:375]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.99ns)   --->   "%icmp_ln375 = icmp_eq  i12 %indvar_flatten_load, i12 2176" [harris.cpp:375]   --->   Operation 35 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln375 = add i12 %indvar_flatten_load, i12 1" [harris.cpp:375]   --->   Operation 36 'add' 'add_ln375' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln375 = br i1 %icmp_ln375, void %for.inc161.i, void %for.inc167.i.preheader.exitStub" [harris.cpp:375]   --->   Operation 37 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [harris.cpp:376]   --->   Operation 38 'load' 'j_load' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i8 %i"   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln376 = icmp_eq  i5 %j_load, i5 17" [harris.cpp:376]   --->   Operation 40 'icmp' 'icmp_ln376' <Predicate = (!icmp_ln375)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "%select_ln368 = select i1 %icmp_ln376, i5 0, i5 %j_load" [harris.cpp:368]   --->   Operation 41 'select' 'select_ln368' <Predicate = (!icmp_ln375)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln375_1 = add i8 %i_load, i8 1" [harris.cpp:375]   --->   Operation 42 'add' 'add_ln375_1' <Predicate = (!icmp_ln375)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln375_1, i32 1, i32 7" [harris.cpp:375]   --->   Operation 43 'partselect' 'tmp' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.48ns)   --->   "%icmp = icmp_eq  i7 %tmp, i7 0" [harris.cpp:375]   --->   Operation 44 'icmp' 'icmp' <Predicate = (!icmp_ln375)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_load, i32 1, i32 7"   --->   Operation 45 'partselect' 'tmp_13' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.48ns)   --->   "%icmp28 = icmp_eq  i7 %tmp_13, i7 0"   --->   Operation 46 'icmp' 'icmp28' <Predicate = (!icmp_ln375)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.55ns)   --->   "%cmp68_i7 = icmp_eq  i8 %i_load, i8 0"   --->   Operation 47 'icmp' 'cmp68_i7' <Predicate = (!icmp_ln375)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.24ns)   --->   "%select_ln375 = select i1 %icmp_ln376, i8 %add_ln375_1, i8 %i_load" [harris.cpp:375]   --->   Operation 48 'select' 'select_ln375' <Predicate = (!icmp_ln375)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln376 = add i5 %select_ln368, i5 1" [harris.cpp:376]   --->   Operation 49 'add' 'add_ln376' <Predicate = (!icmp_ln375)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln376 = store i12 %add_ln375, i12 %indvar_flatten" [harris.cpp:376]   --->   Operation 50 'store' 'store_ln376' <Predicate = (!icmp_ln375)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_375_1_VITIS_LOOP_376_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2176, i64 2176, i64 2176"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%select_ln368_1 = select i1 %icmp_ln376, i1 %icmp, i1 %icmp28" [harris.cpp:368]   --->   Operation 53 'select' 'select_ln368_1' <Predicate = (!icmp_ln375)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.55ns)   --->   "%cmp68_i_mid1 = icmp_eq  i8 %add_ln375_1, i8 0" [harris.cpp:375]   --->   Operation 54 'icmp' 'cmp68_i_mid1' <Predicate = (!icmp_ln375 & icmp_ln376)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%select_ln368_2 = select i1 %icmp_ln376, i1 %cmp68_i_mid1, i1 %cmp68_i7" [harris.cpp:368]   --->   Operation 55 'select' 'select_ln368_2' <Predicate = (!icmp_ln375)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln434_cast_i = zext i5 %select_ln368" [harris.cpp:368]   --->   Operation 57 'zext' 'trunc_ln434_cast_i' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [harris.cpp:368]   --->   Operation 58 'specloopname' 'specloopname_ln368' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.55ns)   --->   "%empty_50 = icmp_eq  i8 %select_ln375, i8 127" [harris.cpp:375]   --->   Operation 59 'icmp' 'empty_50' <Predicate = (!icmp_ln375)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.55ns)   --->   "%empty_51 = icmp_eq  i8 %select_ln375, i8 0" [harris.cpp:375]   --->   Operation 60 'icmp' 'empty_51' <Predicate = (!icmp_ln375)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%empty_52 = or i1 %empty_51, i1 %empty_50" [harris.cpp:375]   --->   Operation 61 'or' 'empty_52' <Predicate = (!icmp_ln375)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln375 = br i1 %empty_52, void %if.else.i, void %for.inc63.i" [harris.cpp:375]   --->   Operation 62 'br' 'br_ln375' <Predicate = (!icmp_ln375)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%rowBuffer_addr = getelementptr i768 %rowBuffer, i64 0, i64 %trunc_ln434_cast_i" [harris.cpp:388]   --->   Operation 63 'getelementptr' 'rowBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%rowBuffer_load = load i5 %rowBuffer_addr" [harris.cpp:388]   --->   Operation 64 'load' 'rowBuffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 17> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln403 = br i1 %select_ln368_1, void %for.body.i.i_ifconv, void %if.then67.i" [harris.cpp:403]   --->   Operation 65 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.36ns)   --->   "%icmp_ln404 = icmp_ne  i5 %select_ln368, i5 16" [harris.cpp:404]   --->   Operation 66 'icmp' 'icmp_ln404' <Predicate = (select_ln368_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln404 = and i1 %select_ln368_2, i1 %icmp_ln404" [harris.cpp:404]   --->   Operation 67 'and' 'and_ln404' <Predicate = (select_ln368_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %and_ln404, void %if.end71.i, void %if.then70.i" [harris.cpp:404]   --->   Operation 68 'br' 'br_ln404' <Predicate = (select_ln368_1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln407 = br void %for.inc158.i" [harris.cpp:407]   --->   Operation 69 'br' 'br_ln407' <Predicate = (select_ln368_1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln376 = store i8 %select_ln375, i8 %i" [harris.cpp:376]   --->   Operation 70 'store' 'store_ln376' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln376 = store i5 %add_ln376, i5 %j" [harris.cpp:376]   --->   Operation 71 'store' 'store_ln376' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.body3.i" [harris.cpp:376]   --->   Operation 72 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 73 [1/1] (2.19ns)   --->   "%tmp_14 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %RStream" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'tmp_14' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%obj_var = trunc i256 %tmp_14" [harris.cpp:382]   --->   Operation 74 'trunc' 'obj_var' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%obj_var_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_14, i32 32, i32 63" [harris.cpp:382]   --->   Operation 75 'partselect' 'obj_var_2' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_14, i32 64, i32 95" [harris.cpp:382]   --->   Operation 76 'partselect' 'tmp_i' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_49_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_14, i32 96, i32 127" [harris.cpp:382]   --->   Operation 77 'partselect' 'tmp_49_i' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_50_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_14, i32 128, i32 159" [harris.cpp:382]   --->   Operation 78 'partselect' 'tmp_50_i' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_51_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_14, i32 160, i32 191" [harris.cpp:382]   --->   Operation 79 'partselect' 'tmp_51_i' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_52_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_14, i32 192, i32 223" [harris.cpp:382]   --->   Operation 80 'partselect' 'tmp_52_i' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_53_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_14, i32 224, i32 255" [harris.cpp:382]   --->   Operation 81 'partselect' 'tmp_53_i' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc63.i"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln375 & !empty_52)> <Delay = 1.58>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%rowBuffer_load = load i5 %rowBuffer_addr" [harris.cpp:388]   --->   Operation 83 'load' 'rowBuffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 17> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%up_assign_s = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 256, i32 287" [harris.cpp:388]   --->   Operation 84 'partselect' 'up_assign_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%right_assign_s = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 512, i32 543" [harris.cpp:389]   --->   Operation 85 'partselect' 'right_assign_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%up_assign_1 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 288, i32 319" [harris.cpp:388]   --->   Operation 86 'partselect' 'up_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%right_assign_1 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 544, i32 575" [harris.cpp:389]   --->   Operation 87 'partselect' 'right_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%up_assign_2 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 320, i32 351" [harris.cpp:388]   --->   Operation 88 'partselect' 'up_assign_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%right_assign_2 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 576, i32 607" [harris.cpp:389]   --->   Operation 89 'partselect' 'right_assign_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%up_assign_3 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 352, i32 383" [harris.cpp:388]   --->   Operation 90 'partselect' 'up_assign_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%right_assign_3 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 608, i32 639" [harris.cpp:389]   --->   Operation 91 'partselect' 'right_assign_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%up_assign_4 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 384, i32 415" [harris.cpp:388]   --->   Operation 92 'partselect' 'up_assign_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%right_assign_4 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 640, i32 671" [harris.cpp:389]   --->   Operation 93 'partselect' 'right_assign_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%up_assign_5 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 416, i32 447" [harris.cpp:388]   --->   Operation 94 'partselect' 'up_assign_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%right_assign_5 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 672, i32 703" [harris.cpp:389]   --->   Operation 95 'partselect' 'right_assign_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%up_assign_6 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 448, i32 479" [harris.cpp:388]   --->   Operation 96 'partselect' 'up_assign_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%right_assign_6 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 704, i32 735" [harris.cpp:389]   --->   Operation 97 'partselect' 'right_assign_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%right_assign = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 736, i32 767" [harris.cpp:389]   --->   Operation 98 'partselect' 'right_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_39_i = partselect i512 @_ssdm_op_PartSelect.i512.i768.i32.i32, i768 %rowBuffer_load, i32 256, i32 767" [harris.cpp:398]   --->   Operation 99 'partselect' 'tmp_39_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_40_i = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %rowBuffer_load, i32 512, i32 767" [harris.cpp:55]   --->   Operation 100 'partselect' 'tmp_40_i' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_43_i = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %rowBuffer_load, i32 256, i32 511" [harris.cpp:55]   --->   Operation 101 'partselect' 'tmp_43_i' <Predicate = (!select_ln368_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%obj_var_4 = phi i32 %obj_var, void %if.else.i, i32 0, void %for.inc161.i"   --->   Operation 102 'phi' 'obj_var_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%obj_var_3 = phi i32 %obj_var_2, void %if.else.i, i32 0, void %for.inc161.i"   --->   Operation 103 'phi' 'obj_var_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%down_assign_3 = phi i32 %tmp_i, void %if.else.i, i32 0, void %for.inc161.i" [harris.cpp:382]   --->   Operation 104 'phi' 'down_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%down_assign_4 = phi i32 %tmp_49_i, void %if.else.i, i32 0, void %for.inc161.i" [harris.cpp:382]   --->   Operation 105 'phi' 'down_assign_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%down_assign_5 = phi i32 %tmp_50_i, void %if.else.i, i32 0, void %for.inc161.i" [harris.cpp:382]   --->   Operation 106 'phi' 'down_assign_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%down_assign_6 = phi i32 %tmp_51_i, void %if.else.i, i32 0, void %for.inc161.i" [harris.cpp:382]   --->   Operation 107 'phi' 'down_assign_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%down_assign_7 = phi i32 %tmp_52_i, void %if.else.i, i32 0, void %for.inc161.i" [harris.cpp:382]   --->   Operation 108 'phi' 'down_assign_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%obj_sroa_21_0_i = phi i32 %tmp_53_i, void %if.else.i, i32 0, void %for.inc161.i" [harris.cpp:382]   --->   Operation 109 'phi' 'obj_sroa_21_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_56_i = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i32.i32.i32.i32.i32.i32.i32.i512, i32 %obj_sroa_21_0_i, i32 %down_assign_7, i32 %down_assign_6, i32 %down_assign_5, i32 %down_assign_4, i32 %down_assign_3, i32 %obj_var_3, i32 %obj_var_4, i512 %tmp_39_i" [harris.cpp:398]   --->   Operation 110 'bitconcatenate' 'tmp_56_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln398 = store i768 %tmp_56_i, i5 %rowBuffer_addr" [harris.cpp:398]   --->   Operation 111 'store' 'store_ln398' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 17> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%windowBuffer_load = load i1536 %windowBuffer" [harris.cpp:54]   --->   Operation 112 'load' 'windowBuffer_load' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%up_assign = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 480, i32 511" [harris.cpp:54]   --->   Operation 113 'partselect' 'up_assign' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%left_assign = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 960, i32 991" [harris.cpp:54]   --->   Operation 114 'partselect' 'left_assign' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%center_assign = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 992, i32 1023" [harris.cpp:54]   --->   Operation 115 'partselect' 'center_assign' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%down_assign = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 1504, i32 1535" [harris.cpp:54]   --->   Operation 116 'partselect' 'down_assign' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_41_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 1280, i32 1535" [harris.cpp:55]   --->   Operation 117 'partselect' 'tmp_41_i' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_42_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 768, i32 1023" [harris.cpp:55]   --->   Operation 118 'partselect' 'tmp_42_i' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_44_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 256, i32 511" [harris.cpp:55]   --->   Operation 119 'partselect' 'tmp_44_i' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%windowBuffer_2 = bitconcatenate i1536 @_ssdm_op_BitConcatenate.i1536.i32.i32.i32.i32.i32.i32.i32.i32.i256.i256.i256.i256.i256, i32 %obj_sroa_21_0_i, i32 %down_assign_7, i32 %down_assign_6, i32 %down_assign_5, i32 %down_assign_4, i32 %down_assign_3, i32 %obj_var_3, i32 %obj_var_4, i256 %tmp_41_i, i256 %tmp_40_i, i256 %tmp_42_i, i256 %tmp_43_i, i256 %tmp_44_i" [harris.cpp:55]   --->   Operation 120 'bitconcatenate' 'windowBuffer_2' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (2.47ns)   --->   "%icmp_ln120 = icmp_sgt  i32 %center_assign, i32 %up_assign" [harris.cpp:120]   --->   Operation 121 'icmp' 'icmp_ln120' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.47ns)   --->   "%icmp_ln120_1 = icmp_sgt  i32 %center_assign, i32 %down_assign" [harris.cpp:120]   --->   Operation 122 'icmp' 'icmp_ln120_1' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln120_2 = icmp_sgt  i32 %center_assign, i32 %right_assign_s" [harris.cpp:120]   --->   Operation 123 'icmp' 'icmp_ln120_2' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln120_3 = icmp_sgt  i32 %center_assign, i32 %left_assign" [harris.cpp:120]   --->   Operation 124 'icmp' 'icmp_ln120_3' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (2.47ns)   --->   "%icmp_ln120_4 = icmp_sgt  i32 %right_assign_s, i32 %up_assign_s" [harris.cpp:120]   --->   Operation 125 'icmp' 'icmp_ln120_4' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (2.47ns)   --->   "%icmp_ln120_5 = icmp_sgt  i32 %right_assign_s, i32 %obj_var_4" [harris.cpp:120]   --->   Operation 126 'icmp' 'icmp_ln120_5' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln120_6 = icmp_sgt  i32 %right_assign_s, i32 %right_assign_1" [harris.cpp:120]   --->   Operation 127 'icmp' 'icmp_ln120_6' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (2.47ns)   --->   "%icmp_ln120_7 = icmp_sgt  i32 %right_assign_s, i32 %center_assign" [harris.cpp:120]   --->   Operation 128 'icmp' 'icmp_ln120_7' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (2.47ns)   --->   "%icmp_ln120_8 = icmp_sgt  i32 %right_assign_1, i32 %up_assign_1" [harris.cpp:120]   --->   Operation 129 'icmp' 'icmp_ln120_8' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (2.47ns)   --->   "%icmp_ln120_9 = icmp_sgt  i32 %right_assign_1, i32 %obj_var_3" [harris.cpp:120]   --->   Operation 130 'icmp' 'icmp_ln120_9' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (2.47ns)   --->   "%icmp_ln120_10 = icmp_sgt  i32 %right_assign_1, i32 %right_assign_2" [harris.cpp:120]   --->   Operation 131 'icmp' 'icmp_ln120_10' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (2.47ns)   --->   "%icmp_ln120_11 = icmp_sgt  i32 %right_assign_1, i32 %right_assign_s" [harris.cpp:120]   --->   Operation 132 'icmp' 'icmp_ln120_11' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (2.47ns)   --->   "%icmp_ln120_12 = icmp_sgt  i32 %right_assign_2, i32 %up_assign_2" [harris.cpp:120]   --->   Operation 133 'icmp' 'icmp_ln120_12' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (2.47ns)   --->   "%icmp_ln120_13 = icmp_sgt  i32 %right_assign_2, i32 %down_assign_3" [harris.cpp:120]   --->   Operation 134 'icmp' 'icmp_ln120_13' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (2.47ns)   --->   "%icmp_ln120_14 = icmp_sgt  i32 %right_assign_2, i32 %right_assign_3" [harris.cpp:120]   --->   Operation 135 'icmp' 'icmp_ln120_14' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (2.47ns)   --->   "%icmp_ln120_15 = icmp_sgt  i32 %right_assign_2, i32 %right_assign_1" [harris.cpp:120]   --->   Operation 136 'icmp' 'icmp_ln120_15' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln120_16 = icmp_sgt  i32 %right_assign_3, i32 %up_assign_3" [harris.cpp:120]   --->   Operation 137 'icmp' 'icmp_ln120_16' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (2.47ns)   --->   "%icmp_ln120_17 = icmp_sgt  i32 %right_assign_3, i32 %down_assign_4" [harris.cpp:120]   --->   Operation 138 'icmp' 'icmp_ln120_17' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (2.47ns)   --->   "%icmp_ln120_18 = icmp_sgt  i32 %right_assign_3, i32 %right_assign_4" [harris.cpp:120]   --->   Operation 139 'icmp' 'icmp_ln120_18' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln120_19 = icmp_sgt  i32 %right_assign_3, i32 %right_assign_2" [harris.cpp:120]   --->   Operation 140 'icmp' 'icmp_ln120_19' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node res_9)   --->   "%and_ln120_13 = and i1 %icmp_ln120_16, i1 %icmp_ln120_19" [harris.cpp:120]   --->   Operation 141 'and' 'and_ln120_13' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node res_9)   --->   "%and_ln120_12 = and i1 %icmp_ln120_18, i1 %icmp_ln120_17" [harris.cpp:120]   --->   Operation 142 'and' 'and_ln120_12' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_9 = and i1 %and_ln120_12, i1 %and_ln120_13" [harris.cpp:120]   --->   Operation 143 'and' 'res_9' <Predicate = (!select_ln368_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (2.47ns)   --->   "%icmp_ln120_20 = icmp_sgt  i32 %right_assign_4, i32 %up_assign_4" [harris.cpp:120]   --->   Operation 144 'icmp' 'icmp_ln120_20' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (2.47ns)   --->   "%icmp_ln120_21 = icmp_sgt  i32 %right_assign_4, i32 %down_assign_5" [harris.cpp:120]   --->   Operation 145 'icmp' 'icmp_ln120_21' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (2.47ns)   --->   "%icmp_ln120_22 = icmp_sgt  i32 %right_assign_4, i32 %right_assign_5" [harris.cpp:120]   --->   Operation 146 'icmp' 'icmp_ln120_22' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (2.47ns)   --->   "%icmp_ln120_23 = icmp_sgt  i32 %right_assign_4, i32 %right_assign_3" [harris.cpp:120]   --->   Operation 147 'icmp' 'icmp_ln120_23' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node res_10)   --->   "%and_ln120_16 = and i1 %icmp_ln120_20, i1 %icmp_ln120_23" [harris.cpp:120]   --->   Operation 148 'and' 'and_ln120_16' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node res_10)   --->   "%and_ln120_15 = and i1 %icmp_ln120_22, i1 %icmp_ln120_21" [harris.cpp:120]   --->   Operation 149 'and' 'and_ln120_15' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_10 = and i1 %and_ln120_15, i1 %and_ln120_16" [harris.cpp:120]   --->   Operation 150 'and' 'res_10' <Predicate = (!select_ln368_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln120_24 = icmp_sgt  i32 %right_assign_5, i32 %up_assign_5" [harris.cpp:120]   --->   Operation 151 'icmp' 'icmp_ln120_24' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (2.47ns)   --->   "%icmp_ln120_25 = icmp_sgt  i32 %right_assign_5, i32 %down_assign_6" [harris.cpp:120]   --->   Operation 152 'icmp' 'icmp_ln120_25' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (2.47ns)   --->   "%icmp_ln120_26 = icmp_sgt  i32 %right_assign_5, i32 %right_assign_6" [harris.cpp:120]   --->   Operation 153 'icmp' 'icmp_ln120_26' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln120_27 = icmp_sgt  i32 %right_assign_5, i32 %right_assign_4" [harris.cpp:120]   --->   Operation 154 'icmp' 'icmp_ln120_27' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node res_11)   --->   "%and_ln120_19 = and i1 %icmp_ln120_24, i1 %icmp_ln120_27" [harris.cpp:120]   --->   Operation 155 'and' 'and_ln120_19' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node res_11)   --->   "%and_ln120_18 = and i1 %icmp_ln120_26, i1 %icmp_ln120_25" [harris.cpp:120]   --->   Operation 156 'and' 'and_ln120_18' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_11 = and i1 %and_ln120_18, i1 %and_ln120_19" [harris.cpp:120]   --->   Operation 157 'and' 'res_11' <Predicate = (!select_ln368_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (2.47ns)   --->   "%icmp_ln120_28 = icmp_sgt  i32 %right_assign_6, i32 %up_assign_6" [harris.cpp:120]   --->   Operation 158 'icmp' 'icmp_ln120_28' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (2.47ns)   --->   "%icmp_ln120_29 = icmp_sgt  i32 %right_assign_6, i32 %down_assign_7" [harris.cpp:120]   --->   Operation 159 'icmp' 'icmp_ln120_29' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (2.47ns)   --->   "%icmp_ln120_30 = icmp_sgt  i32 %right_assign_6, i32 %right_assign" [harris.cpp:120]   --->   Operation 160 'icmp' 'icmp_ln120_30' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln120_31 = icmp_sgt  i32 %right_assign_6, i32 %right_assign_5" [harris.cpp:120]   --->   Operation 161 'icmp' 'icmp_ln120_31' <Predicate = (!select_ln368_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node res_12)   --->   "%and_ln120_22 = and i1 %icmp_ln120_28, i1 %icmp_ln120_31" [harris.cpp:120]   --->   Operation 162 'and' 'and_ln120_22' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node res_12)   --->   "%and_ln120_21 = and i1 %icmp_ln120_30, i1 %icmp_ln120_29" [harris.cpp:120]   --->   Operation 163 'and' 'and_ln120_21' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_12 = and i1 %and_ln120_21, i1 %and_ln120_22" [harris.cpp:120]   --->   Operation 164 'and' 'res_12' <Predicate = (!select_ln368_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln450 = store i1536 %windowBuffer_2, i1536 %windowBuffer" [harris.cpp:450]   --->   Operation 165 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.35>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%resTmp_load = load i1 %resTmp" [harris.cpp:416]   --->   Operation 166 'load' 'resTmp_load' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%resTmp_1_load = load i1 %resTmp_1" [harris.cpp:416]   --->   Operation 167 'load' 'resTmp_1_load' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%resTmp_2_load = load i1 %resTmp_2" [harris.cpp:416]   --->   Operation 168 'load' 'resTmp_2_load' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%resTmp_3_load = load i1 %resTmp_3" [harris.cpp:416]   --->   Operation 169 'load' 'resTmp_3_load' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%resTmp_4_load = load i1 %resTmp_4" [harris.cpp:416]   --->   Operation 170 'load' 'resTmp_4_load' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node resTmp_19)   --->   "%and_ln120_9 = and i1 %icmp_ln120_12, i1 %icmp_ln120_13" [harris.cpp:120]   --->   Operation 171 'and' 'and_ln120_9' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node resTmp_19)   --->   "%and_ln120_10 = and i1 %icmp_ln120_14, i1 %icmp_ln120_15" [harris.cpp:120]   --->   Operation 172 'and' 'and_ln120_10' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node resTmp_19)   --->   "%res_8 = and i1 %and_ln120_10, i1 %and_ln120_9" [harris.cpp:120]   --->   Operation 173 'and' 'res_8' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (1.36ns)   --->   "%icmp_ln416 = icmp_eq  i5 %select_ln368, i5 1" [harris.cpp:416]   --->   Operation 174 'icmp' 'icmp_ln416' <Predicate = (!select_ln368_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.99ns)   --->   "%resTmp_9 = select i1 %icmp_ln416, i1 %res_12, i1 %resTmp_4_load" [harris.cpp:416]   --->   Operation 175 'select' 'resTmp_9' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.99ns)   --->   "%resTmp_8 = select i1 %icmp_ln416, i1 %res_11, i1 %resTmp_3_load" [harris.cpp:416]   --->   Operation 176 'select' 'resTmp_8' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.99ns)   --->   "%resTmp_7 = select i1 %icmp_ln416, i1 %res_10, i1 %resTmp_2_load" [harris.cpp:416]   --->   Operation 177 'select' 'resTmp_7' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.99ns)   --->   "%resTmp_21 = select i1 %icmp_ln416, i1 %res_9, i1 %resTmp_1_load" [harris.cpp:416]   --->   Operation 178 'select' 'resTmp_21' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node resTmp_20)   --->   "%xor_ln416 = xor i1 %icmp_ln416, i1 1" [harris.cpp:416]   --->   Operation 179 'xor' 'xor_ln416' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%resTmp_20 = and i1 %resTmp_load, i1 %xor_ln416" [harris.cpp:416]   --->   Operation 180 'and' 'resTmp_20' <Predicate = (!select_ln368_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.36ns)   --->   "%icmp_ln424 = icmp_eq  i5 %select_ln368, i5 16" [harris.cpp:424]   --->   Operation 181 'icmp' 'icmp_ln424' <Predicate = (!select_ln368_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.36ns)   --->   "%icmp_ln434 = icmp_eq  i5 %select_ln368, i5 0" [harris.cpp:434]   --->   Operation 182 'icmp' 'icmp_ln434' <Predicate = (!select_ln368_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln434_1)   --->   "%or_ln434 = or i1 %icmp_ln416, i1 %icmp_ln424" [harris.cpp:434]   --->   Operation 183 'or' 'or_ln434' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln434_1 = or i1 %or_ln434, i1 %icmp_ln434" [harris.cpp:434]   --->   Operation 184 'or' 'or_ln434_1' <Predicate = (!select_ln368_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.99ns)   --->   "%resTmp_15 = select i1 %or_ln434_1, i1 %resTmp_9, i1 %res_12" [harris.cpp:434]   --->   Operation 185 'select' 'resTmp_15' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.99ns)   --->   "%resTmp_16 = select i1 %or_ln434_1, i1 %resTmp_8, i1 %res_11" [harris.cpp:434]   --->   Operation 186 'select' 'resTmp_16' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.99ns)   --->   "%resTmp_17 = select i1 %or_ln434_1, i1 %resTmp_7, i1 %res_10" [harris.cpp:434]   --->   Operation 187 'select' 'resTmp_17' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.99ns)   --->   "%resTmp_18 = select i1 %or_ln434_1, i1 %resTmp_21, i1 %res_9" [harris.cpp:434]   --->   Operation 188 'select' 'resTmp_18' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%resTmp_19 = select i1 %or_ln434_1, i1 %resTmp_20, i1 %res_8" [harris.cpp:434]   --->   Operation 189 'select' 'resTmp_19' <Predicate = (!select_ln368_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln447 = br i1 %icmp_ln434, void %if.then156.i, void %if.end157.i" [harris.cpp:447]   --->   Operation 190 'br' 'br_ln447' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln450 = store i1 %resTmp_15, i1 %resTmp_4" [harris.cpp:450]   --->   Operation 191 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln450 = store i1 %resTmp_16, i1 %resTmp_3" [harris.cpp:450]   --->   Operation 192 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln450 = store i1 %resTmp_17, i1 %resTmp_2" [harris.cpp:450]   --->   Operation 193 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln450 = store i1 %resTmp_18, i1 %resTmp_1" [harris.cpp:450]   --->   Operation 194 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln450 = store i1 %resTmp_19, i1 %resTmp" [harris.cpp:450]   --->   Operation 195 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 251 'ret' 'ret_ln0' <Predicate = (icmp_ln375)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%corner_var_load = load i32 %corner_var" [harris.cpp:424]   --->   Operation 196 'load' 'corner_var_load' <Predicate = (!select_ln368_1 & !icmp_ln424 & or_ln434_1)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%corner_var_1_load = load i32 %corner_var_1" [harris.cpp:424]   --->   Operation 197 'load' 'corner_var_1_load' <Predicate = (!select_ln368_1 & !icmp_ln424 & or_ln434_1)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%corner_sroa_6_1_i_load = load i32 %corner_sroa_6_1_i" [harris.cpp:424]   --->   Operation 198 'load' 'corner_sroa_6_1_i_load' <Predicate = (!select_ln368_1 & !icmp_ln424 & or_ln434_1)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%corner_sroa_9_1_i_load = load i32 %corner_sroa_9_1_i" [harris.cpp:424]   --->   Operation 199 'load' 'corner_sroa_9_1_i_load' <Predicate = (!select_ln368_1 & !icmp_ln424 & or_ln434_1)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%corner_sroa_12_1_i_load = load i32 %corner_sroa_12_1_i" [harris.cpp:424]   --->   Operation 200 'load' 'corner_sroa_12_1_i_load' <Predicate = (!select_ln368_1 & !icmp_ln424 & or_ln434_1)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%corner_sroa_15_1_i_load = load i32 %corner_sroa_15_1_i" [harris.cpp:424]   --->   Operation 201 'load' 'corner_sroa_15_1_i_load' <Predicate = (!select_ln368_1 & !icmp_ln424 & or_ln434_1)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%corner_sroa_18_1_i_load = load i32 %corner_sroa_18_1_i" [harris.cpp:424]   --->   Operation 202 'load' 'corner_sroa_18_1_i_load' <Predicate = (!select_ln368_1 & !icmp_ln424 & or_ln434_1)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%corner_sroa_21_1_i_load = load i32 %corner_sroa_21_1_i" [harris.cpp:424]   --->   Operation 203 'load' 'corner_sroa_21_1_i_load' <Predicate = (!select_ln368_1 & !icmp_ln424 & or_ln434_1)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln424)   --->   "%and_ln120 = and i1 %icmp_ln120, i1 %icmp_ln120_1" [harris.cpp:120]   --->   Operation 204 'and' 'and_ln120' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln424)   --->   "%and_ln120_1 = and i1 %icmp_ln120_2, i1 %icmp_ln120_3" [harris.cpp:120]   --->   Operation 205 'and' 'and_ln120_1' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln424)   --->   "%res = and i1 %and_ln120_1, i1 %and_ln120" [harris.cpp:120]   --->   Operation 206 'and' 'res' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln424_7)   --->   "%and_ln120_3 = and i1 %icmp_ln120_4, i1 %icmp_ln120_5" [harris.cpp:120]   --->   Operation 207 'and' 'and_ln120_3' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln424_7)   --->   "%and_ln120_4 = and i1 %icmp_ln120_6, i1 %icmp_ln120_7" [harris.cpp:120]   --->   Operation 208 'and' 'and_ln120_4' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln424_7)   --->   "%res_1 = and i1 %and_ln120_4, i1 %and_ln120_3" [harris.cpp:120]   --->   Operation 209 'and' 'res_1' <Predicate = (!select_ln368_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln363)   --->   "%and_ln120_6 = and i1 %icmp_ln120_8, i1 %icmp_ln120_9" [harris.cpp:120]   --->   Operation 210 'and' 'and_ln120_6' <Predicate = (!select_ln368_1 & !or_ln434_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln363)   --->   "%and_ln120_7 = and i1 %icmp_ln120_10, i1 %icmp_ln120_11" [harris.cpp:120]   --->   Operation 211 'and' 'and_ln120_7' <Predicate = (!select_ln368_1 & !or_ln434_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln363)   --->   "%res_2 = and i1 %and_ln120_7, i1 %and_ln120_6" [harris.cpp:120]   --->   Operation 212 'and' 'res_2' <Predicate = (!select_ln368_1 & !or_ln434_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.96ns)   --->   "%select_ln360 = select i1 %resTmp_20, i32 255, i32 0" [harris.cpp:360]   --->   Operation 213 'select' 'select_ln360' <Predicate = (!select_ln368_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.96ns)   --->   "%select_ln360_1 = select i1 %resTmp_21, i32 255, i32 0" [harris.cpp:360]   --->   Operation 214 'select' 'select_ln360_1' <Predicate = (!select_ln368_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.96ns)   --->   "%select_ln429 = select i1 %resTmp_7, i32 255, i32 0" [harris.cpp:429]   --->   Operation 215 'select' 'select_ln429' <Predicate = (!select_ln368_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.96ns)   --->   "%select_ln430 = select i1 %resTmp_8, i32 255, i32 0" [harris.cpp:430]   --->   Operation 216 'select' 'select_ln430' <Predicate = (!select_ln368_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.96ns)   --->   "%select_ln432 = select i1 %resTmp_9, i32 255, i32 0" [harris.cpp:432]   --->   Operation 217 'select' 'select_ln432' <Predicate = (!select_ln368_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln424 = select i1 %res, i32 255, i32 0" [harris.cpp:424]   --->   Operation 218 'select' 'select_ln424' <Predicate = (!select_ln368_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln424_7 = select i1 %res_1, i32 255, i32 0" [harris.cpp:424]   --->   Operation 219 'select' 'select_ln424_7' <Predicate = (!select_ln368_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln434)   --->   "%select_ln424_1 = select i1 %icmp_ln424, i32 0, i32 %corner_sroa_21_1_i_load" [harris.cpp:424]   --->   Operation 220 'select' 'select_ln424_1' <Predicate = (!select_ln368_1 & or_ln434_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_1)   --->   "%select_ln424_2 = select i1 %icmp_ln424, i32 %select_ln424_7, i32 %corner_sroa_18_1_i_load" [harris.cpp:424]   --->   Operation 221 'select' 'select_ln424_2' <Predicate = (!select_ln368_1 & or_ln434_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_2)   --->   "%select_ln424_3 = select i1 %icmp_ln424, i32 %select_ln424, i32 %corner_sroa_15_1_i_load" [harris.cpp:424]   --->   Operation 222 'select' 'select_ln424_3' <Predicate = (!select_ln368_1 & or_ln434_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_3)   --->   "%select_ln424_4 = select i1 %icmp_ln424, i32 %select_ln432, i32 %corner_sroa_12_1_i_load" [harris.cpp:424]   --->   Operation 223 'select' 'select_ln424_4' <Predicate = (!select_ln368_1 & or_ln434_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_4)   --->   "%select_ln424_5 = select i1 %icmp_ln424, i32 %select_ln430, i32 %corner_sroa_9_1_i_load" [harris.cpp:424]   --->   Operation 224 'select' 'select_ln424_5' <Predicate = (!select_ln368_1 & or_ln434_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_5)   --->   "%select_ln424_6 = select i1 %icmp_ln424, i32 %select_ln429, i32 %corner_sroa_6_1_i_load" [harris.cpp:424]   --->   Operation 225 'select' 'select_ln424_6' <Predicate = (!select_ln368_1 & or_ln434_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node corner_var_7)   --->   "%corner_var_5 = select i1 %icmp_ln424, i32 %select_ln360_1, i32 %corner_var_1_load" [harris.cpp:424]   --->   Operation 226 'select' 'corner_var_5' <Predicate = (!select_ln368_1 & or_ln434_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node corner_var_6)   --->   "%corner_var_4 = select i1 %icmp_ln424, i32 %select_ln360, i32 %corner_var_load" [harris.cpp:424]   --->   Operation 227 'select' 'corner_var_4' <Predicate = (!select_ln368_1 & or_ln434_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln363 = select i1 %res_2, i32 255, i32 0" [harris.cpp:363]   --->   Operation 228 'select' 'select_ln363' <Predicate = (!select_ln368_1 & !or_ln434_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln434 = select i1 %or_ln434_1, i32 %select_ln424_1, i32 %select_ln363" [harris.cpp:434]   --->   Operation 229 'select' 'select_ln434' <Predicate = (!select_ln368_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln434_1 = select i1 %or_ln434_1, i32 %select_ln424_2, i32 %select_ln424_7" [harris.cpp:434]   --->   Operation 230 'select' 'select_ln434_1' <Predicate = (!select_ln368_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln434_2 = select i1 %or_ln434_1, i32 %select_ln424_3, i32 %select_ln424" [harris.cpp:434]   --->   Operation 231 'select' 'select_ln434_2' <Predicate = (!select_ln368_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln434_3 = select i1 %or_ln434_1, i32 %select_ln424_4, i32 %select_ln432" [harris.cpp:434]   --->   Operation 232 'select' 'select_ln434_3' <Predicate = (!select_ln368_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln434_4 = select i1 %or_ln434_1, i32 %select_ln424_5, i32 %select_ln430" [harris.cpp:434]   --->   Operation 233 'select' 'select_ln434_4' <Predicate = (!select_ln368_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln434_5 = select i1 %or_ln434_1, i32 %select_ln424_6, i32 %select_ln429" [harris.cpp:434]   --->   Operation 234 'select' 'select_ln434_5' <Predicate = (!select_ln368_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.69ns) (out node of the LUT)   --->   "%corner_var_7 = select i1 %or_ln434_1, i32 %corner_var_5, i32 %select_ln360_1" [harris.cpp:434]   --->   Operation 235 'select' 'corner_var_7' <Predicate = (!select_ln368_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.69ns) (out node of the LUT)   --->   "%corner_var_6 = select i1 %or_ln434_1, i32 %corner_var_4, i32 %select_ln360" [harris.cpp:434]   --->   Operation 236 'select' 'corner_var_6' <Predicate = (!select_ln368_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln434, i32 %select_ln434_1, i32 %select_ln434_2, i32 %select_ln434_3, i32 %select_ln434_4, i32 %select_ln434_5, i32 %corner_var_7, i32 %corner_var_6" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 237 'bitconcatenate' 'p_s' <Predicate = (!select_ln368_1 & !icmp_ln434)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (2.19ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %outStream, i256 %p_s" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'write' 'write_ln174' <Predicate = (!select_ln368_1 & !icmp_ln434)> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln449 = br void %if.end157.i" [harris.cpp:449]   --->   Operation 239 'br' 'br_ln449' <Predicate = (!select_ln368_1 & !icmp_ln434)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln450 = store i32 %select_ln434, i32 %corner_sroa_21_1_i" [harris.cpp:450]   --->   Operation 240 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln450 = store i32 %select_ln434_1, i32 %corner_sroa_18_1_i" [harris.cpp:450]   --->   Operation 241 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln450 = store i32 %select_ln434_2, i32 %corner_sroa_15_1_i" [harris.cpp:450]   --->   Operation 242 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln450 = store i32 %select_ln434_3, i32 %corner_sroa_12_1_i" [harris.cpp:450]   --->   Operation 243 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln450 = store i32 %select_ln434_4, i32 %corner_sroa_9_1_i" [harris.cpp:450]   --->   Operation 244 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln450 = store i32 %select_ln434_5, i32 %corner_sroa_6_1_i" [harris.cpp:450]   --->   Operation 245 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln450 = store i32 %corner_var_7, i32 %corner_var_1" [harris.cpp:450]   --->   Operation 246 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln450 = store i32 %corner_var_6, i32 %corner_var" [harris.cpp:450]   --->   Operation 247 'store' 'store_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln450 = br void %for.inc158.i" [harris.cpp:450]   --->   Operation 248 'br' 'br_ln450' <Predicate = (!select_ln368_1)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (2.19ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %outStream, i256 0" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'write' 'write_ln174' <Predicate = (select_ln368_1 & and_ln404)> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln406 = br void %if.end71.i" [harris.cpp:406]   --->   Operation 250 'br' 'br_ln406' <Predicate = (select_ln368_1 & and_ln404)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 1.62ns.

 <State 1>: 4.36ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', harris.cpp:376) on local variable 'j' [34]  (0 ns)
	'icmp' operation ('icmp_ln376', harris.cpp:376) [38]  (1.36 ns)
	'select' operation ('select_ln368', harris.cpp:368) [39]  (1.22 ns)
	'add' operation ('add_ln376', harris.cpp:376) [250]  (1.78 ns)

 <State 2>: 4.12ns
The critical path consists of the following:
	'icmp' operation ('empty_50', harris.cpp:375) [53]  (1.55 ns)
	'or' operation ('empty_52', harris.cpp:375) [55]  (0.978 ns)
	multiplexor before 'phi' operation ('obj.var') with incoming values : ('obj.var', harris.cpp:382) [69]  (1.59 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('rowBuffer_load', harris.cpp:388) on array 'rowBuffer', harris.cpp:370 [78]  (3.25 ns)

 <State 4>: 3.45ns
The critical path consists of the following:
	'phi' operation ('down', harris.cpp:382) with incoming values : ('tmp_49_i', harris.cpp:382) [72]  (0 ns)
	'icmp' operation ('icmp_ln120_17', harris.cpp:120) [152]  (2.47 ns)
	'and' operation ('and_ln120_12', harris.cpp:120) [156]  (0 ns)
	'and' operation ('res', harris.cpp:120) [157]  (0.978 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln416', harris.cpp:416) [179]  (1.36 ns)
	'select' operation ('resTmp', harris.cpp:416) [180]  (0.993 ns)
	'select' operation ('resTmp', harris.cpp:434) [214]  (0.993 ns)
	'store' operation ('store_ln450', harris.cpp:450) of variable 'resTmp', harris.cpp:434 on local variable 'resTmp' [234]  (0 ns)

 <State 6>: 3.87ns
The critical path consists of the following:
	'and' operation ('and_ln120', harris.cpp:120) [127]  (0 ns)
	'and' operation ('res', harris.cpp:120) [129]  (0 ns)
	'select' operation ('select_ln424', harris.cpp:424) [192]  (0.978 ns)
	'select' operation ('select_ln434_2', harris.cpp:434) [208]  (0.698 ns)
	fifo write operation ('write_ln174', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outStream' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [222]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
