
[connectivity]


stream_connect=test_load_32_1.output:test_store_32_1.input:1024

sp=test_load_32_1.mem:DDR[1]
sp=test_store_32_1.mem:DDR[0]


slr=test_store_32_1:SLR0
slr=test_load_32_1:SLR1


[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
