
Probe_LA_v5_calibrate_table.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcc0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  0800bdd0  0800bdd0  0001bdd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf8c  0800bf8c  00020224  2**0
                  CONTENTS
  4 .ARM          00000000  0800bf8c  0800bf8c  00020224  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bf8c  0800bf8c  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf8c  0800bf8c  0001bf8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf90  0800bf90  0001bf90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  0800bf94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001378  20000228  0800c1b8  00020228  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200015a0  0800c1b8  000215a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021f0b  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050c7  00000000  00000000  00042158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  00047220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001538  00000000  00000000  00048930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e487  00000000  00000000  00049e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d891  00000000  00000000  000682ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097f6f  00000000  00000000  00085b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011daef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006770  00000000  00000000  0011db44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000228 	.word	0x20000228
 800012c:	00000000 	.word	0x00000000
 8000130:	0800bdb8 	.word	0x0800bdb8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000022c 	.word	0x2000022c
 800014c:	0800bdb8 	.word	0x0800bdb8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__gedf2>:
 80004d8:	f04f 3cff 	mov.w	ip, #4294967295
 80004dc:	e006      	b.n	80004ec <__cmpdf2+0x4>
 80004de:	bf00      	nop

080004e0 <__ledf2>:
 80004e0:	f04f 0c01 	mov.w	ip, #1
 80004e4:	e002      	b.n	80004ec <__cmpdf2+0x4>
 80004e6:	bf00      	nop

080004e8 <__cmpdf2>:
 80004e8:	f04f 0c01 	mov.w	ip, #1
 80004ec:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004fc:	bf18      	it	ne
 80004fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000502:	d01b      	beq.n	800053c <__cmpdf2+0x54>
 8000504:	b001      	add	sp, #4
 8000506:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800050a:	bf0c      	ite	eq
 800050c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000510:	ea91 0f03 	teqne	r1, r3
 8000514:	bf02      	ittt	eq
 8000516:	ea90 0f02 	teqeq	r0, r2
 800051a:	2000      	moveq	r0, #0
 800051c:	4770      	bxeq	lr
 800051e:	f110 0f00 	cmn.w	r0, #0
 8000522:	ea91 0f03 	teq	r1, r3
 8000526:	bf58      	it	pl
 8000528:	4299      	cmppl	r1, r3
 800052a:	bf08      	it	eq
 800052c:	4290      	cmpeq	r0, r2
 800052e:	bf2c      	ite	cs
 8000530:	17d8      	asrcs	r0, r3, #31
 8000532:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000536:	f040 0001 	orr.w	r0, r0, #1
 800053a:	4770      	bx	lr
 800053c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d102      	bne.n	800054c <__cmpdf2+0x64>
 8000546:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800054a:	d107      	bne.n	800055c <__cmpdf2+0x74>
 800054c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000554:	d1d6      	bne.n	8000504 <__cmpdf2+0x1c>
 8000556:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800055a:	d0d3      	beq.n	8000504 <__cmpdf2+0x1c>
 800055c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <__aeabi_cdrcmple>:
 8000564:	4684      	mov	ip, r0
 8000566:	4610      	mov	r0, r2
 8000568:	4662      	mov	r2, ip
 800056a:	468c      	mov	ip, r1
 800056c:	4619      	mov	r1, r3
 800056e:	4663      	mov	r3, ip
 8000570:	e000      	b.n	8000574 <__aeabi_cdcmpeq>
 8000572:	bf00      	nop

08000574 <__aeabi_cdcmpeq>:
 8000574:	b501      	push	{r0, lr}
 8000576:	f7ff ffb7 	bl	80004e8 <__cmpdf2>
 800057a:	2800      	cmp	r0, #0
 800057c:	bf48      	it	mi
 800057e:	f110 0f00 	cmnmi.w	r0, #0
 8000582:	bd01      	pop	{r0, pc}

08000584 <__aeabi_dcmpeq>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff fff4 	bl	8000574 <__aeabi_cdcmpeq>
 800058c:	bf0c      	ite	eq
 800058e:	2001      	moveq	r0, #1
 8000590:	2000      	movne	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_dcmplt>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffea 	bl	8000574 <__aeabi_cdcmpeq>
 80005a0:	bf34      	ite	cc
 80005a2:	2001      	movcc	r0, #1
 80005a4:	2000      	movcs	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_dcmple>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffe0 	bl	8000574 <__aeabi_cdcmpeq>
 80005b4:	bf94      	ite	ls
 80005b6:	2001      	movls	r0, #1
 80005b8:	2000      	movhi	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmpge>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffce 	bl	8000564 <__aeabi_cdrcmple>
 80005c8:	bf94      	ite	ls
 80005ca:	2001      	movls	r0, #1
 80005cc:	2000      	movhi	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmpgt>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffc4 	bl	8000564 <__aeabi_cdrcmple>
 80005dc:	bf34      	ite	cc
 80005de:	2001      	movcc	r0, #1
 80005e0:	2000      	movcs	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <__aeabi_frsub>:
 8000628:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800062c:	e002      	b.n	8000634 <__addsf3>
 800062e:	bf00      	nop

08000630 <__aeabi_fsub>:
 8000630:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000634 <__addsf3>:
 8000634:	0042      	lsls	r2, r0, #1
 8000636:	bf1f      	itttt	ne
 8000638:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800063c:	ea92 0f03 	teqne	r2, r3
 8000640:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000644:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000648:	d06a      	beq.n	8000720 <__addsf3+0xec>
 800064a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800064e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000652:	bfc1      	itttt	gt
 8000654:	18d2      	addgt	r2, r2, r3
 8000656:	4041      	eorgt	r1, r0
 8000658:	4048      	eorgt	r0, r1
 800065a:	4041      	eorgt	r1, r0
 800065c:	bfb8      	it	lt
 800065e:	425b      	neglt	r3, r3
 8000660:	2b19      	cmp	r3, #25
 8000662:	bf88      	it	hi
 8000664:	4770      	bxhi	lr
 8000666:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800066a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800066e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000672:	bf18      	it	ne
 8000674:	4240      	negne	r0, r0
 8000676:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800067a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800067e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000682:	bf18      	it	ne
 8000684:	4249      	negne	r1, r1
 8000686:	ea92 0f03 	teq	r2, r3
 800068a:	d03f      	beq.n	800070c <__addsf3+0xd8>
 800068c:	f1a2 0201 	sub.w	r2, r2, #1
 8000690:	fa41 fc03 	asr.w	ip, r1, r3
 8000694:	eb10 000c 	adds.w	r0, r0, ip
 8000698:	f1c3 0320 	rsb	r3, r3, #32
 800069c:	fa01 f103 	lsl.w	r1, r1, r3
 80006a0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006a4:	d502      	bpl.n	80006ac <__addsf3+0x78>
 80006a6:	4249      	negs	r1, r1
 80006a8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006ac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006b0:	d313      	bcc.n	80006da <__addsf3+0xa6>
 80006b2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006b6:	d306      	bcc.n	80006c6 <__addsf3+0x92>
 80006b8:	0840      	lsrs	r0, r0, #1
 80006ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80006be:	f102 0201 	add.w	r2, r2, #1
 80006c2:	2afe      	cmp	r2, #254	; 0xfe
 80006c4:	d251      	bcs.n	800076a <__addsf3+0x136>
 80006c6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80006ca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006ce:	bf08      	it	eq
 80006d0:	f020 0001 	biceq.w	r0, r0, #1
 80006d4:	ea40 0003 	orr.w	r0, r0, r3
 80006d8:	4770      	bx	lr
 80006da:	0049      	lsls	r1, r1, #1
 80006dc:	eb40 0000 	adc.w	r0, r0, r0
 80006e0:	3a01      	subs	r2, #1
 80006e2:	bf28      	it	cs
 80006e4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80006e8:	d2ed      	bcs.n	80006c6 <__addsf3+0x92>
 80006ea:	fab0 fc80 	clz	ip, r0
 80006ee:	f1ac 0c08 	sub.w	ip, ip, #8
 80006f2:	ebb2 020c 	subs.w	r2, r2, ip
 80006f6:	fa00 f00c 	lsl.w	r0, r0, ip
 80006fa:	bfaa      	itet	ge
 80006fc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000700:	4252      	neglt	r2, r2
 8000702:	4318      	orrge	r0, r3
 8000704:	bfbc      	itt	lt
 8000706:	40d0      	lsrlt	r0, r2
 8000708:	4318      	orrlt	r0, r3
 800070a:	4770      	bx	lr
 800070c:	f092 0f00 	teq	r2, #0
 8000710:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000714:	bf06      	itte	eq
 8000716:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800071a:	3201      	addeq	r2, #1
 800071c:	3b01      	subne	r3, #1
 800071e:	e7b5      	b.n	800068c <__addsf3+0x58>
 8000720:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000724:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000728:	bf18      	it	ne
 800072a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800072e:	d021      	beq.n	8000774 <__addsf3+0x140>
 8000730:	ea92 0f03 	teq	r2, r3
 8000734:	d004      	beq.n	8000740 <__addsf3+0x10c>
 8000736:	f092 0f00 	teq	r2, #0
 800073a:	bf08      	it	eq
 800073c:	4608      	moveq	r0, r1
 800073e:	4770      	bx	lr
 8000740:	ea90 0f01 	teq	r0, r1
 8000744:	bf1c      	itt	ne
 8000746:	2000      	movne	r0, #0
 8000748:	4770      	bxne	lr
 800074a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800074e:	d104      	bne.n	800075a <__addsf3+0x126>
 8000750:	0040      	lsls	r0, r0, #1
 8000752:	bf28      	it	cs
 8000754:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000758:	4770      	bx	lr
 800075a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800075e:	bf3c      	itt	cc
 8000760:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000764:	4770      	bxcc	lr
 8000766:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800076a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800076e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000772:	4770      	bx	lr
 8000774:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000778:	bf16      	itet	ne
 800077a:	4608      	movne	r0, r1
 800077c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000780:	4601      	movne	r1, r0
 8000782:	0242      	lsls	r2, r0, #9
 8000784:	bf06      	itte	eq
 8000786:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800078a:	ea90 0f01 	teqeq	r0, r1
 800078e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000792:	4770      	bx	lr

08000794 <__aeabi_ui2f>:
 8000794:	f04f 0300 	mov.w	r3, #0
 8000798:	e004      	b.n	80007a4 <__aeabi_i2f+0x8>
 800079a:	bf00      	nop

0800079c <__aeabi_i2f>:
 800079c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	ea5f 0c00 	movs.w	ip, r0
 80007a8:	bf08      	it	eq
 80007aa:	4770      	bxeq	lr
 80007ac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007b0:	4601      	mov	r1, r0
 80007b2:	f04f 0000 	mov.w	r0, #0
 80007b6:	e01c      	b.n	80007f2 <__aeabi_l2f+0x2a>

080007b8 <__aeabi_ul2f>:
 80007b8:	ea50 0201 	orrs.w	r2, r0, r1
 80007bc:	bf08      	it	eq
 80007be:	4770      	bxeq	lr
 80007c0:	f04f 0300 	mov.w	r3, #0
 80007c4:	e00a      	b.n	80007dc <__aeabi_l2f+0x14>
 80007c6:	bf00      	nop

080007c8 <__aeabi_l2f>:
 80007c8:	ea50 0201 	orrs.w	r2, r0, r1
 80007cc:	bf08      	it	eq
 80007ce:	4770      	bxeq	lr
 80007d0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80007d4:	d502      	bpl.n	80007dc <__aeabi_l2f+0x14>
 80007d6:	4240      	negs	r0, r0
 80007d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007dc:	ea5f 0c01 	movs.w	ip, r1
 80007e0:	bf02      	ittt	eq
 80007e2:	4684      	moveq	ip, r0
 80007e4:	4601      	moveq	r1, r0
 80007e6:	2000      	moveq	r0, #0
 80007e8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80007ec:	bf08      	it	eq
 80007ee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80007f2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80007f6:	fabc f28c 	clz	r2, ip
 80007fa:	3a08      	subs	r2, #8
 80007fc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000800:	db10      	blt.n	8000824 <__aeabi_l2f+0x5c>
 8000802:	fa01 fc02 	lsl.w	ip, r1, r2
 8000806:	4463      	add	r3, ip
 8000808:	fa00 fc02 	lsl.w	ip, r0, r2
 800080c:	f1c2 0220 	rsb	r2, r2, #32
 8000810:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000814:	fa20 f202 	lsr.w	r2, r0, r2
 8000818:	eb43 0002 	adc.w	r0, r3, r2
 800081c:	bf08      	it	eq
 800081e:	f020 0001 	biceq.w	r0, r0, #1
 8000822:	4770      	bx	lr
 8000824:	f102 0220 	add.w	r2, r2, #32
 8000828:	fa01 fc02 	lsl.w	ip, r1, r2
 800082c:	f1c2 0220 	rsb	r2, r2, #32
 8000830:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000834:	fa21 f202 	lsr.w	r2, r1, r2
 8000838:	eb43 0002 	adc.w	r0, r3, r2
 800083c:	bf08      	it	eq
 800083e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000842:	4770      	bx	lr

08000844 <__aeabi_fmul>:
 8000844:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000848:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800084c:	bf1e      	ittt	ne
 800084e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000852:	ea92 0f0c 	teqne	r2, ip
 8000856:	ea93 0f0c 	teqne	r3, ip
 800085a:	d06f      	beq.n	800093c <__aeabi_fmul+0xf8>
 800085c:	441a      	add	r2, r3
 800085e:	ea80 0c01 	eor.w	ip, r0, r1
 8000862:	0240      	lsls	r0, r0, #9
 8000864:	bf18      	it	ne
 8000866:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800086a:	d01e      	beq.n	80008aa <__aeabi_fmul+0x66>
 800086c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000870:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000874:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000878:	fba0 3101 	umull	r3, r1, r0, r1
 800087c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000880:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000884:	bf3e      	ittt	cc
 8000886:	0049      	lslcc	r1, r1, #1
 8000888:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800088c:	005b      	lslcc	r3, r3, #1
 800088e:	ea40 0001 	orr.w	r0, r0, r1
 8000892:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000896:	2afd      	cmp	r2, #253	; 0xfd
 8000898:	d81d      	bhi.n	80008d6 <__aeabi_fmul+0x92>
 800089a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800089e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008a2:	bf08      	it	eq
 80008a4:	f020 0001 	biceq.w	r0, r0, #1
 80008a8:	4770      	bx	lr
 80008aa:	f090 0f00 	teq	r0, #0
 80008ae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008b2:	bf08      	it	eq
 80008b4:	0249      	lsleq	r1, r1, #9
 80008b6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008ba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008be:	3a7f      	subs	r2, #127	; 0x7f
 80008c0:	bfc2      	ittt	gt
 80008c2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008c6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80008ca:	4770      	bxgt	lr
 80008cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008d0:	f04f 0300 	mov.w	r3, #0
 80008d4:	3a01      	subs	r2, #1
 80008d6:	dc5d      	bgt.n	8000994 <__aeabi_fmul+0x150>
 80008d8:	f112 0f19 	cmn.w	r2, #25
 80008dc:	bfdc      	itt	le
 80008de:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80008e2:	4770      	bxle	lr
 80008e4:	f1c2 0200 	rsb	r2, r2, #0
 80008e8:	0041      	lsls	r1, r0, #1
 80008ea:	fa21 f102 	lsr.w	r1, r1, r2
 80008ee:	f1c2 0220 	rsb	r2, r2, #32
 80008f2:	fa00 fc02 	lsl.w	ip, r0, r2
 80008f6:	ea5f 0031 	movs.w	r0, r1, rrx
 80008fa:	f140 0000 	adc.w	r0, r0, #0
 80008fe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000902:	bf08      	it	eq
 8000904:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000908:	4770      	bx	lr
 800090a:	f092 0f00 	teq	r2, #0
 800090e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000912:	bf02      	ittt	eq
 8000914:	0040      	lsleq	r0, r0, #1
 8000916:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800091a:	3a01      	subeq	r2, #1
 800091c:	d0f9      	beq.n	8000912 <__aeabi_fmul+0xce>
 800091e:	ea40 000c 	orr.w	r0, r0, ip
 8000922:	f093 0f00 	teq	r3, #0
 8000926:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800092a:	bf02      	ittt	eq
 800092c:	0049      	lsleq	r1, r1, #1
 800092e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000932:	3b01      	subeq	r3, #1
 8000934:	d0f9      	beq.n	800092a <__aeabi_fmul+0xe6>
 8000936:	ea41 010c 	orr.w	r1, r1, ip
 800093a:	e78f      	b.n	800085c <__aeabi_fmul+0x18>
 800093c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000940:	ea92 0f0c 	teq	r2, ip
 8000944:	bf18      	it	ne
 8000946:	ea93 0f0c 	teqne	r3, ip
 800094a:	d00a      	beq.n	8000962 <__aeabi_fmul+0x11e>
 800094c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000950:	bf18      	it	ne
 8000952:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000956:	d1d8      	bne.n	800090a <__aeabi_fmul+0xc6>
 8000958:	ea80 0001 	eor.w	r0, r0, r1
 800095c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000960:	4770      	bx	lr
 8000962:	f090 0f00 	teq	r0, #0
 8000966:	bf17      	itett	ne
 8000968:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800096c:	4608      	moveq	r0, r1
 800096e:	f091 0f00 	teqne	r1, #0
 8000972:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000976:	d014      	beq.n	80009a2 <__aeabi_fmul+0x15e>
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	d101      	bne.n	8000982 <__aeabi_fmul+0x13e>
 800097e:	0242      	lsls	r2, r0, #9
 8000980:	d10f      	bne.n	80009a2 <__aeabi_fmul+0x15e>
 8000982:	ea93 0f0c 	teq	r3, ip
 8000986:	d103      	bne.n	8000990 <__aeabi_fmul+0x14c>
 8000988:	024b      	lsls	r3, r1, #9
 800098a:	bf18      	it	ne
 800098c:	4608      	movne	r0, r1
 800098e:	d108      	bne.n	80009a2 <__aeabi_fmul+0x15e>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800099c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a0:	4770      	bx	lr
 80009a2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009a6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009aa:	4770      	bx	lr

080009ac <__aeabi_fdiv>:
 80009ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009b0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009b4:	bf1e      	ittt	ne
 80009b6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009ba:	ea92 0f0c 	teqne	r2, ip
 80009be:	ea93 0f0c 	teqne	r3, ip
 80009c2:	d069      	beq.n	8000a98 <__aeabi_fdiv+0xec>
 80009c4:	eba2 0203 	sub.w	r2, r2, r3
 80009c8:	ea80 0c01 	eor.w	ip, r0, r1
 80009cc:	0249      	lsls	r1, r1, #9
 80009ce:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80009d2:	d037      	beq.n	8000a44 <__aeabi_fdiv+0x98>
 80009d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009d8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80009dc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80009e0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009e4:	428b      	cmp	r3, r1
 80009e6:	bf38      	it	cc
 80009e8:	005b      	lslcc	r3, r3, #1
 80009ea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80009ee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80009f2:	428b      	cmp	r3, r1
 80009f4:	bf24      	itt	cs
 80009f6:	1a5b      	subcs	r3, r3, r1
 80009f8:	ea40 000c 	orrcs.w	r0, r0, ip
 80009fc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a00:	bf24      	itt	cs
 8000a02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a0e:	bf24      	itt	cs
 8000a10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a1c:	bf24      	itt	cs
 8000a1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a26:	011b      	lsls	r3, r3, #4
 8000a28:	bf18      	it	ne
 8000a2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a2e:	d1e0      	bne.n	80009f2 <__aeabi_fdiv+0x46>
 8000a30:	2afd      	cmp	r2, #253	; 0xfd
 8000a32:	f63f af50 	bhi.w	80008d6 <__aeabi_fmul+0x92>
 8000a36:	428b      	cmp	r3, r1
 8000a38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a3c:	bf08      	it	eq
 8000a3e:	f020 0001 	biceq.w	r0, r0, #1
 8000a42:	4770      	bx	lr
 8000a44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4c:	327f      	adds	r2, #127	; 0x7f
 8000a4e:	bfc2      	ittt	gt
 8000a50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a58:	4770      	bxgt	lr
 8000a5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a5e:	f04f 0300 	mov.w	r3, #0
 8000a62:	3a01      	subs	r2, #1
 8000a64:	e737      	b.n	80008d6 <__aeabi_fmul+0x92>
 8000a66:	f092 0f00 	teq	r2, #0
 8000a6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a6e:	bf02      	ittt	eq
 8000a70:	0040      	lsleq	r0, r0, #1
 8000a72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a76:	3a01      	subeq	r2, #1
 8000a78:	d0f9      	beq.n	8000a6e <__aeabi_fdiv+0xc2>
 8000a7a:	ea40 000c 	orr.w	r0, r0, ip
 8000a7e:	f093 0f00 	teq	r3, #0
 8000a82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a86:	bf02      	ittt	eq
 8000a88:	0049      	lsleq	r1, r1, #1
 8000a8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a8e:	3b01      	subeq	r3, #1
 8000a90:	d0f9      	beq.n	8000a86 <__aeabi_fdiv+0xda>
 8000a92:	ea41 010c 	orr.w	r1, r1, ip
 8000a96:	e795      	b.n	80009c4 <__aeabi_fdiv+0x18>
 8000a98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a9c:	ea92 0f0c 	teq	r2, ip
 8000aa0:	d108      	bne.n	8000ab4 <__aeabi_fdiv+0x108>
 8000aa2:	0242      	lsls	r2, r0, #9
 8000aa4:	f47f af7d 	bne.w	80009a2 <__aeabi_fmul+0x15e>
 8000aa8:	ea93 0f0c 	teq	r3, ip
 8000aac:	f47f af70 	bne.w	8000990 <__aeabi_fmul+0x14c>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	e776      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ab4:	ea93 0f0c 	teq	r3, ip
 8000ab8:	d104      	bne.n	8000ac4 <__aeabi_fdiv+0x118>
 8000aba:	024b      	lsls	r3, r1, #9
 8000abc:	f43f af4c 	beq.w	8000958 <__aeabi_fmul+0x114>
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	e76e      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ac4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ac8:	bf18      	it	ne
 8000aca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ace:	d1ca      	bne.n	8000a66 <__aeabi_fdiv+0xba>
 8000ad0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ad4:	f47f af5c 	bne.w	8000990 <__aeabi_fmul+0x14c>
 8000ad8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000adc:	f47f af3c 	bne.w	8000958 <__aeabi_fmul+0x114>
 8000ae0:	e75f      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ae2:	bf00      	nop

08000ae4 <ToggleLDAC>:
// Подключение заголовочного файла
#include <DAC_AD5322.h>

//--------------------------------------------------------------------------
// Необходим для загрузки значений в ЦАП
void ToggleLDAC() {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2102      	movs	r1, #2
 8000aec:	4804      	ldr	r0, [pc, #16]	; (8000b00 <ToggleLDAC+0x1c>)
 8000aee:	f002 ff46 	bl	800397e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_SET);
 8000af2:	2201      	movs	r2, #1
 8000af4:	2102      	movs	r1, #2
 8000af6:	4802      	ldr	r0, [pc, #8]	; (8000b00 <ToggleLDAC+0x1c>)
 8000af8:	f002 ff41 	bl	800397e <HAL_GPIO_WritePin>
}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40010800 	.word	0x40010800

08000b04 <SendSPI>:
//--------------------------------------------------------------------------
void SendSPI(SPI_HandleTypeDef *pSPI,uint16_t out){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	807b      	strh	r3, [r7, #2]

  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2110      	movs	r1, #16
 8000b14:	4808      	ldr	r0, [pc, #32]	; (8000b38 <SendSPI+0x34>)
 8000b16:	f002 ff32 	bl	800397e <HAL_GPIO_WritePin>

  	// Передача значений в цап
  	//out	= 0b0100000111111111;
  	HAL_SPI_Transmit(pSPI, (uint8_t*)(&out), 1, 1);
 8000b1a:	1cb9      	adds	r1, r7, #2
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	2201      	movs	r2, #1
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f005 f8f3 	bl	8005d0c <HAL_SPI_Transmit>

  	// запепрет передачи CS
  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2110      	movs	r1, #16
 8000b2a:	4803      	ldr	r0, [pc, #12]	; (8000b38 <SendSPI+0x34>)
 8000b2c:	f002 ff27 	bl	800397e <HAL_GPIO_WritePin>

}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40010800 	.word	0x40010800

08000b3c <DAC_AD5322_Ch1>:
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала А
void DAC_AD5322_Ch1(SPI_HandleTypeDef *pSPI, uint16_t data_ch1) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	460b      	mov	r3, r1
 8000b46:	807b      	strh	r3, [r7, #2]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000b48:	887b      	ldrh	r3, [r7, #2]
 8000b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b4e:	d302      	bcc.n	8000b56 <DAC_AD5322_Ch1+0x1a>
 8000b50:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000b54:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 8000b56:	2300      	movs	r3, #0
 8000b58:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000b5e:	2300      	movs	r3, #0
 8000b60:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 8000b62:	2300      	movs	r3, #0
 8000b64:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000b66:	8afb      	ldrh	r3, [r7, #22]
 8000b68:	03db      	lsls	r3, r3, #15
 8000b6a:	b21a      	sxth	r2, r3
 8000b6c:	8abb      	ldrh	r3, [r7, #20]
 8000b6e:	039b      	lsls	r3, r3, #14
 8000b70:	b21b      	sxth	r3, r3
 8000b72:	4313      	orrs	r3, r2
 8000b74:	b21a      	sxth	r2, r3
 8000b76:	8a7b      	ldrh	r3, [r7, #18]
 8000b78:	035b      	lsls	r3, r3, #13
 8000b7a:	b21b      	sxth	r3, r3
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	b21a      	sxth	r2, r3
 8000b80:	8a3b      	ldrh	r3, [r7, #16]
 8000b82:	031b      	lsls	r3, r3, #12
 8000b84:	b21b      	sxth	r3, r3
 8000b86:	4313      	orrs	r3, r2
 8000b88:	b21b      	sxth	r3, r3
 8000b8a:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000b8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b90:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000b94:	f023 030f 	bic.w	r3, r3, #15
 8000b98:	b21a      	sxth	r2, r3
 8000b9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ba2:	b21b      	sxth	r3, r3
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	b21b      	sxth	r3, r3
 8000ba8:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000baa:	89bb      	ldrh	r3, [r7, #12]
 8000bac:	4619      	mov	r1, r3
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f7ff ffa8 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000bb4:	89bb      	ldrh	r3, [r7, #12]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f7ff ffa3 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000bbe:	f7ff ff91 	bl	8000ae4 <ToggleLDAC>
}
 8000bc2:	bf00      	nop
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <DAC_AD5322_Ch2>:
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала В
void DAC_AD5322_Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch2) {
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b086      	sub	sp, #24
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	807b      	strh	r3, [r7, #2]

	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000bd6:	887b      	ldrh	r3, [r7, #2]
 8000bd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000bdc:	d302      	bcc.n	8000be4 <DAC_AD5322_Ch2+0x1a>
 8000bde:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000be2:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000be4:	2301      	movs	r3, #1
 8000be6:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000be8:	2301      	movs	r3, #1
 8000bea:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000bec:	2300      	movs	r3, #0
 8000bee:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000bf4:	8afb      	ldrh	r3, [r7, #22]
 8000bf6:	03db      	lsls	r3, r3, #15
 8000bf8:	b21a      	sxth	r2, r3
 8000bfa:	8abb      	ldrh	r3, [r7, #20]
 8000bfc:	039b      	lsls	r3, r3, #14
 8000bfe:	b21b      	sxth	r3, r3
 8000c00:	4313      	orrs	r3, r2
 8000c02:	b21a      	sxth	r2, r3
 8000c04:	8a7b      	ldrh	r3, [r7, #18]
 8000c06:	035b      	lsls	r3, r3, #13
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	b21a      	sxth	r2, r3
 8000c0e:	8a3b      	ldrh	r3, [r7, #16]
 8000c10:	031b      	lsls	r3, r3, #12
 8000c12:	b21b      	sxth	r3, r3
 8000c14:	4313      	orrs	r3, r2
 8000c16:	b21b      	sxth	r3, r3
 8000c18:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000c1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c1e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000c22:	f023 030f 	bic.w	r3, r3, #15
 8000c26:	b21a      	sxth	r2, r3
 8000c28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c30:	b21b      	sxth	r3, r3
 8000c32:	4313      	orrs	r3, r2
 8000c34:	b21b      	sxth	r3, r3
 8000c36:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000c38:	89bb      	ldrh	r3, [r7, #12]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ff61 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000c42:	89bb      	ldrh	r3, [r7, #12]
 8000c44:	4619      	mov	r1, r3
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ff5c 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000c4c:	f7ff ff4a 	bl	8000ae4 <ToggleLDAC>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <DAC_AD5322_Ch1Ch2>:
//--------------------------------------------------------------------------
void DAC_AD5322_Ch1Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch1, uint16_t data_ch2) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	807b      	strh	r3, [r7, #2]
 8000c64:	4613      	mov	r3, r2
 8000c66:	803b      	strh	r3, [r7, #0]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000c68:	887b      	ldrh	r3, [r7, #2]
 8000c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c6e:	d302      	bcc.n	8000c76 <DAC_AD5322_Ch1Ch2+0x1e>
 8000c70:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c74:	807b      	strh	r3, [r7, #2]
	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000c76:	883b      	ldrh	r3, [r7, #0]
 8000c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c7c:	d302      	bcc.n	8000c84 <DAC_AD5322_Ch1Ch2+0x2c>
 8000c7e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c82:	803b      	strh	r3, [r7, #0]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 8000c84:	2300      	movs	r3, #0
 8000c86:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000c88:	2301      	movs	r3, #1
 8000c8a:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000c90:	2300      	movs	r3, #0
 8000c92:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000c94:	8afb      	ldrh	r3, [r7, #22]
 8000c96:	03db      	lsls	r3, r3, #15
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	8abb      	ldrh	r3, [r7, #20]
 8000c9c:	039b      	lsls	r3, r3, #14
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	b21a      	sxth	r2, r3
 8000ca4:	8a7b      	ldrh	r3, [r7, #18]
 8000ca6:	035b      	lsls	r3, r3, #13
 8000ca8:	b21b      	sxth	r3, r3
 8000caa:	4313      	orrs	r3, r2
 8000cac:	b21a      	sxth	r2, r3
 8000cae:	8a3b      	ldrh	r3, [r7, #16]
 8000cb0:	031b      	lsls	r3, r3, #12
 8000cb2:	b21b      	sxth	r3, r3
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b21b      	sxth	r3, r3
 8000cb8:	81fb      	strh	r3, [r7, #14]
	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000cba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cbe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000cc2:	f023 030f 	bic.w	r3, r3, #15
 8000cc6:	b21a      	sxth	r2, r3
 8000cc8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cd0:	b21b      	sxth	r3, r3
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	b21b      	sxth	r3, r3
 8000cd6:	81bb      	strh	r3, [r7, #12]

  	SendSPI(pSPI,out);
 8000cd8:	89bb      	ldrh	r3, [r7, #12]
 8000cda:	4619      	mov	r1, r3
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ff11 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000ce2:	89bb      	ldrh	r3, [r7, #12]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f7ff ff0c 	bl	8000b04 <SendSPI>
  	//--------------------------------------------------------------------------
  	chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000cec:	2301      	movs	r3, #1
 8000cee:	82fb      	strh	r3, [r7, #22]
  	bufferVref 	= 1;	// bit 14: усилитель VREF?
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	82bb      	strh	r3, [r7, #20]
  	PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	827b      	strh	r3, [r7, #18]
  	PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	823b      	strh	r3, [r7, #16]

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000cfc:	8afb      	ldrh	r3, [r7, #22]
 8000cfe:	03db      	lsls	r3, r3, #15
 8000d00:	b21a      	sxth	r2, r3
 8000d02:	8abb      	ldrh	r3, [r7, #20]
 8000d04:	039b      	lsls	r3, r3, #14
 8000d06:	b21b      	sxth	r3, r3
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	b21a      	sxth	r2, r3
 8000d0c:	8a7b      	ldrh	r3, [r7, #18]
 8000d0e:	035b      	lsls	r3, r3, #13
 8000d10:	b21b      	sxth	r3, r3
 8000d12:	4313      	orrs	r3, r2
 8000d14:	b21a      	sxth	r2, r3
 8000d16:	8a3b      	ldrh	r3, [r7, #16]
 8000d18:	031b      	lsls	r3, r3, #12
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000d22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d26:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000d2a:	f023 030f 	bic.w	r3, r3, #15
 8000d2e:	b21a      	sxth	r2, r3
 8000d30:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000d40:	89bb      	ldrh	r3, [r7, #12]
 8000d42:	4619      	mov	r1, r3
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff fedd 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000d4a:	89bb      	ldrh	r3, [r7, #12]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff fed8 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000d54:	f7ff fec6 	bl	8000ae4 <ToggleLDAC>
}
 8000d58:	bf00      	nop
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <HAL_GPIO_EXTI_Callback>:

/*
 * @brief   GPIO EXTI Callback for buttons
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 8000d6a:	88fb      	ldrh	r3, [r7, #6]
 8000d6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000d70:	d03f      	beq.n	8000df2 <HAL_GPIO_EXTI_Callback+0x92>
 8000d72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000d76:	dc5c      	bgt.n	8000e32 <HAL_GPIO_EXTI_Callback+0xd2>
 8000d78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d7c:	d003      	beq.n	8000d86 <HAL_GPIO_EXTI_Callback+0x26>
 8000d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d82:	d01b      	beq.n	8000dbc <HAL_GPIO_EXTI_Callback+0x5c>
                        btn_pin_14.is_started = 0;
                    }
                }
                break;
    };
}
 8000d84:	e055      	b.n	8000e32 <HAL_GPIO_EXTI_Callback+0xd2>
            if ( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET ) {
 8000d86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d8a:	482c      	ldr	r0, [pc, #176]	; (8000e3c <HAL_GPIO_EXTI_Callback+0xdc>)
 8000d8c:	f002 fde0 	bl	8003950 <HAL_GPIO_ReadPin>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d103      	bne.n	8000d9e <HAL_GPIO_EXTI_Callback+0x3e>
                btn_pin_12.is_started = 1;
 8000d96:	4b2a      	ldr	r3, [pc, #168]	; (8000e40 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	801a      	strh	r2, [r3, #0]
            break;
 8000d9c:	e044      	b.n	8000e28 <HAL_GPIO_EXTI_Callback+0xc8>
                if ( btn_pin_12.counter > 40 ) {
 8000d9e:	4b28      	ldr	r3, [pc, #160]	; (8000e40 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000da0:	885b      	ldrh	r3, [r3, #2]
 8000da2:	2b28      	cmp	r3, #40	; 0x28
 8000da4:	d940      	bls.n	8000e28 <HAL_GPIO_EXTI_Callback+0xc8>
                    CDC_Transmit_FS( (uint8_t*)"BTN PIN 12 WAS PRESSED", 22);
 8000da6:	2116      	movs	r1, #22
 8000da8:	4826      	ldr	r0, [pc, #152]	; (8000e44 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000daa:	f009 fc05 	bl	800a5b8 <CDC_Transmit_FS>
                    btn_pin_12.counter    = 0;
 8000dae:	4b24      	ldr	r3, [pc, #144]	; (8000e40 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	805a      	strh	r2, [r3, #2]
                    btn_pin_12.is_started = 0;
 8000db4:	4b22      	ldr	r3, [pc, #136]	; (8000e40 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	801a      	strh	r2, [r3, #0]
            break;
 8000dba:	e035      	b.n	8000e28 <HAL_GPIO_EXTI_Callback+0xc8>
                if ( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET ) {
 8000dbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc0:	481e      	ldr	r0, [pc, #120]	; (8000e3c <HAL_GPIO_EXTI_Callback+0xdc>)
 8000dc2:	f002 fdc5 	bl	8003950 <HAL_GPIO_ReadPin>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d103      	bne.n	8000dd4 <HAL_GPIO_EXTI_Callback+0x74>
                    btn_pin_13.is_started = 1;
 8000dcc:	4b1e      	ldr	r3, [pc, #120]	; (8000e48 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	801a      	strh	r2, [r3, #0]
                break;
 8000dd2:	e02b      	b.n	8000e2c <HAL_GPIO_EXTI_Callback+0xcc>
                    if ( btn_pin_13.counter > 40 ) {
 8000dd4:	4b1c      	ldr	r3, [pc, #112]	; (8000e48 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000dd6:	885b      	ldrh	r3, [r3, #2]
 8000dd8:	2b28      	cmp	r3, #40	; 0x28
 8000dda:	d927      	bls.n	8000e2c <HAL_GPIO_EXTI_Callback+0xcc>
                        CDC_Transmit_FS( (uint8_t*)"BTN PIN 13 WAS PRESSED", 22);
 8000ddc:	2116      	movs	r1, #22
 8000dde:	481b      	ldr	r0, [pc, #108]	; (8000e4c <HAL_GPIO_EXTI_Callback+0xec>)
 8000de0:	f009 fbea 	bl	800a5b8 <CDC_Transmit_FS>
                        btn_pin_13.counter    = 0;
 8000de4:	4b18      	ldr	r3, [pc, #96]	; (8000e48 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	805a      	strh	r2, [r3, #2]
                        btn_pin_13.is_started = 0;
 8000dea:	4b17      	ldr	r3, [pc, #92]	; (8000e48 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	801a      	strh	r2, [r3, #0]
                break;
 8000df0:	e01c      	b.n	8000e2c <HAL_GPIO_EXTI_Callback+0xcc>
                if ( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET ) {
 8000df2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000df6:	4811      	ldr	r0, [pc, #68]	; (8000e3c <HAL_GPIO_EXTI_Callback+0xdc>)
 8000df8:	f002 fdaa 	bl	8003950 <HAL_GPIO_ReadPin>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d103      	bne.n	8000e0a <HAL_GPIO_EXTI_Callback+0xaa>
                    btn_pin_14.is_started = 1;
 8000e02:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	801a      	strh	r2, [r3, #0]
                break;
 8000e08:	e012      	b.n	8000e30 <HAL_GPIO_EXTI_Callback+0xd0>
                    if ( btn_pin_14.counter > 40 ) {
 8000e0a:	4b11      	ldr	r3, [pc, #68]	; (8000e50 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e0c:	885b      	ldrh	r3, [r3, #2]
 8000e0e:	2b28      	cmp	r3, #40	; 0x28
 8000e10:	d90e      	bls.n	8000e30 <HAL_GPIO_EXTI_Callback+0xd0>
                        CDC_Transmit_FS( (uint8_t*)"BTN PIN 14 WAS PRESSED", 22);
 8000e12:	2116      	movs	r1, #22
 8000e14:	480f      	ldr	r0, [pc, #60]	; (8000e54 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000e16:	f009 fbcf 	bl	800a5b8 <CDC_Transmit_FS>
                        btn_pin_14.counter    = 0;
 8000e1a:	4b0d      	ldr	r3, [pc, #52]	; (8000e50 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	805a      	strh	r2, [r3, #2]
                        btn_pin_14.is_started = 0;
 8000e20:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	801a      	strh	r2, [r3, #0]
                break;
 8000e26:	e003      	b.n	8000e30 <HAL_GPIO_EXTI_Callback+0xd0>
            break;
 8000e28:	bf00      	nop
 8000e2a:	e002      	b.n	8000e32 <HAL_GPIO_EXTI_Callback+0xd2>
                break;
 8000e2c:	bf00      	nop
 8000e2e:	e000      	b.n	8000e32 <HAL_GPIO_EXTI_Callback+0xd2>
                break;
 8000e30:	bf00      	nop
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40010c00 	.word	0x40010c00
 8000e40:	20000248 	.word	0x20000248
 8000e44:	0800bdd0 	.word	0x0800bdd0
 8000e48:	2000024c 	.word	0x2000024c
 8000e4c:	0800bde8 	.word	0x0800bde8
 8000e50:	20000250 	.word	0x20000250
 8000e54:	0800be00 	.word	0x0800be00

08000e58 <flash_write_calibTable>:
/*
 * @brief   Write calibration table into flash memory
 * @retval  HAL Status
 */
HAL_StatusTypeDef flash_write_calibTable(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b088      	sub	sp, #32
 8000e5c:	af00      	add	r7, sp, #0
    /* Create some variables */
    volatile uint32_t   addr    = FLASH_TABLE_START_ADDR;
 8000e5e:	4b45      	ldr	r3, [pc, #276]	; (8000f74 <flash_write_calibTable+0x11c>)
 8000e60:	617b      	str	r3, [r7, #20]
    uint32_t            err     = 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
    uint32_t            index   = 0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61fb      	str	r3, [r7, #28]
    uint8_t             status  = HAL_OK;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	76fb      	strb	r3, [r7, #27]

    /* Compare flash and ram content */
    while ( addr < FLASH_TABLE_STOP_ADDR ) {
 8000e6e:	e010      	b.n	8000e92 <flash_write_calibTable+0x3a>
        if ( DevNVRAM.data32[index] != *(uint32_t *)addr ) {
 8000e70:	4a41      	ldr	r2, [pc, #260]	; (8000f78 <flash_write_calibTable+0x120>)
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d002      	beq.n	8000e86 <flash_write_calibTable+0x2e>
            ++err;
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	3301      	adds	r3, #1
 8000e84:	613b      	str	r3, [r7, #16]
        }
        index += 1;
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	61fb      	str	r3, [r7, #28]
        addr += 4;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	3304      	adds	r3, #4
 8000e90:	617b      	str	r3, [r7, #20]
    while ( addr < FLASH_TABLE_STOP_ADDR ) {
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	4a39      	ldr	r2, [pc, #228]	; (8000f7c <flash_write_calibTable+0x124>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d9ea      	bls.n	8000e70 <flash_write_calibTable+0x18>
    }

    /* If there are differencies -> write new data in flash */
    if (err > 0) {
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d063      	beq.n	8000f68 <flash_write_calibTable+0x110>
        /* Unlock flash */
        if ( HAL_FLASH_Unlock() != HAL_OK ) {
 8000ea0:	f002 fa42 	bl	8003328 <HAL_FLASH_Unlock>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d003      	beq.n	8000eb2 <flash_write_calibTable+0x5a>
            status = HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	76fb      	strb	r3, [r7, #27]
            return status;
 8000eae:	7efb      	ldrb	r3, [r7, #27]
 8000eb0:	e05b      	b.n	8000f6a <flash_write_calibTable+0x112>
        }

        /* Erase flash */
        FLASH_EraseInitTypeDef EraseInitStruct = {
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	4b2d      	ldr	r3, [pc, #180]	; (8000f74 <flash_write_calibTable+0x11c>)
 8000ec0:	60bb      	str	r3, [r7, #8]
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	60fb      	str	r3, [r7, #12]
                .TypeErase      = FLASH_TYPEERASE_PAGES,
                .PageAddress    = FLASH_TABLE_START_ADDR,
                .NbPages        = 1
        };
        if ( HAL_FLASHEx_Erase(&EraseInitStruct, &err) != HAL_OK ) {
 8000ec6:	f107 0210 	add.w	r2, r7, #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4611      	mov	r1, r2
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f002 fb12 	bl	80034f8 <HAL_FLASHEx_Erase>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d003      	beq.n	8000ee2 <flash_write_calibTable+0x8a>
            status = HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	76fb      	strb	r3, [r7, #27]
            return status;
 8000ede:	7efb      	ldrb	r3, [r7, #27]
 8000ee0:	e043      	b.n	8000f6a <flash_write_calibTable+0x112>
        }
        if ( err != 0xFFFFFFFF ) {
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee8:	d003      	beq.n	8000ef2 <flash_write_calibTable+0x9a>
            status = HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	76fb      	strb	r3, [r7, #27]
            return status;
 8000eee:	7efb      	ldrb	r3, [r7, #27]
 8000ef0:	e03b      	b.n	8000f6a <flash_write_calibTable+0x112>
        }

        /* Reset variables */
        addr    = FLASH_TABLE_START_ADDR;
 8000ef2:	4b20      	ldr	r3, [pc, #128]	; (8000f74 <flash_write_calibTable+0x11c>)
 8000ef4:	617b      	str	r3, [r7, #20]
        err     = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
        index   = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61fb      	str	r3, [r7, #28]
        /* Increase number of rewritings */
        DevNVRAM.sector.NWrite += 1;
 8000efe:	4b1e      	ldr	r3, [pc, #120]	; (8000f78 <flash_write_calibTable+0x120>)
 8000f00:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	; 0x3f8
 8000f04:	3301      	adds	r3, #1
 8000f06:	4a1c      	ldr	r2, [pc, #112]	; (8000f78 <flash_write_calibTable+0x120>)
 8000f08:	f8c2 33f8 	str.w	r3, [r2, #1016]	; 0x3f8
        /* Calculate calibration table checksum */
        DevNVRAM.sector.CheckSum = HAL_CRC_Calculate( &hcrc,
 8000f0c:	22fe      	movs	r2, #254	; 0xfe
 8000f0e:	491a      	ldr	r1, [pc, #104]	; (8000f78 <flash_write_calibTable+0x120>)
 8000f10:	481b      	ldr	r0, [pc, #108]	; (8000f80 <flash_write_calibTable+0x128>)
 8000f12:	f002 f966 	bl	80031e2 <HAL_CRC_Calculate>
 8000f16:	4603      	mov	r3, r0
 8000f18:	4a17      	ldr	r2, [pc, #92]	; (8000f78 <flash_write_calibTable+0x120>)
 8000f1a:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
                                                      (uint32_t*)&DevNVRAM.calibration_table,
                                                      (sizeof(DevNVRAM.calibration_table)/4) );
        /* Write flash */
        while (addr < FLASH_TABLE_STOP_ADDR) {
 8000f1e:	e01d      	b.n	8000f5c <flash_write_calibTable+0x104>
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, DevNVRAM.data32[index]) != HAL_OK) {
 8000f20:	6979      	ldr	r1, [r7, #20]
 8000f22:	4a15      	ldr	r2, [pc, #84]	; (8000f78 <flash_write_calibTable+0x120>)
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	f04f 0300 	mov.w	r3, #0
 8000f30:	2002      	movs	r0, #2
 8000f32:	f002 f989 	bl	8003248 <HAL_FLASH_Program>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d002      	beq.n	8000f42 <flash_write_calibTable+0xea>
                err++;
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	613b      	str	r3, [r7, #16]
            }
            index += 1;
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	3301      	adds	r3, #1
 8000f46:	61fb      	str	r3, [r7, #28]
            addr += 4;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	3304      	adds	r3, #4
 8000f4c:	617b      	str	r3, [r7, #20]
            /* Wait until flash is busy */
            while ( (FLASH->SR & FLASH_SR_BSY) != 0 )
 8000f4e:	bf00      	nop
 8000f50:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <flash_write_calibTable+0x12c>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d1f9      	bne.n	8000f50 <flash_write_calibTable+0xf8>
        while (addr < FLASH_TABLE_STOP_ADDR) {
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <flash_write_calibTable+0x124>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d9dd      	bls.n	8000f20 <flash_write_calibTable+0xc8>
                ;
        }
        /* Lock flash */
        HAL_FLASH_Lock();
 8000f64:	f002 fa06 	bl	8003374 <HAL_FLASH_Lock>
    }
    return status;
 8000f68:	7efb      	ldrb	r3, [r7, #27]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3720      	adds	r7, #32
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	0801fc00 	.word	0x0801fc00
 8000f78:	200004e0 	.word	0x200004e0
 8000f7c:	0801ffff 	.word	0x0801ffff
 8000f80:	200008e0 	.word	0x200008e0
 8000f84:	40022000 	.word	0x40022000

08000f88 <volt2dgt>:
// floor()
// Пример: 
// Следующий фрагмент кода выводит на экран «10»:
// printf("%f", floor(10.9));

uint16_t volt2dgt(Table_t *calibTable, int16_t volt){
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	807b      	strh	r3, [r7, #2]

// TODO: Нужно ли учитывать Ктр? volt = volt*Ktr 
float count = ( abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12) ) / STEP_CALIBRATE;
 8000f94:	4b3f      	ldr	r3, [pc, #252]	; (8001094 <volt2dgt+0x10c>)
 8000f96:	60fb      	str	r3, [r7, #12]
uint16_t y = ( floor( (count*abs(MIN_VOLT_MODE_12)) /
 8000f98:	493f      	ldr	r1, [pc, #252]	; (8001098 <volt2dgt+0x110>)
 8000f9a:	68f8      	ldr	r0, [r7, #12]
 8000f9c:	f7ff fc52 	bl	8000844 <__aeabi_fmul>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	493e      	ldr	r1, [pc, #248]	; (800109c <volt2dgt+0x114>)
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fd01 	bl	80009ac <__aeabi_fdiv>
 8000faa:	4603      	mov	r3, r0
               (abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12)) /
 8000fac:	493a      	ldr	r1, [pc, #232]	; (8001098 <volt2dgt+0x110>)
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff fcfc 	bl	80009ac <__aeabi_fdiv>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461c      	mov	r4, r3
               abs(MIN_VOLT_MODE_12)*volt
 8000fb8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fbed 	bl	800079c <__aeabi_i2f>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4620      	mov	r0, r4
 8000fc8:	f7ff fc3c 	bl	8000844 <__aeabi_fmul>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	461c      	mov	r4, r3
               +
               (count*abs(MIN_VOLT_MODE_12)) /
 8000fd0:	4931      	ldr	r1, [pc, #196]	; (8001098 <volt2dgt+0x110>)
 8000fd2:	68f8      	ldr	r0, [r7, #12]
 8000fd4:	f7ff fc36 	bl	8000844 <__aeabi_fmul>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	4930      	ldr	r1, [pc, #192]	; (800109c <volt2dgt+0x114>)
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fce5 	bl	80009ac <__aeabi_fdiv>
 8000fe2:	4603      	mov	r3, r0
               +
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4620      	mov	r0, r4
 8000fe8:	f7ff fb24 	bl	8000634 <__addsf3>
 8000fec:	4603      	mov	r3, r0
uint16_t y = ( floor( (count*abs(MIN_VOLT_MODE_12)) /
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fa1a 	bl	8000428 <__aeabi_f2d>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f00a fe5c 	bl	800bcb8 <floor>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	4610      	mov	r0, r2
 8001006:	4619      	mov	r1, r3
 8001008:	f7ff faee 	bl	80005e8 <__aeabi_d2uiz>
 800100c:	4603      	mov	r3, r0
 800100e:	817b      	strh	r3, [r7, #10]
               (abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12) ) ) ); // искомый индекс в массиве!!! найти минимальное значение от него 26.5-->26 через floor
uint16_t CodeX = (((calibTable->dacValA_m12[y+1+1]-calibTable->dacValA_m12[y])/(((y+1+1) * STEP_CALIBRATE) -abs( MIN_VOLT_MODE_12)-((y+1) * STEP_CALIBRATE) - abs( MIN_VOLT_MODE_12))))*(volt-((y+1) * STEP_CALIBRATE) - abs( MIN_VOLT_MODE_12))+calibTable->dacValA_m12[y+1];
 8001010:	897b      	ldrh	r3, [r7, #10]
 8001012:	3302      	adds	r3, #2
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	3304      	adds	r3, #4
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	4413      	add	r3, r2
 800101c:	889b      	ldrh	r3, [r3, #4]
 800101e:	4619      	mov	r1, r3
 8001020:	897b      	ldrh	r3, [r7, #10]
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	3304      	adds	r3, #4
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	4413      	add	r3, r2
 800102a:	889b      	ldrh	r3, [r3, #4]
 800102c:	1aca      	subs	r2, r1, r3
 800102e:	897b      	ldrh	r3, [r7, #10]
 8001030:	3302      	adds	r3, #2
 8001032:	21c8      	movs	r1, #200	; 0xc8
 8001034:	fb01 f303 	mul.w	r3, r1, r3
 8001038:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 800103c:	3b08      	subs	r3, #8
 800103e:	8979      	ldrh	r1, [r7, #10]
 8001040:	3101      	adds	r1, #1
 8001042:	f06f 00c7 	mvn.w	r0, #199	; 0xc7
 8001046:	fb00 f101 	mul.w	r1, r0, r1
 800104a:	440b      	add	r3, r1
 800104c:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 8001050:	3b08      	subs	r3, #8
 8001052:	fb92 f3f3 	sdiv	r3, r2, r3
 8001056:	b29a      	uxth	r2, r3
 8001058:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800105c:	897b      	ldrh	r3, [r7, #10]
 800105e:	3301      	adds	r3, #1
 8001060:	f06f 00c7 	mvn.w	r0, #199	; 0xc7
 8001064:	fb00 f303 	mul.w	r3, r0, r3
 8001068:	440b      	add	r3, r1
 800106a:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 800106e:	3b08      	subs	r3, #8
 8001070:	b29b      	uxth	r3, r3
 8001072:	fb03 f302 	mul.w	r3, r3, r2
 8001076:	b29a      	uxth	r2, r3
 8001078:	897b      	ldrh	r3, [r7, #10]
 800107a:	3301      	adds	r3, #1
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	3304      	adds	r3, #4
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	440b      	add	r3, r1
 8001084:	889b      	ldrh	r3, [r3, #4]
 8001086:	4413      	add	r3, r2
 8001088:	813b      	strh	r3, [r7, #8]
	return CodeX;
 800108a:	893b      	ldrh	r3, [r7, #8]





}
 800108c:	4618      	mov	r0, r3
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	bd90      	pop	{r4, r7, pc}
 8001094:	42aa0000 	.word	0x42aa0000
 8001098:	459c4000 	.word	0x459c4000
 800109c:	4684d000 	.word	0x4684d000

080010a0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80010a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010ac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d013      	beq.n	80010e0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80010b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010bc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80010c0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d00b      	beq.n	80010e0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80010c8:	e000      	b.n	80010cc <ITM_SendChar+0x2c>
    {
      __NOP();
 80010ca:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80010cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d0f9      	beq.n	80010ca <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80010d6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	b2d2      	uxtb	r2, r2
 80010de:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80010e0:	687b      	ldr	r3, [r7, #4]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <DWT_Init>:
#define SCB_DEMCR   *(volatile unsigned long *)0xE000EDFC

/******************************************************************************/
/* inline func */
__STATIC_INLINE void DWT_Init(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // разрешаем использовать счётчик
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <DWT_Init+0x24>)
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	4a06      	ldr	r2, [pc, #24]	; (8001110 <DWT_Init+0x24>)
 80010f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80010fa:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // запускаем счётчик
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <DWT_Init+0x28>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <DWT_Init+0x28>)
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6013      	str	r3, [r2, #0]
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr
 8001110:	e000edf0 	.word	0xe000edf0
 8001114:	e0001000 	.word	0xe0001000

08001118 <_write>:
void USB_Reset(void);

/*---------------------------------------------*/
#if DEBUG_SWO
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++)
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	e009      	b.n	800113e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	1c5a      	adds	r2, r3, #1
 800112e:	60ba      	str	r2, [r7, #8]
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ffb4 	bl	80010a0 <ITM_SendChar>
	for (int i = 0; i < len; i++)
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	3301      	adds	r3, #1
 800113c:	617b      	str	r3, [r7, #20]
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	429a      	cmp	r2, r3
 8001144:	dbf1      	blt.n	800112a <_write+0x12>
	}
	return len;
 8001146:	687b      	ldr	r3, [r7, #4]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <SetDacA>:
uint16_t VDAC_A = 0;
uint16_t VDAC_B = 0;
// Новая реализация. для приема значений в напряжениях, с поиском по структуре DevNVRAM выгруженной из памяти.
//TODO: Установка цап реализованно только для канала A и режима m12. Нужно переписать с учетом режима работы. режим работы определяет какую таблицу использовать.
void SetDacA(int16_t da)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	80fb      	strh	r3, [r7, #6]
	VDAC_A = volt2dgt(&(DevNVRAM.calibration_table), da);
 800115a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800115e:	4619      	mov	r1, r3
 8001160:	4808      	ldr	r0, [pc, #32]	; (8001184 <SetDacA+0x34>)
 8001162:	f7ff ff11 	bl	8000f88 <volt2dgt>
 8001166:	4603      	mov	r3, r0
 8001168:	461a      	mov	r2, r3
 800116a:	4b07      	ldr	r3, [pc, #28]	; (8001188 <SetDacA+0x38>)
 800116c:	801a      	strh	r2, [r3, #0]
	DAC_AD5322_Ch1(&hspi1, VDAC_A);
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <SetDacA+0x38>)
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	4619      	mov	r1, r3
 8001174:	4805      	ldr	r0, [pc, #20]	; (800118c <SetDacA+0x3c>)
 8001176:	f7ff fce1 	bl	8000b3c <DAC_AD5322_Ch1>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200004e0 	.word	0x200004e0
 8001188:	20000254 	.word	0x20000254
 800118c:	20000960 	.word	0x20000960

08001190 <SetDacB>:
void SetDacB(int16_t db) //BUG: Не работает. Установка цап реализованно только для канала A и режима m12. Нужно переписать с учетом режима работы. режим работы определяет какую таблицу использовать.
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	80fb      	strh	r3, [r7, #6]
	VDAC_B = volt2dgt(&(DevNVRAM.calibration_table), db);
 800119a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800119e:	4619      	mov	r1, r3
 80011a0:	4808      	ldr	r0, [pc, #32]	; (80011c4 <SetDacB+0x34>)
 80011a2:	f7ff fef1 	bl	8000f88 <volt2dgt>
 80011a6:	4603      	mov	r3, r0
 80011a8:	461a      	mov	r2, r3
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <SetDacB+0x38>)
 80011ac:	801a      	strh	r2, [r3, #0]
	DAC_AD5322_Ch2(&hspi1, VDAC_B);
 80011ae:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <SetDacB+0x38>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	4619      	mov	r1, r3
 80011b4:	4805      	ldr	r0, [pc, #20]	; (80011cc <SetDacB+0x3c>)
 80011b6:	f7ff fd08 	bl	8000bca <DAC_AD5322_Ch2>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200004e0 	.word	0x200004e0
 80011c8:	20000256 	.word	0x20000256
 80011cc:	20000960 	.word	0x20000960

080011d0 <SetAllDAC>:
void SetAllDAC()
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	DAC_AD5322_Ch1Ch2(&hspi1, VDAC_A, VDAC_B);
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <SetAllDAC+0x18>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	4a04      	ldr	r2, [pc, #16]	; (80011ec <SetAllDAC+0x1c>)
 80011da:	8812      	ldrh	r2, [r2, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	4804      	ldr	r0, [pc, #16]	; (80011f0 <SetAllDAC+0x20>)
 80011e0:	f7ff fd3a 	bl	8000c58 <DAC_AD5322_Ch1Ch2>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000254 	.word	0x20000254
 80011ec:	20000256 	.word	0x20000256
 80011f0:	20000960 	.word	0x20000960

080011f4 <GetDacA>:
uint16_t GetDacA()
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
	return VDAC_A;
 80011f8:	4b02      	ldr	r3, [pc, #8]	; (8001204 <GetDacA+0x10>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr
 8001204:	20000254 	.word	0x20000254

08001208 <GetDacB>:
uint16_t GetDacB()
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
	return VDAC_B;
 800120c:	4b02      	ldr	r3, [pc, #8]	; (8001218 <GetDacB+0x10>)
 800120e:	881b      	ldrh	r3, [r3, #0]
}
 8001210:	4618      	mov	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr
 8001218:	20000256 	.word	0x20000256

0800121c <GetBtnRunState>:

uint8_t btn3_long_rd = 0;
uint8_t btn3_short_rd = 0;
//--------------------------------------------------------------------------
uint8_t GetBtnRunState()
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x00)
 8001220:	4b1d      	ldr	r3, [pc, #116]	; (8001298 <GetBtnRunState+0x7c>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d10b      	bne.n	8001240 <GetBtnRunState+0x24>
 8001228:	4b1c      	ldr	r3, [pc, #112]	; (800129c <GetBtnRunState+0x80>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d107      	bne.n	8001240 <GetBtnRunState+0x24>
	{
		btn1_long_rd = 0;
 8001230:	4b1a      	ldr	r3, [pc, #104]	; (800129c <GetBtnRunState+0x80>)
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 8001236:	4b18      	ldr	r3, [pc, #96]	; (8001298 <GetBtnRunState+0x7c>)
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
		return 0x00;
 800123c:	2300      	movs	r3, #0
 800123e:	e026      	b.n	800128e <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x01 && btn1_long_rd == 0x00)
 8001240:	4b15      	ldr	r3, [pc, #84]	; (8001298 <GetBtnRunState+0x7c>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d10b      	bne.n	8001260 <GetBtnRunState+0x44>
 8001248:	4b14      	ldr	r3, [pc, #80]	; (800129c <GetBtnRunState+0x80>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d107      	bne.n	8001260 <GetBtnRunState+0x44>
	{
		btn1_long_rd = 0;
 8001250:	4b12      	ldr	r3, [pc, #72]	; (800129c <GetBtnRunState+0x80>)
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <GetBtnRunState+0x7c>)
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
		return 0x01;
 800125c:	2301      	movs	r3, #1
 800125e:	e016      	b.n	800128e <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x01)
 8001260:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <GetBtnRunState+0x7c>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d10b      	bne.n	8001280 <GetBtnRunState+0x64>
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <GetBtnRunState+0x80>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d107      	bne.n	8001280 <GetBtnRunState+0x64>
	{
		btn1_long_rd = 0;
 8001270:	4b0a      	ldr	r3, [pc, #40]	; (800129c <GetBtnRunState+0x80>)
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <GetBtnRunState+0x7c>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
		return 0x02;
 800127c:	2302      	movs	r3, #2
 800127e:	e006      	b.n	800128e <GetBtnRunState+0x72>
	}

	btn1_long_rd = 0;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <GetBtnRunState+0x80>)
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
	btn1_short_rd = 0;
 8001286:	4b04      	ldr	r3, [pc, #16]	; (8001298 <GetBtnRunState+0x7c>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]

	//	if (short_state1 == 0x00 && long_state1 == 0x00)	return 0x00;
	//	if (short_state1 == 0x01 && long_state1 == 0x00)	return 0x01;
	//	if (short_state1 == 0x00 && long_state1 == 0x01)	return 0x02;
	return 0x00;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	20000259 	.word	0x20000259
 800129c:	20000258 	.word	0x20000258

080012a0 <GetBtnUpState>:
//--------------------------------------------------------------------------
uint8_t GetBtnUpState()
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x00)
 80012a4:	4b1d      	ldr	r3, [pc, #116]	; (800131c <GetBtnUpState+0x7c>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d10b      	bne.n	80012c4 <GetBtnUpState+0x24>
 80012ac:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <GetBtnUpState+0x80>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d107      	bne.n	80012c4 <GetBtnUpState+0x24>
	{
		btn2_long_rd = 0;
 80012b4:	4b1a      	ldr	r3, [pc, #104]	; (8001320 <GetBtnUpState+0x80>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 80012ba:	4b18      	ldr	r3, [pc, #96]	; (800131c <GetBtnUpState+0x7c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
		return 0x00;
 80012c0:	2300      	movs	r3, #0
 80012c2:	e026      	b.n	8001312 <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x01 && btn2_long_rd == 0x00)
 80012c4:	4b15      	ldr	r3, [pc, #84]	; (800131c <GetBtnUpState+0x7c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d10b      	bne.n	80012e4 <GetBtnUpState+0x44>
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <GetBtnUpState+0x80>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d107      	bne.n	80012e4 <GetBtnUpState+0x44>
	{
		btn2_long_rd = 0;
 80012d4:	4b12      	ldr	r3, [pc, #72]	; (8001320 <GetBtnUpState+0x80>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 80012da:	4b10      	ldr	r3, [pc, #64]	; (800131c <GetBtnUpState+0x7c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
		return 0x01;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e016      	b.n	8001312 <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x01)
 80012e4:	4b0d      	ldr	r3, [pc, #52]	; (800131c <GetBtnUpState+0x7c>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d10b      	bne.n	8001304 <GetBtnUpState+0x64>
 80012ec:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <GetBtnUpState+0x80>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d107      	bne.n	8001304 <GetBtnUpState+0x64>
	{
		btn2_long_rd = 0;
 80012f4:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <GetBtnUpState+0x80>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 80012fa:	4b08      	ldr	r3, [pc, #32]	; (800131c <GetBtnUpState+0x7c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	701a      	strb	r2, [r3, #0]
		return 0x02;
 8001300:	2302      	movs	r3, #2
 8001302:	e006      	b.n	8001312 <GetBtnUpState+0x72>
	}

	btn2_long_rd = 0;
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <GetBtnUpState+0x80>)
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
	btn2_short_rd = 0;
 800130a:	4b04      	ldr	r3, [pc, #16]	; (800131c <GetBtnUpState+0x7c>)
 800130c:	2200      	movs	r2, #0
 800130e:	701a      	strb	r2, [r3, #0]
	//	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	//	if (short_state2 == 0x00 && long_state2 == 0x00)	return 0x00;
	//	if (short_state2 == 0x01 && long_state2 == 0x00)	return 0x01;
	//	if (short_state2 == 0x00 && long_state2 == 0x01)	return 0x02;
	return 0x00;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	46bd      	mov	sp, r7
 8001316:	bc80      	pop	{r7}
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	2000025b 	.word	0x2000025b
 8001320:	2000025a 	.word	0x2000025a

08001324 <GetBtnDownState>:
//--------------------------------------------------------------------------
uint8_t GetBtnDownState()
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x00)
 8001328:	4b1d      	ldr	r3, [pc, #116]	; (80013a0 <GetBtnDownState+0x7c>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d10b      	bne.n	8001348 <GetBtnDownState+0x24>
 8001330:	4b1c      	ldr	r3, [pc, #112]	; (80013a4 <GetBtnDownState+0x80>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d107      	bne.n	8001348 <GetBtnDownState+0x24>
	{
		btn3_long_rd = 0;
 8001338:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <GetBtnDownState+0x80>)
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 800133e:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <GetBtnDownState+0x7c>)
 8001340:	2200      	movs	r2, #0
 8001342:	701a      	strb	r2, [r3, #0]
		return 0x00;
 8001344:	2300      	movs	r3, #0
 8001346:	e026      	b.n	8001396 <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x01 && btn3_long_rd == 0x00)
 8001348:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <GetBtnDownState+0x7c>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d10b      	bne.n	8001368 <GetBtnDownState+0x44>
 8001350:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <GetBtnDownState+0x80>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d107      	bne.n	8001368 <GetBtnDownState+0x44>
	{
		btn3_long_rd = 0;
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <GetBtnDownState+0x80>)
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <GetBtnDownState+0x7c>)
 8001360:	2200      	movs	r2, #0
 8001362:	701a      	strb	r2, [r3, #0]
		return 0x01;
 8001364:	2301      	movs	r3, #1
 8001366:	e016      	b.n	8001396 <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x01)
 8001368:	4b0d      	ldr	r3, [pc, #52]	; (80013a0 <GetBtnDownState+0x7c>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d10b      	bne.n	8001388 <GetBtnDownState+0x64>
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <GetBtnDownState+0x80>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d107      	bne.n	8001388 <GetBtnDownState+0x64>
	{
		btn3_long_rd = 0;
 8001378:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <GetBtnDownState+0x80>)
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <GetBtnDownState+0x7c>)
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]
		return 0x02;
 8001384:	2302      	movs	r3, #2
 8001386:	e006      	b.n	8001396 <GetBtnDownState+0x72>
	}

	btn3_long_rd = 0;
 8001388:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <GetBtnDownState+0x80>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
	btn3_short_rd = 0;
 800138e:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <GetBtnDownState+0x7c>)
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
	//	if (short_state3 == 0x00 && long_state3 == 0x00)	return 0x00;
	//	if (short_state3 == 0x01 && long_state3 == 0x00)	return 0x01;
	//	if (short_state3 == 0x00 && long_state3 == 0x01)	return 0x02;
	return 0x00;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	2000025d 	.word	0x2000025d
 80013a4:	2000025c 	.word	0x2000025c

080013a8 <EnableTIM3_PB4>:
// char trans2_str[64] = {
// 	0,
// };
//--------------------------------------------------------------------------
void EnableTIM3_PB4(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
	timWork = 1;
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <EnableTIM3_PB4+0x14>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	701a      	strb	r2, [r3, #0]
}
 80013b2:	bf00      	nop
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	2000025e 	.word	0x2000025e

080013c0 <GetTIM3>:
uint16_t GetTIM3(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
	return g_vTIM3_PB4;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <GetTIM3+0x14>)
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	b29b      	uxth	r3, r3
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000260 	.word	0x20000260

080013d8 <resValTIM3_PB4>:
void resValTIM3_PB4(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
	g_vTIM3_PB4 = 0;
 80013dc:	4b03      	ldr	r3, [pc, #12]	; (80013ec <resValTIM3_PB4+0x14>)
 80013de:	2200      	movs	r2, #0
 80013e0:	801a      	strh	r2, [r3, #0]
}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000260 	.word	0x20000260

080013f0 <EnableTIM4_PB6>:
//--------------------------------------------------------------------------
void EnableTIM4_PB6()
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
	timWork = 0;
 80013f4:	4b03      	ldr	r3, [pc, #12]	; (8001404 <EnableTIM4_PB6+0x14>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	2000025e 	.word	0x2000025e

08001408 <GetTIM4>:
uint16_t GetTIM4()
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	return g_vTIM4_PB6;
 800140c:	4b03      	ldr	r3, [pc, #12]	; (800141c <GetTIM4+0x14>)
 800140e:	881b      	ldrh	r3, [r3, #0]
 8001410:	b29b      	uxth	r3, r3
}
 8001412:	4618      	mov	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000262 	.word	0x20000262

08001420 <resValTIM4_PB6>:
void resValTIM4_PB6()
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
	g_vTIM4_PB6 = 0;
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <resValTIM4_PB6+0x14>)
 8001426:	2200      	movs	r2, #0
 8001428:	801a      	strh	r2, [r3, #0]
}
 800142a:	bf00      	nop
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000262 	.word	0x20000262

08001438 <HAL_TIM_IC_CaptureCallback>:
//--------------------------------------------------------------------------
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	uint16_t periodTIM3, pulseWidthTIM3, periodTIM4, pulseWidthTIM4;

	if (timWork)
 8001440:	4b2b      	ldr	r3, [pc, #172]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d027      	beq.n	800149a <HAL_TIM_IC_CaptureCallback+0x62>
	{
		if (htim->Instance == TIM3)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a29      	ldr	r2, [pc, #164]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d149      	bne.n	80014e8 <HAL_TIM_IC_CaptureCallback+0xb0>
		{
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	7f1b      	ldrb	r3, [r3, #28]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d145      	bne.n	80014e8 <HAL_TIM_IC_CaptureCallback+0xb0>
			{
				periodTIM3 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 800145c:	2100      	movs	r1, #0
 800145e:	4826      	ldr	r0, [pc, #152]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001460:	f005 f928 	bl	80066b4 <HAL_TIM_ReadCapturedValue>
 8001464:	4603      	mov	r3, r0
 8001466:	823b      	strh	r3, [r7, #16]
				pulseWidthTIM3 = HAL_TIM_ReadCapturedValue(&htim3,
 8001468:	2104      	movs	r1, #4
 800146a:	4823      	ldr	r0, [pc, #140]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0xc0>)
 800146c:	f005 f922 	bl	80066b4 <HAL_TIM_ReadCapturedValue>
 8001470:	4603      	mov	r3, r0
 8001472:	81fb      	strh	r3, [r7, #14]
														   TIM_CHANNEL_2);

				TIM3->CNT = 0;
 8001474:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8001476:	2200      	movs	r2, #0
 8001478:	625a      	str	r2, [r3, #36]	; 0x24

				int16_t deltaTIM3 = (int16_t)periodTIM3 - (int16_t)pulseWidthTIM3;
 800147a:	8a3a      	ldrh	r2, [r7, #16]
 800147c:	89fb      	ldrh	r3, [r7, #14]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	b29b      	uxth	r3, r3
 8001482:	81bb      	strh	r3, [r7, #12]
				deltaTIM3 = (deltaTIM3 < 0) ? (-1 * deltaTIM3) : deltaTIM3;
 8001484:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001488:	2b00      	cmp	r3, #0
 800148a:	bfb8      	it	lt
 800148c:	425b      	neglt	r3, r3
 800148e:	b29b      	uxth	r3, r3
 8001490:	81bb      	strh	r3, [r7, #12]
				g_vTIM3_PB4 = deltaTIM3;
 8001492:	89ba      	ldrh	r2, [r7, #12]
 8001494:	4b19      	ldr	r3, [pc, #100]	; (80014fc <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001496:	801a      	strh	r2, [r3, #0]
				deltaTIM4 = (deltaTIM4 < 0) ? (-1 * deltaTIM4) : deltaTIM4;
				g_vTIM4_PB6 = deltaTIM4;
			}
		}
	}
}
 8001498:	e026      	b.n	80014e8 <HAL_TIM_IC_CaptureCallback+0xb0>
		if (htim->Instance == TIM4)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a18      	ldr	r2, [pc, #96]	; (8001500 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d121      	bne.n	80014e8 <HAL_TIM_IC_CaptureCallback+0xb0>
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	7f1b      	ldrb	r3, [r3, #28]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d11d      	bne.n	80014e8 <HAL_TIM_IC_CaptureCallback+0xb0>
				periodTIM4 = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 80014ac:	2100      	movs	r1, #0
 80014ae:	4815      	ldr	r0, [pc, #84]	; (8001504 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80014b0:	f005 f900 	bl	80066b4 <HAL_TIM_ReadCapturedValue>
 80014b4:	4603      	mov	r3, r0
 80014b6:	82fb      	strh	r3, [r7, #22]
				pulseWidthTIM4 = HAL_TIM_ReadCapturedValue(&htim4,
 80014b8:	2104      	movs	r1, #4
 80014ba:	4812      	ldr	r0, [pc, #72]	; (8001504 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80014bc:	f005 f8fa 	bl	80066b4 <HAL_TIM_ReadCapturedValue>
 80014c0:	4603      	mov	r3, r0
 80014c2:	82bb      	strh	r3, [r7, #20]
				TIM4->CNT = 0;
 80014c4:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	625a      	str	r2, [r3, #36]	; 0x24
				int16_t deltaTIM4 = (int16_t)periodTIM4 - (int16_t)pulseWidthTIM4;
 80014ca:	8afa      	ldrh	r2, [r7, #22]
 80014cc:	8abb      	ldrh	r3, [r7, #20]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	827b      	strh	r3, [r7, #18]
				deltaTIM4 = (deltaTIM4 < 0) ? (-1 * deltaTIM4) : deltaTIM4;
 80014d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	bfb8      	it	lt
 80014dc:	425b      	neglt	r3, r3
 80014de:	b29b      	uxth	r3, r3
 80014e0:	827b      	strh	r3, [r7, #18]
				g_vTIM4_PB6 = deltaTIM4;
 80014e2:	8a7a      	ldrh	r2, [r7, #18]
 80014e4:	4b08      	ldr	r3, [pc, #32]	; (8001508 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80014e6:	801a      	strh	r2, [r3, #0]
}
 80014e8:	bf00      	nop
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	2000025e 	.word	0x2000025e
 80014f4:	40000400 	.word	0x40000400
 80014f8:	200008e8 	.word	0x200008e8
 80014fc:	20000260 	.word	0x20000260
 8001500:	40000800 	.word	0x40000800
 8001504:	20000498 	.word	0x20000498
 8001508:	20000262 	.word	0x20000262

0800150c <GetADC>:
//**************************************************************************
#if TEST_ADC
volatile uint16_t g_VADC = 0;

uint16_t GetADC()
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
	return g_VADC;
 8001510:	4b03      	ldr	r3, [pc, #12]	; (8001520 <GetADC+0x14>)
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	b29b      	uxth	r3, r3
}
 8001516:	4618      	mov	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	20000264 	.word	0x20000264

08001524 <HAL_ADC_ConvCpltCallback>:
//--------------------------------------------------------------------------
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) //check if the interrupt comes from ACD1
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a06      	ldr	r2, [pc, #24]	; (800154c <HAL_ADC_ConvCpltCallback+0x28>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d106      	bne.n	8001544 <HAL_ADC_ConvCpltCallback+0x20>
	{
		g_VADC = HAL_ADC_GetValue(&hadc1); // глобальная переменна g_VADC вычитывается
 8001536:	4806      	ldr	r0, [pc, #24]	; (8001550 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001538:	f001 fa28 	bl	800298c <HAL_ADC_GetValue>
 800153c:	4603      	mov	r3, r0
 800153e:	b29a      	uxth	r2, r3
 8001540:	4b04      	ldr	r3, [pc, #16]	; (8001554 <HAL_ADC_ConvCpltCallback+0x30>)
 8001542:	801a      	strh	r2, [r3, #0]
	}
}
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40012400 	.word	0x40012400
 8001550:	20000930 	.word	0x20000930
 8001554:	20000264 	.word	0x20000264

08001558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800155c:	f001 f826 	bl	80025ac <HAL_Init>

  /* USER CODE BEGIN Init */

/*---------------------------------------------------------------------------*/
#if DWT_INIT
	DWT_Init();
 8001560:	f7ff fdc4 	bl	80010ec <DWT_Init>
#endif /* DWT_INIT */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001564:	f000 f836 	bl	80015d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001568:	f000 f9e0 	bl	800192c <MX_GPIO_Init>
  MX_SPI1_Init();
 800156c:	f000 f8e2 	bl	8001734 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001570:	f008 ff30 	bl	800a3d4 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8001574:	f000 f88c 	bl	8001690 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001578:	f000 f914 	bl	80017a4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800157c:	f000 f974 	bl	8001868 <MX_TIM4_Init>
  MX_CRC_Init();
 8001580:	f000 f8c4 	bl	800170c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

/*---------------------------------------------------------------------------*/

#if TEST_TIM_CAPTURE
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001584:	2100      	movs	r1, #0
 8001586:	480f      	ldr	r0, [pc, #60]	; (80015c4 <main+0x6c>)
 8001588:	f004 fdf2 	bl	8006170 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 800158c:	2104      	movs	r1, #4
 800158e:	480d      	ldr	r0, [pc, #52]	; (80015c4 <main+0x6c>)
 8001590:	f004 fdee 	bl	8006170 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001594:	2100      	movs	r1, #0
 8001596:	480c      	ldr	r0, [pc, #48]	; (80015c8 <main+0x70>)
 8001598:	f004 fdea 	bl	8006170 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 800159c:	2104      	movs	r1, #4
 800159e:	480a      	ldr	r0, [pc, #40]	; (80015c8 <main+0x70>)
 80015a0:	f004 fde6 	bl	8006170 <HAL_TIM_IC_Start_IT>
#endif /* TEST_TIM_CAPTURE */

/*---------------------------------------------------------------------------*/

#if TEST_DAC
  SetAllDAC();
 80015a4:	f7ff fe14 	bl	80011d0 <SetAllDAC>
#endif /* TEST_DAC */

/*---------------------------------------------------------------------------*/

#if TEST_ADC
  HAL_ADCEx_Calibration_Start(&hadc1);
 80015a8:	4808      	ldr	r0, [pc, #32]	; (80015cc <main+0x74>)
 80015aa:	f001 fc4b 	bl	8002e44 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc1);
 80015ae:	4807      	ldr	r0, [pc, #28]	; (80015cc <main+0x74>)
 80015b0:	f001 f936 	bl	8002820 <HAL_ADC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
	    if ( usb_rx_data.is_received == true ) {
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <main+0x78>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0fb      	beq.n	80015b4 <main+0x5c>
	        usb_rx_handler(&usb_rx_data);
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <main+0x78>)
 80015be:	f000 fcdb 	bl	8001f78 <usb_rx_handler>
	    if ( usb_rx_data.is_received == true ) {
 80015c2:	e7f7      	b.n	80015b4 <main+0x5c>
 80015c4:	200008e8 	.word	0x200008e8
 80015c8:	20000498 	.word	0x20000498
 80015cc:	20000930 	.word	0x20000930
 80015d0:	20000000 	.word	0x20000000

080015d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b094      	sub	sp, #80	; 0x50
 80015d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015de:	2228      	movs	r2, #40	; 0x28
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f009 fbfe 	bl	800ade4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e8:	f107 0314 	add.w	r3, r7, #20
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001604:	2301      	movs	r3, #1
 8001606:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001608:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800160c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800160e:	2300      	movs	r3, #0
 8001610:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001612:	2301      	movs	r3, #1
 8001614:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001616:	2302      	movs	r3, #2
 8001618:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800161a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800161e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001620:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001624:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001626:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800162a:	4618      	mov	r0, r3
 800162c:	f003 fd6a 	bl	8005104 <HAL_RCC_OscConfig>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001636:	f000 fa05 	bl	8001a44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800163a:	230f      	movs	r3, #15
 800163c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800163e:	2302      	movs	r3, #2
 8001640:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001646:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800164a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	2102      	movs	r1, #2
 8001656:	4618      	mov	r0, r3
 8001658:	f003 ffd4 	bl	8005604 <HAL_RCC_ClockConfig>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001662:	f000 f9ef 	bl	8001a44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8001666:	2312      	movs	r3, #18
 8001668:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800166a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800166e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001670:	2300      	movs	r3, #0
 8001672:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	4618      	mov	r0, r3
 8001678:	f004 f94a 	bl	8005910 <HAL_RCCEx_PeriphCLKConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001682:	f000 f9df 	bl	8001a44 <Error_Handler>
  }
}
 8001686:	bf00      	nop
 8001688:	3750      	adds	r7, #80	; 0x50
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80016a0:	4b18      	ldr	r3, [pc, #96]	; (8001704 <MX_ADC1_Init+0x74>)
 80016a2:	4a19      	ldr	r2, [pc, #100]	; (8001708 <MX_ADC1_Init+0x78>)
 80016a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016a6:	4b17      	ldr	r3, [pc, #92]	; (8001704 <MX_ADC1_Init+0x74>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80016ac:	4b15      	ldr	r3, [pc, #84]	; (8001704 <MX_ADC1_Init+0x74>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016b2:	4b14      	ldr	r3, [pc, #80]	; (8001704 <MX_ADC1_Init+0x74>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016b8:	4b12      	ldr	r3, [pc, #72]	; (8001704 <MX_ADC1_Init+0x74>)
 80016ba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80016be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016c0:	4b10      	ldr	r3, [pc, #64]	; (8001704 <MX_ADC1_Init+0x74>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80016c6:	4b0f      	ldr	r3, [pc, #60]	; (8001704 <MX_ADC1_Init+0x74>)
 80016c8:	2201      	movs	r2, #1
 80016ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016cc:	480d      	ldr	r0, [pc, #52]	; (8001704 <MX_ADC1_Init+0x74>)
 80016ce:	f000 ffcf 	bl	8002670 <HAL_ADC_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80016d8:	f000 f9b4 	bl	8001a44 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80016dc:	2303      	movs	r3, #3
 80016de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016e0:	2301      	movs	r3, #1
 80016e2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80016e4:	2302      	movs	r3, #2
 80016e6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	4619      	mov	r1, r3
 80016ec:	4805      	ldr	r0, [pc, #20]	; (8001704 <MX_ADC1_Init+0x74>)
 80016ee:	f001 fa25 	bl	8002b3c <HAL_ADC_ConfigChannel>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80016f8:	f000 f9a4 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016fc:	bf00      	nop
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000930 	.word	0x20000930
 8001708:	40012400 	.word	0x40012400

0800170c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001710:	4b06      	ldr	r3, [pc, #24]	; (800172c <MX_CRC_Init+0x20>)
 8001712:	4a07      	ldr	r2, [pc, #28]	; (8001730 <MX_CRC_Init+0x24>)
 8001714:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001716:	4805      	ldr	r0, [pc, #20]	; (800172c <MX_CRC_Init+0x20>)
 8001718:	f001 fd47 	bl	80031aa <HAL_CRC_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001722:	f000 f98f 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200008e0 	.word	0x200008e0
 8001730:	40023000 	.word	0x40023000

08001734 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001738:	4b18      	ldr	r3, [pc, #96]	; (800179c <MX_SPI1_Init+0x68>)
 800173a:	4a19      	ldr	r2, [pc, #100]	; (80017a0 <MX_SPI1_Init+0x6c>)
 800173c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800173e:	4b17      	ldr	r3, [pc, #92]	; (800179c <MX_SPI1_Init+0x68>)
 8001740:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001744:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001746:	4b15      	ldr	r3, [pc, #84]	; (800179c <MX_SPI1_Init+0x68>)
 8001748:	2200      	movs	r2, #0
 800174a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800174c:	4b13      	ldr	r3, [pc, #76]	; (800179c <MX_SPI1_Init+0x68>)
 800174e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001752:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001754:	4b11      	ldr	r3, [pc, #68]	; (800179c <MX_SPI1_Init+0x68>)
 8001756:	2200      	movs	r2, #0
 8001758:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800175a:	4b10      	ldr	r3, [pc, #64]	; (800179c <MX_SPI1_Init+0x68>)
 800175c:	2200      	movs	r2, #0
 800175e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001760:	4b0e      	ldr	r3, [pc, #56]	; (800179c <MX_SPI1_Init+0x68>)
 8001762:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001766:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <MX_SPI1_Init+0x68>)
 800176a:	2208      	movs	r2, #8
 800176c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800176e:	4b0b      	ldr	r3, [pc, #44]	; (800179c <MX_SPI1_Init+0x68>)
 8001770:	2200      	movs	r2, #0
 8001772:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001774:	4b09      	ldr	r3, [pc, #36]	; (800179c <MX_SPI1_Init+0x68>)
 8001776:	2200      	movs	r2, #0
 8001778:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800177a:	4b08      	ldr	r3, [pc, #32]	; (800179c <MX_SPI1_Init+0x68>)
 800177c:	2200      	movs	r2, #0
 800177e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001780:	4b06      	ldr	r3, [pc, #24]	; (800179c <MX_SPI1_Init+0x68>)
 8001782:	220a      	movs	r2, #10
 8001784:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001786:	4805      	ldr	r0, [pc, #20]	; (800179c <MX_SPI1_Init+0x68>)
 8001788:	f004 fa3c 	bl	8005c04 <HAL_SPI_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001792:	f000 f957 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000960 	.word	0x20000960
 80017a0:	40013000 	.word	0x40013000

080017a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017aa:	f107 0310 	add.w	r3, r7, #16
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80017b4:	463b      	mov	r3, r7
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	609a      	str	r2, [r3, #8]
 80017be:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017c0:	4b27      	ldr	r3, [pc, #156]	; (8001860 <MX_TIM3_Init+0xbc>)
 80017c2:	4a28      	ldr	r2, [pc, #160]	; (8001864 <MX_TIM3_Init+0xc0>)
 80017c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80017c6:	4b26      	ldr	r3, [pc, #152]	; (8001860 <MX_TIM3_Init+0xbc>)
 80017c8:	2247      	movs	r2, #71	; 0x47
 80017ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017cc:	4b24      	ldr	r3, [pc, #144]	; (8001860 <MX_TIM3_Init+0xbc>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000-1;
 80017d2:	4b23      	ldr	r3, [pc, #140]	; (8001860 <MX_TIM3_Init+0xbc>)
 80017d4:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 80017d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017da:	4b21      	ldr	r3, [pc, #132]	; (8001860 <MX_TIM3_Init+0xbc>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017e0:	4b1f      	ldr	r3, [pc, #124]	; (8001860 <MX_TIM3_Init+0xbc>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80017e6:	481e      	ldr	r0, [pc, #120]	; (8001860 <MX_TIM3_Init+0xbc>)
 80017e8:	f004 fc72 	bl	80060d0 <HAL_TIM_IC_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80017f2:	f000 f927 	bl	8001a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017fa:	2300      	movs	r3, #0
 80017fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017fe:	f107 0310 	add.w	r3, r7, #16
 8001802:	4619      	mov	r1, r3
 8001804:	4816      	ldr	r0, [pc, #88]	; (8001860 <MX_TIM3_Init+0xbc>)
 8001806:	f005 f951 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001810:	f000 f918 	bl	8001a44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001814:	2300      	movs	r3, #0
 8001816:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001818:	2301      	movs	r3, #1
 800181a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800181c:	2300      	movs	r3, #0
 800181e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001824:	463b      	mov	r3, r7
 8001826:	2200      	movs	r2, #0
 8001828:	4619      	mov	r1, r3
 800182a:	480d      	ldr	r0, [pc, #52]	; (8001860 <MX_TIM3_Init+0xbc>)
 800182c:	f004 feae 	bl	800658c <HAL_TIM_IC_ConfigChannel>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001836:	f000 f905 	bl	8001a44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800183a:	2302      	movs	r3, #2
 800183c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800183e:	2302      	movs	r3, #2
 8001840:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001842:	463b      	mov	r3, r7
 8001844:	2204      	movs	r2, #4
 8001846:	4619      	mov	r1, r3
 8001848:	4805      	ldr	r0, [pc, #20]	; (8001860 <MX_TIM3_Init+0xbc>)
 800184a:	f004 fe9f 	bl	800658c <HAL_TIM_IC_ConfigChannel>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001854:	f000 f8f6 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001858:	bf00      	nop
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	200008e8 	.word	0x200008e8
 8001864:	40000400 	.word	0x40000400

08001868 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800186e:	f107 0310 	add.w	r3, r7, #16
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001878:	463b      	mov	r3, r7
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001884:	4b27      	ldr	r3, [pc, #156]	; (8001924 <MX_TIM4_Init+0xbc>)
 8001886:	4a28      	ldr	r2, [pc, #160]	; (8001928 <MX_TIM4_Init+0xc0>)
 8001888:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 800188a:	4b26      	ldr	r3, [pc, #152]	; (8001924 <MX_TIM4_Init+0xbc>)
 800188c:	2247      	movs	r2, #71	; 0x47
 800188e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001890:	4b24      	ldr	r3, [pc, #144]	; (8001924 <MX_TIM4_Init+0xbc>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000-1;
 8001896:	4b23      	ldr	r3, [pc, #140]	; (8001924 <MX_TIM4_Init+0xbc>)
 8001898:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 800189c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800189e:	4b21      	ldr	r3, [pc, #132]	; (8001924 <MX_TIM4_Init+0xbc>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a4:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <MX_TIM4_Init+0xbc>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80018aa:	481e      	ldr	r0, [pc, #120]	; (8001924 <MX_TIM4_Init+0xbc>)
 80018ac:	f004 fc10 	bl	80060d0 <HAL_TIM_IC_Init>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80018b6:	f000 f8c5 	bl	8001a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ba:	2300      	movs	r3, #0
 80018bc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018c2:	f107 0310 	add.w	r3, r7, #16
 80018c6:	4619      	mov	r1, r3
 80018c8:	4816      	ldr	r0, [pc, #88]	; (8001924 <MX_TIM4_Init+0xbc>)
 80018ca:	f005 f8ef 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80018d4:	f000 f8b6 	bl	8001a44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80018d8:	2300      	movs	r3, #0
 80018da:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80018dc:	2301      	movs	r3, #1
 80018de:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80018e0:	2300      	movs	r3, #0
 80018e2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80018e8:	463b      	mov	r3, r7
 80018ea:	2200      	movs	r2, #0
 80018ec:	4619      	mov	r1, r3
 80018ee:	480d      	ldr	r0, [pc, #52]	; (8001924 <MX_TIM4_Init+0xbc>)
 80018f0:	f004 fe4c 	bl	800658c <HAL_TIM_IC_ConfigChannel>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 80018fa:	f000 f8a3 	bl	8001a44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80018fe:	2302      	movs	r3, #2
 8001900:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001902:	2302      	movs	r3, #2
 8001904:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001906:	463b      	mov	r3, r7
 8001908:	2204      	movs	r2, #4
 800190a:	4619      	mov	r1, r3
 800190c:	4805      	ldr	r0, [pc, #20]	; (8001924 <MX_TIM4_Init+0xbc>)
 800190e:	f004 fe3d 	bl	800658c <HAL_TIM_IC_ConfigChannel>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001918:	f000 f894 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800191c:	bf00      	nop
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000498 	.word	0x20000498
 8001928:	40000800 	.word	0x40000800

0800192c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b088      	sub	sp, #32
 8001930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001932:	f107 0310 	add.w	r3, r7, #16
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001940:	4b3b      	ldr	r3, [pc, #236]	; (8001a30 <MX_GPIO_Init+0x104>)
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	4a3a      	ldr	r2, [pc, #232]	; (8001a30 <MX_GPIO_Init+0x104>)
 8001946:	f043 0310 	orr.w	r3, r3, #16
 800194a:	6193      	str	r3, [r2, #24]
 800194c:	4b38      	ldr	r3, [pc, #224]	; (8001a30 <MX_GPIO_Init+0x104>)
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	f003 0310 	and.w	r3, r3, #16
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001958:	4b35      	ldr	r3, [pc, #212]	; (8001a30 <MX_GPIO_Init+0x104>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	4a34      	ldr	r2, [pc, #208]	; (8001a30 <MX_GPIO_Init+0x104>)
 800195e:	f043 0320 	orr.w	r3, r3, #32
 8001962:	6193      	str	r3, [r2, #24]
 8001964:	4b32      	ldr	r3, [pc, #200]	; (8001a30 <MX_GPIO_Init+0x104>)
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	f003 0320 	and.w	r3, r3, #32
 800196c:	60bb      	str	r3, [r7, #8]
 800196e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001970:	4b2f      	ldr	r3, [pc, #188]	; (8001a30 <MX_GPIO_Init+0x104>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	4a2e      	ldr	r2, [pc, #184]	; (8001a30 <MX_GPIO_Init+0x104>)
 8001976:	f043 0304 	orr.w	r3, r3, #4
 800197a:	6193      	str	r3, [r2, #24]
 800197c:	4b2c      	ldr	r3, [pc, #176]	; (8001a30 <MX_GPIO_Init+0x104>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	f003 0304 	and.w	r3, r3, #4
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001988:	4b29      	ldr	r3, [pc, #164]	; (8001a30 <MX_GPIO_Init+0x104>)
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	4a28      	ldr	r2, [pc, #160]	; (8001a30 <MX_GPIO_Init+0x104>)
 800198e:	f043 0308 	orr.w	r3, r3, #8
 8001992:	6193      	str	r3, [r2, #24]
 8001994:	4b26      	ldr	r3, [pc, #152]	; (8001a30 <MX_GPIO_Init+0x104>)
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	f003 0308 	and.w	r3, r3, #8
 800199c:	603b      	str	r3, [r7, #0]
 800199e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019a0:	2200      	movs	r2, #0
 80019a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019a6:	4823      	ldr	r0, [pc, #140]	; (8001a34 <MX_GPIO_Init+0x108>)
 80019a8:	f001 ffe9 	bl	800397e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AD5312_LDAC_Pin|AD5312_SYNC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 80019ac:	2200      	movs	r2, #0
 80019ae:	f240 4112 	movw	r1, #1042	; 0x412
 80019b2:	4821      	ldr	r0, [pc, #132]	; (8001a38 <MX_GPIO_Init+0x10c>)
 80019b4:	f001 ffe3 	bl	800397e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 80019b8:	2201      	movs	r2, #1
 80019ba:	2104      	movs	r1, #4
 80019bc:	481e      	ldr	r0, [pc, #120]	; (8001a38 <MX_GPIO_Init+0x10c>)
 80019be:	f001 ffde 	bl	800397e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c8:	2301      	movs	r3, #1
 80019ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d0:	2302      	movs	r3, #2
 80019d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d4:	f107 0310 	add.w	r3, r7, #16
 80019d8:	4619      	mov	r1, r3
 80019da:	4816      	ldr	r0, [pc, #88]	; (8001a34 <MX_GPIO_Init+0x108>)
 80019dc:	f001 fe34 	bl	8003648 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD5312_LDAC_Pin Relay_Pin AD5312_SYNC_Pin PA10 */
  GPIO_InitStruct.Pin = AD5312_LDAC_Pin|Relay_Pin|AD5312_SYNC_Pin|GPIO_PIN_10;
 80019e0:	f240 4316 	movw	r3, #1046	; 0x416
 80019e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e6:	2301      	movs	r3, #1
 80019e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2302      	movs	r3, #2
 80019f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f2:	f107 0310 	add.w	r3, r7, #16
 80019f6:	4619      	mov	r1, r3
 80019f8:	480f      	ldr	r0, [pc, #60]	; (8001a38 <MX_GPIO_Init+0x10c>)
 80019fa:	f001 fe25 	bl	8003648 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80019fe:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a04:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <MX_GPIO_Init+0x110>)
 8001a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0c:	f107 0310 	add.w	r3, r7, #16
 8001a10:	4619      	mov	r1, r3
 8001a12:	480b      	ldr	r0, [pc, #44]	; (8001a40 <MX_GPIO_Init+0x114>)
 8001a14:	f001 fe18 	bl	8003648 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	2028      	movs	r0, #40	; 0x28
 8001a1e:	f001 fb8e 	bl	800313e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a22:	2028      	movs	r0, #40	; 0x28
 8001a24:	f001 fba7 	bl	8003176 <HAL_NVIC_EnableIRQ>

}
 8001a28:	bf00      	nop
 8001a2a:	3720      	adds	r7, #32
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40011000 	.word	0x40011000
 8001a38:	40010800 	.word	0x40010800
 8001a3c:	10310000 	.word	0x10310000
 8001a40:	40010c00 	.word	0x40010c00

08001a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr

08001a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a56:	4b15      	ldr	r3, [pc, #84]	; (8001aac <HAL_MspInit+0x5c>)
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	4a14      	ldr	r2, [pc, #80]	; (8001aac <HAL_MspInit+0x5c>)
 8001a5c:	f043 0301 	orr.w	r3, r3, #1
 8001a60:	6193      	str	r3, [r2, #24]
 8001a62:	4b12      	ldr	r3, [pc, #72]	; (8001aac <HAL_MspInit+0x5c>)
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	60bb      	str	r3, [r7, #8]
 8001a6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6e:	4b0f      	ldr	r3, [pc, #60]	; (8001aac <HAL_MspInit+0x5c>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	4a0e      	ldr	r2, [pc, #56]	; (8001aac <HAL_MspInit+0x5c>)
 8001a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a78:	61d3      	str	r3, [r2, #28]
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <HAL_MspInit+0x5c>)
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a86:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <HAL_MspInit+0x60>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	4a04      	ldr	r2, [pc, #16]	; (8001ab0 <HAL_MspInit+0x60>)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	40010000 	.word	0x40010000

08001ab4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b088      	sub	sp, #32
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abc:	f107 0310 	add.w	r3, r7, #16
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a18      	ldr	r2, [pc, #96]	; (8001b30 <HAL_ADC_MspInit+0x7c>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d129      	bne.n	8001b28 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ad4:	4b17      	ldr	r3, [pc, #92]	; (8001b34 <HAL_ADC_MspInit+0x80>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	4a16      	ldr	r2, [pc, #88]	; (8001b34 <HAL_ADC_MspInit+0x80>)
 8001ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ade:	6193      	str	r3, [r2, #24]
 8001ae0:	4b14      	ldr	r3, [pc, #80]	; (8001b34 <HAL_ADC_MspInit+0x80>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aec:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <HAL_ADC_MspInit+0x80>)
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	4a10      	ldr	r2, [pc, #64]	; (8001b34 <HAL_ADC_MspInit+0x80>)
 8001af2:	f043 0304 	orr.w	r3, r3, #4
 8001af6:	6193      	str	r3, [r2, #24]
 8001af8:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <HAL_ADC_MspInit+0x80>)
 8001afa:	699b      	ldr	r3, [r3, #24]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b04:	2308      	movs	r3, #8
 8001b06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0c:	f107 0310 	add.w	r3, r7, #16
 8001b10:	4619      	mov	r1, r3
 8001b12:	4809      	ldr	r0, [pc, #36]	; (8001b38 <HAL_ADC_MspInit+0x84>)
 8001b14:	f001 fd98 	bl	8003648 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	2012      	movs	r0, #18
 8001b1e:	f001 fb0e 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001b22:	2012      	movs	r0, #18
 8001b24:	f001 fb27 	bl	8003176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b28:	bf00      	nop
 8001b2a:	3720      	adds	r7, #32
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40012400 	.word	0x40012400
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40010800 	.word	0x40010800

08001b3c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a09      	ldr	r2, [pc, #36]	; (8001b70 <HAL_CRC_MspInit+0x34>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d10b      	bne.n	8001b66 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b4e:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <HAL_CRC_MspInit+0x38>)
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	4a08      	ldr	r2, [pc, #32]	; (8001b74 <HAL_CRC_MspInit+0x38>)
 8001b54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b58:	6153      	str	r3, [r2, #20]
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_CRC_MspInit+0x38>)
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001b66:	bf00      	nop
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	40023000 	.word	0x40023000
 8001b74:	40021000 	.word	0x40021000

08001b78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b088      	sub	sp, #32
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 0310 	add.w	r3, r7, #16
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a15      	ldr	r2, [pc, #84]	; (8001be8 <HAL_SPI_MspInit+0x70>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d123      	bne.n	8001be0 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b98:	4b14      	ldr	r3, [pc, #80]	; (8001bec <HAL_SPI_MspInit+0x74>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	4a13      	ldr	r2, [pc, #76]	; (8001bec <HAL_SPI_MspInit+0x74>)
 8001b9e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ba2:	6193      	str	r3, [r2, #24]
 8001ba4:	4b11      	ldr	r3, [pc, #68]	; (8001bec <HAL_SPI_MspInit+0x74>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_SPI_MspInit+0x74>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	4a0d      	ldr	r2, [pc, #52]	; (8001bec <HAL_SPI_MspInit+0x74>)
 8001bb6:	f043 0304 	orr.w	r3, r3, #4
 8001bba:	6193      	str	r3, [r2, #24]
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <HAL_SPI_MspInit+0x74>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	60bb      	str	r3, [r7, #8]
 8001bc6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AD5312_SCLK_Pin|AD5312_DIN_Pin;
 8001bc8:	23a0      	movs	r3, #160	; 0xa0
 8001bca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <HAL_SPI_MspInit+0x78>)
 8001bdc:	f001 fd34 	bl	8003648 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001be0:	bf00      	nop
 8001be2:	3720      	adds	r7, #32
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40013000 	.word	0x40013000
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	40010800 	.word	0x40010800

08001bf4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08c      	sub	sp, #48	; 0x30
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 031c 	add.w	r3, r7, #28
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a3b      	ldr	r2, [pc, #236]	; (8001cfc <HAL_TIM_IC_MspInit+0x108>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d13e      	bne.n	8001c92 <HAL_TIM_IC_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c14:	4b3a      	ldr	r3, [pc, #232]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	4a39      	ldr	r2, [pc, #228]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001c1a:	f043 0302 	orr.w	r3, r3, #2
 8001c1e:	61d3      	str	r3, [r2, #28]
 8001c20:	4b37      	ldr	r3, [pc, #220]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001c22:	69db      	ldr	r3, [r3, #28]
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	61bb      	str	r3, [r7, #24]
 8001c2a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2c:	4b34      	ldr	r3, [pc, #208]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a33      	ldr	r2, [pc, #204]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001c32:	f043 0308 	orr.w	r3, r3, #8
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b31      	ldr	r3, [pc, #196]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f003 0308 	and.w	r3, r3, #8
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c44:	2310      	movs	r3, #16
 8001c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c50:	f107 031c 	add.w	r3, r7, #28
 8001c54:	4619      	mov	r1, r3
 8001c56:	482b      	ldr	r0, [pc, #172]	; (8001d04 <HAL_TIM_IC_MspInit+0x110>)
 8001c58:	f001 fcf6 	bl	8003648 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001c5c:	4b2a      	ldr	r3, [pc, #168]	; (8001d08 <HAL_TIM_IC_MspInit+0x114>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c64:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001c68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001c70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c7a:	4a23      	ldr	r2, [pc, #140]	; (8001d08 <HAL_TIM_IC_MspInit+0x114>)
 8001c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7e:	6053      	str	r3, [r2, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c80:	2200      	movs	r2, #0
 8001c82:	2100      	movs	r1, #0
 8001c84:	201d      	movs	r0, #29
 8001c86:	f001 fa5a 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c8a:	201d      	movs	r0, #29
 8001c8c:	f001 fa73 	bl	8003176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001c90:	e030      	b.n	8001cf4 <HAL_TIM_IC_MspInit+0x100>
  else if(htim_ic->Instance==TIM4)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a1d      	ldr	r2, [pc, #116]	; (8001d0c <HAL_TIM_IC_MspInit+0x118>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d12b      	bne.n	8001cf4 <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c9c:	4b18      	ldr	r3, [pc, #96]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	4a17      	ldr	r2, [pc, #92]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001ca2:	f043 0304 	orr.w	r3, r3, #4
 8001ca6:	61d3      	str	r3, [r2, #28]
 8001ca8:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb4:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	4a11      	ldr	r2, [pc, #68]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001cba:	f043 0308 	orr.w	r3, r3, #8
 8001cbe:	6193      	str	r3, [r2, #24]
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <HAL_TIM_IC_MspInit+0x10c>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f003 0308 	and.w	r3, r3, #8
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ccc:	2340      	movs	r3, #64	; 0x40
 8001cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd8:	f107 031c 	add.w	r3, r7, #28
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4809      	ldr	r0, [pc, #36]	; (8001d04 <HAL_TIM_IC_MspInit+0x110>)
 8001ce0:	f001 fcb2 	bl	8003648 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	201e      	movs	r0, #30
 8001cea:	f001 fa28 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001cee:	201e      	movs	r0, #30
 8001cf0:	f001 fa41 	bl	8003176 <HAL_NVIC_EnableIRQ>
}
 8001cf4:	bf00      	nop
 8001cf6:	3730      	adds	r7, #48	; 0x30
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40000400 	.word	0x40000400
 8001d00:	40021000 	.word	0x40021000
 8001d04:	40010c00 	.word	0x40010c00
 8001d08:	40010000 	.word	0x40010000
 8001d0c:	40000800 	.word	0x40000800

08001d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
//	  printf("HardFault_IRQn");
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d20:	e7fe      	b.n	8001d20 <HardFault_Handler+0x4>

08001d22 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d26:	e7fe      	b.n	8001d26 <MemManage_Handler+0x4>

08001d28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2c:	e7fe      	b.n	8001d2c <BusFault_Handler+0x4>

08001d2e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d32:	e7fe      	b.n	8001d32 <UsageFault_Handler+0x4>

08001d34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr

08001d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
    if ( btn_pin_12.is_started == 1 ) {
 8001d5c:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <SysTick_Handler+0x48>)
 8001d5e:	881b      	ldrh	r3, [r3, #0]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d105      	bne.n	8001d70 <SysTick_Handler+0x18>
        ++btn_pin_12.counter;
 8001d64:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <SysTick_Handler+0x48>)
 8001d66:	885b      	ldrh	r3, [r3, #2]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <SysTick_Handler+0x48>)
 8001d6e:	805a      	strh	r2, [r3, #2]
    }
    if ( btn_pin_13.is_started == 1 ) {
 8001d70:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <SysTick_Handler+0x4c>)
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d105      	bne.n	8001d84 <SysTick_Handler+0x2c>
        ++btn_pin_13.counter;
 8001d78:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <SysTick_Handler+0x4c>)
 8001d7a:	885b      	ldrh	r3, [r3, #2]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <SysTick_Handler+0x4c>)
 8001d82:	805a      	strh	r2, [r3, #2]
    }
    if ( btn_pin_14.is_started == 1 ) {
 8001d84:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <SysTick_Handler+0x50>)
 8001d86:	881b      	ldrh	r3, [r3, #0]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d105      	bne.n	8001d98 <SysTick_Handler+0x40>
        ++btn_pin_14.counter;
 8001d8c:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <SysTick_Handler+0x50>)
 8001d8e:	885b      	ldrh	r3, [r3, #2]
 8001d90:	3301      	adds	r3, #1
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	4b04      	ldr	r3, [pc, #16]	; (8001da8 <SysTick_Handler+0x50>)
 8001d96:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d98:	f000 fc4e 	bl	8002638 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000248 	.word	0x20000248
 8001da4:	2000024c 	.word	0x2000024c
 8001da8:	20000250 	.word	0x20000250

08001dac <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001db0:	4802      	ldr	r0, [pc, #8]	; (8001dbc <ADC1_2_IRQHandler+0x10>)
 8001db2:	f000 fdf7 	bl	80029a4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000930 	.word	0x20000930

08001dc0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001dc4:	4802      	ldr	r0, [pc, #8]	; (8001dd0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001dc6:	f001 ff3c 	bl	8003c42 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200012a4 	.word	0x200012a4

08001dd4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001dd8:	4802      	ldr	r0, [pc, #8]	; (8001de4 <TIM3_IRQHandler+0x10>)
 8001dda:	f004 facf 	bl	800637c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	200008e8 	.word	0x200008e8

08001de8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001dec:	4802      	ldr	r0, [pc, #8]	; (8001df8 <TIM4_IRQHandler+0x10>)
 8001dee:	f004 fac5 	bl	800637c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000498 	.word	0x20000498

08001dfc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001e00:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001e04:	f001 fdd4 	bl	80039b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001e08:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e0c:	f001 fdd0 	bl	80039b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001e10:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e14:	f001 fdcc 	bl	80039b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e18:	bf00      	nop
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]
 8001e2c:	e00a      	b.n	8001e44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e2e:	f3af 8000 	nop.w
 8001e32:	4601      	mov	r1, r0
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	1c5a      	adds	r2, r3, #1
 8001e38:	60ba      	str	r2, [r7, #8]
 8001e3a:	b2ca      	uxtb	r2, r1
 8001e3c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	3301      	adds	r3, #1
 8001e42:	617b      	str	r3, [r7, #20]
 8001e44:	697a      	ldr	r2, [r7, #20]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	dbf0      	blt.n	8001e2e <_read+0x12>
	}

return len;
 8001e4c:	687b      	ldr	r3, [r7, #4]
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3718      	adds	r7, #24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
	return -1;
 8001e5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e7c:	605a      	str	r2, [r3, #4]
	return 0;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr

08001e8a <_isatty>:

int _isatty(int file)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
	return 1;
 8001e92:	2301      	movs	r3, #1
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr

08001e9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b085      	sub	sp, #20
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
	return 0;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3714      	adds	r7, #20
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr
	...

08001eb8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ec0:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <_sbrk+0x50>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d102      	bne.n	8001ece <_sbrk+0x16>
		heap_end = &end;
 8001ec8:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <_sbrk+0x50>)
 8001eca:	4a10      	ldr	r2, [pc, #64]	; (8001f0c <_sbrk+0x54>)
 8001ecc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001ece:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <_sbrk+0x50>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001ed4:	4b0c      	ldr	r3, [pc, #48]	; (8001f08 <_sbrk+0x50>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	466a      	mov	r2, sp
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d907      	bls.n	8001ef2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001ee2:	f008 ff47 	bl	800ad74 <__errno>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	220c      	movs	r2, #12
 8001eea:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001eec:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef0:	e006      	b.n	8001f00 <_sbrk+0x48>
	}

	heap_end += incr;
 8001ef2:	4b05      	ldr	r3, [pc, #20]	; (8001f08 <_sbrk+0x50>)
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	4a03      	ldr	r2, [pc, #12]	; (8001f08 <_sbrk+0x50>)
 8001efc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001efe:	68fb      	ldr	r3, [r7, #12]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000268 	.word	0x20000268
 8001f0c:	200015a0 	.word	0x200015a0

08001f10 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001f14:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <SystemInit+0x5c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a14      	ldr	r2, [pc, #80]	; (8001f6c <SystemInit+0x5c>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <SystemInit+0x5c>)
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	4911      	ldr	r1, [pc, #68]	; (8001f6c <SystemInit+0x5c>)
 8001f26:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <SystemInit+0x60>)
 8001f28:	4013      	ands	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001f2c:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <SystemInit+0x5c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0e      	ldr	r2, [pc, #56]	; (8001f6c <SystemInit+0x5c>)
 8001f32:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f3a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <SystemInit+0x5c>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <SystemInit+0x5c>)
 8001f42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f46:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001f48:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <SystemInit+0x5c>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	4a07      	ldr	r2, [pc, #28]	; (8001f6c <SystemInit+0x5c>)
 8001f4e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001f52:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001f54:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <SystemInit+0x5c>)
 8001f56:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001f5a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001f5c:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <SystemInit+0x64>)
 8001f5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f62:	609a      	str	r2, [r3, #8]
#endif 
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	f8ff0000 	.word	0xf8ff0000
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <usb_rx_handler>:
 * @brief   USB package handler
 * @note    Len <= 64
 * @retval  HAL Status
 */
HAL_StatusTypeDef usb_rx_handler(usb_rx_data_type *usb)
{
 8001f78:	b590      	push	{r4, r7, lr}
 8001f7a:	b09d      	sub	sp, #116	; 0x74
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
    if ( usb->is_received != true ||
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	f083 0301 	eor.w	r3, r3, #1
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d103      	bne.n	8001f96 <usb_rx_handler+0x1e>
         usb->is_handled  != false )
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	785b      	ldrb	r3, [r3, #1]
    if ( usb->is_received != true ||
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <usb_rx_handler+0x22>
    {
        /* Если пакет ещё не принят или уже обработан, то
         * ошибка - обрабатывать либо ещё, либо уже нечего. */
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e2da      	b.n	8002550 <usb_rx_handler+0x5d8>
    }
    usb->is_received = false;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	701a      	strb	r2, [r3, #0]

    /*-MAIN HANDLER CODE-----------------------------------------------------*/

    if ( usb->len < 1 || usb->len > 64 ) {
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	789b      	ldrb	r3, [r3, #2]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <usb_rx_handler+0x38>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	789b      	ldrb	r3, [r3, #2]
 8001fac:	2b40      	cmp	r3, #64	; 0x40
 8001fae:	d901      	bls.n	8001fb4 <usb_rx_handler+0x3c>
        /* Если размер пакета не соответствует нормальному - ошибка */
        return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e2cd      	b.n	8002550 <usb_rx_handler+0x5d8>
     * такого размера будет достаточно. */
    uint8_t     usb_tx_buff[64];
    /* 16-ти битовая переменная для установки значения ЦАП */
    uint16_t    tVal16;
    /* Переменная, содержащая текущую команду, сделана для удобства */
    uint8_t     cmd = usb->buff[0];
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	78db      	ldrb	r3, [r3, #3]
 8001fb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    switch (cmd) {
 8001fbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	2b0c      	cmp	r3, #12
 8001fc4:	f200 82b8 	bhi.w	8002538 <usb_rx_handler+0x5c0>
 8001fc8:	a201      	add	r2, pc, #4	; (adr r2, 8001fd0 <usb_rx_handler+0x58>)
 8001fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fce:	bf00      	nop
 8001fd0:	08002005 	.word	0x08002005
 8001fd4:	0800207f 	.word	0x0800207f
 8001fd8:	080020cd 	.word	0x080020cd
 8001fdc:	0800211b 	.word	0x0800211b
 8001fe0:	08002141 	.word	0x08002141
 8001fe4:	0800217f 	.word	0x0800217f
 8001fe8:	080021ab 	.word	0x080021ab
 8001fec:	0800220b 	.word	0x0800220b
 8001ff0:	08002235 	.word	0x08002235
 8001ff4:	0800225f 	.word	0x0800225f
 8001ff8:	08002543 	.word	0x08002543
 8001ffc:	08002543 	.word	0x08002543
 8002000:	080024fb 	.word	0x080024fb
        /* Команда включения реле */
        case 0x01 :
            if ( usb->len >= 2 && (usb->buff[1] == 0x01 || usb->buff[1] == 0x00) ) {
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	789b      	ldrb	r3, [r3, #2]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d92c      	bls.n	8002066 <usb_rx_handler+0xee>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	791b      	ldrb	r3, [r3, #4]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d003      	beq.n	800201c <usb_rx_handler+0xa4>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	791b      	ldrb	r3, [r3, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d124      	bne.n	8002066 <usb_rx_handler+0xee>

                HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 800201c:	2201      	movs	r2, #1
 800201e:	2104      	movs	r1, #4
 8002020:	48ca      	ldr	r0, [pc, #808]	; (800234c <usb_rx_handler+0x3d4>)
 8002022:	f001 fcac 	bl	800397e <HAL_GPIO_WritePin>

                if ( usb->buff[1] == 0x01 ) {
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	791b      	ldrb	r3, [r3, #4]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d109      	bne.n	8002042 <usb_rx_handler+0xca>
                    RelayState = m12;
 800202e:	4bc8      	ldr	r3, [pc, #800]	; (8002350 <usb_rx_handler+0x3d8>)
 8002030:	2201      	movs	r2, #1
 8002032:	701a      	strb	r2, [r3, #0]
                    printf("RelayState:12V - %d \n", RelayState);
 8002034:	4bc6      	ldr	r3, [pc, #792]	; (8002350 <usb_rx_handler+0x3d8>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	4619      	mov	r1, r3
 800203a:	48c6      	ldr	r0, [pc, #792]	; (8002354 <usb_rx_handler+0x3dc>)
 800203c:	f008 feda 	bl	800adf4 <iprintf>
 8002040:	e00c      	b.n	800205c <usb_rx_handler+0xe4>
                }
                else if (usb->buff[1] == 0x00) {
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	791b      	ldrb	r3, [r3, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d108      	bne.n	800205c <usb_rx_handler+0xe4>
                    RelayState = m27;
 800204a:	4bc1      	ldr	r3, [pc, #772]	; (8002350 <usb_rx_handler+0x3d8>)
 800204c:	2200      	movs	r2, #0
 800204e:	701a      	strb	r2, [r3, #0]
                    printf("RelayState:27V - %d \n", RelayState);
 8002050:	4bbf      	ldr	r3, [pc, #764]	; (8002350 <usb_rx_handler+0x3d8>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	4619      	mov	r1, r3
 8002056:	48c0      	ldr	r0, [pc, #768]	; (8002358 <usb_rx_handler+0x3e0>)
 8002058:	f008 fecc 	bl	800adf4 <iprintf>
                }
                SetAllDAC();
 800205c:	f7ff f8b8 	bl	80011d0 <SetAllDAC>
                usb_tx_buff[1] = 0x00; // успешно
 8002060:	2300      	movs	r3, #0
 8002062:	777b      	strb	r3, [r7, #29]
 8002064:	e001      	b.n	800206a <usb_rx_handler+0xf2>
            }
            else {
                usb_tx_buff[1] = 0x01; // ошибка
 8002066:	2301      	movs	r3, #1
 8002068:	777b      	strb	r3, [r7, #29]
            }

            usb_tx_buff[0] = cmd;
 800206a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800206e:	773b      	strb	r3, [r7, #28]
            CDC_Transmit_FS(usb_tx_buff, 2);
 8002070:	f107 031c 	add.w	r3, r7, #28
 8002074:	2102      	movs	r1, #2
 8002076:	4618      	mov	r0, r3
 8002078:	f008 fa9e 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 800207c:	e264      	b.n	8002548 <usb_rx_handler+0x5d0>

        /* Команда калибровки ЦАП А */
        case 0x02 :
            if (usb->len >= 3) {
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	789b      	ldrb	r3, [r3, #2]
 8002082:	2b02      	cmp	r3, #2
 8002084:	d916      	bls.n	80020b4 <usb_rx_handler+0x13c>
                resValTIM3_PB4(); // обнуление переменной для проведения калибровки
 8002086:	f7ff f9a7 	bl	80013d8 <resValTIM3_PB4>
                resValTIM4_PB6(); // обнуление переменной для проведения калибровки
 800208a:	f7ff f9c9 	bl	8001420 <resValTIM4_PB6>
                memcpy(&tVal16, usb->buff + 1, sizeof(tVal16));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3303      	adds	r3, #3
 8002092:	3301      	adds	r3, #1
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	b29b      	uxth	r3, r3
 8002098:	837b      	strh	r3, [r7, #26]
                SetDacA(tVal16);
 800209a:	8b7b      	ldrh	r3, [r7, #26]
 800209c:	b21b      	sxth	r3, r3
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff f856 	bl	8001150 <SetDacA>
                printf("DacA: %d\n", tVal16);
 80020a4:	8b7b      	ldrh	r3, [r7, #26]
 80020a6:	4619      	mov	r1, r3
 80020a8:	48ac      	ldr	r0, [pc, #688]	; (800235c <usb_rx_handler+0x3e4>)
 80020aa:	f008 fea3 	bl	800adf4 <iprintf>

                usb_tx_buff[1] = 0x00; // успешно
 80020ae:	2300      	movs	r3, #0
 80020b0:	777b      	strb	r3, [r7, #29]
 80020b2:	e001      	b.n	80020b8 <usb_rx_handler+0x140>
            }
            else {
                usb_tx_buff[1] = 0x01; // ошибка
 80020b4:	2301      	movs	r3, #1
 80020b6:	777b      	strb	r3, [r7, #29]
            }
            usb_tx_buff[0] = cmd;
 80020b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80020bc:	773b      	strb	r3, [r7, #28]
            CDC_Transmit_FS(usb_tx_buff, 2);
 80020be:	f107 031c 	add.w	r3, r7, #28
 80020c2:	2102      	movs	r1, #2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f008 fa77 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 80020ca:	e23d      	b.n	8002548 <usb_rx_handler+0x5d0>

        /* Команда калибровки ЦАП В */
        case 0x03 :
            if (usb->len >= 3) {
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	789b      	ldrb	r3, [r3, #2]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d916      	bls.n	8002102 <usb_rx_handler+0x18a>
                resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 80020d4:	f7ff f980 	bl	80013d8 <resValTIM3_PB4>
                resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 80020d8:	f7ff f9a2 	bl	8001420 <resValTIM4_PB6>
                memcpy(&tVal16, usb->buff + 1, sizeof(tVal16));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3303      	adds	r3, #3
 80020e0:	3301      	adds	r3, #1
 80020e2:	881b      	ldrh	r3, [r3, #0]
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	837b      	strh	r3, [r7, #26]
                SetDacB(tVal16);
 80020e8:	8b7b      	ldrh	r3, [r7, #26]
 80020ea:	b21b      	sxth	r3, r3
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff f84f 	bl	8001190 <SetDacB>
                printf("DacB: %d \n", tVal16);
 80020f2:	8b7b      	ldrh	r3, [r7, #26]
 80020f4:	4619      	mov	r1, r3
 80020f6:	489a      	ldr	r0, [pc, #616]	; (8002360 <usb_rx_handler+0x3e8>)
 80020f8:	f008 fe7c 	bl	800adf4 <iprintf>

                usb_tx_buff[1] = 0x00; // успешно
 80020fc:	2300      	movs	r3, #0
 80020fe:	777b      	strb	r3, [r7, #29]
 8002100:	e001      	b.n	8002106 <usb_rx_handler+0x18e>
            }
            else {
                usb_tx_buff[1] = 0x01; // ошибка
 8002102:	2301      	movs	r3, #1
 8002104:	777b      	strb	r3, [r7, #29]
            }
            usb_tx_buff[0] = cmd;
 8002106:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800210a:	773b      	strb	r3, [r7, #28]
            CDC_Transmit_FS(usb_tx_buff, 2);
 800210c:	f107 031c 	add.w	r3, r7, #28
 8002110:	2102      	movs	r1, #2
 8002112:	4618      	mov	r0, r3
 8002114:	f008 fa50 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 8002118:	e216      	b.n	8002548 <usb_rx_handler+0x5d0>

        /* Команда запроса значения АЦП */
        case 0x04 :
            tVal16 = GetADC();
 800211a:	f7ff f9f7 	bl	800150c <GetADC>
 800211e:	4603      	mov	r3, r0
 8002120:	837b      	strh	r3, [r7, #26]
            usb_tx_buff[0] = cmd;
 8002122:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002126:	773b      	strb	r3, [r7, #28]
            memcpy(usb_tx_buff + 1, &tVal16, sizeof(tVal16));
 8002128:	f107 031c 	add.w	r3, r7, #28
 800212c:	3301      	adds	r3, #1
 800212e:	8b7a      	ldrh	r2, [r7, #26]
 8002130:	801a      	strh	r2, [r3, #0]
            CDC_Transmit_FS(usb_tx_buff, 3);
 8002132:	f107 031c 	add.w	r3, r7, #28
 8002136:	2103      	movs	r1, #3
 8002138:	4618      	mov	r0, r3
 800213a:	f008 fa3d 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 800213e:	e203      	b.n	8002548 <usb_rx_handler+0x5d0>

        /* Команда запроса состояния ЦАПов */
        case 0x05 :
            usb_tx_buff[0] = cmd;
 8002140:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002144:	773b      	strb	r3, [r7, #28]
            usb_tx_buff[1] = RelayState;
 8002146:	4b82      	ldr	r3, [pc, #520]	; (8002350 <usb_rx_handler+0x3d8>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	777b      	strb	r3, [r7, #29]

            tVal16 = GetDacA();
 800214c:	f7ff f852 	bl	80011f4 <GetDacA>
 8002150:	4603      	mov	r3, r0
 8002152:	837b      	strh	r3, [r7, #26]
            memcpy(usb_tx_buff + 2, &tVal16, sizeof(tVal16));
 8002154:	f107 031c 	add.w	r3, r7, #28
 8002158:	3302      	adds	r3, #2
 800215a:	8b7a      	ldrh	r2, [r7, #26]
 800215c:	801a      	strh	r2, [r3, #0]

            tVal16 = GetDacB();
 800215e:	f7ff f853 	bl	8001208 <GetDacB>
 8002162:	4603      	mov	r3, r0
 8002164:	837b      	strh	r3, [r7, #26]
            memcpy(usb_tx_buff + 4, &tVal16, sizeof(tVal16));
 8002166:	f107 031c 	add.w	r3, r7, #28
 800216a:	3304      	adds	r3, #4
 800216c:	8b7a      	ldrh	r2, [r7, #26]
 800216e:	801a      	strh	r2, [r3, #0]

            CDC_Transmit_FS(usb_tx_buff, 6);
 8002170:	f107 031c 	add.w	r3, r7, #28
 8002174:	2106      	movs	r1, #6
 8002176:	4618      	mov	r0, r3
 8002178:	f008 fa1e 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 800217c:	e1e4      	b.n	8002548 <usb_rx_handler+0x5d0>

        /* Команда запроса состояния кнопок */
        case 0x06 :
            usb_tx_buff[0] = cmd;
 800217e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002182:	773b      	strb	r3, [r7, #28]
            usb_tx_buff[1] = GetBtnRunState();
 8002184:	f7ff f84a 	bl	800121c <GetBtnRunState>
 8002188:	4603      	mov	r3, r0
 800218a:	777b      	strb	r3, [r7, #29]
            usb_tx_buff[2] = GetBtnUpState();
 800218c:	f7ff f888 	bl	80012a0 <GetBtnUpState>
 8002190:	4603      	mov	r3, r0
 8002192:	77bb      	strb	r3, [r7, #30]
            usb_tx_buff[3] = GetBtnDownState();
 8002194:	f7ff f8c6 	bl	8001324 <GetBtnDownState>
 8002198:	4603      	mov	r3, r0
 800219a:	77fb      	strb	r3, [r7, #31]
            CDC_Transmit_FS(usb_tx_buff, 4);
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	2104      	movs	r1, #4
 80021a2:	4618      	mov	r0, r3
 80021a4:	f008 fa08 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 80021a8:	e1ce      	b.n	8002548 <usb_rx_handler+0x5d0>
            };
            memcpy(str, "SN", strlen("SN"));
            itoa(SN_DEFINE, str + 2, 16);
            */

            char str[] = {"prb_v0.3"};
 80021aa:	4a6e      	ldr	r2, [pc, #440]	; (8002364 <usb_rx_handler+0x3ec>)
 80021ac:	f107 0310 	add.w	r3, r7, #16
 80021b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80021b2:	c303      	stmia	r3!, {r0, r1}
 80021b4:	701a      	strb	r2, [r3, #0]

            usb_tx_buff[0] = cmd;
 80021b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80021ba:	773b      	strb	r3, [r7, #28]
            usb_tx_buff[1] = strlen(str);
 80021bc:	f107 0310 	add.w	r3, r7, #16
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fd ffc5 	bl	8000150 <strlen>
 80021c6:	4603      	mov	r3, r0
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	777b      	strb	r3, [r7, #29]
            memcpy(usb_tx_buff + 2, str, strlen(str));
 80021cc:	f107 041c 	add.w	r4, r7, #28
 80021d0:	3402      	adds	r4, #2
 80021d2:	f107 0310 	add.w	r3, r7, #16
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fd ffba 	bl	8000150 <strlen>
 80021dc:	4602      	mov	r2, r0
 80021de:	f107 0310 	add.w	r3, r7, #16
 80021e2:	4619      	mov	r1, r3
 80021e4:	4620      	mov	r0, r4
 80021e6:	f008 fdef 	bl	800adc8 <memcpy>
            CDC_Transmit_FS(usb_tx_buff, strlen(str) + 2);
 80021ea:	f107 0310 	add.w	r3, r7, #16
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7fd ffae 	bl	8000150 <strlen>
 80021f4:	4603      	mov	r3, r0
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	3302      	adds	r3, #2
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	f107 031c 	add.w	r3, r7, #28
 8002200:	4611      	mov	r1, r2
 8002202:	4618      	mov	r0, r3
 8002204:	f008 f9d8 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 8002208:	e19e      	b.n	8002548 <usb_rx_handler+0x5d0>
        }

        /* Команда запроса измеренной длительности */
        case 0x08 :
        {
            EnableTIM3_PB4();
 800220a:	f7ff f8cd 	bl	80013a8 <EnableTIM3_PB4>
            uint16_t temp = GetTIM3();
 800220e:	f7ff f8d7 	bl	80013c0 <GetTIM3>
 8002212:	4603      	mov	r3, r0
 8002214:	81fb      	strh	r3, [r7, #14]
            usb_tx_buff[0] = cmd;
 8002216:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800221a:	773b      	strb	r3, [r7, #28]
            memcpy(usb_tx_buff + 1, &temp, sizeof(uint16_t));
 800221c:	f107 031c 	add.w	r3, r7, #28
 8002220:	3301      	adds	r3, #1
 8002222:	89fa      	ldrh	r2, [r7, #14]
 8002224:	801a      	strh	r2, [r3, #0]
            CDC_Transmit_FS(usb_tx_buff, 1 + sizeof(uint16_t));
 8002226:	f107 031c 	add.w	r3, r7, #28
 800222a:	2103      	movs	r1, #3
 800222c:	4618      	mov	r0, r3
 800222e:	f008 f9c3 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 8002232:	e189      	b.n	8002548 <usb_rx_handler+0x5d0>
        }

        /* Команда запроса измеренной длительности */
        case 0x09 :
        {
            EnableTIM4_PB6();
 8002234:	f7ff f8dc 	bl	80013f0 <EnableTIM4_PB6>
            uint16_t temp = GetTIM4();
 8002238:	f7ff f8e6 	bl	8001408 <GetTIM4>
 800223c:	4603      	mov	r3, r0
 800223e:	81bb      	strh	r3, [r7, #12]
            usb_tx_buff[0] = cmd;
 8002240:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002244:	773b      	strb	r3, [r7, #28]
            memcpy(usb_tx_buff + 1, &temp, sizeof(uint16_t));
 8002246:	f107 031c 	add.w	r3, r7, #28
 800224a:	3301      	adds	r3, #1
 800224c:	89ba      	ldrh	r2, [r7, #12]
 800224e:	801a      	strh	r2, [r3, #0]
            CDC_Transmit_FS(usb_tx_buff, 1 + sizeof(uint16_t));
 8002250:	f107 031c 	add.w	r3, r7, #28
 8002254:	2103      	movs	r1, #3
 8002256:	4618      	mov	r0, r3
 8002258:	f008 f9ae 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 800225c:	e174      	b.n	8002548 <usb_rx_handler+0x5d0>
        case 0x0A :
        {
            /* Константа для обозначения максимального количества передаваемых значений.
             * Определяется максимальным количеством байт, передаваемых по USB за раз.
             * (64(всего) - 6(команда))/2(так как числа 2-х байтовые) = 29*/
            const uint8_t usb_max_calib_value = 29;
 800225e:	231d      	movs	r3, #29
 8002260:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
            /* Значение для ответа на команду, 0х00 - успешное выполнение */
            usb_tx_buff[6] = 0x00;
 8002264:	2300      	movs	r3, #0
 8002266:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
            /* В буффер для отправки ответа заносим номер таблицы */
            usb_tx_buff[1] = usb->buff[1];
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	791b      	ldrb	r3, [r3, #4]
 800226e:	777b      	strb	r3, [r7, #29]
            /* dataStartNumber  - номер ячейки, с которой начинается запись
             * dataEndNumber    - номер последней ячейки, в которую должны записываться данные
             * dataOffset       - разница между ними */
            uint16_t dataStartNumber, dataEndNumber, dataOffset;

            memcpy(&dataStartNumber, &usb->buff[2], sizeof(uint16_t));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3305      	adds	r3, #5
 8002274:	881b      	ldrh	r3, [r3, #0]
 8002276:	b29b      	uxth	r3, r3
 8002278:	817b      	strh	r3, [r7, #10]
            memcpy(&dataOffset, &usb->buff[4], sizeof(uint16_t));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	3307      	adds	r3, #7
 800227e:	881b      	ldrh	r3, [r3, #0]
 8002280:	b29b      	uxth	r3, r3
 8002282:	813b      	strh	r3, [r7, #8]
            dataEndNumber = dataStartNumber + dataOffset;
 8002284:	897a      	ldrh	r2, [r7, #10]
 8002286:	893b      	ldrh	r3, [r7, #8]
 8002288:	4413      	add	r3, r2
 800228a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

            switch (usb->buff[1]) {
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	791b      	ldrb	r3, [r3, #4]
 8002292:	2b03      	cmp	r3, #3
 8002294:	f200 810f 	bhi.w	80024b6 <usb_rx_handler+0x53e>
 8002298:	a201      	add	r2, pc, #4	; (adr r2, 80022a0 <usb_rx_handler+0x328>)
 800229a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800229e:	bf00      	nop
 80022a0:	080022b1 	.word	0x080022b1
 80022a4:	0800232b 	.word	0x0800232b
 80022a8:	080023c5 	.word	0x080023c5
 80022ac:	0800243d 	.word	0x0800243d
                case 0x00 :
                {
                    if (dataStartNumber >= MAX_VAL_M12 ||
 80022b0:	897b      	ldrh	r3, [r7, #10]
 80022b2:	2b57      	cmp	r3, #87	; 0x57
 80022b4:	d809      	bhi.n	80022ca <usb_rx_handler+0x352>
 80022b6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80022ba:	2b58      	cmp	r3, #88	; 0x58
 80022bc:	d805      	bhi.n	80022ca <usb_rx_handler+0x352>
                        dataEndNumber > MAX_VAL_M12    ||
                        dataOffset > usb_max_calib_value) {
 80022be:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	893b      	ldrh	r3, [r7, #8]
                        dataEndNumber > MAX_VAL_M12    ||
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d203      	bcs.n	80022d2 <usb_rx_handler+0x35a>
                        usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 80022ca:	2301      	movs	r3, #1
 80022cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                        break;
 80022d0:	e0fc      	b.n	80024cc <usb_rx_handler+0x554>
                    }

                    uint8_t i_usb    = 6;
 80022d2:	2306      	movs	r3, #6
 80022d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                    uint16_t i_calib = dataStartNumber;
 80022d8:	897b      	ldrh	r3, [r7, #10]
 80022da:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

                    while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 80022de:	e018      	b.n	8002312 <usb_rx_handler+0x39a>

                        memcpy( &DevNVRAM.calibration_table.dacValA_m12[i_calib],
 80022e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80022e4:	3304      	adds	r3, #4
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	4a1f      	ldr	r2, [pc, #124]	; (8002368 <usb_rx_handler+0x3f0>)
 80022ea:	4413      	add	r3, r2
 80022ec:	3304      	adds	r3, #4
                                &usb->buff[i_usb],
 80022ee:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	440a      	add	r2, r1
 80022f6:	3203      	adds	r2, #3
 80022f8:	8812      	ldrh	r2, [r2, #0]
 80022fa:	b292      	uxth	r2, r2
                        memcpy( &DevNVRAM.calibration_table.dacValA_m12[i_calib],
 80022fc:	801a      	strh	r2, [r3, #0]
                                sizeof(uint16_t) );

                        i_usb   += 2;
 80022fe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002302:	3302      	adds	r3, #2
 8002304:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                        i_calib += 1;
 8002308:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800230c:	3301      	adds	r3, #1
 800230e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
                    while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 8002312:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002316:	2b3f      	cmp	r3, #63	; 0x3f
 8002318:	f200 80d1 	bhi.w	80024be <usb_rx_handler+0x546>
 800231c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8002320:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002324:	429a      	cmp	r2, r3
 8002326:	d3db      	bcc.n	80022e0 <usb_rx_handler+0x368>
                    }
                    break;
 8002328:	e0c9      	b.n	80024be <usb_rx_handler+0x546>

                }
                case 0x01 :
                {
                    if (dataStartNumber >= MAX_VAL_M12 ||
 800232a:	897b      	ldrh	r3, [r7, #10]
 800232c:	2b57      	cmp	r3, #87	; 0x57
 800232e:	d809      	bhi.n	8002344 <usb_rx_handler+0x3cc>
 8002330:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002334:	2b58      	cmp	r3, #88	; 0x58
 8002336:	d805      	bhi.n	8002344 <usb_rx_handler+0x3cc>
                         dataEndNumber > MAX_VAL_M12    ||
                         dataOffset > usb_max_calib_value) {
 8002338:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800233c:	b29a      	uxth	r2, r3
 800233e:	893b      	ldrh	r3, [r7, #8]
                         dataEndNumber > MAX_VAL_M12    ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d213      	bcs.n	800236c <usb_rx_handler+0x3f4>
                         usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 8002344:	2301      	movs	r3, #1
 8002346:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                         break;
 800234a:	e0bf      	b.n	80024cc <usb_rx_handler+0x554>
 800234c:	40010800 	.word	0x40010800
 8002350:	20000043 	.word	0x20000043
 8002354:	0800be18 	.word	0x0800be18
 8002358:	0800be30 	.word	0x0800be30
 800235c:	0800be48 	.word	0x0800be48
 8002360:	0800be54 	.word	0x0800be54
 8002364:	0800be60 	.word	0x0800be60
 8002368:	200004e0 	.word	0x200004e0
                     }

                     uint8_t i_usb    = 6;
 800236c:	2306      	movs	r3, #6
 800236e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                     uint16_t i_calib = dataStartNumber;
 8002372:	897b      	ldrh	r3, [r7, #10]
 8002374:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 8002378:	e018      	b.n	80023ac <usb_rx_handler+0x434>

                         memcpy( &DevNVRAM.calibration_table.dacValB_m12[i_calib],
 800237a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800237e:	335c      	adds	r3, #92	; 0x5c
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	4a75      	ldr	r2, [pc, #468]	; (8002558 <usb_rx_handler+0x5e0>)
 8002384:	4413      	add	r3, r2
 8002386:	3304      	adds	r3, #4
                                 &usb->buff[i_usb],
 8002388:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	440a      	add	r2, r1
 8002390:	3203      	adds	r2, #3
 8002392:	8812      	ldrh	r2, [r2, #0]
 8002394:	b292      	uxth	r2, r2
                         memcpy( &DevNVRAM.calibration_table.dacValB_m12[i_calib],
 8002396:	801a      	strh	r2, [r3, #0]
                                 sizeof(uint16_t) );

                         i_usb   += 2;
 8002398:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800239c:	3302      	adds	r3, #2
 800239e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                         i_calib += 1;
 80023a2:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80023a6:	3301      	adds	r3, #1
 80023a8:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 80023ac:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80023b0:	2b3f      	cmp	r3, #63	; 0x3f
 80023b2:	f200 8086 	bhi.w	80024c2 <usb_rx_handler+0x54a>
 80023b6:	f8b7 2068 	ldrh.w	r2, [r7, #104]	; 0x68
 80023ba:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80023be:	429a      	cmp	r2, r3
 80023c0:	d3db      	bcc.n	800237a <usb_rx_handler+0x402>
                     }
                     break;
 80023c2:	e07e      	b.n	80024c2 <usb_rx_handler+0x54a>

                }
                case 0x02 :
                {
                    if (dataStartNumber >= MAX_VAL_M12 ||
 80023c4:	897b      	ldrh	r3, [r7, #10]
 80023c6:	2b57      	cmp	r3, #87	; 0x57
 80023c8:	d809      	bhi.n	80023de <usb_rx_handler+0x466>
 80023ca:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80023ce:	2b58      	cmp	r3, #88	; 0x58
 80023d0:	d805      	bhi.n	80023de <usb_rx_handler+0x466>
                         dataEndNumber > MAX_VAL_M12    ||
                         dataOffset > usb_max_calib_value) {
 80023d2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	893b      	ldrh	r3, [r7, #8]
                         dataEndNumber > MAX_VAL_M12    ||
 80023da:	429a      	cmp	r2, r3
 80023dc:	d203      	bcs.n	80023e6 <usb_rx_handler+0x46e>
                         usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 80023de:	2301      	movs	r3, #1
 80023e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                         break;
 80023e4:	e072      	b.n	80024cc <usb_rx_handler+0x554>
                     }

                     uint8_t i_usb    = 6;
 80023e6:	2306      	movs	r3, #6
 80023e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                     uint16_t i_calib = dataStartNumber;
 80023ec:	897b      	ldrh	r3, [r7, #10]
 80023ee:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 80023f2:	e018      	b.n	8002426 <usb_rx_handler+0x4ae>

                         memcpy( &DevNVRAM.calibration_table.dacValA_m27[i_calib],
 80023f4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80023f8:	33b4      	adds	r3, #180	; 0xb4
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	4a56      	ldr	r2, [pc, #344]	; (8002558 <usb_rx_handler+0x5e0>)
 80023fe:	4413      	add	r3, r2
 8002400:	3304      	adds	r3, #4
                                 &usb->buff[i_usb],
 8002402:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	440a      	add	r2, r1
 800240a:	3203      	adds	r2, #3
 800240c:	8812      	ldrh	r2, [r2, #0]
 800240e:	b292      	uxth	r2, r2
                         memcpy( &DevNVRAM.calibration_table.dacValA_m27[i_calib],
 8002410:	801a      	strh	r2, [r3, #0]
                                 sizeof(uint16_t) );

                         i_usb   += 2;
 8002412:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002416:	3302      	adds	r3, #2
 8002418:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                         i_calib += 1;
 800241c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002420:	3301      	adds	r3, #1
 8002422:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 8002426:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800242a:	2b3f      	cmp	r3, #63	; 0x3f
 800242c:	d84b      	bhi.n	80024c6 <usb_rx_handler+0x54e>
 800242e:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 8002432:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002436:	429a      	cmp	r2, r3
 8002438:	d3dc      	bcc.n	80023f4 <usb_rx_handler+0x47c>
                     }
                     break;
 800243a:	e044      	b.n	80024c6 <usb_rx_handler+0x54e>

                }
                case 0x03 :
                {
                    if (dataStartNumber >= MAX_VAL_M12 ||
 800243c:	897b      	ldrh	r3, [r7, #10]
 800243e:	2b57      	cmp	r3, #87	; 0x57
 8002440:	d809      	bhi.n	8002456 <usb_rx_handler+0x4de>
 8002442:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002446:	2b58      	cmp	r3, #88	; 0x58
 8002448:	d805      	bhi.n	8002456 <usb_rx_handler+0x4de>
                         dataEndNumber > MAX_VAL_M12    ||
                         dataOffset > usb_max_calib_value) {
 800244a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800244e:	b29a      	uxth	r2, r3
 8002450:	893b      	ldrh	r3, [r7, #8]
                         dataEndNumber > MAX_VAL_M12    ||
 8002452:	429a      	cmp	r2, r3
 8002454:	d203      	bcs.n	800245e <usb_rx_handler+0x4e6>
                         usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 8002456:	2301      	movs	r3, #1
 8002458:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                         break;
 800245c:	e036      	b.n	80024cc <usb_rx_handler+0x554>
                     }

                     uint8_t i_usb    = 6;
 800245e:	2306      	movs	r3, #6
 8002460:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                     uint16_t i_calib = dataStartNumber;
 8002464:	897b      	ldrh	r3, [r7, #10]
 8002466:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 800246a:	e019      	b.n	80024a0 <usb_rx_handler+0x528>

                         memcpy( &DevNVRAM.calibration_table.dacValB_m27[i_calib],
 800246c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8002470:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	4a38      	ldr	r2, [pc, #224]	; (8002558 <usb_rx_handler+0x5e0>)
 8002478:	4413      	add	r3, r2
 800247a:	3302      	adds	r3, #2
                                 &usb->buff[i_usb],
 800247c:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 8002480:	6879      	ldr	r1, [r7, #4]
 8002482:	440a      	add	r2, r1
 8002484:	3203      	adds	r2, #3
 8002486:	8812      	ldrh	r2, [r2, #0]
 8002488:	b292      	uxth	r2, r2
                         memcpy( &DevNVRAM.calibration_table.dacValB_m27[i_calib],
 800248a:	801a      	strh	r2, [r3, #0]
                                 sizeof(uint16_t) );

                         i_usb   += 2;
 800248c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8002490:	3302      	adds	r3, #2
 8002492:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                         i_calib += 1;
 8002496:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800249a:	3301      	adds	r3, #1
 800249c:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 80024a0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80024a4:	2b3f      	cmp	r3, #63	; 0x3f
 80024a6:	d810      	bhi.n	80024ca <usb_rx_handler+0x552>
 80024a8:	f8b7 2060 	ldrh.w	r2, [r7, #96]	; 0x60
 80024ac:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d3db      	bcc.n	800246c <usb_rx_handler+0x4f4>
                     }
                     break;
 80024b4:	e009      	b.n	80024ca <usb_rx_handler+0x552>

                }
                default :
                    usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 80024b6:	2301      	movs	r3, #1
 80024b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                    break;
 80024bc:	e006      	b.n	80024cc <usb_rx_handler+0x554>
                    break;
 80024be:	bf00      	nop
 80024c0:	e004      	b.n	80024cc <usb_rx_handler+0x554>
                     break;
 80024c2:	bf00      	nop
 80024c4:	e002      	b.n	80024cc <usb_rx_handler+0x554>
                     break;
 80024c6:	bf00      	nop
 80024c8:	e000      	b.n	80024cc <usb_rx_handler+0x554>
                     break;
 80024ca:	bf00      	nop
            };

            usb_tx_buff[0] = cmd;
 80024cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80024d0:	773b      	strb	r3, [r7, #28]
            memcpy(usb_tx_buff + 2, &dataStartNumber, sizeof(uint16_t));
 80024d2:	f107 031c 	add.w	r3, r7, #28
 80024d6:	3302      	adds	r3, #2
 80024d8:	897a      	ldrh	r2, [r7, #10]
 80024da:	801a      	strh	r2, [r3, #0]
            memcpy(usb_tx_buff + 4, &dataOffset, sizeof(uint16_t));
 80024dc:	f107 031c 	add.w	r3, r7, #28
 80024e0:	3304      	adds	r3, #4
 80024e2:	893a      	ldrh	r2, [r7, #8]
 80024e4:	801a      	strh	r2, [r3, #0]
            usb_tx_buff[2 + 2 * sizeof(uint16_t) + 1] = 0x00;
 80024e6:	2300      	movs	r3, #0
 80024e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            CDC_Transmit_FS(usb_tx_buff, 7);
 80024ec:	f107 031c 	add.w	r3, r7, #28
 80024f0:	2107      	movs	r1, #7
 80024f2:	4618      	mov	r0, r3
 80024f4:	f008 f860 	bl	800a5b8 <CDC_Transmit_FS>
        }
            break;
 80024f8:	e026      	b.n	8002548 <usb_rx_handler+0x5d0>
            break;

        /* Команда записи во флеш калибровочной таблицы */
        case 0x0D :
        {
            if (usb->len >= 2 && (usb->buff[1] == 0x02))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	789b      	ldrb	r3, [r3, #2]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d90e      	bls.n	8002520 <usb_rx_handler+0x5a8>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	791b      	ldrb	r3, [r3, #4]
 8002506:	2b02      	cmp	r3, #2
 8002508:	d10a      	bne.n	8002520 <usb_rx_handler+0x5a8>
            {
                changeTableFlag = true;
 800250a:	4b14      	ldr	r3, [pc, #80]	; (800255c <usb_rx_handler+0x5e4>)
 800250c:	2201      	movs	r2, #1
 800250e:	701a      	strb	r2, [r3, #0]
                if ( flash_write_calibTable() != HAL_OK ) {
 8002510:	f7fe fca2 	bl	8000e58 <flash_write_calibTable>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d115      	bne.n	8002546 <usb_rx_handler+0x5ce>
                    break;
                }
                usb_tx_buff[1] = 0x00; // успешно
 800251a:	2300      	movs	r3, #0
 800251c:	777b      	strb	r3, [r7, #29]
 800251e:	e001      	b.n	8002524 <usb_rx_handler+0x5ac>
            }
            else {
                usb_tx_buff[1] = 0x01; // ошибка
 8002520:	2301      	movs	r3, #1
 8002522:	777b      	strb	r3, [r7, #29]
            }
            usb_tx_buff[0] = cmd;
 8002524:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002528:	773b      	strb	r3, [r7, #28]
            CDC_Transmit_FS(usb_tx_buff, 2);
 800252a:	f107 031c 	add.w	r3, r7, #28
 800252e:	2102      	movs	r1, #2
 8002530:	4618      	mov	r0, r3
 8002532:	f008 f841 	bl	800a5b8 <CDC_Transmit_FS>
            break;
 8002536:	e007      	b.n	8002548 <usb_rx_handler+0x5d0>
        }

        /* По умолчанию, если прочитанная команда не соответствует ни одной команде
         * в протоколе, отправляем в ответ просто 0, как сигнал ошибки. */
        default:
            CDC_Transmit_FS(0, 1);
 8002538:	2101      	movs	r1, #1
 800253a:	2000      	movs	r0, #0
 800253c:	f008 f83c 	bl	800a5b8 <CDC_Transmit_FS>
 8002540:	e002      	b.n	8002548 <usb_rx_handler+0x5d0>
            break;
 8002542:	bf00      	nop
 8002544:	e000      	b.n	8002548 <usb_rx_handler+0x5d0>
                    break;
 8002546:	bf00      	nop
    };

    /*-END MAIN HANDLER CODE-------------------------------------------------*/

    usb->is_handled = true;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	705a      	strb	r2, [r3, #1]

    return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3774      	adds	r7, #116	; 0x74
 8002554:	46bd      	mov	sp, r7
 8002556:	bd90      	pop	{r4, r7, pc}
 8002558:	200004e0 	.word	0x200004e0
 800255c:	20000244 	.word	0x20000244

08002560 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002560:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002562:	e003      	b.n	800256c <LoopCopyDataInit>

08002564 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002564:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002566:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002568:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800256a:	3104      	adds	r1, #4

0800256c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800256c:	480a      	ldr	r0, [pc, #40]	; (8002598 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800256e:	4b0b      	ldr	r3, [pc, #44]	; (800259c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002570:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002572:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002574:	d3f6      	bcc.n	8002564 <CopyDataInit>
  ldr r2, =_sbss
 8002576:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002578:	e002      	b.n	8002580 <LoopFillZerobss>

0800257a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800257a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800257c:	f842 3b04 	str.w	r3, [r2], #4

08002580 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002580:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002582:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002584:	d3f9      	bcc.n	800257a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002586:	f7ff fcc3 	bl	8001f10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800258a:	f008 fbf9 	bl	800ad80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800258e:	f7fe ffe3 	bl	8001558 <main>
  bx lr
 8002592:	4770      	bx	lr
  ldr r3, =_sidata
 8002594:	0800bf94 	.word	0x0800bf94
  ldr r0, =_sdata
 8002598:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800259c:	20000224 	.word	0x20000224
  ldr r2, =_sbss
 80025a0:	20000228 	.word	0x20000228
  ldr r3, = _ebss
 80025a4:	200015a0 	.word	0x200015a0

080025a8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025a8:	e7fe      	b.n	80025a8 <CAN1_RX1_IRQHandler>
	...

080025ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025b0:	4b08      	ldr	r3, [pc, #32]	; (80025d4 <HAL_Init+0x28>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a07      	ldr	r2, [pc, #28]	; (80025d4 <HAL_Init+0x28>)
 80025b6:	f043 0310 	orr.w	r3, r3, #16
 80025ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025bc:	2003      	movs	r0, #3
 80025be:	f000 fdb3 	bl	8003128 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025c2:	2000      	movs	r0, #0
 80025c4:	f000 f808 	bl	80025d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025c8:	f7ff fa42 	bl	8001a50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40022000 	.word	0x40022000

080025d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025e0:	4b12      	ldr	r3, [pc, #72]	; (800262c <HAL_InitTick+0x54>)
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <HAL_InitTick+0x58>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	4619      	mov	r1, r3
 80025ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80025f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f6:	4618      	mov	r0, r3
 80025f8:	f000 fdcb 	bl	8003192 <HAL_SYSTICK_Config>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e00e      	b.n	8002624 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b0f      	cmp	r3, #15
 800260a:	d80a      	bhi.n	8002622 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800260c:	2200      	movs	r2, #0
 800260e:	6879      	ldr	r1, [r7, #4]
 8002610:	f04f 30ff 	mov.w	r0, #4294967295
 8002614:	f000 fd93 	bl	800313e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002618:	4a06      	ldr	r2, [pc, #24]	; (8002634 <HAL_InitTick+0x5c>)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800261e:	2300      	movs	r3, #0
 8002620:	e000      	b.n	8002624 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
}
 8002624:	4618      	mov	r0, r3
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	20000044 	.word	0x20000044
 8002630:	2000004c 	.word	0x2000004c
 8002634:	20000048 	.word	0x20000048

08002638 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800263c:	4b05      	ldr	r3, [pc, #20]	; (8002654 <HAL_IncTick+0x1c>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	461a      	mov	r2, r3
 8002642:	4b05      	ldr	r3, [pc, #20]	; (8002658 <HAL_IncTick+0x20>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4413      	add	r3, r2
 8002648:	4a03      	ldr	r2, [pc, #12]	; (8002658 <HAL_IncTick+0x20>)
 800264a:	6013      	str	r3, [r2, #0]
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr
 8002654:	2000004c 	.word	0x2000004c
 8002658:	200009b8 	.word	0x200009b8

0800265c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return uwTick;
 8002660:	4b02      	ldr	r3, [pc, #8]	; (800266c <HAL_GetTick+0x10>)
 8002662:	681b      	ldr	r3, [r3, #0]
}
 8002664:	4618      	mov	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr
 800266c:	200009b8 	.word	0x200009b8

08002670 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002678:	2300      	movs	r3, #0
 800267a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800267c:	2300      	movs	r3, #0
 800267e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002680:	2300      	movs	r3, #0
 8002682:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e0be      	b.n	8002810 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800269c:	2b00      	cmp	r3, #0
 800269e:	d109      	bne.n	80026b4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7ff fa00 	bl	8001ab4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f000 fb8b 	bl	8002dd0 <ADC_ConversionStop_Disable>
 80026ba:	4603      	mov	r3, r0
 80026bc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c2:	f003 0310 	and.w	r3, r3, #16
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	f040 8099 	bne.w	80027fe <HAL_ADC_Init+0x18e>
 80026cc:	7dfb      	ldrb	r3, [r7, #23]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f040 8095 	bne.w	80027fe <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026dc:	f023 0302 	bic.w	r3, r3, #2
 80026e0:	f043 0202 	orr.w	r2, r3, #2
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026f0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	7b1b      	ldrb	r3, [r3, #12]
 80026f6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026f8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026fa:	68ba      	ldr	r2, [r7, #8]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002708:	d003      	beq.n	8002712 <HAL_ADC_Init+0xa2>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d102      	bne.n	8002718 <HAL_ADC_Init+0xa8>
 8002712:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002716:	e000      	b.n	800271a <HAL_ADC_Init+0xaa>
 8002718:	2300      	movs	r3, #0
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	4313      	orrs	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	7d1b      	ldrb	r3, [r3, #20]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d119      	bne.n	800275c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	7b1b      	ldrb	r3, [r3, #12]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d109      	bne.n	8002744 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	3b01      	subs	r3, #1
 8002736:	035a      	lsls	r2, r3, #13
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	4313      	orrs	r3, r2
 800273c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	e00b      	b.n	800275c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002748:	f043 0220 	orr.w	r2, r3, #32
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002754:	f043 0201 	orr.w	r2, r3, #1
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	430a      	orrs	r2, r1
 800276e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	4b28      	ldr	r3, [pc, #160]	; (8002818 <HAL_ADC_Init+0x1a8>)
 8002778:	4013      	ands	r3, r2
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6812      	ldr	r2, [r2, #0]
 800277e:	68b9      	ldr	r1, [r7, #8]
 8002780:	430b      	orrs	r3, r1
 8002782:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800278c:	d003      	beq.n	8002796 <HAL_ADC_Init+0x126>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d104      	bne.n	80027a0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	3b01      	subs	r3, #1
 800279c:	051b      	lsls	r3, r3, #20
 800279e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	4b18      	ldr	r3, [pc, #96]	; (800281c <HAL_ADC_Init+0x1ac>)
 80027bc:	4013      	ands	r3, r2
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d10b      	bne.n	80027dc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ce:	f023 0303 	bic.w	r3, r3, #3
 80027d2:	f043 0201 	orr.w	r2, r3, #1
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027da:	e018      	b.n	800280e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e0:	f023 0312 	bic.w	r3, r3, #18
 80027e4:	f043 0210 	orr.w	r2, r3, #16
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f0:	f043 0201 	orr.w	r2, r3, #1
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027fc:	e007      	b.n	800280e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002802:	f043 0210 	orr.w	r2, r3, #16
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800280e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002810:	4618      	mov	r0, r3
 8002812:	3718      	adds	r7, #24
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	ffe1f7fd 	.word	0xffe1f7fd
 800281c:	ff1f0efe 	.word	0xff1f0efe

08002820 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002832:	2b01      	cmp	r3, #1
 8002834:	d101      	bne.n	800283a <HAL_ADC_Start_IT+0x1a>
 8002836:	2302      	movs	r3, #2
 8002838:	e0a0      	b.n	800297c <HAL_ADC_Start_IT+0x15c>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2201      	movs	r2, #1
 800283e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 fa72 	bl	8002d2c <ADC_Enable>
 8002848:	4603      	mov	r3, r0
 800284a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	2b00      	cmp	r3, #0
 8002850:	f040 808f 	bne.w	8002972 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002858:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800285c:	f023 0301 	bic.w	r3, r3, #1
 8002860:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a45      	ldr	r2, [pc, #276]	; (8002984 <HAL_ADC_Start_IT+0x164>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d105      	bne.n	800287e <HAL_ADC_Start_IT+0x5e>
 8002872:	4b45      	ldr	r3, [pc, #276]	; (8002988 <HAL_ADC_Start_IT+0x168>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d115      	bne.n	80028aa <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002882:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002894:	2b00      	cmp	r3, #0
 8002896:	d026      	beq.n	80028e6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028a0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028a8:	e01d      	b.n	80028e6 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a33      	ldr	r2, [pc, #204]	; (8002988 <HAL_ADC_Start_IT+0x168>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d004      	beq.n	80028ca <HAL_ADC_Start_IT+0xaa>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a2f      	ldr	r2, [pc, #188]	; (8002984 <HAL_ADC_Start_IT+0x164>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d10d      	bne.n	80028e6 <HAL_ADC_Start_IT+0xc6>
 80028ca:	4b2f      	ldr	r3, [pc, #188]	; (8002988 <HAL_ADC_Start_IT+0x168>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d007      	beq.n	80028e6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028da:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028de:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d006      	beq.n	8002900 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f6:	f023 0206 	bic.w	r2, r3, #6
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80028fe:	e002      	b.n	8002906 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f06f 0202 	mvn.w	r2, #2
 8002916:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0220 	orr.w	r2, r2, #32
 8002926:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002932:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002936:	d113      	bne.n	8002960 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800293c:	4a11      	ldr	r2, [pc, #68]	; (8002984 <HAL_ADC_Start_IT+0x164>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d105      	bne.n	800294e <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002942:	4b11      	ldr	r3, [pc, #68]	; (8002988 <HAL_ADC_Start_IT+0x168>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800294a:	2b00      	cmp	r3, #0
 800294c:	d108      	bne.n	8002960 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800295c:	609a      	str	r2, [r3, #8]
 800295e:	e00c      	b.n	800297a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689a      	ldr	r2, [r3, #8]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	e003      	b.n	800297a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800297a:	7bfb      	ldrb	r3, [r7, #15]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	40012800 	.word	0x40012800
 8002988:	40012400 	.word	0x40012400

0800298c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800299a:	4618      	mov	r0, r3
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f003 0320 	and.w	r3, r3, #32
 80029b6:	2b20      	cmp	r3, #32
 80029b8:	d140      	bne.n	8002a3c <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d139      	bne.n	8002a3c <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029cc:	f003 0310 	and.w	r3, r3, #16
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d105      	bne.n	80029e0 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80029ea:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80029ee:	d11d      	bne.n	8002a2c <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d119      	bne.n	8002a2c <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 0220 	bic.w	r2, r2, #32
 8002a06:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d105      	bne.n	8002a2c <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	f043 0201 	orr.w	r2, r3, #1
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7fe fd79 	bl	8001524 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f06f 0212 	mvn.w	r2, #18
 8002a3a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a46:	2b80      	cmp	r3, #128	; 0x80
 8002a48:	d14f      	bne.n	8002aea <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d148      	bne.n	8002aea <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5c:	f003 0310 	and.w	r3, r3, #16
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d105      	bne.n	8002a70 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a68:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002a7a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002a7e:	d012      	beq.n	8002aa6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d125      	bne.n	8002ada <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002a98:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002a9c:	d11d      	bne.n	8002ada <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d119      	bne.n	8002ada <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ab4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d105      	bne.n	8002ada <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad2:	f043 0201 	orr.w	r2, r3, #1
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 fa4e 	bl	8002f7c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f06f 020c 	mvn.w	r2, #12
 8002ae8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002af4:	2b40      	cmp	r3, #64	; 0x40
 8002af6:	d114      	bne.n	8002b22 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d10d      	bne.n	8002b22 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f809 	bl	8002b2a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f06f 0201 	mvn.w	r2, #1
 8002b20:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002b22:	bf00      	nop
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002b32:	bf00      	nop
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr

08002b3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b46:	2300      	movs	r3, #0
 8002b48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d101      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x20>
 8002b58:	2302      	movs	r3, #2
 8002b5a:	e0dc      	b.n	8002d16 <HAL_ADC_ConfigChannel+0x1da>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b06      	cmp	r3, #6
 8002b6a:	d81c      	bhi.n	8002ba6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	4613      	mov	r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	3b05      	subs	r3, #5
 8002b7e:	221f      	movs	r2, #31
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	43db      	mvns	r3, r3
 8002b86:	4019      	ands	r1, r3
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	4613      	mov	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	3b05      	subs	r3, #5
 8002b98:	fa00 f203 	lsl.w	r2, r0, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	635a      	str	r2, [r3, #52]	; 0x34
 8002ba4:	e03c      	b.n	8002c20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b0c      	cmp	r3, #12
 8002bac:	d81c      	bhi.n	8002be8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	3b23      	subs	r3, #35	; 0x23
 8002bc0:	221f      	movs	r2, #31
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	43db      	mvns	r3, r3
 8002bc8:	4019      	ands	r1, r3
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	6818      	ldr	r0, [r3, #0]
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	3b23      	subs	r3, #35	; 0x23
 8002bda:	fa00 f203 	lsl.w	r2, r0, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	631a      	str	r2, [r3, #48]	; 0x30
 8002be6:	e01b      	b.n	8002c20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4413      	add	r3, r2
 8002bf8:	3b41      	subs	r3, #65	; 0x41
 8002bfa:	221f      	movs	r2, #31
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	43db      	mvns	r3, r3
 8002c02:	4019      	ands	r1, r3
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	6818      	ldr	r0, [r3, #0]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	3b41      	subs	r3, #65	; 0x41
 8002c14:	fa00 f203 	lsl.w	r2, r0, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b09      	cmp	r3, #9
 8002c26:	d91c      	bls.n	8002c62 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68d9      	ldr	r1, [r3, #12]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	4613      	mov	r3, r2
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	4413      	add	r3, r2
 8002c38:	3b1e      	subs	r3, #30
 8002c3a:	2207      	movs	r2, #7
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	43db      	mvns	r3, r3
 8002c42:	4019      	ands	r1, r3
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	6898      	ldr	r0, [r3, #8]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	3b1e      	subs	r3, #30
 8002c54:	fa00 f203 	lsl.w	r2, r0, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	60da      	str	r2, [r3, #12]
 8002c60:	e019      	b.n	8002c96 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6919      	ldr	r1, [r3, #16]
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	4413      	add	r3, r2
 8002c72:	2207      	movs	r2, #7
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	4019      	ands	r1, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	6898      	ldr	r0, [r3, #8]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	4613      	mov	r3, r2
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	4413      	add	r3, r2
 8002c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	430a      	orrs	r2, r1
 8002c94:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2b10      	cmp	r3, #16
 8002c9c:	d003      	beq.n	8002ca6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ca2:	2b11      	cmp	r3, #17
 8002ca4:	d132      	bne.n	8002d0c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a1d      	ldr	r2, [pc, #116]	; (8002d20 <HAL_ADC_ConfigChannel+0x1e4>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d125      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d126      	bne.n	8002d0c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002ccc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2b10      	cmp	r3, #16
 8002cd4:	d11a      	bne.n	8002d0c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cd6:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <HAL_ADC_ConfigChannel+0x1e8>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a13      	ldr	r2, [pc, #76]	; (8002d28 <HAL_ADC_ConfigChannel+0x1ec>)
 8002cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce0:	0c9a      	lsrs	r2, r3, #18
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4413      	add	r3, r2
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002cec:	e002      	b.n	8002cf4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1f9      	bne.n	8002cee <HAL_ADC_ConfigChannel+0x1b2>
 8002cfa:	e007      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d00:	f043 0220 	orr.w	r2, r3, #32
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3714      	adds	r7, #20
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bc80      	pop	{r7}
 8002d1e:	4770      	bx	lr
 8002d20:	40012400 	.word	0x40012400
 8002d24:	20000044 	.word	0x20000044
 8002d28:	431bde83 	.word	0x431bde83

08002d2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d039      	beq.n	8002dbe <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f042 0201 	orr.w	r2, r2, #1
 8002d58:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d5a:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <ADC_Enable+0x9c>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a1b      	ldr	r2, [pc, #108]	; (8002dcc <ADC_Enable+0xa0>)
 8002d60:	fba2 2303 	umull	r2, r3, r2, r3
 8002d64:	0c9b      	lsrs	r3, r3, #18
 8002d66:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d68:	e002      	b.n	8002d70 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1f9      	bne.n	8002d6a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d76:	f7ff fc71 	bl	800265c <HAL_GetTick>
 8002d7a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d7c:	e018      	b.n	8002db0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d7e:	f7ff fc6d 	bl	800265c <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d911      	bls.n	8002db0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d90:	f043 0210 	orr.w	r2, r3, #16
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d9c:	f043 0201 	orr.w	r2, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e007      	b.n	8002dc0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d1df      	bne.n	8002d7e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000044 	.word	0x20000044
 8002dcc:	431bde83 	.word	0x431bde83

08002dd0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d127      	bne.n	8002e3a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0201 	bic.w	r2, r2, #1
 8002df8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002dfa:	f7ff fc2f 	bl	800265c <HAL_GetTick>
 8002dfe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e00:	e014      	b.n	8002e2c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e02:	f7ff fc2b 	bl	800265c <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d90d      	bls.n	8002e2c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e14:	f043 0210 	orr.w	r2, r3, #16
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e20:	f043 0201 	orr.w	r2, r3, #1
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e007      	b.n	8002e3c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d0e3      	beq.n	8002e02 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002e44:	b590      	push	{r4, r7, lr}
 8002e46:	b087      	sub	sp, #28
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002e50:	2300      	movs	r3, #0
 8002e52:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d101      	bne.n	8002e62 <HAL_ADCEx_Calibration_Start+0x1e>
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e086      	b.n	8002f70 <HAL_ADCEx_Calibration_Start+0x12c>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f7ff ffb0 	bl	8002dd0 <ADC_ConversionStop_Disable>
 8002e70:	4603      	mov	r3, r0
 8002e72:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002e74:	7dfb      	ldrb	r3, [r7, #23]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d175      	bne.n	8002f66 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e82:	f023 0302 	bic.w	r3, r3, #2
 8002e86:	f043 0202 	orr.w	r2, r3, #2
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002e8e:	4b3a      	ldr	r3, [pc, #232]	; (8002f78 <HAL_ADCEx_Calibration_Start+0x134>)
 8002e90:	681c      	ldr	r4, [r3, #0]
 8002e92:	2002      	movs	r0, #2
 8002e94:	f002 fdf2 	bl	8005a7c <HAL_RCCEx_GetPeriphCLKFreq>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002e9e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002ea0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002ea2:	e002      	b.n	8002eaa <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f9      	bne.n	8002ea4 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff ff3b 	bl	8002d2c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f042 0208 	orr.w	r2, r2, #8
 8002ec4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002ec6:	f7ff fbc9 	bl	800265c <HAL_GetTick>
 8002eca:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002ecc:	e014      	b.n	8002ef8 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002ece:	f7ff fbc5 	bl	800265c <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b0a      	cmp	r3, #10
 8002eda:	d90d      	bls.n	8002ef8 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee0:	f023 0312 	bic.w	r3, r3, #18
 8002ee4:	f043 0210 	orr.w	r2, r3, #16
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e03b      	b.n	8002f70 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f003 0308 	and.w	r3, r3, #8
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1e3      	bne.n	8002ece <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f042 0204 	orr.w	r2, r2, #4
 8002f14:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002f16:	f7ff fba1 	bl	800265c <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002f1c:	e014      	b.n	8002f48 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002f1e:	f7ff fb9d 	bl	800265c <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b0a      	cmp	r3, #10
 8002f2a:	d90d      	bls.n	8002f48 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f30:	f023 0312 	bic.w	r3, r3, #18
 8002f34:	f043 0210 	orr.w	r2, r3, #16
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e013      	b.n	8002f70 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1e3      	bne.n	8002f1e <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5a:	f023 0303 	bic.w	r3, r3, #3
 8002f5e:	f043 0201 	orr.w	r2, r3, #1
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	371c      	adds	r7, #28
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd90      	pop	{r4, r7, pc}
 8002f78:	20000044 	.word	0x20000044

08002f7c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr
	...

08002f90 <__NVIC_SetPriorityGrouping>:
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f003 0307 	and.w	r3, r3, #7
 8002f9e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fa6:	68ba      	ldr	r2, [r7, #8]
 8002fa8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fac:	4013      	ands	r3, r2
 8002fae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fc2:	4a04      	ldr	r2, [pc, #16]	; (8002fd4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	60d3      	str	r3, [r2, #12]
}
 8002fc8:	bf00      	nop
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bc80      	pop	{r7}
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	e000ed00 	.word	0xe000ed00

08002fd8 <__NVIC_GetPriorityGrouping>:
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fdc:	4b04      	ldr	r3, [pc, #16]	; (8002ff0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	0a1b      	lsrs	r3, r3, #8
 8002fe2:	f003 0307 	and.w	r3, r3, #7
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bc80      	pop	{r7}
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	e000ed00 	.word	0xe000ed00

08002ff4 <__NVIC_EnableIRQ>:
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	2b00      	cmp	r3, #0
 8003004:	db0b      	blt.n	800301e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003006:	79fb      	ldrb	r3, [r7, #7]
 8003008:	f003 021f 	and.w	r2, r3, #31
 800300c:	4906      	ldr	r1, [pc, #24]	; (8003028 <__NVIC_EnableIRQ+0x34>)
 800300e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003012:	095b      	lsrs	r3, r3, #5
 8003014:	2001      	movs	r0, #1
 8003016:	fa00 f202 	lsl.w	r2, r0, r2
 800301a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800301e:	bf00      	nop
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr
 8003028:	e000e100 	.word	0xe000e100

0800302c <__NVIC_SetPriority>:
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	4603      	mov	r3, r0
 8003034:	6039      	str	r1, [r7, #0]
 8003036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303c:	2b00      	cmp	r3, #0
 800303e:	db0a      	blt.n	8003056 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	b2da      	uxtb	r2, r3
 8003044:	490c      	ldr	r1, [pc, #48]	; (8003078 <__NVIC_SetPriority+0x4c>)
 8003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304a:	0112      	lsls	r2, r2, #4
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	440b      	add	r3, r1
 8003050:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003054:	e00a      	b.n	800306c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	b2da      	uxtb	r2, r3
 800305a:	4908      	ldr	r1, [pc, #32]	; (800307c <__NVIC_SetPriority+0x50>)
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	3b04      	subs	r3, #4
 8003064:	0112      	lsls	r2, r2, #4
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	440b      	add	r3, r1
 800306a:	761a      	strb	r2, [r3, #24]
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	bc80      	pop	{r7}
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	e000e100 	.word	0xe000e100
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <NVIC_EncodePriority>:
{
 8003080:	b480      	push	{r7}
 8003082:	b089      	sub	sp, #36	; 0x24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f003 0307 	and.w	r3, r3, #7
 8003092:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f1c3 0307 	rsb	r3, r3, #7
 800309a:	2b04      	cmp	r3, #4
 800309c:	bf28      	it	cs
 800309e:	2304      	movcs	r3, #4
 80030a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	3304      	adds	r3, #4
 80030a6:	2b06      	cmp	r3, #6
 80030a8:	d902      	bls.n	80030b0 <NVIC_EncodePriority+0x30>
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	3b03      	subs	r3, #3
 80030ae:	e000      	b.n	80030b2 <NVIC_EncodePriority+0x32>
 80030b0:	2300      	movs	r3, #0
 80030b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030b4:	f04f 32ff 	mov.w	r2, #4294967295
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	43da      	mvns	r2, r3
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	401a      	ands	r2, r3
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030c8:	f04f 31ff 	mov.w	r1, #4294967295
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	fa01 f303 	lsl.w	r3, r1, r3
 80030d2:	43d9      	mvns	r1, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d8:	4313      	orrs	r3, r2
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3724      	adds	r7, #36	; 0x24
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr

080030e4 <SysTick_Config>:
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030f4:	d301      	bcc.n	80030fa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80030f6:	2301      	movs	r3, #1
 80030f8:	e00f      	b.n	800311a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030fa:	4a0a      	ldr	r2, [pc, #40]	; (8003124 <SysTick_Config+0x40>)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	3b01      	subs	r3, #1
 8003100:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003102:	210f      	movs	r1, #15
 8003104:	f04f 30ff 	mov.w	r0, #4294967295
 8003108:	f7ff ff90 	bl	800302c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800310c:	4b05      	ldr	r3, [pc, #20]	; (8003124 <SysTick_Config+0x40>)
 800310e:	2200      	movs	r2, #0
 8003110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003112:	4b04      	ldr	r3, [pc, #16]	; (8003124 <SysTick_Config+0x40>)
 8003114:	2207      	movs	r2, #7
 8003116:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	e000e010 	.word	0xe000e010

08003128 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f7ff ff2d 	bl	8002f90 <__NVIC_SetPriorityGrouping>
}
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800313e:	b580      	push	{r7, lr}
 8003140:	b086      	sub	sp, #24
 8003142:	af00      	add	r7, sp, #0
 8003144:	4603      	mov	r3, r0
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003150:	f7ff ff42 	bl	8002fd8 <__NVIC_GetPriorityGrouping>
 8003154:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	68b9      	ldr	r1, [r7, #8]
 800315a:	6978      	ldr	r0, [r7, #20]
 800315c:	f7ff ff90 	bl	8003080 <NVIC_EncodePriority>
 8003160:	4602      	mov	r2, r0
 8003162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003166:	4611      	mov	r1, r2
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff ff5f 	bl	800302c <__NVIC_SetPriority>
}
 800316e:	bf00      	nop
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b082      	sub	sp, #8
 800317a:	af00      	add	r7, sp, #0
 800317c:	4603      	mov	r3, r0
 800317e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff ff35 	bl	8002ff4 <__NVIC_EnableIRQ>
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b082      	sub	sp, #8
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7ff ffa2 	bl	80030e4 <SysTick_Config>
 80031a0:	4603      	mov	r3, r0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b082      	sub	sp, #8
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e00e      	b.n	80031da <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	795b      	ldrb	r3, [r3, #5]
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d105      	bne.n	80031d2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f7fe fcb5 	bl	8001b3c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2201      	movs	r2, #1
 80031d6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b087      	sub	sp, #28
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	60f8      	str	r0, [r7, #12]
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2202      	movs	r2, #2
 80031f6:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 0201 	orr.w	r2, r2, #1
 8003206:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	e00a      	b.n	8003224 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	441a      	add	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6812      	ldr	r2, [r2, #0]
 800321c:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	3301      	adds	r3, #1
 8003222:	617b      	str	r3, [r7, #20]
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	429a      	cmp	r2, r3
 800322a:	d3f0      	bcc.n	800320e <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2201      	movs	r2, #1
 8003238:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800323a:	693b      	ldr	r3, [r7, #16]
}
 800323c:	4618      	mov	r0, r3
 800323e:	371c      	adds	r7, #28
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr
	...

08003248 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800325a:	2300      	movs	r3, #0
 800325c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800325e:	2300      	movs	r3, #0
 8003260:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003262:	4b2f      	ldr	r3, [pc, #188]	; (8003320 <HAL_FLASH_Program+0xd8>)
 8003264:	7e1b      	ldrb	r3, [r3, #24]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_FLASH_Program+0x26>
 800326a:	2302      	movs	r3, #2
 800326c:	e054      	b.n	8003318 <HAL_FLASH_Program+0xd0>
 800326e:	4b2c      	ldr	r3, [pc, #176]	; (8003320 <HAL_FLASH_Program+0xd8>)
 8003270:	2201      	movs	r2, #1
 8003272:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003274:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003278:	f000 f8a8 	bl	80033cc <FLASH_WaitForLastOperation>
 800327c:	4603      	mov	r3, r0
 800327e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8003280:	7dfb      	ldrb	r3, [r7, #23]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d144      	bne.n	8003310 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d102      	bne.n	8003292 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800328c:	2301      	movs	r3, #1
 800328e:	757b      	strb	r3, [r7, #21]
 8003290:	e007      	b.n	80032a2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2b02      	cmp	r3, #2
 8003296:	d102      	bne.n	800329e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003298:	2302      	movs	r3, #2
 800329a:	757b      	strb	r3, [r7, #21]
 800329c:	e001      	b.n	80032a2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800329e:	2304      	movs	r3, #4
 80032a0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80032a2:	2300      	movs	r3, #0
 80032a4:	75bb      	strb	r3, [r7, #22]
 80032a6:	e02d      	b.n	8003304 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80032a8:	7dbb      	ldrb	r3, [r7, #22]
 80032aa:	005a      	lsls	r2, r3, #1
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	eb02 0c03 	add.w	ip, r2, r3
 80032b2:	7dbb      	ldrb	r3, [r7, #22]
 80032b4:	0119      	lsls	r1, r3, #4
 80032b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80032ba:	f1c1 0620 	rsb	r6, r1, #32
 80032be:	f1a1 0020 	sub.w	r0, r1, #32
 80032c2:	fa22 f401 	lsr.w	r4, r2, r1
 80032c6:	fa03 f606 	lsl.w	r6, r3, r6
 80032ca:	4334      	orrs	r4, r6
 80032cc:	fa23 f000 	lsr.w	r0, r3, r0
 80032d0:	4304      	orrs	r4, r0
 80032d2:	fa23 f501 	lsr.w	r5, r3, r1
 80032d6:	b2a3      	uxth	r3, r4
 80032d8:	4619      	mov	r1, r3
 80032da:	4660      	mov	r0, ip
 80032dc:	f000 f85a 	bl	8003394 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80032e0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80032e4:	f000 f872 	bl	80033cc <FLASH_WaitForLastOperation>
 80032e8:	4603      	mov	r3, r0
 80032ea:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80032ec:	4b0d      	ldr	r3, [pc, #52]	; (8003324 <HAL_FLASH_Program+0xdc>)
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	4a0c      	ldr	r2, [pc, #48]	; (8003324 <HAL_FLASH_Program+0xdc>)
 80032f2:	f023 0301 	bic.w	r3, r3, #1
 80032f6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80032f8:	7dfb      	ldrb	r3, [r7, #23]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d107      	bne.n	800330e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80032fe:	7dbb      	ldrb	r3, [r7, #22]
 8003300:	3301      	adds	r3, #1
 8003302:	75bb      	strb	r3, [r7, #22]
 8003304:	7dba      	ldrb	r2, [r7, #22]
 8003306:	7d7b      	ldrb	r3, [r7, #21]
 8003308:	429a      	cmp	r2, r3
 800330a:	d3cd      	bcc.n	80032a8 <HAL_FLASH_Program+0x60>
 800330c:	e000      	b.n	8003310 <HAL_FLASH_Program+0xc8>
      {
        break;
 800330e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003310:	4b03      	ldr	r3, [pc, #12]	; (8003320 <HAL_FLASH_Program+0xd8>)
 8003312:	2200      	movs	r2, #0
 8003314:	761a      	strb	r2, [r3, #24]

  return status;
 8003316:	7dfb      	ldrb	r3, [r7, #23]
}
 8003318:	4618      	mov	r0, r3
 800331a:	371c      	adds	r7, #28
 800331c:	46bd      	mov	sp, r7
 800331e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003320:	200009c0 	.word	0x200009c0
 8003324:	40022000 	.word	0x40022000

08003328 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800332e:	2300      	movs	r3, #0
 8003330:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003332:	4b0d      	ldr	r3, [pc, #52]	; (8003368 <HAL_FLASH_Unlock+0x40>)
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00d      	beq.n	800335a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800333e:	4b0a      	ldr	r3, [pc, #40]	; (8003368 <HAL_FLASH_Unlock+0x40>)
 8003340:	4a0a      	ldr	r2, [pc, #40]	; (800336c <HAL_FLASH_Unlock+0x44>)
 8003342:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003344:	4b08      	ldr	r3, [pc, #32]	; (8003368 <HAL_FLASH_Unlock+0x40>)
 8003346:	4a0a      	ldr	r2, [pc, #40]	; (8003370 <HAL_FLASH_Unlock+0x48>)
 8003348:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800334a:	4b07      	ldr	r3, [pc, #28]	; (8003368 <HAL_FLASH_Unlock+0x40>)
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800335a:	79fb      	ldrb	r3, [r7, #7]
}
 800335c:	4618      	mov	r0, r3
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	40022000 	.word	0x40022000
 800336c:	45670123 	.word	0x45670123
 8003370:	cdef89ab 	.word	0xcdef89ab

08003374 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003378:	4b05      	ldr	r3, [pc, #20]	; (8003390 <HAL_FLASH_Lock+0x1c>)
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	4a04      	ldr	r2, [pc, #16]	; (8003390 <HAL_FLASH_Lock+0x1c>)
 800337e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003382:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	40022000 	.word	0x40022000

08003394 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	460b      	mov	r3, r1
 800339e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80033a0:	4b08      	ldr	r3, [pc, #32]	; (80033c4 <FLASH_Program_HalfWord+0x30>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80033a6:	4b08      	ldr	r3, [pc, #32]	; (80033c8 <FLASH_Program_HalfWord+0x34>)
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	4a07      	ldr	r2, [pc, #28]	; (80033c8 <FLASH_Program_HalfWord+0x34>)
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	887a      	ldrh	r2, [r7, #2]
 80033b6:	801a      	strh	r2, [r3, #0]
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	200009c0 	.word	0x200009c0
 80033c8:	40022000 	.word	0x40022000

080033cc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80033d4:	f7ff f942 	bl	800265c <HAL_GetTick>
 80033d8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80033da:	e010      	b.n	80033fe <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e2:	d00c      	beq.n	80033fe <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d007      	beq.n	80033fa <FLASH_WaitForLastOperation+0x2e>
 80033ea:	f7ff f937 	bl	800265c <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d201      	bcs.n	80033fe <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e025      	b.n	800344a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80033fe:	4b15      	ldr	r3, [pc, #84]	; (8003454 <FLASH_WaitForLastOperation+0x88>)
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1e8      	bne.n	80033dc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800340a:	4b12      	ldr	r3, [pc, #72]	; (8003454 <FLASH_WaitForLastOperation+0x88>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f003 0320 	and.w	r3, r3, #32
 8003412:	2b00      	cmp	r3, #0
 8003414:	d002      	beq.n	800341c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003416:	4b0f      	ldr	r3, [pc, #60]	; (8003454 <FLASH_WaitForLastOperation+0x88>)
 8003418:	2220      	movs	r2, #32
 800341a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800341c:	4b0d      	ldr	r3, [pc, #52]	; (8003454 <FLASH_WaitForLastOperation+0x88>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f003 0310 	and.w	r3, r3, #16
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10b      	bne.n	8003440 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003428:	4b0a      	ldr	r3, [pc, #40]	; (8003454 <FLASH_WaitForLastOperation+0x88>)
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003430:	2b00      	cmp	r3, #0
 8003432:	d105      	bne.n	8003440 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003434:	4b07      	ldr	r3, [pc, #28]	; (8003454 <FLASH_WaitForLastOperation+0x88>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800343c:	2b00      	cmp	r3, #0
 800343e:	d003      	beq.n	8003448 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003440:	f000 f80a 	bl	8003458 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40022000 	.word	0x40022000

08003458 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800345e:	2300      	movs	r3, #0
 8003460:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003462:	4b23      	ldr	r3, [pc, #140]	; (80034f0 <FLASH_SetErrorCode+0x98>)
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	f003 0310 	and.w	r3, r3, #16
 800346a:	2b00      	cmp	r3, #0
 800346c:	d009      	beq.n	8003482 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800346e:	4b21      	ldr	r3, [pc, #132]	; (80034f4 <FLASH_SetErrorCode+0x9c>)
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	f043 0302 	orr.w	r3, r3, #2
 8003476:	4a1f      	ldr	r2, [pc, #124]	; (80034f4 <FLASH_SetErrorCode+0x9c>)
 8003478:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f043 0310 	orr.w	r3, r3, #16
 8003480:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003482:	4b1b      	ldr	r3, [pc, #108]	; (80034f0 <FLASH_SetErrorCode+0x98>)
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f003 0304 	and.w	r3, r3, #4
 800348a:	2b00      	cmp	r3, #0
 800348c:	d009      	beq.n	80034a2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800348e:	4b19      	ldr	r3, [pc, #100]	; (80034f4 <FLASH_SetErrorCode+0x9c>)
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	f043 0301 	orr.w	r3, r3, #1
 8003496:	4a17      	ldr	r2, [pc, #92]	; (80034f4 <FLASH_SetErrorCode+0x9c>)
 8003498:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f043 0304 	orr.w	r3, r3, #4
 80034a0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80034a2:	4b13      	ldr	r3, [pc, #76]	; (80034f0 <FLASH_SetErrorCode+0x98>)
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00b      	beq.n	80034c6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80034ae:	4b11      	ldr	r3, [pc, #68]	; (80034f4 <FLASH_SetErrorCode+0x9c>)
 80034b0:	69db      	ldr	r3, [r3, #28]
 80034b2:	f043 0304 	orr.w	r3, r3, #4
 80034b6:	4a0f      	ldr	r2, [pc, #60]	; (80034f4 <FLASH_SetErrorCode+0x9c>)
 80034b8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80034ba:	4b0d      	ldr	r3, [pc, #52]	; (80034f0 <FLASH_SetErrorCode+0x98>)
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	4a0c      	ldr	r2, [pc, #48]	; (80034f0 <FLASH_SetErrorCode+0x98>)
 80034c0:	f023 0301 	bic.w	r3, r3, #1
 80034c4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f240 1201 	movw	r2, #257	; 0x101
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d106      	bne.n	80034de <FLASH_SetErrorCode+0x86>
 80034d0:	4b07      	ldr	r3, [pc, #28]	; (80034f0 <FLASH_SetErrorCode+0x98>)
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	4a06      	ldr	r2, [pc, #24]	; (80034f0 <FLASH_SetErrorCode+0x98>)
 80034d6:	f023 0301 	bic.w	r3, r3, #1
 80034da:	61d3      	str	r3, [r2, #28]
}  
 80034dc:	e002      	b.n	80034e4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80034de:	4a04      	ldr	r2, [pc, #16]	; (80034f0 <FLASH_SetErrorCode+0x98>)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	60d3      	str	r3, [r2, #12]
}  
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bc80      	pop	{r7}
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40022000 	.word	0x40022000
 80034f4:	200009c0 	.word	0x200009c0

080034f8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003506:	2300      	movs	r3, #0
 8003508:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800350a:	4b2f      	ldr	r3, [pc, #188]	; (80035c8 <HAL_FLASHEx_Erase+0xd0>)
 800350c:	7e1b      	ldrb	r3, [r3, #24]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d101      	bne.n	8003516 <HAL_FLASHEx_Erase+0x1e>
 8003512:	2302      	movs	r3, #2
 8003514:	e053      	b.n	80035be <HAL_FLASHEx_Erase+0xc6>
 8003516:	4b2c      	ldr	r3, [pc, #176]	; (80035c8 <HAL_FLASHEx_Erase+0xd0>)
 8003518:	2201      	movs	r2, #1
 800351a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2b02      	cmp	r3, #2
 8003522:	d116      	bne.n	8003552 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003524:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003528:	f7ff ff50 	bl	80033cc <FLASH_WaitForLastOperation>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d141      	bne.n	80035b6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003532:	2001      	movs	r0, #1
 8003534:	f000 f84c 	bl	80035d0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003538:	f24c 3050 	movw	r0, #50000	; 0xc350
 800353c:	f7ff ff46 	bl	80033cc <FLASH_WaitForLastOperation>
 8003540:	4603      	mov	r3, r0
 8003542:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003544:	4b21      	ldr	r3, [pc, #132]	; (80035cc <HAL_FLASHEx_Erase+0xd4>)
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	4a20      	ldr	r2, [pc, #128]	; (80035cc <HAL_FLASHEx_Erase+0xd4>)
 800354a:	f023 0304 	bic.w	r3, r3, #4
 800354e:	6113      	str	r3, [r2, #16]
 8003550:	e031      	b.n	80035b6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003552:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003556:	f7ff ff39 	bl	80033cc <FLASH_WaitForLastOperation>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d12a      	bne.n	80035b6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	f04f 32ff 	mov.w	r2, #4294967295
 8003566:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	60bb      	str	r3, [r7, #8]
 800356e:	e019      	b.n	80035a4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003570:	68b8      	ldr	r0, [r7, #8]
 8003572:	f000 f849 	bl	8003608 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003576:	f24c 3050 	movw	r0, #50000	; 0xc350
 800357a:	f7ff ff27 	bl	80033cc <FLASH_WaitForLastOperation>
 800357e:	4603      	mov	r3, r0
 8003580:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003582:	4b12      	ldr	r3, [pc, #72]	; (80035cc <HAL_FLASHEx_Erase+0xd4>)
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	4a11      	ldr	r2, [pc, #68]	; (80035cc <HAL_FLASHEx_Erase+0xd4>)
 8003588:	f023 0302 	bic.w	r3, r3, #2
 800358c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800358e:	7bfb      	ldrb	r3, [r7, #15]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d003      	beq.n	800359c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	68ba      	ldr	r2, [r7, #8]
 8003598:	601a      	str	r2, [r3, #0]
            break;
 800359a:	e00c      	b.n	80035b6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035a2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	029a      	lsls	r2, r3, #10
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80035b0:	68ba      	ldr	r2, [r7, #8]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d3dc      	bcc.n	8003570 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80035b6:	4b04      	ldr	r3, [pc, #16]	; (80035c8 <HAL_FLASHEx_Erase+0xd0>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	761a      	strb	r2, [r3, #24]

  return status;
 80035bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3710      	adds	r7, #16
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	200009c0 	.word	0x200009c0
 80035cc:	40022000 	.word	0x40022000

080035d0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80035d8:	4b09      	ldr	r3, [pc, #36]	; (8003600 <FLASH_MassErase+0x30>)
 80035da:	2200      	movs	r2, #0
 80035dc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80035de:	4b09      	ldr	r3, [pc, #36]	; (8003604 <FLASH_MassErase+0x34>)
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	4a08      	ldr	r2, [pc, #32]	; (8003604 <FLASH_MassErase+0x34>)
 80035e4:	f043 0304 	orr.w	r3, r3, #4
 80035e8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80035ea:	4b06      	ldr	r3, [pc, #24]	; (8003604 <FLASH_MassErase+0x34>)
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	4a05      	ldr	r2, [pc, #20]	; (8003604 <FLASH_MassErase+0x34>)
 80035f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035f4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr
 8003600:	200009c0 	.word	0x200009c0
 8003604:	40022000 	.word	0x40022000

08003608 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003610:	4b0b      	ldr	r3, [pc, #44]	; (8003640 <FLASH_PageErase+0x38>)
 8003612:	2200      	movs	r2, #0
 8003614:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003616:	4b0b      	ldr	r3, [pc, #44]	; (8003644 <FLASH_PageErase+0x3c>)
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	4a0a      	ldr	r2, [pc, #40]	; (8003644 <FLASH_PageErase+0x3c>)
 800361c:	f043 0302 	orr.w	r3, r3, #2
 8003620:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003622:	4a08      	ldr	r2, [pc, #32]	; (8003644 <FLASH_PageErase+0x3c>)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003628:	4b06      	ldr	r3, [pc, #24]	; (8003644 <FLASH_PageErase+0x3c>)
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	4a05      	ldr	r2, [pc, #20]	; (8003644 <FLASH_PageErase+0x3c>)
 800362e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003632:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	bc80      	pop	{r7}
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	200009c0 	.word	0x200009c0
 8003644:	40022000 	.word	0x40022000

08003648 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003648:	b480      	push	{r7}
 800364a:	b08b      	sub	sp, #44	; 0x2c
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003652:	2300      	movs	r3, #0
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003656:	2300      	movs	r3, #0
 8003658:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800365a:	e169      	b.n	8003930 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800365c:	2201      	movs	r2, #1
 800365e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	69fa      	ldr	r2, [r7, #28]
 800366c:	4013      	ands	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	429a      	cmp	r2, r3
 8003676:	f040 8158 	bne.w	800392a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	4a9a      	ldr	r2, [pc, #616]	; (80038e8 <HAL_GPIO_Init+0x2a0>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d05e      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 8003684:	4a98      	ldr	r2, [pc, #608]	; (80038e8 <HAL_GPIO_Init+0x2a0>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d875      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 800368a:	4a98      	ldr	r2, [pc, #608]	; (80038ec <HAL_GPIO_Init+0x2a4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d058      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 8003690:	4a96      	ldr	r2, [pc, #600]	; (80038ec <HAL_GPIO_Init+0x2a4>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d86f      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 8003696:	4a96      	ldr	r2, [pc, #600]	; (80038f0 <HAL_GPIO_Init+0x2a8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d052      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 800369c:	4a94      	ldr	r2, [pc, #592]	; (80038f0 <HAL_GPIO_Init+0x2a8>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d869      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 80036a2:	4a94      	ldr	r2, [pc, #592]	; (80038f4 <HAL_GPIO_Init+0x2ac>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d04c      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 80036a8:	4a92      	ldr	r2, [pc, #584]	; (80038f4 <HAL_GPIO_Init+0x2ac>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d863      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 80036ae:	4a92      	ldr	r2, [pc, #584]	; (80038f8 <HAL_GPIO_Init+0x2b0>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d046      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
 80036b4:	4a90      	ldr	r2, [pc, #576]	; (80038f8 <HAL_GPIO_Init+0x2b0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d85d      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 80036ba:	2b12      	cmp	r3, #18
 80036bc:	d82a      	bhi.n	8003714 <HAL_GPIO_Init+0xcc>
 80036be:	2b12      	cmp	r3, #18
 80036c0:	d859      	bhi.n	8003776 <HAL_GPIO_Init+0x12e>
 80036c2:	a201      	add	r2, pc, #4	; (adr r2, 80036c8 <HAL_GPIO_Init+0x80>)
 80036c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c8:	08003743 	.word	0x08003743
 80036cc:	0800371d 	.word	0x0800371d
 80036d0:	0800372f 	.word	0x0800372f
 80036d4:	08003771 	.word	0x08003771
 80036d8:	08003777 	.word	0x08003777
 80036dc:	08003777 	.word	0x08003777
 80036e0:	08003777 	.word	0x08003777
 80036e4:	08003777 	.word	0x08003777
 80036e8:	08003777 	.word	0x08003777
 80036ec:	08003777 	.word	0x08003777
 80036f0:	08003777 	.word	0x08003777
 80036f4:	08003777 	.word	0x08003777
 80036f8:	08003777 	.word	0x08003777
 80036fc:	08003777 	.word	0x08003777
 8003700:	08003777 	.word	0x08003777
 8003704:	08003777 	.word	0x08003777
 8003708:	08003777 	.word	0x08003777
 800370c:	08003725 	.word	0x08003725
 8003710:	08003739 	.word	0x08003739
 8003714:	4a79      	ldr	r2, [pc, #484]	; (80038fc <HAL_GPIO_Init+0x2b4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d013      	beq.n	8003742 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800371a:	e02c      	b.n	8003776 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	623b      	str	r3, [r7, #32]
          break;
 8003722:	e029      	b.n	8003778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	3304      	adds	r3, #4
 800372a:	623b      	str	r3, [r7, #32]
          break;
 800372c:	e024      	b.n	8003778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	3308      	adds	r3, #8
 8003734:	623b      	str	r3, [r7, #32]
          break;
 8003736:	e01f      	b.n	8003778 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	330c      	adds	r3, #12
 800373e:	623b      	str	r3, [r7, #32]
          break;
 8003740:	e01a      	b.n	8003778 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d102      	bne.n	8003750 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800374a:	2304      	movs	r3, #4
 800374c:	623b      	str	r3, [r7, #32]
          break;
 800374e:	e013      	b.n	8003778 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d105      	bne.n	8003764 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003758:	2308      	movs	r3, #8
 800375a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	69fa      	ldr	r2, [r7, #28]
 8003760:	611a      	str	r2, [r3, #16]
          break;
 8003762:	e009      	b.n	8003778 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003764:	2308      	movs	r3, #8
 8003766:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	69fa      	ldr	r2, [r7, #28]
 800376c:	615a      	str	r2, [r3, #20]
          break;
 800376e:	e003      	b.n	8003778 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003770:	2300      	movs	r3, #0
 8003772:	623b      	str	r3, [r7, #32]
          break;
 8003774:	e000      	b.n	8003778 <HAL_GPIO_Init+0x130>
          break;
 8003776:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	2bff      	cmp	r3, #255	; 0xff
 800377c:	d801      	bhi.n	8003782 <HAL_GPIO_Init+0x13a>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	e001      	b.n	8003786 <HAL_GPIO_Init+0x13e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3304      	adds	r3, #4
 8003786:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	2bff      	cmp	r3, #255	; 0xff
 800378c:	d802      	bhi.n	8003794 <HAL_GPIO_Init+0x14c>
 800378e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	e002      	b.n	800379a <HAL_GPIO_Init+0x152>
 8003794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003796:	3b08      	subs	r3, #8
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	210f      	movs	r1, #15
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	fa01 f303 	lsl.w	r3, r1, r3
 80037a8:	43db      	mvns	r3, r3
 80037aa:	401a      	ands	r2, r3
 80037ac:	6a39      	ldr	r1, [r7, #32]
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	fa01 f303 	lsl.w	r3, r1, r3
 80037b4:	431a      	orrs	r2, r3
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 80b1 	beq.w	800392a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80037c8:	4b4d      	ldr	r3, [pc, #308]	; (8003900 <HAL_GPIO_Init+0x2b8>)
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	4a4c      	ldr	r2, [pc, #304]	; (8003900 <HAL_GPIO_Init+0x2b8>)
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	6193      	str	r3, [r2, #24]
 80037d4:	4b4a      	ldr	r3, [pc, #296]	; (8003900 <HAL_GPIO_Init+0x2b8>)
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80037e0:	4a48      	ldr	r2, [pc, #288]	; (8003904 <HAL_GPIO_Init+0x2bc>)
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	089b      	lsrs	r3, r3, #2
 80037e6:	3302      	adds	r3, #2
 80037e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	220f      	movs	r2, #15
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	43db      	mvns	r3, r3
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	4013      	ands	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a40      	ldr	r2, [pc, #256]	; (8003908 <HAL_GPIO_Init+0x2c0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d013      	beq.n	8003834 <HAL_GPIO_Init+0x1ec>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a3f      	ldr	r2, [pc, #252]	; (800390c <HAL_GPIO_Init+0x2c4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00d      	beq.n	8003830 <HAL_GPIO_Init+0x1e8>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a3e      	ldr	r2, [pc, #248]	; (8003910 <HAL_GPIO_Init+0x2c8>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d007      	beq.n	800382c <HAL_GPIO_Init+0x1e4>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a3d      	ldr	r2, [pc, #244]	; (8003914 <HAL_GPIO_Init+0x2cc>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d101      	bne.n	8003828 <HAL_GPIO_Init+0x1e0>
 8003824:	2303      	movs	r3, #3
 8003826:	e006      	b.n	8003836 <HAL_GPIO_Init+0x1ee>
 8003828:	2304      	movs	r3, #4
 800382a:	e004      	b.n	8003836 <HAL_GPIO_Init+0x1ee>
 800382c:	2302      	movs	r3, #2
 800382e:	e002      	b.n	8003836 <HAL_GPIO_Init+0x1ee>
 8003830:	2301      	movs	r3, #1
 8003832:	e000      	b.n	8003836 <HAL_GPIO_Init+0x1ee>
 8003834:	2300      	movs	r3, #0
 8003836:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003838:	f002 0203 	and.w	r2, r2, #3
 800383c:	0092      	lsls	r2, r2, #2
 800383e:	4093      	lsls	r3, r2
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	4313      	orrs	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003846:	492f      	ldr	r1, [pc, #188]	; (8003904 <HAL_GPIO_Init+0x2bc>)
 8003848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384a:	089b      	lsrs	r3, r3, #2
 800384c:	3302      	adds	r3, #2
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d006      	beq.n	800386e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003860:	4b2d      	ldr	r3, [pc, #180]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	492c      	ldr	r1, [pc, #176]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	4313      	orrs	r3, r2
 800386a:	600b      	str	r3, [r1, #0]
 800386c:	e006      	b.n	800387c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800386e:	4b2a      	ldr	r3, [pc, #168]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	43db      	mvns	r3, r3
 8003876:	4928      	ldr	r1, [pc, #160]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 8003878:	4013      	ands	r3, r2
 800387a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d006      	beq.n	8003896 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003888:	4b23      	ldr	r3, [pc, #140]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	4922      	ldr	r1, [pc, #136]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	4313      	orrs	r3, r2
 8003892:	604b      	str	r3, [r1, #4]
 8003894:	e006      	b.n	80038a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003896:	4b20      	ldr	r3, [pc, #128]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	43db      	mvns	r3, r3
 800389e:	491e      	ldr	r1, [pc, #120]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 80038a0:	4013      	ands	r3, r2
 80038a2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d006      	beq.n	80038be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80038b0:	4b19      	ldr	r3, [pc, #100]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	4918      	ldr	r1, [pc, #96]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	608b      	str	r3, [r1, #8]
 80038bc:	e006      	b.n	80038cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80038be:	4b16      	ldr	r3, [pc, #88]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	43db      	mvns	r3, r3
 80038c6:	4914      	ldr	r1, [pc, #80]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d021      	beq.n	800391c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80038d8:	4b0f      	ldr	r3, [pc, #60]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	490e      	ldr	r1, [pc, #56]	; (8003918 <HAL_GPIO_Init+0x2d0>)
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60cb      	str	r3, [r1, #12]
 80038e4:	e021      	b.n	800392a <HAL_GPIO_Init+0x2e2>
 80038e6:	bf00      	nop
 80038e8:	10320000 	.word	0x10320000
 80038ec:	10310000 	.word	0x10310000
 80038f0:	10220000 	.word	0x10220000
 80038f4:	10210000 	.word	0x10210000
 80038f8:	10120000 	.word	0x10120000
 80038fc:	10110000 	.word	0x10110000
 8003900:	40021000 	.word	0x40021000
 8003904:	40010000 	.word	0x40010000
 8003908:	40010800 	.word	0x40010800
 800390c:	40010c00 	.word	0x40010c00
 8003910:	40011000 	.word	0x40011000
 8003914:	40011400 	.word	0x40011400
 8003918:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800391c:	4b0b      	ldr	r3, [pc, #44]	; (800394c <HAL_GPIO_Init+0x304>)
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	43db      	mvns	r3, r3
 8003924:	4909      	ldr	r1, [pc, #36]	; (800394c <HAL_GPIO_Init+0x304>)
 8003926:	4013      	ands	r3, r2
 8003928:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800392a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392c:	3301      	adds	r3, #1
 800392e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003936:	fa22 f303 	lsr.w	r3, r2, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	f47f ae8e 	bne.w	800365c <HAL_GPIO_Init+0x14>
  }
}
 8003940:	bf00      	nop
 8003942:	bf00      	nop
 8003944:	372c      	adds	r7, #44	; 0x2c
 8003946:	46bd      	mov	sp, r7
 8003948:	bc80      	pop	{r7}
 800394a:	4770      	bx	lr
 800394c:	40010400 	.word	0x40010400

08003950 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	887b      	ldrh	r3, [r7, #2]
 8003962:	4013      	ands	r3, r2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d002      	beq.n	800396e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003968:	2301      	movs	r3, #1
 800396a:	73fb      	strb	r3, [r7, #15]
 800396c:	e001      	b.n	8003972 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800396e:	2300      	movs	r3, #0
 8003970:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003972:	7bfb      	ldrb	r3, [r7, #15]
}
 8003974:	4618      	mov	r0, r3
 8003976:	3714      	adds	r7, #20
 8003978:	46bd      	mov	sp, r7
 800397a:	bc80      	pop	{r7}
 800397c:	4770      	bx	lr

0800397e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800397e:	b480      	push	{r7}
 8003980:	b083      	sub	sp, #12
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
 8003986:	460b      	mov	r3, r1
 8003988:	807b      	strh	r3, [r7, #2]
 800398a:	4613      	mov	r3, r2
 800398c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800398e:	787b      	ldrb	r3, [r7, #1]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d003      	beq.n	800399c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003994:	887a      	ldrh	r2, [r7, #2]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800399a:	e003      	b.n	80039a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800399c:	887b      	ldrh	r3, [r7, #2]
 800399e:	041a      	lsls	r2, r3, #16
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	611a      	str	r2, [r3, #16]
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bc80      	pop	{r7}
 80039ac:	4770      	bx	lr
	...

080039b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	4603      	mov	r3, r0
 80039b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80039ba:	4b08      	ldr	r3, [pc, #32]	; (80039dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039bc:	695a      	ldr	r2, [r3, #20]
 80039be:	88fb      	ldrh	r3, [r7, #6]
 80039c0:	4013      	ands	r3, r2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d006      	beq.n	80039d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80039c6:	4a05      	ldr	r2, [pc, #20]	; (80039dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039c8:	88fb      	ldrh	r3, [r7, #6]
 80039ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80039cc:	88fb      	ldrh	r3, [r7, #6]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fd f9c6 	bl	8000d60 <HAL_GPIO_EXTI_Callback>
  }
}
 80039d4:	bf00      	nop
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40010400 	.word	0x40010400

080039e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80039e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039e2:	b08b      	sub	sp, #44	; 0x2c
 80039e4:	af06      	add	r7, sp, #24
 80039e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e0fd      	b.n	8003bee <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d106      	bne.n	8003a0c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f006 ff0a 	bl	800a820 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2203      	movs	r2, #3
 8003a10:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f003 f8dd 	bl	8006bd8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	603b      	str	r3, [r7, #0]
 8003a24:	687e      	ldr	r6, [r7, #4]
 8003a26:	466d      	mov	r5, sp
 8003a28:	f106 0410 	add.w	r4, r6, #16
 8003a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a30:	6823      	ldr	r3, [r4, #0]
 8003a32:	602b      	str	r3, [r5, #0]
 8003a34:	1d33      	adds	r3, r6, #4
 8003a36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a38:	6838      	ldr	r0, [r7, #0]
 8003a3a:	f003 f8a7 	bl	8006b8c <USB_CoreInit>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d005      	beq.n	8003a50 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2202      	movs	r2, #2
 8003a48:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e0ce      	b.n	8003bee <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2100      	movs	r1, #0
 8003a56:	4618      	mov	r0, r3
 8003a58:	f003 f8d8 	bl	8006c0c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	73fb      	strb	r3, [r7, #15]
 8003a60:	e04c      	b.n	8003afc <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
 8003a64:	6879      	ldr	r1, [r7, #4]
 8003a66:	1c5a      	adds	r2, r3, #1
 8003a68:	4613      	mov	r3, r2
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	4413      	add	r3, r2
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	440b      	add	r3, r1
 8003a72:	3301      	adds	r3, #1
 8003a74:	2201      	movs	r2, #1
 8003a76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	1c5a      	adds	r2, r3, #1
 8003a7e:	4613      	mov	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4413      	add	r3, r2
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	440b      	add	r3, r1
 8003a88:	7bfa      	ldrb	r2, [r7, #15]
 8003a8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a8c:	7bfa      	ldrb	r2, [r7, #15]
 8003a8e:	7bfb      	ldrb	r3, [r7, #15]
 8003a90:	b298      	uxth	r0, r3
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	4613      	mov	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4413      	add	r3, r2
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	440b      	add	r3, r1
 8003a9e:	3336      	adds	r3, #54	; 0x36
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	6879      	ldr	r1, [r7, #4]
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	4613      	mov	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	4413      	add	r3, r2
 8003ab0:	00db      	lsls	r3, r3, #3
 8003ab2:	440b      	add	r3, r1
 8003ab4:	3303      	adds	r3, #3
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003aba:	7bfa      	ldrb	r2, [r7, #15]
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	4413      	add	r3, r2
 8003ac4:	00db      	lsls	r3, r3, #3
 8003ac6:	440b      	add	r3, r1
 8003ac8:	3338      	adds	r3, #56	; 0x38
 8003aca:	2200      	movs	r2, #0
 8003acc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ace:	7bfa      	ldrb	r2, [r7, #15]
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4413      	add	r3, r2
 8003ad8:	00db      	lsls	r3, r3, #3
 8003ada:	440b      	add	r3, r1
 8003adc:	333c      	adds	r3, #60	; 0x3c
 8003ade:	2200      	movs	r2, #0
 8003ae0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003ae2:	7bfa      	ldrb	r2, [r7, #15]
 8003ae4:	6879      	ldr	r1, [r7, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	4413      	add	r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	440b      	add	r3, r1
 8003af0:	3340      	adds	r3, #64	; 0x40
 8003af2:	2200      	movs	r2, #0
 8003af4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
 8003af8:	3301      	adds	r3, #1
 8003afa:	73fb      	strb	r3, [r7, #15]
 8003afc:	7bfa      	ldrb	r2, [r7, #15]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d3ad      	bcc.n	8003a62 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b06:	2300      	movs	r3, #0
 8003b08:	73fb      	strb	r3, [r7, #15]
 8003b0a:	e044      	b.n	8003b96 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b0c:	7bfa      	ldrb	r2, [r7, #15]
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	4613      	mov	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4413      	add	r3, r2
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	440b      	add	r3, r1
 8003b1a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003b1e:	2200      	movs	r2, #0
 8003b20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b22:	7bfa      	ldrb	r2, [r7, #15]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	4413      	add	r3, r2
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	440b      	add	r3, r1
 8003b30:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003b34:	7bfa      	ldrb	r2, [r7, #15]
 8003b36:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003b38:	7bfa      	ldrb	r2, [r7, #15]
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4413      	add	r3, r2
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	440b      	add	r3, r1
 8003b46:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003b4e:	7bfa      	ldrb	r2, [r7, #15]
 8003b50:	6879      	ldr	r1, [r7, #4]
 8003b52:	4613      	mov	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4413      	add	r3, r2
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	440b      	add	r3, r1
 8003b5c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b64:	7bfa      	ldrb	r2, [r7, #15]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	440b      	add	r3, r1
 8003b72:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003b76:	2200      	movs	r2, #0
 8003b78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b7a:	7bfa      	ldrb	r2, [r7, #15]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4413      	add	r3, r2
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	440b      	add	r3, r1
 8003b88:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b90:	7bfb      	ldrb	r3, [r7, #15]
 8003b92:	3301      	adds	r3, #1
 8003b94:	73fb      	strb	r3, [r7, #15]
 8003b96:	7bfa      	ldrb	r2, [r7, #15]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d3b5      	bcc.n	8003b0c <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	603b      	str	r3, [r7, #0]
 8003ba6:	687e      	ldr	r6, [r7, #4]
 8003ba8:	466d      	mov	r5, sp
 8003baa:	f106 0410 	add.w	r4, r6, #16
 8003bae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	602b      	str	r3, [r5, #0]
 8003bb6:	1d33      	adds	r3, r6, #4
 8003bb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bba:	6838      	ldr	r0, [r7, #0]
 8003bbc:	f003 f832 	bl	8006c24 <USB_DevInit>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d005      	beq.n	8003bd2 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2202      	movs	r2, #2
 8003bca:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e00d      	b.n	8003bee <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4618      	mov	r0, r3
 8003be8:	f004 ffcc 	bl	8008b84 <USB_DevDisconnect>

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003bf6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b082      	sub	sp, #8
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d101      	bne.n	8003c0c <HAL_PCD_Start+0x16>
 8003c08:	2302      	movs	r3, #2
 8003c0a:	e016      	b.n	8003c3a <HAL_PCD_Start+0x44>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f002 ffc7 	bl	8006bac <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003c1e:	2101      	movs	r1, #1
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f007 f870 	bl	800ad06 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f004 ffa0 	bl	8008b70 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b088      	sub	sp, #32
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f004 ffa2 	bl	8008b98 <USB_ReadInterrupts>
 8003c54:	4603      	mov	r3, r0
 8003c56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c5e:	d102      	bne.n	8003c66 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f000 fb61 	bl	8004328 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f004 ff94 	bl	8008b98 <USB_ReadInterrupts>
 8003c70:	4603      	mov	r3, r0
 8003c72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c7a:	d112      	bne.n	8003ca2 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c8e:	b292      	uxth	r2, r2
 8003c90:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f006 fe3e 	bl	800a916 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 f925 	bl	8003eec <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f004 ff76 	bl	8008b98 <USB_ReadInterrupts>
 8003cac:	4603      	mov	r3, r0
 8003cae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cb6:	d10b      	bne.n	8003cd0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003cca:	b292      	uxth	r2, r2
 8003ccc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f004 ff5f 	bl	8008b98 <USB_ReadInterrupts>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ce0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ce4:	d10b      	bne.n	8003cfe <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cf8:	b292      	uxth	r2, r2
 8003cfa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f004 ff48 	bl	8008b98 <USB_ReadInterrupts>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d12:	d126      	bne.n	8003d62 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 0204 	bic.w	r2, r2, #4
 8003d26:	b292      	uxth	r2, r2
 8003d28:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0208 	bic.w	r2, r2, #8
 8003d3e:	b292      	uxth	r2, r2
 8003d40:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f006 fe1f 	bl	800a988 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d5c:	b292      	uxth	r2, r2
 8003d5e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f004 ff16 	bl	8008b98 <USB_ReadInterrupts>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d76:	f040 8084 	bne.w	8003e82 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	77fb      	strb	r3, [r7, #31]
 8003d7e:	e011      	b.n	8003da4 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	461a      	mov	r2, r3
 8003d86:	7ffb      	ldrb	r3, [r7, #31]
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	441a      	add	r2, r3
 8003d8c:	7ffb      	ldrb	r3, [r7, #31]
 8003d8e:	8812      	ldrh	r2, [r2, #0]
 8003d90:	b292      	uxth	r2, r2
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	f107 0120 	add.w	r1, r7, #32
 8003d98:	440b      	add	r3, r1
 8003d9a:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8003d9e:	7ffb      	ldrb	r3, [r7, #31]
 8003da0:	3301      	adds	r3, #1
 8003da2:	77fb      	strb	r3, [r7, #31]
 8003da4:	7ffb      	ldrb	r3, [r7, #31]
 8003da6:	2b07      	cmp	r3, #7
 8003da8:	d9ea      	bls.n	8003d80 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f042 0201 	orr.w	r2, r2, #1
 8003dbc:	b292      	uxth	r2, r2
 8003dbe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 0201 	bic.w	r2, r2, #1
 8003dd4:	b292      	uxth	r2, r2
 8003dd6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003dda:	bf00      	nop
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0f6      	beq.n	8003ddc <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e00:	b292      	uxth	r2, r2
 8003e02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003e06:	2300      	movs	r3, #0
 8003e08:	77fb      	strb	r3, [r7, #31]
 8003e0a:	e010      	b.n	8003e2e <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003e0c:	7ffb      	ldrb	r3, [r7, #31]
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	6812      	ldr	r2, [r2, #0]
 8003e12:	4611      	mov	r1, r2
 8003e14:	7ffa      	ldrb	r2, [r7, #31]
 8003e16:	0092      	lsls	r2, r2, #2
 8003e18:	440a      	add	r2, r1
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	f107 0120 	add.w	r1, r7, #32
 8003e20:	440b      	add	r3, r1
 8003e22:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003e26:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003e28:	7ffb      	ldrb	r3, [r7, #31]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	77fb      	strb	r3, [r7, #31]
 8003e2e:	7ffb      	ldrb	r3, [r7, #31]
 8003e30:	2b07      	cmp	r3, #7
 8003e32:	d9eb      	bls.n	8003e0c <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0208 	orr.w	r2, r2, #8
 8003e46:	b292      	uxth	r2, r2
 8003e48:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e5e:	b292      	uxth	r2, r2
 8003e60:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f042 0204 	orr.w	r2, r2, #4
 8003e76:	b292      	uxth	r2, r2
 8003e78:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f006 fd69 	bl	800a954 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f004 fe86 	bl	8008b98 <USB_ReadInterrupts>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e96:	d10e      	bne.n	8003eb6 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003eaa:	b292      	uxth	r2, r2
 8003eac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f006 fd22 	bl	800a8fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f004 fe6c 	bl	8008b98 <USB_ReadInterrupts>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eca:	d10b      	bne.n	8003ee4 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ede:	b292      	uxth	r2, r2
 8003ee0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8003ee4:	bf00      	nop
 8003ee6:	3720      	adds	r7, #32
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d101      	bne.n	8003f06 <HAL_PCD_SetAddress+0x1a>
 8003f02:	2302      	movs	r3, #2
 8003f04:	e013      	b.n	8003f2e <HAL_PCD_SetAddress+0x42>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	78fa      	ldrb	r2, [r7, #3]
 8003f12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	78fa      	ldrb	r2, [r7, #3]
 8003f1c:	4611      	mov	r1, r2
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f004 fe13 	bl	8008b4a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b084      	sub	sp, #16
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
 8003f3e:	4608      	mov	r0, r1
 8003f40:	4611      	mov	r1, r2
 8003f42:	461a      	mov	r2, r3
 8003f44:	4603      	mov	r3, r0
 8003f46:	70fb      	strb	r3, [r7, #3]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	803b      	strh	r3, [r7, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f50:	2300      	movs	r3, #0
 8003f52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	da0e      	bge.n	8003f7a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f5c:	78fb      	ldrb	r3, [r7, #3]
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	1c5a      	adds	r2, r3, #1
 8003f64:	4613      	mov	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4413      	add	r3, r2
 8003f6a:	00db      	lsls	r3, r3, #3
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	4413      	add	r3, r2
 8003f70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2201      	movs	r2, #1
 8003f76:	705a      	strb	r2, [r3, #1]
 8003f78:	e00e      	b.n	8003f98 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f7a:	78fb      	ldrb	r3, [r7, #3]
 8003f7c:	f003 0207 	and.w	r2, r3, #7
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	4413      	add	r3, r2
 8003f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003f98:	78fb      	ldrb	r3, [r7, #3]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	b2da      	uxtb	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003fa4:	883a      	ldrh	r2, [r7, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	78ba      	ldrb	r2, [r7, #2]
 8003fae:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	785b      	ldrb	r3, [r3, #1]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d004      	beq.n	8003fc2 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	b29a      	uxth	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003fc2:	78bb      	ldrb	r3, [r7, #2]
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d102      	bne.n	8003fce <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d101      	bne.n	8003fdc <HAL_PCD_EP_Open+0xa6>
 8003fd8:	2302      	movs	r3, #2
 8003fda:	e00e      	b.n	8003ffa <HAL_PCD_EP_Open+0xc4>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68f9      	ldr	r1, [r7, #12]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f002 fe3a 	bl	8006c64 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003ff8:	7afb      	ldrb	r3, [r7, #11]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b084      	sub	sp, #16
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	460b      	mov	r3, r1
 800400c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800400e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004012:	2b00      	cmp	r3, #0
 8004014:	da0e      	bge.n	8004034 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004016:	78fb      	ldrb	r3, [r7, #3]
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	1c5a      	adds	r2, r3, #1
 800401e:	4613      	mov	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4413      	add	r3, r2
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	4413      	add	r3, r2
 800402a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2201      	movs	r2, #1
 8004030:	705a      	strb	r2, [r3, #1]
 8004032:	e00e      	b.n	8004052 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004034:	78fb      	ldrb	r3, [r7, #3]
 8004036:	f003 0207 	and.w	r2, r3, #7
 800403a:	4613      	mov	r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	4413      	add	r3, r2
 8004040:	00db      	lsls	r3, r3, #3
 8004042:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	4413      	add	r3, r2
 800404a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004052:	78fb      	ldrb	r3, [r7, #3]
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	b2da      	uxtb	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004064:	2b01      	cmp	r3, #1
 8004066:	d101      	bne.n	800406c <HAL_PCD_EP_Close+0x6a>
 8004068:	2302      	movs	r3, #2
 800406a:	e00e      	b.n	800408a <HAL_PCD_EP_Close+0x88>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68f9      	ldr	r1, [r7, #12]
 800407a:	4618      	mov	r0, r3
 800407c:	f003 f95c 	bl	8007338 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b086      	sub	sp, #24
 8004096:	af00      	add	r7, sp, #0
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	607a      	str	r2, [r7, #4]
 800409c:	603b      	str	r3, [r7, #0]
 800409e:	460b      	mov	r3, r1
 80040a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040a2:	7afb      	ldrb	r3, [r7, #11]
 80040a4:	f003 0207 	and.w	r2, r3, #7
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80040b4:	68fa      	ldr	r2, [r7, #12]
 80040b6:	4413      	add	r3, r2
 80040b8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2200      	movs	r2, #0
 80040ca:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	2200      	movs	r2, #0
 80040d0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040d2:	7afb      	ldrb	r3, [r7, #11]
 80040d4:	f003 0307 	and.w	r3, r3, #7
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80040de:	7afb      	ldrb	r3, [r7, #11]
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d106      	bne.n	80040f6 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6979      	ldr	r1, [r7, #20]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f003 fb0e 	bl	8007710 <USB_EPStartXfer>
 80040f4:	e005      	b.n	8004102 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6979      	ldr	r1, [r7, #20]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f003 fb07 	bl	8007710 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	3718      	adds	r7, #24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	460b      	mov	r3, r1
 8004116:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004118:	78fb      	ldrb	r3, [r7, #3]
 800411a:	f003 0207 	and.w	r2, r3, #7
 800411e:	6879      	ldr	r1, [r7, #4]
 8004120:	4613      	mov	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	440b      	add	r3, r1
 800412a:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800412e:	681b      	ldr	r3, [r3, #0]
}
 8004130:	4618      	mov	r0, r3
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	bc80      	pop	{r7}
 8004138:	4770      	bx	lr

0800413a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b086      	sub	sp, #24
 800413e:	af00      	add	r7, sp, #0
 8004140:	60f8      	str	r0, [r7, #12]
 8004142:	607a      	str	r2, [r7, #4]
 8004144:	603b      	str	r3, [r7, #0]
 8004146:	460b      	mov	r3, r1
 8004148:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800414a:	7afb      	ldrb	r3, [r7, #11]
 800414c:	f003 0307 	and.w	r3, r3, #7
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	4613      	mov	r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	4413      	add	r3, r2
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4413      	add	r3, r2
 800415e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2200      	movs	r2, #0
 800417e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	2201      	movs	r2, #1
 8004184:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004186:	7afb      	ldrb	r3, [r7, #11]
 8004188:	f003 0307 	and.w	r3, r3, #7
 800418c:	b2da      	uxtb	r2, r3
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004192:	7afb      	ldrb	r3, [r7, #11]
 8004194:	f003 0307 	and.w	r3, r3, #7
 8004198:	2b00      	cmp	r3, #0
 800419a:	d106      	bne.n	80041aa <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6979      	ldr	r1, [r7, #20]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f003 fab4 	bl	8007710 <USB_EPStartXfer>
 80041a8:	e005      	b.n	80041b6 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6979      	ldr	r1, [r7, #20]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f003 faad 	bl	8007710 <USB_EPStartXfer>
  }

  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3718      	adds	r7, #24
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	460b      	mov	r3, r1
 80041ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	f003 0207 	and.w	r2, r3, #7
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d901      	bls.n	80041de <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e04c      	b.n	8004278 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	da0e      	bge.n	8004204 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041e6:	78fb      	ldrb	r3, [r7, #3]
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	1c5a      	adds	r2, r3, #1
 80041ee:	4613      	mov	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	4413      	add	r3, r2
 80041f4:	00db      	lsls	r3, r3, #3
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	4413      	add	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2201      	movs	r2, #1
 8004200:	705a      	strb	r2, [r3, #1]
 8004202:	e00c      	b.n	800421e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004204:	78fa      	ldrb	r2, [r7, #3]
 8004206:	4613      	mov	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	4413      	add	r3, r2
 800420c:	00db      	lsls	r3, r3, #3
 800420e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	4413      	add	r3, r2
 8004216:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2201      	movs	r2, #1
 8004222:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004224:	78fb      	ldrb	r3, [r7, #3]
 8004226:	f003 0307 	and.w	r3, r3, #7
 800422a:	b2da      	uxtb	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004236:	2b01      	cmp	r3, #1
 8004238:	d101      	bne.n	800423e <HAL_PCD_EP_SetStall+0x7e>
 800423a:	2302      	movs	r3, #2
 800423c:	e01c      	b.n	8004278 <HAL_PCD_EP_SetStall+0xb8>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68f9      	ldr	r1, [r7, #12]
 800424c:	4618      	mov	r0, r3
 800424e:	f004 fb7f 	bl	8008950 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004252:	78fb      	ldrb	r3, [r7, #3]
 8004254:	f003 0307 	and.w	r3, r3, #7
 8004258:	2b00      	cmp	r3, #0
 800425a:	d108      	bne.n	800426e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8004266:	4619      	mov	r1, r3
 8004268:	4610      	mov	r0, r2
 800426a:	f004 fca4 	bl	8008bb6 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	460b      	mov	r3, r1
 800428a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800428c:	78fb      	ldrb	r3, [r7, #3]
 800428e:	f003 020f 	and.w	r2, r3, #15
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	429a      	cmp	r2, r3
 8004298:	d901      	bls.n	800429e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e040      	b.n	8004320 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800429e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	da0e      	bge.n	80042c4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042a6:	78fb      	ldrb	r3, [r7, #3]
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	1c5a      	adds	r2, r3, #1
 80042ae:	4613      	mov	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	4413      	add	r3, r2
 80042b4:	00db      	lsls	r3, r3, #3
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	4413      	add	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2201      	movs	r2, #1
 80042c0:	705a      	strb	r2, [r3, #1]
 80042c2:	e00e      	b.n	80042e2 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042c4:	78fb      	ldrb	r3, [r7, #3]
 80042c6:	f003 0207 	and.w	r2, r3, #7
 80042ca:	4613      	mov	r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	4413      	add	r3, r2
 80042d0:	00db      	lsls	r3, r3, #3
 80042d2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	4413      	add	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042e8:	78fb      	ldrb	r3, [r7, #3]
 80042ea:	f003 0307 	and.w	r3, r3, #7
 80042ee:	b2da      	uxtb	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d101      	bne.n	8004302 <HAL_PCD_EP_ClrStall+0x82>
 80042fe:	2302      	movs	r3, #2
 8004300:	e00e      	b.n	8004320 <HAL_PCD_EP_ClrStall+0xa0>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68f9      	ldr	r1, [r7, #12]
 8004310:	4618      	mov	r0, r3
 8004312:	f004 fb6d 	bl	80089f0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b08e      	sub	sp, #56	; 0x38
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004330:	e2df      	b.n	80048f2 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800433a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800433c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800433e:	b2db      	uxtb	r3, r3
 8004340:	f003 030f 	and.w	r3, r3, #15
 8004344:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8004348:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800434c:	2b00      	cmp	r3, #0
 800434e:	f040 8158 	bne.w	8004602 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004352:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004354:	f003 0310 	and.w	r3, r3, #16
 8004358:	2b00      	cmp	r3, #0
 800435a:	d152      	bne.n	8004402 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	881b      	ldrh	r3, [r3, #0]
 8004362:	b29b      	uxth	r3, r3
 8004364:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004368:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800436c:	81fb      	strh	r3, [r7, #14]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	89fb      	ldrh	r3, [r7, #14]
 8004374:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004378:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800437c:	b29b      	uxth	r3, r3
 800437e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	3328      	adds	r3, #40	; 0x28
 8004384:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800438e:	b29b      	uxth	r3, r3
 8004390:	461a      	mov	r2, r3
 8004392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	4413      	add	r3, r2
 800439a:	3302      	adds	r3, #2
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6812      	ldr	r2, [r2, #0]
 80043a2:	4413      	add	r3, r2
 80043a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043a8:	881b      	ldrh	r3, [r3, #0]
 80043aa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80043ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	695a      	ldr	r2, [r3, #20]
 80043b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	441a      	add	r2, r3
 80043bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043be:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80043c0:	2100      	movs	r1, #0
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f006 fa7f 	bl	800a8c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 828e 	beq.w	80048f2 <PCD_EP_ISR_Handler+0x5ca>
 80043d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f040 8289 	bne.w	80048f2 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043ec:	b2da      	uxtb	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	b292      	uxth	r2, r2
 80043f4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004400:	e277      	b.n	80048f2 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004408:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	881b      	ldrh	r3, [r3, #0]
 8004410:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004412:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004414:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004418:	2b00      	cmp	r3, #0
 800441a:	d034      	beq.n	8004486 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004424:	b29b      	uxth	r3, r3
 8004426:	461a      	mov	r2, r3
 8004428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	4413      	add	r3, r2
 8004430:	3306      	adds	r3, #6
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6812      	ldr	r2, [r2, #0]
 8004438:	4413      	add	r3, r2
 800443a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800443e:	881b      	ldrh	r3, [r3, #0]
 8004440:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004446:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6818      	ldr	r0, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8004452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004454:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004458:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800445a:	b29b      	uxth	r3, r3
 800445c:	f004 fbfb 	bl	8008c56 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	881b      	ldrh	r3, [r3, #0]
 8004466:	b29a      	uxth	r2, r3
 8004468:	f640 738f 	movw	r3, #3983	; 0xf8f
 800446c:	4013      	ands	r3, r2
 800446e:	823b      	strh	r3, [r7, #16]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	8a3a      	ldrh	r2, [r7, #16]
 8004476:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800447a:	b292      	uxth	r2, r2
 800447c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f006 f9f4 	bl	800a86c <HAL_PCD_SetupStageCallback>
 8004484:	e235      	b.n	80048f2 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004486:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800448a:	2b00      	cmp	r3, #0
 800448c:	f280 8231 	bge.w	80048f2 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	881b      	ldrh	r3, [r3, #0]
 8004496:	b29a      	uxth	r2, r3
 8004498:	f640 738f 	movw	r3, #3983	; 0xf8f
 800449c:	4013      	ands	r3, r2
 800449e:	83bb      	strh	r3, [r7, #28]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	8bba      	ldrh	r2, [r7, #28]
 80044a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80044aa:	b292      	uxth	r2, r2
 80044ac:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	461a      	mov	r2, r3
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	4413      	add	r3, r2
 80044c2:	3306      	adds	r3, #6
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6812      	ldr	r2, [r2, #0]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044d0:	881b      	ldrh	r3, [r3, #0]
 80044d2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80044da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044dc:	69db      	ldr	r3, [r3, #28]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d019      	beq.n	8004516 <PCD_EP_ISR_Handler+0x1ee>
 80044e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d015      	beq.n	8004516 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	6959      	ldr	r1, [r3, #20]
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80044f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	f004 fbab 	bl	8008c56 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004502:	695a      	ldr	r2, [r3, #20]
 8004504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004506:	69db      	ldr	r3, [r3, #28]
 8004508:	441a      	add	r2, r3
 800450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800450e:	2100      	movs	r1, #0
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f006 f9bd 	bl	800a890 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	61bb      	str	r3, [r7, #24]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004524:	b29b      	uxth	r3, r3
 8004526:	461a      	mov	r2, r3
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	4413      	add	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004534:	617b      	str	r3, [r7, #20]
 8004536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d112      	bne.n	8004564 <PCD_EP_ISR_Handler+0x23c>
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	b29b      	uxth	r3, r3
 8004544:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004548:	b29a      	uxth	r2, r3
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	801a      	strh	r2, [r3, #0]
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	b29b      	uxth	r3, r3
 8004554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800455c:	b29a      	uxth	r2, r3
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	801a      	strh	r2, [r3, #0]
 8004562:	e02f      	b.n	80045c4 <PCD_EP_ISR_Handler+0x29c>
 8004564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	2b3e      	cmp	r3, #62	; 0x3e
 800456a:	d813      	bhi.n	8004594 <PCD_EP_ISR_Handler+0x26c>
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	085b      	lsrs	r3, r3, #1
 8004572:	633b      	str	r3, [r7, #48]	; 0x30
 8004574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	d002      	beq.n	8004586 <PCD_EP_ISR_Handler+0x25e>
 8004580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004582:	3301      	adds	r3, #1
 8004584:	633b      	str	r3, [r7, #48]	; 0x30
 8004586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004588:	b29b      	uxth	r3, r3
 800458a:	029b      	lsls	r3, r3, #10
 800458c:	b29a      	uxth	r2, r3
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	801a      	strh	r2, [r3, #0]
 8004592:	e017      	b.n	80045c4 <PCD_EP_ISR_Handler+0x29c>
 8004594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	095b      	lsrs	r3, r3, #5
 800459a:	633b      	str	r3, [r7, #48]	; 0x30
 800459c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459e:	691b      	ldr	r3, [r3, #16]
 80045a0:	f003 031f 	and.w	r3, r3, #31
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d102      	bne.n	80045ae <PCD_EP_ISR_Handler+0x286>
 80045a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045aa:	3b01      	subs	r3, #1
 80045ac:	633b      	str	r3, [r7, #48]	; 0x30
 80045ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	029b      	lsls	r3, r3, #10
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045be:	b29a      	uxth	r2, r3
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	881b      	ldrh	r3, [r3, #0]
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045d4:	827b      	strh	r3, [r7, #18]
 80045d6:	8a7b      	ldrh	r3, [r7, #18]
 80045d8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80045dc:	827b      	strh	r3, [r7, #18]
 80045de:	8a7b      	ldrh	r3, [r7, #18]
 80045e0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80045e4:	827b      	strh	r3, [r7, #18]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	8a7b      	ldrh	r3, [r7, #18]
 80045ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80045f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80045f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	8013      	strh	r3, [r2, #0]
 8004600:	e177      	b.n	80048f2 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	461a      	mov	r2, r3
 8004608:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4413      	add	r3, r2
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004614:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004618:	2b00      	cmp	r3, #0
 800461a:	f280 80ea 	bge.w	80047f2 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	461a      	mov	r2, r3
 8004624:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4413      	add	r3, r2
 800462c:	881b      	ldrh	r3, [r3, #0]
 800462e:	b29a      	uxth	r2, r3
 8004630:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004634:	4013      	ands	r3, r2
 8004636:	853b      	strh	r3, [r7, #40]	; 0x28
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	461a      	mov	r2, r3
 800463e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	4413      	add	r3, r2
 8004646:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004648:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800464c:	b292      	uxth	r2, r2
 800464e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004650:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8004654:	4613      	mov	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	4413      	add	r3, r2
 8004664:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004668:	7b1b      	ldrb	r3, [r3, #12]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d122      	bne.n	80046b4 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004676:	b29b      	uxth	r3, r3
 8004678:	461a      	mov	r2, r3
 800467a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	00db      	lsls	r3, r3, #3
 8004680:	4413      	add	r3, r2
 8004682:	3306      	adds	r3, #6
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	6812      	ldr	r2, [r2, #0]
 800468a:	4413      	add	r3, r2
 800468c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004690:	881b      	ldrh	r3, [r3, #0]
 8004692:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004696:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8004698:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800469a:	2b00      	cmp	r3, #0
 800469c:	f000 8087 	beq.w	80047ae <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6818      	ldr	r0, [r3, #0]
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	6959      	ldr	r1, [r3, #20]
 80046a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046aa:	88da      	ldrh	r2, [r3, #6]
 80046ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80046ae:	f004 fad2 	bl	8008c56 <USB_ReadPMA>
 80046b2:	e07c      	b.n	80047ae <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80046b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b6:	78db      	ldrb	r3, [r3, #3]
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d108      	bne.n	80046ce <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80046bc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80046be:	461a      	mov	r2, r3
 80046c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f923 	bl	800490e <HAL_PCD_EP_DB_Receive>
 80046c8:	4603      	mov	r3, r0
 80046ca:	86fb      	strh	r3, [r7, #54]	; 0x36
 80046cc:	e06f      	b.n	80047ae <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	461a      	mov	r2, r3
 80046d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4413      	add	r3, r2
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	b29b      	uxth	r3, r3
 80046e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046e8:	847b      	strh	r3, [r7, #34]	; 0x22
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	461a      	mov	r2, r3
 80046f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	441a      	add	r2, r3
 80046f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80046fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80046fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004702:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004706:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800470a:	b29b      	uxth	r3, r3
 800470c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	461a      	mov	r2, r3
 8004714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004716:	781b      	ldrb	r3, [r3, #0]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4413      	add	r3, r2
 800471c:	881b      	ldrh	r3, [r3, #0]
 800471e:	b29b      	uxth	r3, r3
 8004720:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d021      	beq.n	800476c <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004730:	b29b      	uxth	r3, r3
 8004732:	461a      	mov	r2, r3
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	4413      	add	r3, r2
 800473c:	3302      	adds	r3, #2
 800473e:	005b      	lsls	r3, r3, #1
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6812      	ldr	r2, [r2, #0]
 8004744:	4413      	add	r3, r2
 8004746:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800474a:	881b      	ldrh	r3, [r3, #0]
 800474c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004750:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8004752:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004754:	2b00      	cmp	r3, #0
 8004756:	d02a      	beq.n	80047ae <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6818      	ldr	r0, [r3, #0]
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	6959      	ldr	r1, [r3, #20]
 8004760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004762:	891a      	ldrh	r2, [r3, #8]
 8004764:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004766:	f004 fa76 	bl	8008c56 <USB_ReadPMA>
 800476a:	e020      	b.n	80047ae <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004774:	b29b      	uxth	r3, r3
 8004776:	461a      	mov	r2, r3
 8004778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	4413      	add	r3, r2
 8004780:	3306      	adds	r3, #6
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	6812      	ldr	r2, [r2, #0]
 8004788:	4413      	add	r3, r2
 800478a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800478e:	881b      	ldrh	r3, [r3, #0]
 8004790:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004794:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8004796:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004798:	2b00      	cmp	r3, #0
 800479a:	d008      	beq.n	80047ae <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6818      	ldr	r0, [r3, #0]
 80047a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a2:	6959      	ldr	r1, [r3, #20]
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	895a      	ldrh	r2, [r3, #10]
 80047a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80047aa:	f004 fa54 	bl	8008c56 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	69da      	ldr	r2, [r3, #28]
 80047b2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80047b4:	441a      	add	r2, r3
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80047ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047bc:	695a      	ldr	r2, [r3, #20]
 80047be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80047c0:	441a      	add	r2, r3
 80047c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80047c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d004      	beq.n	80047d8 <PCD_EP_ISR_Handler+0x4b0>
 80047ce:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80047d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d206      	bcs.n	80047e6 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	4619      	mov	r1, r3
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f006 f856 	bl	800a890 <HAL_PCD_DataOutStageCallback>
 80047e4:	e005      	b.n	80047f2 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047ec:	4618      	mov	r0, r3
 80047ee:	f002 ff8f 	bl	8007710 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80047f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80047f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d07a      	beq.n	80048f2 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 80047fc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004800:	1c5a      	adds	r2, r3, #1
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	00db      	lsls	r3, r3, #3
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	4413      	add	r3, r2
 800480e:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	461a      	mov	r2, r3
 8004816:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4413      	add	r3, r2
 800481e:	881b      	ldrh	r3, [r3, #0]
 8004820:	b29b      	uxth	r3, r3
 8004822:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800482a:	843b      	strh	r3, [r7, #32]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	461a      	mov	r2, r3
 8004832:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	441a      	add	r2, r3
 800483a:	8c3b      	ldrh	r3, [r7, #32]
 800483c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004840:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004844:	b29b      	uxth	r3, r3
 8004846:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8004848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484a:	78db      	ldrb	r3, [r3, #3]
 800484c:	2b02      	cmp	r3, #2
 800484e:	d108      	bne.n	8004862 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004852:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8004854:	2b02      	cmp	r3, #2
 8004856:	d146      	bne.n	80048e6 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004858:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800485a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800485e:	2b00      	cmp	r3, #0
 8004860:	d141      	bne.n	80048e6 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800486a:	b29b      	uxth	r3, r3
 800486c:	461a      	mov	r2, r3
 800486e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	4413      	add	r3, r2
 8004876:	3302      	adds	r3, #2
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	6812      	ldr	r2, [r2, #0]
 800487e:	4413      	add	r3, r2
 8004880:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004884:	881b      	ldrh	r3, [r3, #0]
 8004886:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800488a:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 800488c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488e:	699a      	ldr	r2, [r3, #24]
 8004890:	8bfb      	ldrh	r3, [r7, #30]
 8004892:	429a      	cmp	r2, r3
 8004894:	d906      	bls.n	80048a4 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 8004896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004898:	699a      	ldr	r2, [r3, #24]
 800489a:	8bfb      	ldrh	r3, [r7, #30]
 800489c:	1ad2      	subs	r2, r2, r3
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a0:	619a      	str	r2, [r3, #24]
 80048a2:	e002      	b.n	80048aa <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	2200      	movs	r2, #0
 80048a8:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80048aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d106      	bne.n	80048c0 <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80048b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	4619      	mov	r1, r3
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f006 f804 	bl	800a8c6 <HAL_PCD_DataInStageCallback>
 80048be:	e018      	b.n	80048f2 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80048c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c2:	695a      	ldr	r2, [r3, #20]
 80048c4:	8bfb      	ldrh	r3, [r7, #30]
 80048c6:	441a      	add	r2, r3
 80048c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ca:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80048cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ce:	69da      	ldr	r2, [r3, #28]
 80048d0:	8bfb      	ldrh	r3, [r7, #30]
 80048d2:	441a      	add	r2, r3
 80048d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d6:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80048de:	4618      	mov	r0, r3
 80048e0:	f002 ff16 	bl	8007710 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80048e4:	e005      	b.n	80048f2 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80048e6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80048e8:	461a      	mov	r2, r3
 80048ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 f91b 	bl	8004b28 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	b21b      	sxth	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f6ff ad17 	blt.w	8004332 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3738      	adds	r7, #56	; 0x38
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b088      	sub	sp, #32
 8004912:	af00      	add	r7, sp, #0
 8004914:	60f8      	str	r0, [r7, #12]
 8004916:	60b9      	str	r1, [r7, #8]
 8004918:	4613      	mov	r3, r2
 800491a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800491c:	88fb      	ldrh	r3, [r7, #6]
 800491e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d07e      	beq.n	8004a24 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800492e:	b29b      	uxth	r3, r3
 8004930:	461a      	mov	r2, r3
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	00db      	lsls	r3, r3, #3
 8004938:	4413      	add	r3, r2
 800493a:	3302      	adds	r3, #2
 800493c:	005b      	lsls	r3, r3, #1
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	6812      	ldr	r2, [r2, #0]
 8004942:	4413      	add	r3, r2
 8004944:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004948:	881b      	ldrh	r3, [r3, #0]
 800494a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800494e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	699a      	ldr	r2, [r3, #24]
 8004954:	8b7b      	ldrh	r3, [r7, #26]
 8004956:	429a      	cmp	r2, r3
 8004958:	d306      	bcc.n	8004968 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	699a      	ldr	r2, [r3, #24]
 800495e:	8b7b      	ldrh	r3, [r7, #26]
 8004960:	1ad2      	subs	r2, r2, r3
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	619a      	str	r2, [r3, #24]
 8004966:	e002      	b.n	800496e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2200      	movs	r2, #0
 800496c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d123      	bne.n	80049be <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	461a      	mov	r2, r3
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	881b      	ldrh	r3, [r3, #0]
 8004986:	b29b      	uxth	r3, r3
 8004988:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800498c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004990:	833b      	strh	r3, [r7, #24]
 8004992:	8b3b      	ldrh	r3, [r7, #24]
 8004994:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004998:	833b      	strh	r3, [r7, #24]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	441a      	add	r2, r3
 80049a8:	8b3b      	ldrh	r3, [r7, #24]
 80049aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80049be:	88fb      	ldrh	r3, [r7, #6]
 80049c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01f      	beq.n	8004a08 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	461a      	mov	r2, r3
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	4413      	add	r3, r2
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	b29b      	uxth	r3, r3
 80049da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049e2:	82fb      	strh	r3, [r7, #22]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	461a      	mov	r2, r3
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	441a      	add	r2, r3
 80049f2:	8afb      	ldrh	r3, [r7, #22]
 80049f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a00:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004a08:	8b7b      	ldrh	r3, [r7, #26]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f000 8087 	beq.w	8004b1e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6818      	ldr	r0, [r3, #0]
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	6959      	ldr	r1, [r3, #20]
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	891a      	ldrh	r2, [r3, #8]
 8004a1c:	8b7b      	ldrh	r3, [r7, #26]
 8004a1e:	f004 f91a 	bl	8008c56 <USB_ReadPMA>
 8004a22:	e07c      	b.n	8004b1e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	461a      	mov	r2, r3
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	00db      	lsls	r3, r3, #3
 8004a36:	4413      	add	r3, r2
 8004a38:	3306      	adds	r3, #6
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	6812      	ldr	r2, [r2, #0]
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a46:	881b      	ldrh	r3, [r3, #0]
 8004a48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a4c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	699a      	ldr	r2, [r3, #24]
 8004a52:	8b7b      	ldrh	r3, [r7, #26]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d306      	bcc.n	8004a66 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	699a      	ldr	r2, [r3, #24]
 8004a5c:	8b7b      	ldrh	r3, [r7, #26]
 8004a5e:	1ad2      	subs	r2, r2, r3
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	619a      	str	r2, [r3, #24]
 8004a64:	e002      	b.n	8004a6c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d123      	bne.n	8004abc <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	461a      	mov	r2, r3
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	4413      	add	r3, r2
 8004a82:	881b      	ldrh	r3, [r3, #0]
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a8e:	83fb      	strh	r3, [r7, #30]
 8004a90:	8bfb      	ldrh	r3, [r7, #30]
 8004a92:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004a96:	83fb      	strh	r3, [r7, #30]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	441a      	add	r2, r3
 8004aa6:	8bfb      	ldrh	r3, [r7, #30]
 8004aa8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004aac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ab0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004abc:	88fb      	ldrh	r3, [r7, #6]
 8004abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d11f      	bne.n	8004b06 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	461a      	mov	r2, r3
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	881b      	ldrh	r3, [r3, #0]
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004adc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ae0:	83bb      	strh	r3, [r7, #28]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	781b      	ldrb	r3, [r3, #0]
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	441a      	add	r2, r3
 8004af0:	8bbb      	ldrh	r3, [r7, #28]
 8004af2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004af6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004afa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004afe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004b06:	8b7b      	ldrh	r3, [r7, #26]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d008      	beq.n	8004b1e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6818      	ldr	r0, [r3, #0]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	6959      	ldr	r1, [r3, #20]
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	895a      	ldrh	r2, [r3, #10]
 8004b18:	8b7b      	ldrh	r3, [r7, #26]
 8004b1a:	f004 f89c 	bl	8008c56 <USB_ReadPMA>
    }
  }

  return count;
 8004b1e:	8b7b      	ldrh	r3, [r7, #26]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3720      	adds	r7, #32
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b094      	sub	sp, #80	; 0x50
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	4613      	mov	r3, r2
 8004b34:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004b36:	88fb      	ldrh	r3, [r7, #6]
 8004b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 8138 	beq.w	8004db2 <HAL_PCD_EP_DB_Transmit+0x28a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	4413      	add	r3, r2
 8004b56:	3302      	adds	r3, #2
 8004b58:	005b      	lsls	r3, r3, #1
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	6812      	ldr	r2, [r2, #0]
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b64:	881b      	ldrh	r3, [r3, #0]
 8004b66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b6a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	699a      	ldr	r2, [r3, #24]
 8004b72:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d907      	bls.n	8004b8a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	699a      	ldr	r2, [r3, #24]
 8004b7e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004b82:	1ad2      	subs	r2, r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	619a      	str	r2, [r3, #24]
 8004b88:	e002      	b.n	8004b90 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d12c      	bne.n	8004bf2 <HAL_PCD_EP_DB_Transmit+0xca>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f005 fe91 	bl	800a8c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004ba4:	88fb      	ldrh	r3, [r7, #6]
 8004ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f000 823a 	beq.w	8005024 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	4413      	add	r3, r2
 8004bbe:	881b      	ldrh	r3, [r3, #0]
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bca:	82fb      	strh	r3, [r7, #22]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	441a      	add	r2, r3
 8004bda:	8afb      	ldrh	r3, [r7, #22]
 8004bdc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004be0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004be4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	8013      	strh	r3, [r2, #0]
 8004bf0:	e218      	b.n	8005024 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004bf2:	88fb      	ldrh	r3, [r7, #6]
 8004bf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d01f      	beq.n	8004c3c <HAL_PCD_EP_DB_Transmit+0x114>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	461a      	mov	r2, r3
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4413      	add	r3, r2
 8004c0a:	881b      	ldrh	r3, [r3, #0]
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c16:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	441a      	add	r2, r3
 8004c26:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004c28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	f040 81ee 	bne.w	8005024 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	695a      	ldr	r2, [r3, #20]
 8004c4c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004c50:	441a      	add	r2, r3
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	69da      	ldr	r2, [r3, #28]
 8004c5a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004c5e:	441a      	add	r2, r3
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	6a1a      	ldr	r2, [r3, #32]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d309      	bcc.n	8004c84 <HAL_PCD_EP_DB_Transmit+0x15c>
        {
          len = ep->maxpacket;
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	6a1a      	ldr	r2, [r3, #32]
 8004c7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c7c:	1ad2      	subs	r2, r2, r3
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	621a      	str	r2, [r3, #32]
 8004c82:	e015      	b.n	8004cb0 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else if (ep->xfer_len_db == 0U)
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d107      	bne.n	8004c9c <HAL_PCD_EP_DB_Transmit+0x174>
        {
          len = TxByteNbre;
 8004c8c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004c90:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004c9a:	e009      	b.n	8004cb0 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	6a1b      	ldr	r3, [r3, #32]
 8004ca8:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	2200      	movs	r2, #0
 8004cae:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	785b      	ldrb	r3, [r3, #1]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d155      	bne.n	8004d64 <HAL_PCD_EP_DB_Transmit+0x23c>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	61fb      	str	r3, [r7, #28]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	461a      	mov	r2, r3
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	4413      	add	r3, r2
 8004cce:	61fb      	str	r3, [r7, #28]
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	011a      	lsls	r2, r3, #4
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	4413      	add	r3, r2
 8004cda:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004cde:	61bb      	str	r3, [r7, #24]
 8004ce0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d112      	bne.n	8004d0c <HAL_PCD_EP_DB_Transmit+0x1e4>
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	881b      	ldrh	r3, [r3, #0]
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	801a      	strh	r2, [r3, #0]
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	881b      	ldrh	r3, [r3, #0]
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	801a      	strh	r2, [r3, #0]
 8004d0a:	e047      	b.n	8004d9c <HAL_PCD_EP_DB_Transmit+0x274>
 8004d0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d0e:	2b3e      	cmp	r3, #62	; 0x3e
 8004d10:	d811      	bhi.n	8004d36 <HAL_PCD_EP_DB_Transmit+0x20e>
 8004d12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d14:	085b      	lsrs	r3, r3, #1
 8004d16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_PCD_EP_DB_Transmit+0x200>
 8004d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d24:	3301      	adds	r3, #1
 8004d26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	029b      	lsls	r3, r3, #10
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	801a      	strh	r2, [r3, #0]
 8004d34:	e032      	b.n	8004d9c <HAL_PCD_EP_DB_Transmit+0x274>
 8004d36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d38:	095b      	lsrs	r3, r3, #5
 8004d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d3e:	f003 031f 	and.w	r3, r3, #31
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d102      	bne.n	8004d4c <HAL_PCD_EP_DB_Transmit+0x224>
 8004d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	029b      	lsls	r3, r3, #10
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	801a      	strh	r2, [r3, #0]
 8004d62:	e01b      	b.n	8004d9c <HAL_PCD_EP_DB_Transmit+0x274>
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	785b      	ldrb	r3, [r3, #1]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d117      	bne.n	8004d9c <HAL_PCD_EP_DB_Transmit+0x274>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	627b      	str	r3, [r7, #36]	; 0x24
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d80:	4413      	add	r3, r2
 8004d82:	627b      	str	r3, [r7, #36]	; 0x24
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	011a      	lsls	r2, r3, #4
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004d92:	623b      	str	r3, [r7, #32]
 8004d94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	6a3b      	ldr	r3, [r7, #32]
 8004d9a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6818      	ldr	r0, [r3, #0]
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	6959      	ldr	r1, [r3, #20]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	891a      	ldrh	r2, [r3, #8]
 8004da8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	f003 ff0e 	bl	8008bcc <USB_WritePMA>
 8004db0:	e138      	b.n	8005024 <HAL_PCD_EP_DB_Transmit+0x4fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	00db      	lsls	r3, r3, #3
 8004dc4:	4413      	add	r3, r2
 8004dc6:	3306      	adds	r3, #6
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	6812      	ldr	r2, [r2, #0]
 8004dce:	4413      	add	r3, r2
 8004dd0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dd4:	881b      	ldrh	r3, [r3, #0]
 8004dd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004dda:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	699a      	ldr	r2, [r3, #24]
 8004de2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d307      	bcc.n	8004dfa <HAL_PCD_EP_DB_Transmit+0x2d2>
    {
      ep->xfer_len -= TxByteNbre;
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	699a      	ldr	r2, [r3, #24]
 8004dee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004df2:	1ad2      	subs	r2, r2, r3
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	619a      	str	r2, [r3, #24]
 8004df8:	e002      	b.n	8004e00 <HAL_PCD_EP_DB_Transmit+0x2d8>
    }
    else
    {
      ep->xfer_len = 0U;
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d12e      	bne.n	8004e66 <HAL_PCD_EP_DB_Transmit+0x33e>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f005 fd59 	bl	800a8c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004e14:	88fb      	ldrh	r3, [r7, #6]
 8004e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f040 8102 	bne.w	8005024 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	461a      	mov	r2, r3
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	881b      	ldrh	r3, [r3, #0]
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e3a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	461a      	mov	r2, r3
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	441a      	add	r2, r3
 8004e4c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004e50:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e54:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	8013      	strh	r3, [r2, #0]
 8004e64:	e0de      	b.n	8005024 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004e66:	88fb      	ldrh	r3, [r7, #6]
 8004e68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d11f      	bne.n	8004eb0 <HAL_PCD_EP_DB_Transmit+0x388>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	461a      	mov	r2, r3
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	4413      	add	r3, r2
 8004e7e:	881b      	ldrh	r3, [r3, #0]
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e8a:	867b      	strh	r3, [r7, #50]	; 0x32
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	461a      	mov	r2, r3
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	441a      	add	r2, r3
 8004e9a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004e9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ea0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ea4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	f040 80b4 	bne.w	8005024 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	695a      	ldr	r2, [r3, #20]
 8004ec0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004ec4:	441a      	add	r2, r3
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	69da      	ldr	r2, [r3, #28]
 8004ece:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004ed2:	441a      	add	r2, r3
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	6a1a      	ldr	r2, [r3, #32]
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d309      	bcc.n	8004ef8 <HAL_PCD_EP_DB_Transmit+0x3d0>
        {
          len = ep->maxpacket;
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	6a1a      	ldr	r2, [r3, #32]
 8004eee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ef0:	1ad2      	subs	r2, r2, r3
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	621a      	str	r2, [r3, #32]
 8004ef6:	e015      	b.n	8004f24 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else if (ep->xfer_len_db == 0U)
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	6a1b      	ldr	r3, [r3, #32]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d107      	bne.n	8004f10 <HAL_PCD_EP_DB_Transmit+0x3e8>
        {
          len = TxByteNbre;
 8004f00:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004f04:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004f0e:	e009      	b.n	8004f24 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else
        {
          len = ep->xfer_len_db;
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	643b      	str	r3, [r7, #64]	; 0x40
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	785b      	ldrb	r3, [r3, #1]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d155      	bne.n	8004fde <HAL_PCD_EP_DB_Transmit+0x4b6>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	461a      	mov	r2, r3
 8004f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f46:	4413      	add	r3, r2
 8004f48:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	011a      	lsls	r2, r3, #4
 8004f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f52:	4413      	add	r3, r2
 8004f54:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f58:	637b      	str	r3, [r7, #52]	; 0x34
 8004f5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d112      	bne.n	8004f86 <HAL_PCD_EP_DB_Transmit+0x45e>
 8004f60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f6e:	801a      	strh	r2, [r3, #0]
 8004f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f72:	881b      	ldrh	r3, [r3, #0]
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f82:	801a      	strh	r2, [r3, #0]
 8004f84:	e044      	b.n	8005010 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004f86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f88:	2b3e      	cmp	r3, #62	; 0x3e
 8004f8a:	d811      	bhi.n	8004fb0 <HAL_PCD_EP_DB_Transmit+0x488>
 8004f8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f8e:	085b      	lsrs	r3, r3, #1
 8004f90:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f94:	f003 0301 	and.w	r3, r3, #1
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d002      	beq.n	8004fa2 <HAL_PCD_EP_DB_Transmit+0x47a>
 8004f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	029b      	lsls	r3, r3, #10
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fac:	801a      	strh	r2, [r3, #0]
 8004fae:	e02f      	b.n	8005010 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004fb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fb2:	095b      	lsrs	r3, r3, #5
 8004fb4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fb8:	f003 031f 	and.w	r3, r3, #31
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d102      	bne.n	8004fc6 <HAL_PCD_EP_DB_Transmit+0x49e>
 8004fc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	029b      	lsls	r3, r3, #10
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fd6:	b29a      	uxth	r2, r3
 8004fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fda:	801a      	strh	r2, [r3, #0]
 8004fdc:	e018      	b.n	8005010 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	785b      	ldrb	r3, [r3, #1]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d114      	bne.n	8005010 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ff4:	4413      	add	r3, r2
 8004ff6:	643b      	str	r3, [r7, #64]	; 0x40
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	011a      	lsls	r2, r3, #4
 8004ffe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005000:	4413      	add	r3, r2
 8005002:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005006:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005008:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800500a:	b29a      	uxth	r2, r3
 800500c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800500e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6818      	ldr	r0, [r3, #0]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	6959      	ldr	r1, [r3, #20]
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	895a      	ldrh	r2, [r3, #10]
 800501c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800501e:	b29b      	uxth	r3, r3
 8005020:	f003 fdd4 	bl	8008bcc <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	461a      	mov	r2, r3
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	881b      	ldrh	r3, [r3, #0]
 8005034:	b29b      	uxth	r3, r3
 8005036:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800503a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800503e:	82bb      	strh	r3, [r7, #20]
 8005040:	8abb      	ldrh	r3, [r7, #20]
 8005042:	f083 0310 	eor.w	r3, r3, #16
 8005046:	82bb      	strh	r3, [r7, #20]
 8005048:	8abb      	ldrh	r3, [r7, #20]
 800504a:	f083 0320 	eor.w	r3, r3, #32
 800504e:	82bb      	strh	r3, [r7, #20]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	461a      	mov	r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	441a      	add	r2, r3
 800505e:	8abb      	ldrh	r3, [r7, #20]
 8005060:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005064:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005068:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800506c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005070:	b29b      	uxth	r3, r3
 8005072:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3750      	adds	r7, #80	; 0x50
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800507e:	b480      	push	{r7}
 8005080:	b087      	sub	sp, #28
 8005082:	af00      	add	r7, sp, #0
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	607b      	str	r3, [r7, #4]
 8005088:	460b      	mov	r3, r1
 800508a:	817b      	strh	r3, [r7, #10]
 800508c:	4613      	mov	r3, r2
 800508e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005090:	897b      	ldrh	r3, [r7, #10]
 8005092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00b      	beq.n	80050b4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800509c:	897b      	ldrh	r3, [r7, #10]
 800509e:	f003 0307 	and.w	r3, r3, #7
 80050a2:	1c5a      	adds	r2, r3, #1
 80050a4:	4613      	mov	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	4413      	add	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]
 80050b2:	e009      	b.n	80050c8 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80050b4:	897a      	ldrh	r2, [r7, #10]
 80050b6:	4613      	mov	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4413      	add	r3, r2
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	4413      	add	r3, r2
 80050c6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80050c8:	893b      	ldrh	r3, [r7, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d107      	bne.n	80050de <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2200      	movs	r2, #0
 80050d2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	80da      	strh	r2, [r3, #6]
 80050dc:	e00b      	b.n	80050f6 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	2201      	movs	r2, #1
 80050e2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	0c1b      	lsrs	r3, r3, #16
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	371c      	adds	r7, #28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bc80      	pop	{r7}
 8005100:	4770      	bx	lr
	...

08005104 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e26c      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b00      	cmp	r3, #0
 8005120:	f000 8087 	beq.w	8005232 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005124:	4b92      	ldr	r3, [pc, #584]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f003 030c 	and.w	r3, r3, #12
 800512c:	2b04      	cmp	r3, #4
 800512e:	d00c      	beq.n	800514a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005130:	4b8f      	ldr	r3, [pc, #572]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f003 030c 	and.w	r3, r3, #12
 8005138:	2b08      	cmp	r3, #8
 800513a:	d112      	bne.n	8005162 <HAL_RCC_OscConfig+0x5e>
 800513c:	4b8c      	ldr	r3, [pc, #560]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005148:	d10b      	bne.n	8005162 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800514a:	4b89      	ldr	r3, [pc, #548]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d06c      	beq.n	8005230 <HAL_RCC_OscConfig+0x12c>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d168      	bne.n	8005230 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e246      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800516a:	d106      	bne.n	800517a <HAL_RCC_OscConfig+0x76>
 800516c:	4b80      	ldr	r3, [pc, #512]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a7f      	ldr	r2, [pc, #508]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005172:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005176:	6013      	str	r3, [r2, #0]
 8005178:	e02e      	b.n	80051d8 <HAL_RCC_OscConfig+0xd4>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10c      	bne.n	800519c <HAL_RCC_OscConfig+0x98>
 8005182:	4b7b      	ldr	r3, [pc, #492]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a7a      	ldr	r2, [pc, #488]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005188:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	4b78      	ldr	r3, [pc, #480]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a77      	ldr	r2, [pc, #476]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005194:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	e01d      	b.n	80051d8 <HAL_RCC_OscConfig+0xd4>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051a4:	d10c      	bne.n	80051c0 <HAL_RCC_OscConfig+0xbc>
 80051a6:	4b72      	ldr	r3, [pc, #456]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a71      	ldr	r2, [pc, #452]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051b0:	6013      	str	r3, [r2, #0]
 80051b2:	4b6f      	ldr	r3, [pc, #444]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a6e      	ldr	r2, [pc, #440]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051bc:	6013      	str	r3, [r2, #0]
 80051be:	e00b      	b.n	80051d8 <HAL_RCC_OscConfig+0xd4>
 80051c0:	4b6b      	ldr	r3, [pc, #428]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a6a      	ldr	r2, [pc, #424]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051ca:	6013      	str	r3, [r2, #0]
 80051cc:	4b68      	ldr	r3, [pc, #416]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a67      	ldr	r2, [pc, #412]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d013      	beq.n	8005208 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e0:	f7fd fa3c 	bl	800265c <HAL_GetTick>
 80051e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051e6:	e008      	b.n	80051fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051e8:	f7fd fa38 	bl	800265c <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	2b64      	cmp	r3, #100	; 0x64
 80051f4:	d901      	bls.n	80051fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e1fa      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051fa:	4b5d      	ldr	r3, [pc, #372]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d0f0      	beq.n	80051e8 <HAL_RCC_OscConfig+0xe4>
 8005206:	e014      	b.n	8005232 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005208:	f7fd fa28 	bl	800265c <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005210:	f7fd fa24 	bl	800265c <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b64      	cmp	r3, #100	; 0x64
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e1e6      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005222:	4b53      	ldr	r3, [pc, #332]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f0      	bne.n	8005210 <HAL_RCC_OscConfig+0x10c>
 800522e:	e000      	b.n	8005232 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005230:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d063      	beq.n	8005306 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800523e:	4b4c      	ldr	r3, [pc, #304]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f003 030c 	and.w	r3, r3, #12
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00b      	beq.n	8005262 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800524a:	4b49      	ldr	r3, [pc, #292]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f003 030c 	and.w	r3, r3, #12
 8005252:	2b08      	cmp	r3, #8
 8005254:	d11c      	bne.n	8005290 <HAL_RCC_OscConfig+0x18c>
 8005256:	4b46      	ldr	r3, [pc, #280]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d116      	bne.n	8005290 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005262:	4b43      	ldr	r3, [pc, #268]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <HAL_RCC_OscConfig+0x176>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d001      	beq.n	800527a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e1ba      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800527a:	4b3d      	ldr	r3, [pc, #244]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	4939      	ldr	r1, [pc, #228]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 800528a:	4313      	orrs	r3, r2
 800528c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800528e:	e03a      	b.n	8005306 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d020      	beq.n	80052da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005298:	4b36      	ldr	r3, [pc, #216]	; (8005374 <HAL_RCC_OscConfig+0x270>)
 800529a:	2201      	movs	r2, #1
 800529c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800529e:	f7fd f9dd 	bl	800265c <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052a6:	f7fd f9d9 	bl	800265c <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e19b      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052b8:	4b2d      	ldr	r3, [pc, #180]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0f0      	beq.n	80052a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052c4:	4b2a      	ldr	r3, [pc, #168]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	4927      	ldr	r1, [pc, #156]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	600b      	str	r3, [r1, #0]
 80052d8:	e015      	b.n	8005306 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052da:	4b26      	ldr	r3, [pc, #152]	; (8005374 <HAL_RCC_OscConfig+0x270>)
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e0:	f7fd f9bc 	bl	800265c <HAL_GetTick>
 80052e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052e6:	e008      	b.n	80052fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052e8:	f7fd f9b8 	bl	800265c <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e17a      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052fa:	4b1d      	ldr	r3, [pc, #116]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1f0      	bne.n	80052e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b00      	cmp	r3, #0
 8005310:	d03a      	beq.n	8005388 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d019      	beq.n	800534e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800531a:	4b17      	ldr	r3, [pc, #92]	; (8005378 <HAL_RCC_OscConfig+0x274>)
 800531c:	2201      	movs	r2, #1
 800531e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005320:	f7fd f99c 	bl	800265c <HAL_GetTick>
 8005324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005326:	e008      	b.n	800533a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005328:	f7fd f998 	bl	800265c <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	2b02      	cmp	r3, #2
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e15a      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800533a:	4b0d      	ldr	r3, [pc, #52]	; (8005370 <HAL_RCC_OscConfig+0x26c>)
 800533c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d0f0      	beq.n	8005328 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005346:	2001      	movs	r0, #1
 8005348:	f000 fac4 	bl	80058d4 <RCC_Delay>
 800534c:	e01c      	b.n	8005388 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800534e:	4b0a      	ldr	r3, [pc, #40]	; (8005378 <HAL_RCC_OscConfig+0x274>)
 8005350:	2200      	movs	r2, #0
 8005352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005354:	f7fd f982 	bl	800265c <HAL_GetTick>
 8005358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800535a:	e00f      	b.n	800537c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800535c:	f7fd f97e 	bl	800265c <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	2b02      	cmp	r3, #2
 8005368:	d908      	bls.n	800537c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e140      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
 800536e:	bf00      	nop
 8005370:	40021000 	.word	0x40021000
 8005374:	42420000 	.word	0x42420000
 8005378:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800537c:	4b9e      	ldr	r3, [pc, #632]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800537e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1e9      	bne.n	800535c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	f000 80a6 	beq.w	80054e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005396:	2300      	movs	r3, #0
 8005398:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800539a:	4b97      	ldr	r3, [pc, #604]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10d      	bne.n	80053c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053a6:	4b94      	ldr	r3, [pc, #592]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	4a93      	ldr	r2, [pc, #588]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80053ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053b0:	61d3      	str	r3, [r2, #28]
 80053b2:	4b91      	ldr	r3, [pc, #580]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053ba:	60bb      	str	r3, [r7, #8]
 80053bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053be:	2301      	movs	r3, #1
 80053c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c2:	4b8e      	ldr	r3, [pc, #568]	; (80055fc <HAL_RCC_OscConfig+0x4f8>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d118      	bne.n	8005400 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053ce:	4b8b      	ldr	r3, [pc, #556]	; (80055fc <HAL_RCC_OscConfig+0x4f8>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a8a      	ldr	r2, [pc, #552]	; (80055fc <HAL_RCC_OscConfig+0x4f8>)
 80053d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053da:	f7fd f93f 	bl	800265c <HAL_GetTick>
 80053de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053e0:	e008      	b.n	80053f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053e2:	f7fd f93b 	bl	800265c <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	2b64      	cmp	r3, #100	; 0x64
 80053ee:	d901      	bls.n	80053f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e0fd      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f4:	4b81      	ldr	r3, [pc, #516]	; (80055fc <HAL_RCC_OscConfig+0x4f8>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d0f0      	beq.n	80053e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d106      	bne.n	8005416 <HAL_RCC_OscConfig+0x312>
 8005408:	4b7b      	ldr	r3, [pc, #492]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800540a:	6a1b      	ldr	r3, [r3, #32]
 800540c:	4a7a      	ldr	r2, [pc, #488]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800540e:	f043 0301 	orr.w	r3, r3, #1
 8005412:	6213      	str	r3, [r2, #32]
 8005414:	e02d      	b.n	8005472 <HAL_RCC_OscConfig+0x36e>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10c      	bne.n	8005438 <HAL_RCC_OscConfig+0x334>
 800541e:	4b76      	ldr	r3, [pc, #472]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	4a75      	ldr	r2, [pc, #468]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005424:	f023 0301 	bic.w	r3, r3, #1
 8005428:	6213      	str	r3, [r2, #32]
 800542a:	4b73      	ldr	r3, [pc, #460]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	4a72      	ldr	r2, [pc, #456]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005430:	f023 0304 	bic.w	r3, r3, #4
 8005434:	6213      	str	r3, [r2, #32]
 8005436:	e01c      	b.n	8005472 <HAL_RCC_OscConfig+0x36e>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	2b05      	cmp	r3, #5
 800543e:	d10c      	bne.n	800545a <HAL_RCC_OscConfig+0x356>
 8005440:	4b6d      	ldr	r3, [pc, #436]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	4a6c      	ldr	r2, [pc, #432]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005446:	f043 0304 	orr.w	r3, r3, #4
 800544a:	6213      	str	r3, [r2, #32]
 800544c:	4b6a      	ldr	r3, [pc, #424]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	4a69      	ldr	r2, [pc, #420]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005452:	f043 0301 	orr.w	r3, r3, #1
 8005456:	6213      	str	r3, [r2, #32]
 8005458:	e00b      	b.n	8005472 <HAL_RCC_OscConfig+0x36e>
 800545a:	4b67      	ldr	r3, [pc, #412]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	4a66      	ldr	r2, [pc, #408]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005460:	f023 0301 	bic.w	r3, r3, #1
 8005464:	6213      	str	r3, [r2, #32]
 8005466:	4b64      	ldr	r3, [pc, #400]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	4a63      	ldr	r2, [pc, #396]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800546c:	f023 0304 	bic.w	r3, r3, #4
 8005470:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d015      	beq.n	80054a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800547a:	f7fd f8ef 	bl	800265c <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005480:	e00a      	b.n	8005498 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005482:	f7fd f8eb 	bl	800265c <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005490:	4293      	cmp	r3, r2
 8005492:	d901      	bls.n	8005498 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e0ab      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005498:	4b57      	ldr	r3, [pc, #348]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0ee      	beq.n	8005482 <HAL_RCC_OscConfig+0x37e>
 80054a4:	e014      	b.n	80054d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a6:	f7fd f8d9 	bl	800265c <HAL_GetTick>
 80054aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054ac:	e00a      	b.n	80054c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ae:	f7fd f8d5 	bl	800265c <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80054bc:	4293      	cmp	r3, r2
 80054be:	d901      	bls.n	80054c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e095      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054c4:	4b4c      	ldr	r3, [pc, #304]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1ee      	bne.n	80054ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054d0:	7dfb      	ldrb	r3, [r7, #23]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d105      	bne.n	80054e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054d6:	4b48      	ldr	r3, [pc, #288]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80054d8:	69db      	ldr	r3, [r3, #28]
 80054da:	4a47      	ldr	r2, [pc, #284]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80054dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 8081 	beq.w	80055ee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054ec:	4b42      	ldr	r3, [pc, #264]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f003 030c 	and.w	r3, r3, #12
 80054f4:	2b08      	cmp	r3, #8
 80054f6:	d061      	beq.n	80055bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	69db      	ldr	r3, [r3, #28]
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d146      	bne.n	800558e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005500:	4b3f      	ldr	r3, [pc, #252]	; (8005600 <HAL_RCC_OscConfig+0x4fc>)
 8005502:	2200      	movs	r2, #0
 8005504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005506:	f7fd f8a9 	bl	800265c <HAL_GetTick>
 800550a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800550c:	e008      	b.n	8005520 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800550e:	f7fd f8a5 	bl	800265c <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	2b02      	cmp	r3, #2
 800551a:	d901      	bls.n	8005520 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800551c:	2303      	movs	r3, #3
 800551e:	e067      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005520:	4b35      	ldr	r3, [pc, #212]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1f0      	bne.n	800550e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005534:	d108      	bne.n	8005548 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005536:	4b30      	ldr	r3, [pc, #192]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	492d      	ldr	r1, [pc, #180]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005544:	4313      	orrs	r3, r2
 8005546:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005548:	4b2b      	ldr	r3, [pc, #172]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a19      	ldr	r1, [r3, #32]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005558:	430b      	orrs	r3, r1
 800555a:	4927      	ldr	r1, [pc, #156]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 800555c:	4313      	orrs	r3, r2
 800555e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005560:	4b27      	ldr	r3, [pc, #156]	; (8005600 <HAL_RCC_OscConfig+0x4fc>)
 8005562:	2201      	movs	r2, #1
 8005564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005566:	f7fd f879 	bl	800265c <HAL_GetTick>
 800556a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800556c:	e008      	b.n	8005580 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800556e:	f7fd f875 	bl	800265c <HAL_GetTick>
 8005572:	4602      	mov	r2, r0
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	2b02      	cmp	r3, #2
 800557a:	d901      	bls.n	8005580 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	e037      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005580:	4b1d      	ldr	r3, [pc, #116]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d0f0      	beq.n	800556e <HAL_RCC_OscConfig+0x46a>
 800558c:	e02f      	b.n	80055ee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800558e:	4b1c      	ldr	r3, [pc, #112]	; (8005600 <HAL_RCC_OscConfig+0x4fc>)
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005594:	f7fd f862 	bl	800265c <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800559c:	f7fd f85e 	bl	800265c <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e020      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055ae:	4b12      	ldr	r3, [pc, #72]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1f0      	bne.n	800559c <HAL_RCC_OscConfig+0x498>
 80055ba:	e018      	b.n	80055ee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	69db      	ldr	r3, [r3, #28]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d101      	bne.n	80055c8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e013      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80055c8:	4b0b      	ldr	r3, [pc, #44]	; (80055f8 <HAL_RCC_OscConfig+0x4f4>)
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d106      	bne.n	80055ea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d001      	beq.n	80055ee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e000      	b.n	80055f0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3718      	adds	r7, #24
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	40021000 	.word	0x40021000
 80055fc:	40007000 	.word	0x40007000
 8005600:	42420060 	.word	0x42420060

08005604 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e0d0      	b.n	80057ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005618:	4b6a      	ldr	r3, [pc, #424]	; (80057c4 <HAL_RCC_ClockConfig+0x1c0>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0307 	and.w	r3, r3, #7
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	429a      	cmp	r2, r3
 8005624:	d910      	bls.n	8005648 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005626:	4b67      	ldr	r3, [pc, #412]	; (80057c4 <HAL_RCC_ClockConfig+0x1c0>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f023 0207 	bic.w	r2, r3, #7
 800562e:	4965      	ldr	r1, [pc, #404]	; (80057c4 <HAL_RCC_ClockConfig+0x1c0>)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	4313      	orrs	r3, r2
 8005634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005636:	4b63      	ldr	r3, [pc, #396]	; (80057c4 <HAL_RCC_ClockConfig+0x1c0>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0307 	and.w	r3, r3, #7
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	429a      	cmp	r2, r3
 8005642:	d001      	beq.n	8005648 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0b8      	b.n	80057ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0302 	and.w	r3, r3, #2
 8005650:	2b00      	cmp	r3, #0
 8005652:	d020      	beq.n	8005696 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0304 	and.w	r3, r3, #4
 800565c:	2b00      	cmp	r3, #0
 800565e:	d005      	beq.n	800566c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005660:	4b59      	ldr	r3, [pc, #356]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	4a58      	ldr	r2, [pc, #352]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005666:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800566a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0308 	and.w	r3, r3, #8
 8005674:	2b00      	cmp	r3, #0
 8005676:	d005      	beq.n	8005684 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005678:	4b53      	ldr	r3, [pc, #332]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	4a52      	ldr	r2, [pc, #328]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 800567e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005682:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005684:	4b50      	ldr	r3, [pc, #320]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	494d      	ldr	r1, [pc, #308]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005692:	4313      	orrs	r3, r2
 8005694:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d040      	beq.n	8005724 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d107      	bne.n	80056ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056aa:	4b47      	ldr	r3, [pc, #284]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d115      	bne.n	80056e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e07f      	b.n	80057ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d107      	bne.n	80056d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056c2:	4b41      	ldr	r3, [pc, #260]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d109      	bne.n	80056e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e073      	b.n	80057ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056d2:	4b3d      	ldr	r3, [pc, #244]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0302 	and.w	r3, r3, #2
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e06b      	b.n	80057ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056e2:	4b39      	ldr	r3, [pc, #228]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f023 0203 	bic.w	r2, r3, #3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	4936      	ldr	r1, [pc, #216]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056f4:	f7fc ffb2 	bl	800265c <HAL_GetTick>
 80056f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056fa:	e00a      	b.n	8005712 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056fc:	f7fc ffae 	bl	800265c <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	f241 3288 	movw	r2, #5000	; 0x1388
 800570a:	4293      	cmp	r3, r2
 800570c:	d901      	bls.n	8005712 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e053      	b.n	80057ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005712:	4b2d      	ldr	r3, [pc, #180]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f003 020c 	and.w	r2, r3, #12
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	429a      	cmp	r2, r3
 8005722:	d1eb      	bne.n	80056fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005724:	4b27      	ldr	r3, [pc, #156]	; (80057c4 <HAL_RCC_ClockConfig+0x1c0>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0307 	and.w	r3, r3, #7
 800572c:	683a      	ldr	r2, [r7, #0]
 800572e:	429a      	cmp	r2, r3
 8005730:	d210      	bcs.n	8005754 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005732:	4b24      	ldr	r3, [pc, #144]	; (80057c4 <HAL_RCC_ClockConfig+0x1c0>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f023 0207 	bic.w	r2, r3, #7
 800573a:	4922      	ldr	r1, [pc, #136]	; (80057c4 <HAL_RCC_ClockConfig+0x1c0>)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	4313      	orrs	r3, r2
 8005740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005742:	4b20      	ldr	r3, [pc, #128]	; (80057c4 <HAL_RCC_ClockConfig+0x1c0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0307 	and.w	r3, r3, #7
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	429a      	cmp	r2, r3
 800574e:	d001      	beq.n	8005754 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e032      	b.n	80057ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0304 	and.w	r3, r3, #4
 800575c:	2b00      	cmp	r3, #0
 800575e:	d008      	beq.n	8005772 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005760:	4b19      	ldr	r3, [pc, #100]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	4916      	ldr	r1, [pc, #88]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 800576e:	4313      	orrs	r3, r2
 8005770:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0308 	and.w	r3, r3, #8
 800577a:	2b00      	cmp	r3, #0
 800577c:	d009      	beq.n	8005792 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800577e:	4b12      	ldr	r3, [pc, #72]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	00db      	lsls	r3, r3, #3
 800578c:	490e      	ldr	r1, [pc, #56]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 800578e:	4313      	orrs	r3, r2
 8005790:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005792:	f000 f821 	bl	80057d8 <HAL_RCC_GetSysClockFreq>
 8005796:	4602      	mov	r2, r0
 8005798:	4b0b      	ldr	r3, [pc, #44]	; (80057c8 <HAL_RCC_ClockConfig+0x1c4>)
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	091b      	lsrs	r3, r3, #4
 800579e:	f003 030f 	and.w	r3, r3, #15
 80057a2:	490a      	ldr	r1, [pc, #40]	; (80057cc <HAL_RCC_ClockConfig+0x1c8>)
 80057a4:	5ccb      	ldrb	r3, [r1, r3]
 80057a6:	fa22 f303 	lsr.w	r3, r2, r3
 80057aa:	4a09      	ldr	r2, [pc, #36]	; (80057d0 <HAL_RCC_ClockConfig+0x1cc>)
 80057ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80057ae:	4b09      	ldr	r3, [pc, #36]	; (80057d4 <HAL_RCC_ClockConfig+0x1d0>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f7fc ff10 	bl	80025d8 <HAL_InitTick>

  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	40022000 	.word	0x40022000
 80057c8:	40021000 	.word	0x40021000
 80057cc:	0800bedc 	.word	0x0800bedc
 80057d0:	20000044 	.word	0x20000044
 80057d4:	20000048 	.word	0x20000048

080057d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057d8:	b490      	push	{r4, r7}
 80057da:	b08a      	sub	sp, #40	; 0x28
 80057dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80057de:	4b2a      	ldr	r3, [pc, #168]	; (8005888 <HAL_RCC_GetSysClockFreq+0xb0>)
 80057e0:	1d3c      	adds	r4, r7, #4
 80057e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80057e8:	f240 2301 	movw	r3, #513	; 0x201
 80057ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057ee:	2300      	movs	r3, #0
 80057f0:	61fb      	str	r3, [r7, #28]
 80057f2:	2300      	movs	r3, #0
 80057f4:	61bb      	str	r3, [r7, #24]
 80057f6:	2300      	movs	r3, #0
 80057f8:	627b      	str	r3, [r7, #36]	; 0x24
 80057fa:	2300      	movs	r3, #0
 80057fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80057fe:	2300      	movs	r3, #0
 8005800:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005802:	4b22      	ldr	r3, [pc, #136]	; (800588c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	f003 030c 	and.w	r3, r3, #12
 800580e:	2b04      	cmp	r3, #4
 8005810:	d002      	beq.n	8005818 <HAL_RCC_GetSysClockFreq+0x40>
 8005812:	2b08      	cmp	r3, #8
 8005814:	d003      	beq.n	800581e <HAL_RCC_GetSysClockFreq+0x46>
 8005816:	e02d      	b.n	8005874 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005818:	4b1d      	ldr	r3, [pc, #116]	; (8005890 <HAL_RCC_GetSysClockFreq+0xb8>)
 800581a:	623b      	str	r3, [r7, #32]
      break;
 800581c:	e02d      	b.n	800587a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	0c9b      	lsrs	r3, r3, #18
 8005822:	f003 030f 	and.w	r3, r3, #15
 8005826:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800582a:	4413      	add	r3, r2
 800582c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005830:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d013      	beq.n	8005864 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800583c:	4b13      	ldr	r3, [pc, #76]	; (800588c <HAL_RCC_GetSysClockFreq+0xb4>)
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	0c5b      	lsrs	r3, r3, #17
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800584a:	4413      	add	r3, r2
 800584c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005850:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	4a0e      	ldr	r2, [pc, #56]	; (8005890 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005856:	fb02 f203 	mul.w	r2, r2, r3
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005860:	627b      	str	r3, [r7, #36]	; 0x24
 8005862:	e004      	b.n	800586e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	4a0b      	ldr	r2, [pc, #44]	; (8005894 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005868:	fb02 f303 	mul.w	r3, r2, r3
 800586c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	623b      	str	r3, [r7, #32]
      break;
 8005872:	e002      	b.n	800587a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005874:	4b06      	ldr	r3, [pc, #24]	; (8005890 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005876:	623b      	str	r3, [r7, #32]
      break;
 8005878:	bf00      	nop
    }
  }
  return sysclockfreq;
 800587a:	6a3b      	ldr	r3, [r7, #32]
}
 800587c:	4618      	mov	r0, r3
 800587e:	3728      	adds	r7, #40	; 0x28
 8005880:	46bd      	mov	sp, r7
 8005882:	bc90      	pop	{r4, r7}
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	0800be6c 	.word	0x0800be6c
 800588c:	40021000 	.word	0x40021000
 8005890:	007a1200 	.word	0x007a1200
 8005894:	003d0900 	.word	0x003d0900

08005898 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005898:	b480      	push	{r7}
 800589a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800589c:	4b02      	ldr	r3, [pc, #8]	; (80058a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800589e:	681b      	ldr	r3, [r3, #0]
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bc80      	pop	{r7}
 80058a6:	4770      	bx	lr
 80058a8:	20000044 	.word	0x20000044

080058ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058b0:	f7ff fff2 	bl	8005898 <HAL_RCC_GetHCLKFreq>
 80058b4:	4602      	mov	r2, r0
 80058b6:	4b05      	ldr	r3, [pc, #20]	; (80058cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	0adb      	lsrs	r3, r3, #11
 80058bc:	f003 0307 	and.w	r3, r3, #7
 80058c0:	4903      	ldr	r1, [pc, #12]	; (80058d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058c2:	5ccb      	ldrb	r3, [r1, r3]
 80058c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	40021000 	.word	0x40021000
 80058d0:	0800beec 	.word	0x0800beec

080058d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058dc:	4b0a      	ldr	r3, [pc, #40]	; (8005908 <RCC_Delay+0x34>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a0a      	ldr	r2, [pc, #40]	; (800590c <RCC_Delay+0x38>)
 80058e2:	fba2 2303 	umull	r2, r3, r2, r3
 80058e6:	0a5b      	lsrs	r3, r3, #9
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
 80058ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80058f0:	bf00      	nop
  }
  while (Delay --);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	1e5a      	subs	r2, r3, #1
 80058f6:	60fa      	str	r2, [r7, #12]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1f9      	bne.n	80058f0 <RCC_Delay+0x1c>
}
 80058fc:	bf00      	nop
 80058fe:	bf00      	nop
 8005900:	3714      	adds	r7, #20
 8005902:	46bd      	mov	sp, r7
 8005904:	bc80      	pop	{r7}
 8005906:	4770      	bx	lr
 8005908:	20000044 	.word	0x20000044
 800590c:	10624dd3 	.word	0x10624dd3

08005910 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005918:	2300      	movs	r3, #0
 800591a:	613b      	str	r3, [r7, #16]
 800591c:	2300      	movs	r3, #0
 800591e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0301 	and.w	r3, r3, #1
 8005928:	2b00      	cmp	r3, #0
 800592a:	d07d      	beq.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800592c:	2300      	movs	r3, #0
 800592e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005930:	4b4f      	ldr	r3, [pc, #316]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d10d      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800593c:	4b4c      	ldr	r3, [pc, #304]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800593e:	69db      	ldr	r3, [r3, #28]
 8005940:	4a4b      	ldr	r2, [pc, #300]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005946:	61d3      	str	r3, [r2, #28]
 8005948:	4b49      	ldr	r3, [pc, #292]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800594a:	69db      	ldr	r3, [r3, #28]
 800594c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005950:	60bb      	str	r3, [r7, #8]
 8005952:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005954:	2301      	movs	r3, #1
 8005956:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005958:	4b46      	ldr	r3, [pc, #280]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005960:	2b00      	cmp	r3, #0
 8005962:	d118      	bne.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005964:	4b43      	ldr	r3, [pc, #268]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a42      	ldr	r2, [pc, #264]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800596a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800596e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005970:	f7fc fe74 	bl	800265c <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005976:	e008      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005978:	f7fc fe70 	bl	800265c <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b64      	cmp	r3, #100	; 0x64
 8005984:	d901      	bls.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e06d      	b.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598a:	4b3a      	ldr	r3, [pc, #232]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0f0      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005996:	4b36      	ldr	r3, [pc, #216]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800599e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d02e      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d027      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059b4:	4b2e      	ldr	r3, [pc, #184]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059be:	4b2e      	ldr	r3, [pc, #184]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059c0:	2201      	movs	r2, #1
 80059c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059c4:	4b2c      	ldr	r3, [pc, #176]	; (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80059ca:	4a29      	ldr	r2, [pc, #164]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d014      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059da:	f7fc fe3f 	bl	800265c <HAL_GetTick>
 80059de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e0:	e00a      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059e2:	f7fc fe3b 	bl	800265c <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d901      	bls.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e036      	b.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f8:	4b1d      	ldr	r3, [pc, #116]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059fa:	6a1b      	ldr	r3, [r3, #32]
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0ee      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a04:	4b1a      	ldr	r3, [pc, #104]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a06:	6a1b      	ldr	r3, [r3, #32]
 8005a08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	4917      	ldr	r1, [pc, #92]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a16:	7dfb      	ldrb	r3, [r7, #23]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d105      	bne.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a1c:	4b14      	ldr	r3, [pc, #80]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a1e:	69db      	ldr	r3, [r3, #28]
 8005a20:	4a13      	ldr	r2, [pc, #76]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a26:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0302 	and.w	r3, r3, #2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d008      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a34:	4b0e      	ldr	r3, [pc, #56]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	490b      	ldr	r1, [pc, #44]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0310 	and.w	r3, r3, #16
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d008      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a52:	4b07      	ldr	r3, [pc, #28]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	4904      	ldr	r1, [pc, #16]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3718      	adds	r7, #24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	40021000 	.word	0x40021000
 8005a74:	40007000 	.word	0x40007000
 8005a78:	42420440 	.word	0x42420440

08005a7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a7c:	b590      	push	{r4, r7, lr}
 8005a7e:	b08d      	sub	sp, #52	; 0x34
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005a84:	4b5a      	ldr	r3, [pc, #360]	; (8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005a86:	f107 040c 	add.w	r4, r7, #12
 8005a8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005a90:	f240 2301 	movw	r3, #513	; 0x201
 8005a94:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005a96:	2300      	movs	r3, #0
 8005a98:	627b      	str	r3, [r7, #36]	; 0x24
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	61fb      	str	r3, [r7, #28]
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2b10      	cmp	r3, #16
 8005aae:	d00a      	beq.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b10      	cmp	r3, #16
 8005ab4:	f200 8091 	bhi.w	8005bda <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d04c      	beq.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d07c      	beq.n	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005ac4:	e089      	b.n	8005bda <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8005ac6:	4b4b      	ldr	r3, [pc, #300]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005acc:	4b49      	ldr	r3, [pc, #292]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	f000 8082 	beq.w	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	0c9b      	lsrs	r3, r3, #18
 8005ade:	f003 030f 	and.w	r3, r3, #15
 8005ae2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005aec:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d018      	beq.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005af8:	4b3e      	ldr	r3, [pc, #248]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	0c5b      	lsrs	r3, r3, #17
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005b06:	4413      	add	r3, r2
 8005b08:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005b0c:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00d      	beq.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005b18:	4a37      	ldr	r2, [pc, #220]	; (8005bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b20:	6a3b      	ldr	r3, [r7, #32]
 8005b22:	fb02 f303 	mul.w	r3, r2, r3
 8005b26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b28:	e004      	b.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	4a33      	ldr	r2, [pc, #204]	; (8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8005b2e:	fb02 f303 	mul.w	r3, r2, r3
 8005b32:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005b34:	4b2f      	ldr	r3, [pc, #188]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b40:	d102      	bne.n	8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8005b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b44:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005b46:	e04a      	b.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8005b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	4a2c      	ldr	r2, [pc, #176]	; (8005c00 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8005b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b52:	085b      	lsrs	r3, r3, #1
 8005b54:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005b56:	e042      	b.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8005b58:	4b26      	ldr	r3, [pc, #152]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b68:	d108      	bne.n	8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	f003 0302 	and.w	r3, r3, #2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8005b74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b78:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b7a:	e01f      	b.n	8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b86:	d109      	bne.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8005b88:	4b1a      	ldr	r3, [pc, #104]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d003      	beq.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8005b94:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005b98:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b9a:	e00f      	b.n	8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ba2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ba6:	d11c      	bne.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8005ba8:	4b12      	ldr	r3, [pc, #72]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d016      	beq.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8005bb4:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005bb8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005bba:	e012      	b.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8005bbc:	e011      	b.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005bbe:	f7ff fe75 	bl	80058ac <HAL_RCC_GetPCLK2Freq>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	4b0b      	ldr	r3, [pc, #44]	; (8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	0b9b      	lsrs	r3, r3, #14
 8005bca:	f003 0303 	and.w	r3, r3, #3
 8005bce:	3301      	adds	r3, #1
 8005bd0:	005b      	lsls	r3, r3, #1
 8005bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005bd8:	e004      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8005bda:	bf00      	nop
 8005bdc:	e002      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8005bde:	bf00      	nop
 8005be0:	e000      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8005be2:	bf00      	nop
    }
  }
  return (frequency);
 8005be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3734      	adds	r7, #52	; 0x34
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd90      	pop	{r4, r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	0800be7c 	.word	0x0800be7c
 8005bf4:	40021000 	.word	0x40021000
 8005bf8:	007a1200 	.word	0x007a1200
 8005bfc:	003d0900 	.word	0x003d0900
 8005c00:	aaaaaaab 	.word	0xaaaaaaab

08005c04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e076      	b.n	8005d04 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d108      	bne.n	8005c30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c26:	d009      	beq.n	8005c3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	61da      	str	r2, [r3, #28]
 8005c2e:	e005      	b.n	8005c3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d106      	bne.n	8005c5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7fb ff8e 	bl	8001b78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c72:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c84:	431a      	orrs	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	691b      	ldr	r3, [r3, #16]
 8005c94:	f003 0302 	and.w	r3, r3, #2
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	f003 0301 	and.w	r3, r3, #1
 8005ca2:	431a      	orrs	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cac:	431a      	orrs	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	69db      	ldr	r3, [r3, #28]
 8005cb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc0:	ea42 0103 	orr.w	r1, r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	0c1a      	lsrs	r2, r3, #16
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f002 0204 	and.w	r2, r2, #4
 8005ce2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	69da      	ldr	r2, [r3, #28]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cf2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3708      	adds	r7, #8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	603b      	str	r3, [r7, #0]
 8005d18:	4613      	mov	r3, r2
 8005d1a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d101      	bne.n	8005d2e <HAL_SPI_Transmit+0x22>
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	e126      	b.n	8005f7c <HAL_SPI_Transmit+0x270>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d36:	f7fc fc91 	bl	800265c <HAL_GetTick>
 8005d3a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005d3c:	88fb      	ldrh	r3, [r7, #6]
 8005d3e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d002      	beq.n	8005d52 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d50:	e10b      	b.n	8005f6a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d002      	beq.n	8005d5e <HAL_SPI_Transmit+0x52>
 8005d58:	88fb      	ldrh	r3, [r7, #6]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d102      	bne.n	8005d64 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d62:	e102      	b.n	8005f6a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2203      	movs	r2, #3
 8005d68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	88fa      	ldrh	r2, [r7, #6]
 8005d7c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	88fa      	ldrh	r2, [r7, #6]
 8005d82:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2200      	movs	r2, #0
 8005d94:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005daa:	d10f      	bne.n	8005dcc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd6:	2b40      	cmp	r3, #64	; 0x40
 8005dd8:	d007      	beq.n	8005dea <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005de8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005df2:	d14b      	bne.n	8005e8c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d002      	beq.n	8005e02 <HAL_SPI_Transmit+0xf6>
 8005dfc:	8afb      	ldrh	r3, [r7, #22]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d13e      	bne.n	8005e80 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e06:	881a      	ldrh	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e12:	1c9a      	adds	r2, r3, #2
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e26:	e02b      	b.n	8005e80 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d112      	bne.n	8005e5c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e3a:	881a      	ldrh	r2, [r3, #0]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e46:	1c9a      	adds	r2, r3, #2
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	3b01      	subs	r3, #1
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	86da      	strh	r2, [r3, #54]	; 0x36
 8005e5a:	e011      	b.n	8005e80 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e5c:	f7fc fbfe 	bl	800265c <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	683a      	ldr	r2, [r7, #0]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d803      	bhi.n	8005e74 <HAL_SPI_Transmit+0x168>
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e72:	d102      	bne.n	8005e7a <HAL_SPI_Transmit+0x16e>
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d102      	bne.n	8005e80 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005e7e:	e074      	b.n	8005f6a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1ce      	bne.n	8005e28 <HAL_SPI_Transmit+0x11c>
 8005e8a:	e04c      	b.n	8005f26 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d002      	beq.n	8005e9a <HAL_SPI_Transmit+0x18e>
 8005e94:	8afb      	ldrh	r3, [r7, #22]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d140      	bne.n	8005f1c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	330c      	adds	r3, #12
 8005ea4:	7812      	ldrb	r2, [r2, #0]
 8005ea6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eac:	1c5a      	adds	r2, r3, #1
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ec0:	e02c      	b.n	8005f1c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d113      	bne.n	8005ef8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	330c      	adds	r3, #12
 8005eda:	7812      	ldrb	r2, [r2, #0]
 8005edc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee2:	1c5a      	adds	r2, r3, #1
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	86da      	strh	r2, [r3, #54]	; 0x36
 8005ef6:	e011      	b.n	8005f1c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ef8:	f7fc fbb0 	bl	800265c <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d803      	bhi.n	8005f10 <HAL_SPI_Transmit+0x204>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f0e:	d102      	bne.n	8005f16 <HAL_SPI_Transmit+0x20a>
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d102      	bne.n	8005f1c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f1a:	e026      	b.n	8005f6a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1cd      	bne.n	8005ec2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	6839      	ldr	r1, [r7, #0]
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f000 f8b2 	bl	8006094 <SPI_EndRxTxTransaction>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d002      	beq.n	8005f3c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10a      	bne.n	8005f5a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f44:	2300      	movs	r3, #0
 8005f46:	613b      	str	r3, [r7, #16]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	613b      	str	r3, [r7, #16]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	613b      	str	r3, [r7, #16]
 8005f58:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d002      	beq.n	8005f68 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	77fb      	strb	r3, [r7, #31]
 8005f66:	e000      	b.n	8005f6a <HAL_SPI_Transmit+0x25e>
  }

error:
 8005f68:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005f7a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3720      	adds	r7, #32
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b088      	sub	sp, #32
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	603b      	str	r3, [r7, #0]
 8005f90:	4613      	mov	r3, r2
 8005f92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f94:	f7fc fb62 	bl	800265c <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9c:	1a9b      	subs	r3, r3, r2
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005fa4:	f7fc fb5a 	bl	800265c <HAL_GetTick>
 8005fa8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005faa:	4b39      	ldr	r3, [pc, #228]	; (8006090 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	015b      	lsls	r3, r3, #5
 8005fb0:	0d1b      	lsrs	r3, r3, #20
 8005fb2:	69fa      	ldr	r2, [r7, #28]
 8005fb4:	fb02 f303 	mul.w	r3, r2, r3
 8005fb8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fba:	e054      	b.n	8006066 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc2:	d050      	beq.n	8006066 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005fc4:	f7fc fb4a 	bl	800265c <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	69fa      	ldr	r2, [r7, #28]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d902      	bls.n	8005fda <SPI_WaitFlagStateUntilTimeout+0x56>
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d13d      	bne.n	8006056 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005fe8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ff2:	d111      	bne.n	8006018 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ffc:	d004      	beq.n	8006008 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006006:	d107      	bne.n	8006018 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006016:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800601c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006020:	d10f      	bne.n	8006042 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006030:	601a      	str	r2, [r3, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006040:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2201      	movs	r2, #1
 8006046:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e017      	b.n	8006086 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	3b01      	subs	r3, #1
 8006064:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	689a      	ldr	r2, [r3, #8]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	4013      	ands	r3, r2
 8006070:	68ba      	ldr	r2, [r7, #8]
 8006072:	429a      	cmp	r2, r3
 8006074:	bf0c      	ite	eq
 8006076:	2301      	moveq	r3, #1
 8006078:	2300      	movne	r3, #0
 800607a:	b2db      	uxtb	r3, r3
 800607c:	461a      	mov	r2, r3
 800607e:	79fb      	ldrb	r3, [r7, #7]
 8006080:	429a      	cmp	r2, r3
 8006082:	d19b      	bne.n	8005fbc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	3720      	adds	r7, #32
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
 800608e:	bf00      	nop
 8006090:	20000044 	.word	0x20000044

08006094 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b086      	sub	sp, #24
 8006098:	af02      	add	r7, sp, #8
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	9300      	str	r3, [sp, #0]
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	2200      	movs	r2, #0
 80060a8:	2180      	movs	r1, #128	; 0x80
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f7ff ff6a 	bl	8005f84 <SPI_WaitFlagStateUntilTimeout>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d007      	beq.n	80060c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ba:	f043 0220 	orr.w	r2, r3, #32
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e000      	b.n	80060c8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e041      	b.n	8006166 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d106      	bne.n	80060fc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7fb fd7c 	bl	8001bf4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2202      	movs	r2, #2
 8006100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	3304      	adds	r3, #4
 800610c:	4619      	mov	r1, r3
 800610e:	4610      	mov	r0, r2
 8006110:	f000 fb38 	bl	8006784 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
	...

08006170 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d104      	bne.n	800618a <HAL_TIM_IC_Start_IT+0x1a>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006186:	b2db      	uxtb	r3, r3
 8006188:	e013      	b.n	80061b2 <HAL_TIM_IC_Start_IT+0x42>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b04      	cmp	r3, #4
 800618e:	d104      	bne.n	800619a <HAL_TIM_IC_Start_IT+0x2a>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006196:	b2db      	uxtb	r3, r3
 8006198:	e00b      	b.n	80061b2 <HAL_TIM_IC_Start_IT+0x42>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b08      	cmp	r3, #8
 800619e:	d104      	bne.n	80061aa <HAL_TIM_IC_Start_IT+0x3a>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	e003      	b.n	80061b2 <HAL_TIM_IC_Start_IT+0x42>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d104      	bne.n	80061c4 <HAL_TIM_IC_Start_IT+0x54>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	e013      	b.n	80061ec <HAL_TIM_IC_Start_IT+0x7c>
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	2b04      	cmp	r3, #4
 80061c8:	d104      	bne.n	80061d4 <HAL_TIM_IC_Start_IT+0x64>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	e00b      	b.n	80061ec <HAL_TIM_IC_Start_IT+0x7c>
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	2b08      	cmp	r3, #8
 80061d8:	d104      	bne.n	80061e4 <HAL_TIM_IC_Start_IT+0x74>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	e003      	b.n	80061ec <HAL_TIM_IC_Start_IT+0x7c>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d102      	bne.n	80061fa <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80061f4:	7bbb      	ldrb	r3, [r7, #14]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d001      	beq.n	80061fe <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e0b3      	b.n	8006366 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d104      	bne.n	800620e <HAL_TIM_IC_Start_IT+0x9e>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2202      	movs	r2, #2
 8006208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800620c:	e013      	b.n	8006236 <HAL_TIM_IC_Start_IT+0xc6>
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	2b04      	cmp	r3, #4
 8006212:	d104      	bne.n	800621e <HAL_TIM_IC_Start_IT+0xae>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2202      	movs	r2, #2
 8006218:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800621c:	e00b      	b.n	8006236 <HAL_TIM_IC_Start_IT+0xc6>
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	2b08      	cmp	r3, #8
 8006222:	d104      	bne.n	800622e <HAL_TIM_IC_Start_IT+0xbe>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2202      	movs	r2, #2
 8006228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800622c:	e003      	b.n	8006236 <HAL_TIM_IC_Start_IT+0xc6>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2202      	movs	r2, #2
 8006232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d104      	bne.n	8006246 <HAL_TIM_IC_Start_IT+0xd6>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2202      	movs	r2, #2
 8006240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006244:	e013      	b.n	800626e <HAL_TIM_IC_Start_IT+0xfe>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b04      	cmp	r3, #4
 800624a:	d104      	bne.n	8006256 <HAL_TIM_IC_Start_IT+0xe6>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006254:	e00b      	b.n	800626e <HAL_TIM_IC_Start_IT+0xfe>
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b08      	cmp	r3, #8
 800625a:	d104      	bne.n	8006266 <HAL_TIM_IC_Start_IT+0xf6>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2202      	movs	r2, #2
 8006260:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006264:	e003      	b.n	800626e <HAL_TIM_IC_Start_IT+0xfe>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2202      	movs	r2, #2
 800626a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b0c      	cmp	r3, #12
 8006272:	d841      	bhi.n	80062f8 <HAL_TIM_IC_Start_IT+0x188>
 8006274:	a201      	add	r2, pc, #4	; (adr r2, 800627c <HAL_TIM_IC_Start_IT+0x10c>)
 8006276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627a:	bf00      	nop
 800627c:	080062b1 	.word	0x080062b1
 8006280:	080062f9 	.word	0x080062f9
 8006284:	080062f9 	.word	0x080062f9
 8006288:	080062f9 	.word	0x080062f9
 800628c:	080062c3 	.word	0x080062c3
 8006290:	080062f9 	.word	0x080062f9
 8006294:	080062f9 	.word	0x080062f9
 8006298:	080062f9 	.word	0x080062f9
 800629c:	080062d5 	.word	0x080062d5
 80062a0:	080062f9 	.word	0x080062f9
 80062a4:	080062f9 	.word	0x080062f9
 80062a8:	080062f9 	.word	0x080062f9
 80062ac:	080062e7 	.word	0x080062e7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68da      	ldr	r2, [r3, #12]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0202 	orr.w	r2, r2, #2
 80062be:	60da      	str	r2, [r3, #12]
      break;
 80062c0:	e01b      	b.n	80062fa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68da      	ldr	r2, [r3, #12]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f042 0204 	orr.w	r2, r2, #4
 80062d0:	60da      	str	r2, [r3, #12]
      break;
 80062d2:	e012      	b.n	80062fa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68da      	ldr	r2, [r3, #12]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0208 	orr.w	r2, r2, #8
 80062e2:	60da      	str	r2, [r3, #12]
      break;
 80062e4:	e009      	b.n	80062fa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68da      	ldr	r2, [r3, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f042 0210 	orr.w	r2, r2, #16
 80062f4:	60da      	str	r2, [r3, #12]
      break;
 80062f6:	e000      	b.n	80062fa <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80062f8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2201      	movs	r2, #1
 8006300:	6839      	ldr	r1, [r7, #0]
 8006302:	4618      	mov	r0, r3
 8006304:	f000 fbad 	bl	8006a62 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a18      	ldr	r2, [pc, #96]	; (8006370 <HAL_TIM_IC_Start_IT+0x200>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d00e      	beq.n	8006330 <HAL_TIM_IC_Start_IT+0x1c0>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800631a:	d009      	beq.n	8006330 <HAL_TIM_IC_Start_IT+0x1c0>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a14      	ldr	r2, [pc, #80]	; (8006374 <HAL_TIM_IC_Start_IT+0x204>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d004      	beq.n	8006330 <HAL_TIM_IC_Start_IT+0x1c0>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a13      	ldr	r2, [pc, #76]	; (8006378 <HAL_TIM_IC_Start_IT+0x208>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d111      	bne.n	8006354 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f003 0307 	and.w	r3, r3, #7
 800633a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	2b06      	cmp	r3, #6
 8006340:	d010      	beq.n	8006364 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f042 0201 	orr.w	r2, r2, #1
 8006350:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006352:	e007      	b.n	8006364 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0201 	orr.w	r2, r2, #1
 8006362:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3710      	adds	r7, #16
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}
 800636e:	bf00      	nop
 8006370:	40012c00 	.word	0x40012c00
 8006374:	40000400 	.word	0x40000400
 8006378:	40000800 	.word	0x40000800

0800637c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b082      	sub	sp, #8
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	f003 0302 	and.w	r3, r3, #2
 800638e:	2b02      	cmp	r3, #2
 8006390:	d122      	bne.n	80063d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	f003 0302 	and.w	r3, r3, #2
 800639c:	2b02      	cmp	r3, #2
 800639e:	d11b      	bne.n	80063d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f06f 0202 	mvn.w	r2, #2
 80063a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	f003 0303 	and.w	r3, r3, #3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d003      	beq.n	80063c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f7fb f83a 	bl	8001438 <HAL_TIM_IC_CaptureCallback>
 80063c4:	e005      	b.n	80063d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 f9c1 	bl	800674e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 f9c7 	bl	8006760 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	691b      	ldr	r3, [r3, #16]
 80063de:	f003 0304 	and.w	r3, r3, #4
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	d122      	bne.n	800642c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	f003 0304 	and.w	r3, r3, #4
 80063f0:	2b04      	cmp	r3, #4
 80063f2:	d11b      	bne.n	800642c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f06f 0204 	mvn.w	r2, #4
 80063fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2202      	movs	r2, #2
 8006402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f7fb f810 	bl	8001438 <HAL_TIM_IC_CaptureCallback>
 8006418:	e005      	b.n	8006426 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f997 	bl	800674e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 f99d 	bl	8006760 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	f003 0308 	and.w	r3, r3, #8
 8006436:	2b08      	cmp	r3, #8
 8006438:	d122      	bne.n	8006480 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	f003 0308 	and.w	r3, r3, #8
 8006444:	2b08      	cmp	r3, #8
 8006446:	d11b      	bne.n	8006480 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f06f 0208 	mvn.w	r2, #8
 8006450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2204      	movs	r2, #4
 8006456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	69db      	ldr	r3, [r3, #28]
 800645e:	f003 0303 	and.w	r3, r3, #3
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f7fa ffe6 	bl	8001438 <HAL_TIM_IC_CaptureCallback>
 800646c:	e005      	b.n	800647a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 f96d 	bl	800674e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f973 	bl	8006760 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	691b      	ldr	r3, [r3, #16]
 8006486:	f003 0310 	and.w	r3, r3, #16
 800648a:	2b10      	cmp	r3, #16
 800648c:	d122      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f003 0310 	and.w	r3, r3, #16
 8006498:	2b10      	cmp	r3, #16
 800649a:	d11b      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f06f 0210 	mvn.w	r2, #16
 80064a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2208      	movs	r2, #8
 80064aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	69db      	ldr	r3, [r3, #28]
 80064b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d003      	beq.n	80064c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f7fa ffbc 	bl	8001438 <HAL_TIM_IC_CaptureCallback>
 80064c0:	e005      	b.n	80064ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f943 	bl	800674e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 f949 	bl	8006760 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d10e      	bne.n	8006500 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	f003 0301 	and.w	r3, r3, #1
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d107      	bne.n	8006500 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f06f 0201 	mvn.w	r2, #1
 80064f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f91e 	bl	800673c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800650a:	2b80      	cmp	r3, #128	; 0x80
 800650c:	d10e      	bne.n	800652c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006518:	2b80      	cmp	r3, #128	; 0x80
 800651a:	d107      	bne.n	800652c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 fb27 	bl	8006b7a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006536:	2b40      	cmp	r3, #64	; 0x40
 8006538:	d10e      	bne.n	8006558 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006544:	2b40      	cmp	r3, #64	; 0x40
 8006546:	d107      	bne.n	8006558 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f90d 	bl	8006772 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	f003 0320 	and.w	r3, r3, #32
 8006562:	2b20      	cmp	r3, #32
 8006564:	d10e      	bne.n	8006584 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	f003 0320 	and.w	r3, r3, #32
 8006570:	2b20      	cmp	r3, #32
 8006572:	d107      	bne.n	8006584 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f06f 0220 	mvn.w	r2, #32
 800657c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 faf2 	bl	8006b68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006584:	bf00      	nop
 8006586:	3708      	adds	r7, #8
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d101      	bne.n	80065a6 <HAL_TIM_IC_ConfigChannel+0x1a>
 80065a2:	2302      	movs	r3, #2
 80065a4:	e082      	b.n	80066ac <HAL_TIM_IC_ConfigChannel+0x120>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d11b      	bne.n	80065ec <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6818      	ldr	r0, [r3, #0]
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	6819      	ldr	r1, [r3, #0]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	f000 f940 	bl	8006848 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	699a      	ldr	r2, [r3, #24]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f022 020c 	bic.w	r2, r2, #12
 80065d6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	6999      	ldr	r1, [r3, #24]
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	689a      	ldr	r2, [r3, #8]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	430a      	orrs	r2, r1
 80065e8:	619a      	str	r2, [r3, #24]
 80065ea:	e05a      	b.n	80066a2 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2b04      	cmp	r3, #4
 80065f0:	d11c      	bne.n	800662c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6818      	ldr	r0, [r3, #0]
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	6819      	ldr	r1, [r3, #0]
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	685a      	ldr	r2, [r3, #4]
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	f000 f97b 	bl	80068fc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	699a      	ldr	r2, [r3, #24]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006614:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6999      	ldr	r1, [r3, #24]
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	021a      	lsls	r2, r3, #8
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	619a      	str	r2, [r3, #24]
 800662a:	e03a      	b.n	80066a2 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2b08      	cmp	r3, #8
 8006630:	d11b      	bne.n	800666a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6818      	ldr	r0, [r3, #0]
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	6819      	ldr	r1, [r3, #0]
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	685a      	ldr	r2, [r3, #4]
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	f000 f997 	bl	8006974 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	69da      	ldr	r2, [r3, #28]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 020c 	bic.w	r2, r2, #12
 8006654:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	69d9      	ldr	r1, [r3, #28]
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	430a      	orrs	r2, r1
 8006666:	61da      	str	r2, [r3, #28]
 8006668:	e01b      	b.n	80066a2 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6818      	ldr	r0, [r3, #0]
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	6819      	ldr	r1, [r3, #0]
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	f000 f9b6 	bl	80069ea <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	69da      	ldr	r2, [r3, #28]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800668c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	69d9      	ldr	r1, [r3, #28]
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	021a      	lsls	r2, r3, #8
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	430a      	orrs	r2, r1
 80066a0:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b085      	sub	sp, #20
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80066be:	2300      	movs	r3, #0
 80066c0:	60fb      	str	r3, [r7, #12]
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	2b0c      	cmp	r3, #12
 80066c6:	d831      	bhi.n	800672c <HAL_TIM_ReadCapturedValue+0x78>
 80066c8:	a201      	add	r2, pc, #4	; (adr r2, 80066d0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80066ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ce:	bf00      	nop
 80066d0:	08006705 	.word	0x08006705
 80066d4:	0800672d 	.word	0x0800672d
 80066d8:	0800672d 	.word	0x0800672d
 80066dc:	0800672d 	.word	0x0800672d
 80066e0:	0800670f 	.word	0x0800670f
 80066e4:	0800672d 	.word	0x0800672d
 80066e8:	0800672d 	.word	0x0800672d
 80066ec:	0800672d 	.word	0x0800672d
 80066f0:	08006719 	.word	0x08006719
 80066f4:	0800672d 	.word	0x0800672d
 80066f8:	0800672d 	.word	0x0800672d
 80066fc:	0800672d 	.word	0x0800672d
 8006700:	08006723 	.word	0x08006723
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670a:	60fb      	str	r3, [r7, #12]

      break;
 800670c:	e00f      	b.n	800672e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006714:	60fb      	str	r3, [r7, #12]

      break;
 8006716:	e00a      	b.n	800672e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800671e:	60fb      	str	r3, [r7, #12]

      break;
 8006720:	e005      	b.n	800672e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006728:	60fb      	str	r3, [r7, #12]

      break;
 800672a:	e000      	b.n	800672e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800672c:	bf00      	nop
  }

  return tmpreg;
 800672e:	68fb      	ldr	r3, [r7, #12]
}
 8006730:	4618      	mov	r0, r3
 8006732:	3714      	adds	r7, #20
 8006734:	46bd      	mov	sp, r7
 8006736:	bc80      	pop	{r7}
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop

0800673c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	bc80      	pop	{r7}
 800674c:	4770      	bx	lr

0800674e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800674e:	b480      	push	{r7}
 8006750:	b083      	sub	sp, #12
 8006752:	af00      	add	r7, sp, #0
 8006754:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006756:	bf00      	nop
 8006758:	370c      	adds	r7, #12
 800675a:	46bd      	mov	sp, r7
 800675c:	bc80      	pop	{r7}
 800675e:	4770      	bx	lr

08006760 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	bc80      	pop	{r7}
 8006770:	4770      	bx	lr

08006772 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006772:	b480      	push	{r7}
 8006774:	b083      	sub	sp, #12
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	bc80      	pop	{r7}
 8006782:	4770      	bx	lr

08006784 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a29      	ldr	r2, [pc, #164]	; (800683c <TIM_Base_SetConfig+0xb8>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d00b      	beq.n	80067b4 <TIM_Base_SetConfig+0x30>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067a2:	d007      	beq.n	80067b4 <TIM_Base_SetConfig+0x30>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a26      	ldr	r2, [pc, #152]	; (8006840 <TIM_Base_SetConfig+0xbc>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d003      	beq.n	80067b4 <TIM_Base_SetConfig+0x30>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a25      	ldr	r2, [pc, #148]	; (8006844 <TIM_Base_SetConfig+0xc0>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d108      	bne.n	80067c6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a1c      	ldr	r2, [pc, #112]	; (800683c <TIM_Base_SetConfig+0xb8>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d00b      	beq.n	80067e6 <TIM_Base_SetConfig+0x62>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067d4:	d007      	beq.n	80067e6 <TIM_Base_SetConfig+0x62>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a19      	ldr	r2, [pc, #100]	; (8006840 <TIM_Base_SetConfig+0xbc>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d003      	beq.n	80067e6 <TIM_Base_SetConfig+0x62>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a18      	ldr	r2, [pc, #96]	; (8006844 <TIM_Base_SetConfig+0xc0>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d108      	bne.n	80067f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	4313      	orrs	r3, r2
 8006804:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	689a      	ldr	r2, [r3, #8]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a07      	ldr	r2, [pc, #28]	; (800683c <TIM_Base_SetConfig+0xb8>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d103      	bne.n	800682c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	691a      	ldr	r2, [r3, #16]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	615a      	str	r2, [r3, #20]
}
 8006832:	bf00      	nop
 8006834:	3714      	adds	r7, #20
 8006836:	46bd      	mov	sp, r7
 8006838:	bc80      	pop	{r7}
 800683a:	4770      	bx	lr
 800683c:	40012c00 	.word	0x40012c00
 8006840:	40000400 	.word	0x40000400
 8006844:	40000800 	.word	0x40000800

08006848 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006848:	b480      	push	{r7}
 800684a:	b087      	sub	sp, #28
 800684c:	af00      	add	r7, sp, #0
 800684e:	60f8      	str	r0, [r7, #12]
 8006850:	60b9      	str	r1, [r7, #8]
 8006852:	607a      	str	r2, [r7, #4]
 8006854:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	f023 0201 	bic.w	r2, r3, #1
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	4a1f      	ldr	r2, [pc, #124]	; (80068f0 <TIM_TI1_SetConfig+0xa8>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d00b      	beq.n	800688e <TIM_TI1_SetConfig+0x46>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800687c:	d007      	beq.n	800688e <TIM_TI1_SetConfig+0x46>
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	4a1c      	ldr	r2, [pc, #112]	; (80068f4 <TIM_TI1_SetConfig+0xac>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d003      	beq.n	800688e <TIM_TI1_SetConfig+0x46>
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	4a1b      	ldr	r2, [pc, #108]	; (80068f8 <TIM_TI1_SetConfig+0xb0>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d101      	bne.n	8006892 <TIM_TI1_SetConfig+0x4a>
 800688e:	2301      	movs	r3, #1
 8006890:	e000      	b.n	8006894 <TIM_TI1_SetConfig+0x4c>
 8006892:	2300      	movs	r3, #0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d008      	beq.n	80068aa <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f023 0303 	bic.w	r3, r3, #3
 800689e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	617b      	str	r3, [r7, #20]
 80068a8:	e003      	b.n	80068b2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	f043 0301 	orr.w	r3, r3, #1
 80068b0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	f023 030a 	bic.w	r3, r3, #10
 80068cc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f003 030a 	and.w	r3, r3, #10
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	621a      	str	r2, [r3, #32]
}
 80068e6:	bf00      	nop
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bc80      	pop	{r7}
 80068ee:	4770      	bx	lr
 80068f0:	40012c00 	.word	0x40012c00
 80068f4:	40000400 	.word	0x40000400
 80068f8:	40000800 	.word	0x40000800

080068fc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b087      	sub	sp, #28
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
 8006908:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6a1b      	ldr	r3, [r3, #32]
 800690e:	f023 0210 	bic.w	r2, r3, #16
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6a1b      	ldr	r3, [r3, #32]
 8006920:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006928:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	021b      	lsls	r3, r3, #8
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	4313      	orrs	r3, r2
 8006932:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800693a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	031b      	lsls	r3, r3, #12
 8006940:	b29b      	uxth	r3, r3
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	4313      	orrs	r3, r2
 8006946:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800694e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	011b      	lsls	r3, r3, #4
 8006954:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	4313      	orrs	r3, r2
 800695c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	621a      	str	r2, [r3, #32]
}
 800696a:	bf00      	nop
 800696c:	371c      	adds	r7, #28
 800696e:	46bd      	mov	sp, r7
 8006970:	bc80      	pop	{r7}
 8006972:	4770      	bx	lr

08006974 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
 8006980:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6a1b      	ldr	r3, [r3, #32]
 8006998:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	f023 0303 	bic.w	r3, r3, #3
 80069a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	011b      	lsls	r3, r3, #4
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069c4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	021b      	lsls	r3, r3, #8
 80069ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069ce:	693a      	ldr	r2, [r7, #16]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	693a      	ldr	r2, [r7, #16]
 80069de:	621a      	str	r2, [r3, #32]
}
 80069e0:	bf00      	nop
 80069e2:	371c      	adds	r7, #28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bc80      	pop	{r7}
 80069e8:	4770      	bx	lr

080069ea <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b087      	sub	sp, #28
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	60f8      	str	r0, [r7, #12]
 80069f2:	60b9      	str	r1, [r7, #8]
 80069f4:	607a      	str	r2, [r7, #4]
 80069f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	69db      	ldr	r3, [r3, #28]
 8006a08:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a16:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	021b      	lsls	r3, r3, #8
 8006a1c:	697a      	ldr	r2, [r7, #20]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a28:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	031b      	lsls	r3, r3, #12
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	697a      	ldr	r2, [r7, #20]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a3c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	031b      	lsls	r3, r3, #12
 8006a42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a46:	693a      	ldr	r2, [r7, #16]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	621a      	str	r2, [r3, #32]
}
 8006a58:	bf00      	nop
 8006a5a:	371c      	adds	r7, #28
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bc80      	pop	{r7}
 8006a60:	4770      	bx	lr

08006a62 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a62:	b480      	push	{r7}
 8006a64:	b087      	sub	sp, #28
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	60f8      	str	r0, [r7, #12]
 8006a6a:	60b9      	str	r1, [r7, #8]
 8006a6c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	f003 031f 	and.w	r3, r3, #31
 8006a74:	2201      	movs	r2, #1
 8006a76:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a1a      	ldr	r2, [r3, #32]
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	43db      	mvns	r3, r3
 8006a84:	401a      	ands	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6a1a      	ldr	r2, [r3, #32]
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	f003 031f 	and.w	r3, r3, #31
 8006a94:	6879      	ldr	r1, [r7, #4]
 8006a96:	fa01 f303 	lsl.w	r3, r1, r3
 8006a9a:	431a      	orrs	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	621a      	str	r2, [r3, #32]
}
 8006aa0:	bf00      	nop
 8006aa2:	371c      	adds	r7, #28
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bc80      	pop	{r7}
 8006aa8:	4770      	bx	lr
	...

08006aac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b085      	sub	sp, #20
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d101      	bne.n	8006ac4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	e046      	b.n	8006b52 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a16      	ldr	r2, [pc, #88]	; (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d00e      	beq.n	8006b26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b10:	d009      	beq.n	8006b26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a12      	ldr	r2, [pc, #72]	; (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d004      	beq.n	8006b26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a10      	ldr	r2, [pc, #64]	; (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d10c      	bne.n	8006b40 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	68ba      	ldr	r2, [r7, #8]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	68ba      	ldr	r2, [r7, #8]
 8006b3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3714      	adds	r7, #20
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bc80      	pop	{r7}
 8006b5a:	4770      	bx	lr
 8006b5c:	40012c00 	.word	0x40012c00
 8006b60:	40000400 	.word	0x40000400
 8006b64:	40000800 	.word	0x40000800

08006b68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bc80      	pop	{r7}
 8006b78:	4770      	bx	lr

08006b7a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b083      	sub	sp, #12
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b82:	bf00      	nop
 8006b84:	370c      	adds	r7, #12
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bc80      	pop	{r7}
 8006b8a:	4770      	bx	lr

08006b8c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006b8c:	b084      	sub	sp, #16
 8006b8e:	b480      	push	{r7}
 8006b90:	b083      	sub	sp, #12
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	f107 0014 	add.w	r0, r7, #20
 8006b9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bc80      	pop	{r7}
 8006ba8:	b004      	add	sp, #16
 8006baa:	4770      	bx	lr

08006bac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006bbc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006bc0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3714      	adds	r7, #20
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bc80      	pop	{r7}
 8006bd6:	4770      	bx	lr

08006bd8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006be0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006be4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	43db      	mvns	r3, r3
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3714      	adds	r7, #20
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bc80      	pop	{r7}
 8006c0a:	4770      	bx	lr

08006c0c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	460b      	mov	r3, r1
 8006c16:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	370c      	adds	r7, #12
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bc80      	pop	{r7}
 8006c22:	4770      	bx	lr

08006c24 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006c24:	b084      	sub	sp, #16
 8006c26:	b480      	push	{r7}
 8006c28:	b083      	sub	sp, #12
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
 8006c2e:	f107 0014 	add.w	r0, r7, #20
 8006c32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bc80      	pop	{r7}
 8006c60:	b004      	add	sp, #16
 8006c62:	4770      	bx	lr

08006c64 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b09b      	sub	sp, #108	; 0x6c
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	881b      	ldrh	r3, [r3, #0]
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c8a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	78db      	ldrb	r3, [r3, #3]
 8006c92:	2b03      	cmp	r3, #3
 8006c94:	d81f      	bhi.n	8006cd6 <USB_ActivateEndpoint+0x72>
 8006c96:	a201      	add	r2, pc, #4	; (adr r2, 8006c9c <USB_ActivateEndpoint+0x38>)
 8006c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c9c:	08006cad 	.word	0x08006cad
 8006ca0:	08006cc9 	.word	0x08006cc9
 8006ca4:	08006cdf 	.word	0x08006cdf
 8006ca8:	08006cbb 	.word	0x08006cbb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006cac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006cb0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006cb4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006cb8:	e012      	b.n	8006ce0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006cba:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006cbe:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006cc2:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006cc6:	e00b      	b.n	8006ce0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006cc8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006ccc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006cd0:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006cd4:	e004      	b.n	8006ce0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8006cdc:	e000      	b.n	8006ce0 <USB_ActivateEndpoint+0x7c>
      break;
 8006cde:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	441a      	add	r2, r3
 8006cea:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006cee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cf2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4413      	add	r3, r2
 8006d0c:	881b      	ldrh	r3, [r3, #0]
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	4313      	orrs	r3, r2
 8006d22:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	441a      	add	r2, r3
 8006d30:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8006d34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	7b1b      	ldrb	r3, [r3, #12]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f040 8149 	bne.w	8006fe4 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	785b      	ldrb	r3, [r3, #1]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	f000 8084 	beq.w	8006e64 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	617b      	str	r3, [r7, #20]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	461a      	mov	r2, r3
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	617b      	str	r3, [r7, #20]
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	011a      	lsls	r2, r3, #4
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d7e:	613b      	str	r3, [r7, #16]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	88db      	ldrh	r3, [r3, #6]
 8006d84:	085b      	lsrs	r3, r3, #1
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	005b      	lsls	r3, r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	4413      	add	r3, r2
 8006d9a:	881b      	ldrh	r3, [r3, #0]
 8006d9c:	81fb      	strh	r3, [r7, #14]
 8006d9e:	89fb      	ldrh	r3, [r7, #14]
 8006da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d01b      	beq.n	8006de0 <USB_ActivateEndpoint+0x17c>
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	4413      	add	r3, r2
 8006db2:	881b      	ldrh	r3, [r3, #0]
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dbe:	81bb      	strh	r3, [r7, #12]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	441a      	add	r2, r3
 8006dca:	89bb      	ldrh	r3, [r7, #12]
 8006dcc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dd0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dd8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	78db      	ldrb	r3, [r3, #3]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d020      	beq.n	8006e2a <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4413      	add	r3, r2
 8006df2:	881b      	ldrh	r3, [r3, #0]
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dfe:	813b      	strh	r3, [r7, #8]
 8006e00:	893b      	ldrh	r3, [r7, #8]
 8006e02:	f083 0320 	eor.w	r3, r3, #32
 8006e06:	813b      	strh	r3, [r7, #8]
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	441a      	add	r2, r3
 8006e12:	893b      	ldrh	r3, [r7, #8]
 8006e14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	8013      	strh	r3, [r2, #0]
 8006e28:	e27f      	b.n	800732a <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	4413      	add	r3, r2
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e40:	817b      	strh	r3, [r7, #10]
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	441a      	add	r2, r3
 8006e4c:	897b      	ldrh	r3, [r7, #10]
 8006e4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	8013      	strh	r3, [r2, #0]
 8006e62:	e262      	b.n	800732a <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	461a      	mov	r2, r3
 8006e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e74:	4413      	add	r3, r2
 8006e76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	011a      	lsls	r2, r3, #4
 8006e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e80:	4413      	add	r3, r2
 8006e82:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006e86:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	88db      	ldrh	r3, [r3, #6]
 8006e8c:	085b      	lsrs	r3, r3, #1
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	005b      	lsls	r3, r3, #1
 8006e92:	b29a      	uxth	r2, r3
 8006e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e96:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	627b      	str	r3, [r7, #36]	; 0x24
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea8:	4413      	add	r3, r2
 8006eaa:	627b      	str	r3, [r7, #36]	; 0x24
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	011a      	lsls	r2, r3, #4
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006eba:	623b      	str	r3, [r7, #32]
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d112      	bne.n	8006eea <USB_ActivateEndpoint+0x286>
 8006ec4:	6a3b      	ldr	r3, [r7, #32]
 8006ec6:	881b      	ldrh	r3, [r3, #0]
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006ece:	b29a      	uxth	r2, r3
 8006ed0:	6a3b      	ldr	r3, [r7, #32]
 8006ed2:	801a      	strh	r2, [r3, #0]
 8006ed4:	6a3b      	ldr	r3, [r7, #32]
 8006ed6:	881b      	ldrh	r3, [r3, #0]
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ede:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	6a3b      	ldr	r3, [r7, #32]
 8006ee6:	801a      	strh	r2, [r3, #0]
 8006ee8:	e02f      	b.n	8006f4a <USB_ActivateEndpoint+0x2e6>
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	2b3e      	cmp	r3, #62	; 0x3e
 8006ef0:	d813      	bhi.n	8006f1a <USB_ActivateEndpoint+0x2b6>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	085b      	lsrs	r3, r3, #1
 8006ef8:	663b      	str	r3, [r7, #96]	; 0x60
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	f003 0301 	and.w	r3, r3, #1
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d002      	beq.n	8006f0c <USB_ActivateEndpoint+0x2a8>
 8006f06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f08:	3301      	adds	r3, #1
 8006f0a:	663b      	str	r3, [r7, #96]	; 0x60
 8006f0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	029b      	lsls	r3, r3, #10
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	6a3b      	ldr	r3, [r7, #32]
 8006f16:	801a      	strh	r2, [r3, #0]
 8006f18:	e017      	b.n	8006f4a <USB_ActivateEndpoint+0x2e6>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	095b      	lsrs	r3, r3, #5
 8006f20:	663b      	str	r3, [r7, #96]	; 0x60
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	f003 031f 	and.w	r3, r3, #31
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d102      	bne.n	8006f34 <USB_ActivateEndpoint+0x2d0>
 8006f2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f30:	3b01      	subs	r3, #1
 8006f32:	663b      	str	r3, [r7, #96]	; 0x60
 8006f34:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	029b      	lsls	r3, r3, #10
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	6a3b      	ldr	r3, [r7, #32]
 8006f48:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	4413      	add	r3, r2
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	83fb      	strh	r3, [r7, #30]
 8006f58:	8bfb      	ldrh	r3, [r7, #30]
 8006f5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d01b      	beq.n	8006f9a <USB_ActivateEndpoint+0x336>
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f78:	83bb      	strh	r3, [r7, #28]
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	441a      	add	r2, r3
 8006f84:	8bbb      	ldrh	r3, [r7, #28]
 8006f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f8e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4413      	add	r3, r2
 8006fa4:	881b      	ldrh	r3, [r3, #0]
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fb0:	837b      	strh	r3, [r7, #26]
 8006fb2:	8b7b      	ldrh	r3, [r7, #26]
 8006fb4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006fb8:	837b      	strh	r3, [r7, #26]
 8006fba:	8b7b      	ldrh	r3, [r7, #26]
 8006fbc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006fc0:	837b      	strh	r3, [r7, #26]
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	441a      	add	r2, r3
 8006fcc:	8b7b      	ldrh	r3, [r7, #26]
 8006fce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	8013      	strh	r3, [r2, #0]
 8006fe2:	e1a2      	b.n	800732a <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	4413      	add	r3, r2
 8006fee:	881b      	ldrh	r3, [r3, #0]
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ffa:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	441a      	add	r2, r3
 8007008:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800700c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007010:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007014:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800701c:	b29b      	uxth	r3, r3
 800701e:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	65bb      	str	r3, [r7, #88]	; 0x58
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800702a:	b29b      	uxth	r3, r3
 800702c:	461a      	mov	r2, r3
 800702e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007030:	4413      	add	r3, r2
 8007032:	65bb      	str	r3, [r7, #88]	; 0x58
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	011a      	lsls	r2, r3, #4
 800703a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800703c:	4413      	add	r3, r2
 800703e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007042:	657b      	str	r3, [r7, #84]	; 0x54
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	891b      	ldrh	r3, [r3, #8]
 8007048:	085b      	lsrs	r3, r3, #1
 800704a:	b29b      	uxth	r3, r3
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	b29a      	uxth	r2, r3
 8007050:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007052:	801a      	strh	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	653b      	str	r3, [r7, #80]	; 0x50
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800705e:	b29b      	uxth	r3, r3
 8007060:	461a      	mov	r2, r3
 8007062:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007064:	4413      	add	r3, r2
 8007066:	653b      	str	r3, [r7, #80]	; 0x50
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	011a      	lsls	r2, r3, #4
 800706e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007070:	4413      	add	r3, r2
 8007072:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007076:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	895b      	ldrh	r3, [r3, #10]
 800707c:	085b      	lsrs	r3, r3, #1
 800707e:	b29b      	uxth	r3, r3
 8007080:	005b      	lsls	r3, r3, #1
 8007082:	b29a      	uxth	r2, r3
 8007084:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007086:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	785b      	ldrb	r3, [r3, #1]
 800708c:	2b00      	cmp	r3, #0
 800708e:	f040 8091 	bne.w	80071b4 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	4413      	add	r3, r2
 800709c:	881b      	ldrh	r3, [r3, #0]
 800709e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80070a0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80070a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d01b      	beq.n	80070e2 <USB_ActivateEndpoint+0x47e>
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4413      	add	r3, r2
 80070b4:	881b      	ldrh	r3, [r3, #0]
 80070b6:	b29b      	uxth	r3, r3
 80070b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070c0:	877b      	strh	r3, [r7, #58]	; 0x3a
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	441a      	add	r2, r3
 80070cc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80070ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80070da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070de:	b29b      	uxth	r3, r3
 80070e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	009b      	lsls	r3, r3, #2
 80070ea:	4413      	add	r3, r2
 80070ec:	881b      	ldrh	r3, [r3, #0]
 80070ee:	873b      	strh	r3, [r7, #56]	; 0x38
 80070f0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80070f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d01b      	beq.n	8007132 <USB_ActivateEndpoint+0x4ce>
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	4413      	add	r3, r2
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	b29b      	uxth	r3, r3
 8007108:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800710c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007110:	86fb      	strh	r3, [r7, #54]	; 0x36
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	441a      	add	r2, r3
 800711c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800711e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007122:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007126:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800712a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800712e:	b29b      	uxth	r3, r3
 8007130:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	4413      	add	r3, r2
 800713c:	881b      	ldrh	r3, [r3, #0]
 800713e:	b29b      	uxth	r3, r3
 8007140:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007144:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007148:	86bb      	strh	r3, [r7, #52]	; 0x34
 800714a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800714c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007150:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007152:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007154:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007158:	86bb      	strh	r3, [r7, #52]	; 0x34
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	441a      	add	r2, r3
 8007164:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007166:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800716a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800716e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007172:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007176:	b29b      	uxth	r3, r3
 8007178:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	781b      	ldrb	r3, [r3, #0]
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	4413      	add	r3, r2
 8007184:	881b      	ldrh	r3, [r3, #0]
 8007186:	b29b      	uxth	r3, r3
 8007188:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800718c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007190:	867b      	strh	r3, [r7, #50]	; 0x32
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	441a      	add	r2, r3
 800719c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800719e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80071aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	8013      	strh	r3, [r2, #0]
 80071b2:	e0ba      	b.n	800732a <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	009b      	lsls	r3, r3, #2
 80071bc:	4413      	add	r3, r2
 80071be:	881b      	ldrh	r3, [r3, #0]
 80071c0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80071c4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80071c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d01d      	beq.n	800720c <USB_ActivateEndpoint+0x5a8>
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	009b      	lsls	r3, r3, #2
 80071d8:	4413      	add	r3, r2
 80071da:	881b      	ldrh	r3, [r3, #0]
 80071dc:	b29b      	uxth	r3, r3
 80071de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071e6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	441a      	add	r2, r3
 80071f4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80071f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007200:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007208:	b29b      	uxth	r3, r3
 800720a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800720c:	687a      	ldr	r2, [r7, #4]
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	4413      	add	r3, r2
 8007216:	881b      	ldrh	r3, [r3, #0]
 8007218:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800721c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007220:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007224:	2b00      	cmp	r3, #0
 8007226:	d01d      	beq.n	8007264 <USB_ActivateEndpoint+0x600>
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	4413      	add	r3, r2
 8007232:	881b      	ldrh	r3, [r3, #0]
 8007234:	b29b      	uxth	r3, r3
 8007236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800723a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800723e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	441a      	add	r2, r3
 800724c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007250:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007254:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007258:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800725c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007260:	b29b      	uxth	r3, r3
 8007262:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	78db      	ldrb	r3, [r3, #3]
 8007268:	2b01      	cmp	r3, #1
 800726a:	d024      	beq.n	80072b6 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4413      	add	r3, r2
 8007276:	881b      	ldrh	r3, [r3, #0]
 8007278:	b29b      	uxth	r3, r3
 800727a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800727e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007282:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007286:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800728a:	f083 0320 	eor.w	r3, r3, #32
 800728e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	441a      	add	r2, r3
 800729c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80072a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	8013      	strh	r3, [r2, #0]
 80072b4:	e01d      	b.n	80072f2 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	4413      	add	r3, r2
 80072c0:	881b      	ldrh	r3, [r3, #0]
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072cc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	441a      	add	r2, r3
 80072da:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80072de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	4413      	add	r3, r2
 80072fc:	881b      	ldrh	r3, [r3, #0]
 80072fe:	b29b      	uxth	r3, r3
 8007300:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007304:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007308:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	441a      	add	r2, r3
 8007314:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007316:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800731a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800731e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007326:	b29b      	uxth	r3, r3
 8007328:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800732a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800732e:	4618      	mov	r0, r3
 8007330:	376c      	adds	r7, #108	; 0x6c
 8007332:	46bd      	mov	sp, r7
 8007334:	bc80      	pop	{r7}
 8007336:	4770      	bx	lr

08007338 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007338:	b480      	push	{r7}
 800733a:	b08d      	sub	sp, #52	; 0x34
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	7b1b      	ldrb	r3, [r3, #12]
 8007346:	2b00      	cmp	r3, #0
 8007348:	f040 808e 	bne.w	8007468 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	785b      	ldrb	r3, [r3, #1]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d044      	beq.n	80073de <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	4413      	add	r3, r2
 800735e:	881b      	ldrh	r3, [r3, #0]
 8007360:	81bb      	strh	r3, [r7, #12]
 8007362:	89bb      	ldrh	r3, [r7, #12]
 8007364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007368:	2b00      	cmp	r3, #0
 800736a:	d01b      	beq.n	80073a4 <USB_DeactivateEndpoint+0x6c>
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	4413      	add	r3, r2
 8007376:	881b      	ldrh	r3, [r3, #0]
 8007378:	b29b      	uxth	r3, r3
 800737a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800737e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007382:	817b      	strh	r3, [r7, #10]
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	781b      	ldrb	r3, [r3, #0]
 800738a:	009b      	lsls	r3, r3, #2
 800738c:	441a      	add	r2, r3
 800738e:	897b      	ldrh	r3, [r7, #10]
 8007390:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007394:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007398:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800739c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	4413      	add	r3, r2
 80073ae:	881b      	ldrh	r3, [r3, #0]
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073ba:	813b      	strh	r3, [r7, #8]
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	009b      	lsls	r3, r3, #2
 80073c4:	441a      	add	r2, r3
 80073c6:	893b      	ldrh	r3, [r7, #8]
 80073c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073d8:	b29b      	uxth	r3, r3
 80073da:	8013      	strh	r3, [r2, #0]
 80073dc:	e192      	b.n	8007704 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	4413      	add	r3, r2
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	827b      	strh	r3, [r7, #18]
 80073ec:	8a7b      	ldrh	r3, [r7, #18]
 80073ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d01b      	beq.n	800742e <USB_DeactivateEndpoint+0xf6>
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	881b      	ldrh	r3, [r3, #0]
 8007402:	b29b      	uxth	r3, r3
 8007404:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800740c:	823b      	strh	r3, [r7, #16]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	781b      	ldrb	r3, [r3, #0]
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	441a      	add	r2, r3
 8007418:	8a3b      	ldrh	r3, [r7, #16]
 800741a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800741e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007422:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007426:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800742a:	b29b      	uxth	r3, r3
 800742c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	4413      	add	r3, r2
 8007438:	881b      	ldrh	r3, [r3, #0]
 800743a:	b29b      	uxth	r3, r3
 800743c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007444:	81fb      	strh	r3, [r7, #14]
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	441a      	add	r2, r3
 8007450:	89fb      	ldrh	r3, [r7, #14]
 8007452:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007456:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800745a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800745e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007462:	b29b      	uxth	r3, r3
 8007464:	8013      	strh	r3, [r2, #0]
 8007466:	e14d      	b.n	8007704 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	785b      	ldrb	r3, [r3, #1]
 800746c:	2b00      	cmp	r3, #0
 800746e:	f040 80a5 	bne.w	80075bc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	4413      	add	r3, r2
 800747c:	881b      	ldrh	r3, [r3, #0]
 800747e:	843b      	strh	r3, [r7, #32]
 8007480:	8c3b      	ldrh	r3, [r7, #32]
 8007482:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d01b      	beq.n	80074c2 <USB_DeactivateEndpoint+0x18a>
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	4413      	add	r3, r2
 8007494:	881b      	ldrh	r3, [r3, #0]
 8007496:	b29b      	uxth	r3, r3
 8007498:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800749c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074a0:	83fb      	strh	r3, [r7, #30]
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	441a      	add	r2, r3
 80074ac:	8bfb      	ldrh	r3, [r7, #30]
 80074ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80074ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074be:	b29b      	uxth	r3, r3
 80074c0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	781b      	ldrb	r3, [r3, #0]
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	4413      	add	r3, r2
 80074cc:	881b      	ldrh	r3, [r3, #0]
 80074ce:	83bb      	strh	r3, [r7, #28]
 80074d0:	8bbb      	ldrh	r3, [r7, #28]
 80074d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d01b      	beq.n	8007512 <USB_DeactivateEndpoint+0x1da>
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	4413      	add	r3, r2
 80074e4:	881b      	ldrh	r3, [r3, #0]
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074f0:	837b      	strh	r3, [r7, #26]
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	441a      	add	r2, r3
 80074fc:	8b7b      	ldrh	r3, [r7, #26]
 80074fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007502:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007506:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800750a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800750e:	b29b      	uxth	r3, r3
 8007510:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	781b      	ldrb	r3, [r3, #0]
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	4413      	add	r3, r2
 800751c:	881b      	ldrh	r3, [r3, #0]
 800751e:	b29b      	uxth	r3, r3
 8007520:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007524:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007528:	833b      	strh	r3, [r7, #24]
 800752a:	687a      	ldr	r2, [r7, #4]
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	781b      	ldrb	r3, [r3, #0]
 8007530:	009b      	lsls	r3, r3, #2
 8007532:	441a      	add	r2, r3
 8007534:	8b3b      	ldrh	r3, [r7, #24]
 8007536:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800753a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800753e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007542:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007546:	b29b      	uxth	r3, r3
 8007548:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800754a:	687a      	ldr	r2, [r7, #4]
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	4413      	add	r3, r2
 8007554:	881b      	ldrh	r3, [r3, #0]
 8007556:	b29b      	uxth	r3, r3
 8007558:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800755c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007560:	82fb      	strh	r3, [r7, #22]
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	441a      	add	r2, r3
 800756c:	8afb      	ldrh	r3, [r7, #22]
 800756e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007572:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007576:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800757a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800757e:	b29b      	uxth	r3, r3
 8007580:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	881b      	ldrh	r3, [r3, #0]
 800758e:	b29b      	uxth	r3, r3
 8007590:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007594:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007598:	82bb      	strh	r3, [r7, #20]
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	441a      	add	r2, r3
 80075a4:	8abb      	ldrh	r3, [r7, #20]
 80075a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	8013      	strh	r3, [r2, #0]
 80075ba:	e0a3      	b.n	8007704 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	4413      	add	r3, r2
 80075c6:	881b      	ldrh	r3, [r3, #0]
 80075c8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80075ca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80075cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d01b      	beq.n	800760c <USB_DeactivateEndpoint+0x2d4>
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	4413      	add	r3, r2
 80075de:	881b      	ldrh	r3, [r3, #0]
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ea:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	781b      	ldrb	r3, [r3, #0]
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	441a      	add	r2, r3
 80075f6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80075f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007600:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007608:	b29b      	uxth	r3, r3
 800760a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	781b      	ldrb	r3, [r3, #0]
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4413      	add	r3, r2
 8007616:	881b      	ldrh	r3, [r3, #0]
 8007618:	857b      	strh	r3, [r7, #42]	; 0x2a
 800761a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800761c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007620:	2b00      	cmp	r3, #0
 8007622:	d01b      	beq.n	800765c <USB_DeactivateEndpoint+0x324>
 8007624:	687a      	ldr	r2, [r7, #4]
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	009b      	lsls	r3, r3, #2
 800762c:	4413      	add	r3, r2
 800762e:	881b      	ldrh	r3, [r3, #0]
 8007630:	b29b      	uxth	r3, r3
 8007632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800763a:	853b      	strh	r3, [r7, #40]	; 0x28
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	441a      	add	r2, r3
 8007646:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007648:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800764c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007650:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007654:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007658:	b29b      	uxth	r3, r3
 800765a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	4413      	add	r3, r2
 8007666:	881b      	ldrh	r3, [r3, #0]
 8007668:	b29b      	uxth	r3, r3
 800766a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800766e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007672:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	441a      	add	r2, r3
 800767e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007680:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007684:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007688:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800768c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007690:	b29b      	uxth	r3, r3
 8007692:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	4413      	add	r3, r2
 800769e:	881b      	ldrh	r3, [r3, #0]
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076aa:	84bb      	strh	r3, [r7, #36]	; 0x24
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	441a      	add	r2, r3
 80076b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80076b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	781b      	ldrb	r3, [r3, #0]
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	4413      	add	r3, r2
 80076d6:	881b      	ldrh	r3, [r3, #0]
 80076d8:	b29b      	uxth	r3, r3
 80076da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076e2:	847b      	strh	r3, [r7, #34]	; 0x22
 80076e4:	687a      	ldr	r2, [r7, #4]
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	441a      	add	r2, r3
 80076ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80076f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007700:	b29b      	uxth	r3, r3
 8007702:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3734      	adds	r7, #52	; 0x34
 800770a:	46bd      	mov	sp, r7
 800770c:	bc80      	pop	{r7}
 800770e:	4770      	bx	lr

08007710 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b0c4      	sub	sp, #272	; 0x110
 8007714:	af00      	add	r7, sp, #0
 8007716:	1d3b      	adds	r3, r7, #4
 8007718:	6018      	str	r0, [r3, #0]
 800771a:	463b      	mov	r3, r7
 800771c:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800771e:	463b      	mov	r3, r7
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	785b      	ldrb	r3, [r3, #1]
 8007724:	2b01      	cmp	r3, #1
 8007726:	f040 8557 	bne.w	80081d8 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800772a:	463b      	mov	r3, r7
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	699a      	ldr	r2, [r3, #24]
 8007730:	463b      	mov	r3, r7
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	429a      	cmp	r2, r3
 8007738:	d905      	bls.n	8007746 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800773a:	463b      	mov	r3, r7
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	691b      	ldr	r3, [r3, #16]
 8007740:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007744:	e004      	b.n	8007750 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8007746:	463b      	mov	r3, r7
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	699b      	ldr	r3, [r3, #24]
 800774c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007750:	463b      	mov	r3, r7
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	7b1b      	ldrb	r3, [r3, #12]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d12c      	bne.n	80077b4 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800775a:	463b      	mov	r3, r7
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6959      	ldr	r1, [r3, #20]
 8007760:	463b      	mov	r3, r7
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	88da      	ldrh	r2, [r3, #6]
 8007766:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800776a:	b29b      	uxth	r3, r3
 800776c:	1d38      	adds	r0, r7, #4
 800776e:	6800      	ldr	r0, [r0, #0]
 8007770:	f001 fa2c 	bl	8008bcc <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007774:	1d3b      	adds	r3, r7, #4
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	617b      	str	r3, [r7, #20]
 800777a:	1d3b      	adds	r3, r7, #4
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007782:	b29b      	uxth	r3, r3
 8007784:	461a      	mov	r2, r3
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	4413      	add	r3, r2
 800778a:	617b      	str	r3, [r7, #20]
 800778c:	463b      	mov	r3, r7
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	781b      	ldrb	r3, [r3, #0]
 8007792:	011a      	lsls	r2, r3, #4
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	4413      	add	r3, r2
 8007798:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800779c:	f107 0310 	add.w	r3, r7, #16
 80077a0:	601a      	str	r2, [r3, #0]
 80077a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077a6:	b29a      	uxth	r2, r3
 80077a8:	f107 0310 	add.w	r3, r7, #16
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	801a      	strh	r2, [r3, #0]
 80077b0:	f000 bcdd 	b.w	800816e <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80077b4:	463b      	mov	r3, r7
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	78db      	ldrb	r3, [r3, #3]
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	f040 8347 	bne.w	8007e4e <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80077c0:	463b      	mov	r3, r7
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	6a1a      	ldr	r2, [r3, #32]
 80077c6:	463b      	mov	r3, r7
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	f240 82eb 	bls.w	8007da8 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80077d2:	1d3b      	adds	r3, r7, #4
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	463b      	mov	r3, r7
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	009b      	lsls	r3, r3, #2
 80077de:	4413      	add	r3, r2
 80077e0:	881b      	ldrh	r3, [r3, #0]
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ec:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80077f0:	1d3b      	adds	r3, r7, #4
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	463b      	mov	r3, r7
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	441a      	add	r2, r3
 80077fe:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8007802:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007806:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800780a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800780e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007812:	b29b      	uxth	r3, r3
 8007814:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007816:	463b      	mov	r3, r7
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	6a1a      	ldr	r2, [r3, #32]
 800781c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007820:	1ad2      	subs	r2, r2, r3
 8007822:	463b      	mov	r3, r7
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007828:	1d3b      	adds	r3, r7, #4
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	463b      	mov	r3, r7
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	4413      	add	r3, r2
 8007836:	881b      	ldrh	r3, [r3, #0]
 8007838:	b29b      	uxth	r3, r3
 800783a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800783e:	2b00      	cmp	r3, #0
 8007840:	f000 8159 	beq.w	8007af6 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007844:	1d3b      	adds	r3, r7, #4
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	637b      	str	r3, [r7, #52]	; 0x34
 800784a:	463b      	mov	r3, r7
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	785b      	ldrb	r3, [r3, #1]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d164      	bne.n	800791e <USB_EPStartXfer+0x20e>
 8007854:	1d3b      	adds	r3, r7, #4
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	62fb      	str	r3, [r7, #44]	; 0x2c
 800785a:	1d3b      	adds	r3, r7, #4
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007862:	b29b      	uxth	r3, r3
 8007864:	461a      	mov	r2, r3
 8007866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007868:	4413      	add	r3, r2
 800786a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800786c:	463b      	mov	r3, r7
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	011a      	lsls	r2, r3, #4
 8007874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007876:	4413      	add	r3, r2
 8007878:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800787c:	62bb      	str	r3, [r7, #40]	; 0x28
 800787e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007882:	2b00      	cmp	r3, #0
 8007884:	d112      	bne.n	80078ac <USB_EPStartXfer+0x19c>
 8007886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007888:	881b      	ldrh	r3, [r3, #0]
 800788a:	b29b      	uxth	r3, r3
 800788c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007890:	b29a      	uxth	r2, r3
 8007892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007894:	801a      	strh	r2, [r3, #0]
 8007896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007898:	881b      	ldrh	r3, [r3, #0]
 800789a:	b29b      	uxth	r3, r3
 800789c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078a4:	b29a      	uxth	r2, r3
 80078a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a8:	801a      	strh	r2, [r3, #0]
 80078aa:	e054      	b.n	8007956 <USB_EPStartXfer+0x246>
 80078ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078b0:	2b3e      	cmp	r3, #62	; 0x3e
 80078b2:	d817      	bhi.n	80078e4 <USB_EPStartXfer+0x1d4>
 80078b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078b8:	085b      	lsrs	r3, r3, #1
 80078ba:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80078be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078c2:	f003 0301 	and.w	r3, r3, #1
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d004      	beq.n	80078d4 <USB_EPStartXfer+0x1c4>
 80078ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078ce:	3301      	adds	r3, #1
 80078d0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80078d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078d8:	b29b      	uxth	r3, r3
 80078da:	029b      	lsls	r3, r3, #10
 80078dc:	b29a      	uxth	r2, r3
 80078de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078e0:	801a      	strh	r2, [r3, #0]
 80078e2:	e038      	b.n	8007956 <USB_EPStartXfer+0x246>
 80078e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078e8:	095b      	lsrs	r3, r3, #5
 80078ea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80078ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078f2:	f003 031f 	and.w	r3, r3, #31
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d104      	bne.n	8007904 <USB_EPStartXfer+0x1f4>
 80078fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078fe:	3b01      	subs	r3, #1
 8007900:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007904:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007908:	b29b      	uxth	r3, r3
 800790a:	029b      	lsls	r3, r3, #10
 800790c:	b29b      	uxth	r3, r3
 800790e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007912:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007916:	b29a      	uxth	r2, r3
 8007918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800791a:	801a      	strh	r2, [r3, #0]
 800791c:	e01b      	b.n	8007956 <USB_EPStartXfer+0x246>
 800791e:	463b      	mov	r3, r7
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	785b      	ldrb	r3, [r3, #1]
 8007924:	2b01      	cmp	r3, #1
 8007926:	d116      	bne.n	8007956 <USB_EPStartXfer+0x246>
 8007928:	1d3b      	adds	r3, r7, #4
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007930:	b29b      	uxth	r3, r3
 8007932:	461a      	mov	r2, r3
 8007934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007936:	4413      	add	r3, r2
 8007938:	637b      	str	r3, [r7, #52]	; 0x34
 800793a:	463b      	mov	r3, r7
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	011a      	lsls	r2, r3, #4
 8007942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007944:	4413      	add	r3, r2
 8007946:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800794a:	633b      	str	r3, [r7, #48]	; 0x30
 800794c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007950:	b29a      	uxth	r2, r3
 8007952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007954:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007956:	463b      	mov	r3, r7
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	895b      	ldrh	r3, [r3, #10]
 800795c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007960:	463b      	mov	r3, r7
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	6959      	ldr	r1, [r3, #20]
 8007966:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800796a:	b29b      	uxth	r3, r3
 800796c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007970:	1d38      	adds	r0, r7, #4
 8007972:	6800      	ldr	r0, [r0, #0]
 8007974:	f001 f92a 	bl	8008bcc <USB_WritePMA>
            ep->xfer_buff += len;
 8007978:	463b      	mov	r3, r7
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	695a      	ldr	r2, [r3, #20]
 800797e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007982:	441a      	add	r2, r3
 8007984:	463b      	mov	r3, r7
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800798a:	463b      	mov	r3, r7
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	6a1a      	ldr	r2, [r3, #32]
 8007990:	463b      	mov	r3, r7
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	429a      	cmp	r2, r3
 8007998:	d909      	bls.n	80079ae <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 800799a:	463b      	mov	r3, r7
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6a1a      	ldr	r2, [r3, #32]
 80079a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079a4:	1ad2      	subs	r2, r2, r3
 80079a6:	463b      	mov	r3, r7
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	621a      	str	r2, [r3, #32]
 80079ac:	e008      	b.n	80079c0 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 80079ae:	463b      	mov	r3, r7
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	6a1b      	ldr	r3, [r3, #32]
 80079b4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 80079b8:	463b      	mov	r3, r7
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2200      	movs	r2, #0
 80079be:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80079c0:	463b      	mov	r3, r7
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	785b      	ldrb	r3, [r3, #1]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d164      	bne.n	8007a94 <USB_EPStartXfer+0x384>
 80079ca:	1d3b      	adds	r3, r7, #4
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	61fb      	str	r3, [r7, #28]
 80079d0:	1d3b      	adds	r3, r7, #4
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079d8:	b29b      	uxth	r3, r3
 80079da:	461a      	mov	r2, r3
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	4413      	add	r3, r2
 80079e0:	61fb      	str	r3, [r7, #28]
 80079e2:	463b      	mov	r3, r7
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	011a      	lsls	r2, r3, #4
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	4413      	add	r3, r2
 80079ee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80079f2:	61bb      	str	r3, [r7, #24]
 80079f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d112      	bne.n	8007a22 <USB_EPStartXfer+0x312>
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	881b      	ldrh	r3, [r3, #0]
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007a06:	b29a      	uxth	r2, r3
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	801a      	strh	r2, [r3, #0]
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	881b      	ldrh	r3, [r3, #0]
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a1a:	b29a      	uxth	r2, r3
 8007a1c:	69bb      	ldr	r3, [r7, #24]
 8007a1e:	801a      	strh	r2, [r3, #0]
 8007a20:	e057      	b.n	8007ad2 <USB_EPStartXfer+0x3c2>
 8007a22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a26:	2b3e      	cmp	r3, #62	; 0x3e
 8007a28:	d817      	bhi.n	8007a5a <USB_EPStartXfer+0x34a>
 8007a2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a2e:	085b      	lsrs	r3, r3, #1
 8007a30:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a38:	f003 0301 	and.w	r3, r3, #1
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d004      	beq.n	8007a4a <USB_EPStartXfer+0x33a>
 8007a40:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a44:	3301      	adds	r3, #1
 8007a46:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a4a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	029b      	lsls	r3, r3, #10
 8007a52:	b29a      	uxth	r2, r3
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	801a      	strh	r2, [r3, #0]
 8007a58:	e03b      	b.n	8007ad2 <USB_EPStartXfer+0x3c2>
 8007a5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a5e:	095b      	lsrs	r3, r3, #5
 8007a60:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a68:	f003 031f 	and.w	r3, r3, #31
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d104      	bne.n	8007a7a <USB_EPStartXfer+0x36a>
 8007a70:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a74:	3b01      	subs	r3, #1
 8007a76:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a7a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	029b      	lsls	r3, r3, #10
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a8c:	b29a      	uxth	r2, r3
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	801a      	strh	r2, [r3, #0]
 8007a92:	e01e      	b.n	8007ad2 <USB_EPStartXfer+0x3c2>
 8007a94:	463b      	mov	r3, r7
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	785b      	ldrb	r3, [r3, #1]
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d119      	bne.n	8007ad2 <USB_EPStartXfer+0x3c2>
 8007a9e:	1d3b      	adds	r3, r7, #4
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8007aa4:	1d3b      	adds	r3, r7, #4
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	461a      	mov	r2, r3
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab2:	4413      	add	r3, r2
 8007ab4:	627b      	str	r3, [r7, #36]	; 0x24
 8007ab6:	463b      	mov	r3, r7
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	011a      	lsls	r2, r3, #4
 8007abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac0:	4413      	add	r3, r2
 8007ac2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007ac6:	623b      	str	r3, [r7, #32]
 8007ac8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	6a3b      	ldr	r3, [r7, #32]
 8007ad0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007ad2:	463b      	mov	r3, r7
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	891b      	ldrh	r3, [r3, #8]
 8007ad8:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007adc:	463b      	mov	r3, r7
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	6959      	ldr	r1, [r3, #20]
 8007ae2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007aec:	1d38      	adds	r0, r7, #4
 8007aee:	6800      	ldr	r0, [r0, #0]
 8007af0:	f001 f86c 	bl	8008bcc <USB_WritePMA>
 8007af4:	e33b      	b.n	800816e <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007af6:	463b      	mov	r3, r7
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	785b      	ldrb	r3, [r3, #1]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d164      	bne.n	8007bca <USB_EPStartXfer+0x4ba>
 8007b00:	1d3b      	adds	r3, r7, #4
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b06:	1d3b      	adds	r3, r7, #4
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	461a      	mov	r2, r3
 8007b12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b14:	4413      	add	r3, r2
 8007b16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b18:	463b      	mov	r3, r7
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	781b      	ldrb	r3, [r3, #0]
 8007b1e:	011a      	lsls	r2, r3, #4
 8007b20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b22:	4413      	add	r3, r2
 8007b24:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007b28:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d112      	bne.n	8007b58 <USB_EPStartXfer+0x448>
 8007b32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b34:	881b      	ldrh	r3, [r3, #0]
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007b3c:	b29a      	uxth	r2, r3
 8007b3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b40:	801a      	strh	r2, [r3, #0]
 8007b42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b44:	881b      	ldrh	r3, [r3, #0]
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b50:	b29a      	uxth	r2, r3
 8007b52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b54:	801a      	strh	r2, [r3, #0]
 8007b56:	e057      	b.n	8007c08 <USB_EPStartXfer+0x4f8>
 8007b58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b5c:	2b3e      	cmp	r3, #62	; 0x3e
 8007b5e:	d817      	bhi.n	8007b90 <USB_EPStartXfer+0x480>
 8007b60:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b64:	085b      	lsrs	r3, r3, #1
 8007b66:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007b6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d004      	beq.n	8007b80 <USB_EPStartXfer+0x470>
 8007b76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007b80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	029b      	lsls	r3, r3, #10
 8007b88:	b29a      	uxth	r2, r3
 8007b8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b8c:	801a      	strh	r2, [r3, #0]
 8007b8e:	e03b      	b.n	8007c08 <USB_EPStartXfer+0x4f8>
 8007b90:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b94:	095b      	lsrs	r3, r3, #5
 8007b96:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007b9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b9e:	f003 031f 	and.w	r3, r3, #31
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d104      	bne.n	8007bb0 <USB_EPStartXfer+0x4a0>
 8007ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007baa:	3b01      	subs	r3, #1
 8007bac:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007bb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	029b      	lsls	r3, r3, #10
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bc6:	801a      	strh	r2, [r3, #0]
 8007bc8:	e01e      	b.n	8007c08 <USB_EPStartXfer+0x4f8>
 8007bca:	463b      	mov	r3, r7
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	785b      	ldrb	r3, [r3, #1]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d119      	bne.n	8007c08 <USB_EPStartXfer+0x4f8>
 8007bd4:	1d3b      	adds	r3, r7, #4
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	657b      	str	r3, [r7, #84]	; 0x54
 8007bda:	1d3b      	adds	r3, r7, #4
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	461a      	mov	r2, r3
 8007be6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007be8:	4413      	add	r3, r2
 8007bea:	657b      	str	r3, [r7, #84]	; 0x54
 8007bec:	463b      	mov	r3, r7
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	011a      	lsls	r2, r3, #4
 8007bf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007bf6:	4413      	add	r3, r2
 8007bf8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007bfc:	653b      	str	r3, [r7, #80]	; 0x50
 8007bfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c06:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007c08:	463b      	mov	r3, r7
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	891b      	ldrh	r3, [r3, #8]
 8007c0e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007c12:	463b      	mov	r3, r7
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	6959      	ldr	r1, [r3, #20]
 8007c18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007c22:	1d38      	adds	r0, r7, #4
 8007c24:	6800      	ldr	r0, [r0, #0]
 8007c26:	f000 ffd1 	bl	8008bcc <USB_WritePMA>
            ep->xfer_buff += len;
 8007c2a:	463b      	mov	r3, r7
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	695a      	ldr	r2, [r3, #20]
 8007c30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c34:	441a      	add	r2, r3
 8007c36:	463b      	mov	r3, r7
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007c3c:	463b      	mov	r3, r7
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6a1a      	ldr	r2, [r3, #32]
 8007c42:	463b      	mov	r3, r7
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	691b      	ldr	r3, [r3, #16]
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d909      	bls.n	8007c60 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8007c4c:	463b      	mov	r3, r7
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	6a1a      	ldr	r2, [r3, #32]
 8007c52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c56:	1ad2      	subs	r2, r2, r3
 8007c58:	463b      	mov	r3, r7
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	621a      	str	r2, [r3, #32]
 8007c5e:	e008      	b.n	8007c72 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8007c60:	463b      	mov	r3, r7
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8007c6a:	463b      	mov	r3, r7
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007c72:	1d3b      	adds	r3, r7, #4
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	647b      	str	r3, [r7, #68]	; 0x44
 8007c78:	463b      	mov	r3, r7
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	785b      	ldrb	r3, [r3, #1]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d164      	bne.n	8007d4c <USB_EPStartXfer+0x63c>
 8007c82:	1d3b      	adds	r3, r7, #4
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c88:	1d3b      	adds	r3, r7, #4
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	461a      	mov	r2, r3
 8007c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c96:	4413      	add	r3, r2
 8007c98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c9a:	463b      	mov	r3, r7
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	011a      	lsls	r2, r3, #4
 8007ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007caa:	63bb      	str	r3, [r7, #56]	; 0x38
 8007cac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d112      	bne.n	8007cda <USB_EPStartXfer+0x5ca>
 8007cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cb6:	881b      	ldrh	r3, [r3, #0]
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007cbe:	b29a      	uxth	r2, r3
 8007cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cc2:	801a      	strh	r2, [r3, #0]
 8007cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cc6:	881b      	ldrh	r3, [r3, #0]
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cd2:	b29a      	uxth	r2, r3
 8007cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cd6:	801a      	strh	r2, [r3, #0]
 8007cd8:	e054      	b.n	8007d84 <USB_EPStartXfer+0x674>
 8007cda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cde:	2b3e      	cmp	r3, #62	; 0x3e
 8007ce0:	d817      	bhi.n	8007d12 <USB_EPStartXfer+0x602>
 8007ce2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ce6:	085b      	lsrs	r3, r3, #1
 8007ce8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007cec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cf0:	f003 0301 	and.w	r3, r3, #1
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d004      	beq.n	8007d02 <USB_EPStartXfer+0x5f2>
 8007cf8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007d02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	029b      	lsls	r3, r3, #10
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d0e:	801a      	strh	r2, [r3, #0]
 8007d10:	e038      	b.n	8007d84 <USB_EPStartXfer+0x674>
 8007d12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d16:	095b      	lsrs	r3, r3, #5
 8007d18:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007d1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d20:	f003 031f 	and.w	r3, r3, #31
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d104      	bne.n	8007d32 <USB_EPStartXfer+0x622>
 8007d28:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007d32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	029b      	lsls	r3, r3, #10
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d48:	801a      	strh	r2, [r3, #0]
 8007d4a:	e01b      	b.n	8007d84 <USB_EPStartXfer+0x674>
 8007d4c:	463b      	mov	r3, r7
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	785b      	ldrb	r3, [r3, #1]
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d116      	bne.n	8007d84 <USB_EPStartXfer+0x674>
 8007d56:	1d3b      	adds	r3, r7, #4
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	461a      	mov	r2, r3
 8007d62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d64:	4413      	add	r3, r2
 8007d66:	647b      	str	r3, [r7, #68]	; 0x44
 8007d68:	463b      	mov	r3, r7
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	011a      	lsls	r2, r3, #4
 8007d70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d72:	4413      	add	r3, r2
 8007d74:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d78:	643b      	str	r3, [r7, #64]	; 0x40
 8007d7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d7e:	b29a      	uxth	r2, r3
 8007d80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d82:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007d84:	463b      	mov	r3, r7
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	895b      	ldrh	r3, [r3, #10]
 8007d8a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d8e:	463b      	mov	r3, r7
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	6959      	ldr	r1, [r3, #20]
 8007d94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007d9e:	1d38      	adds	r0, r7, #4
 8007da0:	6800      	ldr	r0, [r0, #0]
 8007da2:	f000 ff13 	bl	8008bcc <USB_WritePMA>
 8007da6:	e1e2      	b.n	800816e <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007da8:	463b      	mov	r3, r7
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	6a1b      	ldr	r3, [r3, #32]
 8007dae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8007db2:	1d3b      	adds	r3, r7, #4
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	463b      	mov	r3, r7
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	4413      	add	r3, r2
 8007dc0:	881b      	ldrh	r3, [r3, #0]
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007dc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dcc:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8007dd0:	1d3b      	adds	r3, r7, #4
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	463b      	mov	r3, r7
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	441a      	add	r2, r3
 8007dde:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8007de2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007de6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007dea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007dee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007df6:	1d3b      	adds	r3, r7, #4
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	663b      	str	r3, [r7, #96]	; 0x60
 8007dfc:	1d3b      	adds	r3, r7, #4
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	461a      	mov	r2, r3
 8007e08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007e0a:	4413      	add	r3, r2
 8007e0c:	663b      	str	r3, [r7, #96]	; 0x60
 8007e0e:	463b      	mov	r3, r7
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	011a      	lsls	r2, r3, #4
 8007e16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007e18:	4413      	add	r3, r2
 8007e1a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007e1e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e24:	b29a      	uxth	r2, r3
 8007e26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e28:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007e2a:	463b      	mov	r3, r7
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	891b      	ldrh	r3, [r3, #8]
 8007e30:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e34:	463b      	mov	r3, r7
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	6959      	ldr	r1, [r3, #20]
 8007e3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007e44:	1d38      	adds	r0, r7, #4
 8007e46:	6800      	ldr	r0, [r0, #0]
 8007e48:	f000 fec0 	bl	8008bcc <USB_WritePMA>
 8007e4c:	e18f      	b.n	800816e <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007e4e:	1d3b      	adds	r3, r7, #4
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	463b      	mov	r3, r7
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	4413      	add	r3, r2
 8007e5c:	881b      	ldrh	r3, [r3, #0]
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f000 808f 	beq.w	8007f88 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007e6a:	1d3b      	adds	r3, r7, #4
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	67bb      	str	r3, [r7, #120]	; 0x78
 8007e70:	463b      	mov	r3, r7
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	785b      	ldrb	r3, [r3, #1]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d164      	bne.n	8007f44 <USB_EPStartXfer+0x834>
 8007e7a:	1d3b      	adds	r3, r7, #4
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	673b      	str	r3, [r7, #112]	; 0x70
 8007e80:	1d3b      	adds	r3, r7, #4
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e8e:	4413      	add	r3, r2
 8007e90:	673b      	str	r3, [r7, #112]	; 0x70
 8007e92:	463b      	mov	r3, r7
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	011a      	lsls	r2, r3, #4
 8007e9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e9c:	4413      	add	r3, r2
 8007e9e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ea2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007ea4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d112      	bne.n	8007ed2 <USB_EPStartXfer+0x7c2>
 8007eac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eae:	881b      	ldrh	r3, [r3, #0]
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007eb6:	b29a      	uxth	r2, r3
 8007eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eba:	801a      	strh	r2, [r3, #0]
 8007ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ebe:	881b      	ldrh	r3, [r3, #0]
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ec6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007eca:	b29a      	uxth	r2, r3
 8007ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ece:	801a      	strh	r2, [r3, #0]
 8007ed0:	e054      	b.n	8007f7c <USB_EPStartXfer+0x86c>
 8007ed2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ed6:	2b3e      	cmp	r3, #62	; 0x3e
 8007ed8:	d817      	bhi.n	8007f0a <USB_EPStartXfer+0x7fa>
 8007eda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ede:	085b      	lsrs	r3, r3, #1
 8007ee0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007ee4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ee8:	f003 0301 	and.w	r3, r3, #1
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d004      	beq.n	8007efa <USB_EPStartXfer+0x7ea>
 8007ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ef4:	3301      	adds	r3, #1
 8007ef6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	029b      	lsls	r3, r3, #10
 8007f02:	b29a      	uxth	r2, r3
 8007f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f06:	801a      	strh	r2, [r3, #0]
 8007f08:	e038      	b.n	8007f7c <USB_EPStartXfer+0x86c>
 8007f0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f0e:	095b      	lsrs	r3, r3, #5
 8007f10:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007f14:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f18:	f003 031f 	and.w	r3, r3, #31
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d104      	bne.n	8007f2a <USB_EPStartXfer+0x81a>
 8007f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f24:	3b01      	subs	r3, #1
 8007f26:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	029b      	lsls	r3, r3, #10
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f3c:	b29a      	uxth	r2, r3
 8007f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f40:	801a      	strh	r2, [r3, #0]
 8007f42:	e01b      	b.n	8007f7c <USB_EPStartXfer+0x86c>
 8007f44:	463b      	mov	r3, r7
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	785b      	ldrb	r3, [r3, #1]
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d116      	bne.n	8007f7c <USB_EPStartXfer+0x86c>
 8007f4e:	1d3b      	adds	r3, r7, #4
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	461a      	mov	r2, r3
 8007f5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f5c:	4413      	add	r3, r2
 8007f5e:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f60:	463b      	mov	r3, r7
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	781b      	ldrb	r3, [r3, #0]
 8007f66:	011a      	lsls	r2, r3, #4
 8007f68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f6a:	4413      	add	r3, r2
 8007f6c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007f70:	677b      	str	r3, [r7, #116]	; 0x74
 8007f72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f7a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007f7c:	463b      	mov	r3, r7
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	895b      	ldrh	r3, [r3, #10]
 8007f82:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8007f86:	e097      	b.n	80080b8 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007f88:	463b      	mov	r3, r7
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	785b      	ldrb	r3, [r3, #1]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d168      	bne.n	8008064 <USB_EPStartXfer+0x954>
 8007f92:	1d3b      	adds	r3, r7, #4
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f9a:	1d3b      	adds	r3, r7, #4
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007faa:	4413      	add	r3, r2
 8007fac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007fb0:	463b      	mov	r3, r7
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	011a      	lsls	r2, r3, #4
 8007fb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007fbc:	4413      	add	r3, r2
 8007fbe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007fc2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007fc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d112      	bne.n	8007ff2 <USB_EPStartXfer+0x8e2>
 8007fcc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007fce:	881b      	ldrh	r3, [r3, #0]
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007fd6:	b29a      	uxth	r2, r3
 8007fd8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007fda:	801a      	strh	r2, [r3, #0]
 8007fdc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007fde:	881b      	ldrh	r3, [r3, #0]
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fe6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fea:	b29a      	uxth	r2, r3
 8007fec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007fee:	801a      	strh	r2, [r3, #0]
 8007ff0:	e05d      	b.n	80080ae <USB_EPStartXfer+0x99e>
 8007ff2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ff6:	2b3e      	cmp	r3, #62	; 0x3e
 8007ff8:	d817      	bhi.n	800802a <USB_EPStartXfer+0x91a>
 8007ffa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ffe:	085b      	lsrs	r3, r3, #1
 8008000:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008004:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008008:	f003 0301 	and.w	r3, r3, #1
 800800c:	2b00      	cmp	r3, #0
 800800e:	d004      	beq.n	800801a <USB_EPStartXfer+0x90a>
 8008010:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008014:	3301      	adds	r3, #1
 8008016:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800801a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800801e:	b29b      	uxth	r3, r3
 8008020:	029b      	lsls	r3, r3, #10
 8008022:	b29a      	uxth	r2, r3
 8008024:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008026:	801a      	strh	r2, [r3, #0]
 8008028:	e041      	b.n	80080ae <USB_EPStartXfer+0x99e>
 800802a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800802e:	095b      	lsrs	r3, r3, #5
 8008030:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008034:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008038:	f003 031f 	and.w	r3, r3, #31
 800803c:	2b00      	cmp	r3, #0
 800803e:	d104      	bne.n	800804a <USB_EPStartXfer+0x93a>
 8008040:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008044:	3b01      	subs	r3, #1
 8008046:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800804a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800804e:	b29b      	uxth	r3, r3
 8008050:	029b      	lsls	r3, r3, #10
 8008052:	b29b      	uxth	r3, r3
 8008054:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008058:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800805c:	b29a      	uxth	r2, r3
 800805e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008060:	801a      	strh	r2, [r3, #0]
 8008062:	e024      	b.n	80080ae <USB_EPStartXfer+0x99e>
 8008064:	463b      	mov	r3, r7
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	785b      	ldrb	r3, [r3, #1]
 800806a:	2b01      	cmp	r3, #1
 800806c:	d11f      	bne.n	80080ae <USB_EPStartXfer+0x99e>
 800806e:	1d3b      	adds	r3, r7, #4
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008076:	1d3b      	adds	r3, r7, #4
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800807e:	b29b      	uxth	r3, r3
 8008080:	461a      	mov	r2, r3
 8008082:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008086:	4413      	add	r3, r2
 8008088:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800808c:	463b      	mov	r3, r7
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	011a      	lsls	r2, r3, #4
 8008094:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008098:	4413      	add	r3, r2
 800809a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800809e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80080a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080a6:	b29a      	uxth	r2, r3
 80080a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80080ac:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80080ae:	463b      	mov	r3, r7
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	891b      	ldrh	r3, [r3, #8]
 80080b4:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80080b8:	463b      	mov	r3, r7
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	6959      	ldr	r1, [r3, #20]
 80080be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80080c8:	1d38      	adds	r0, r7, #4
 80080ca:	6800      	ldr	r0, [r0, #0]
 80080cc:	f000 fd7e 	bl	8008bcc <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80080d0:	463b      	mov	r3, r7
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	785b      	ldrb	r3, [r3, #1]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d122      	bne.n	8008120 <USB_EPStartXfer+0xa10>
 80080da:	1d3b      	adds	r3, r7, #4
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	463b      	mov	r3, r7
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	009b      	lsls	r3, r3, #2
 80080e6:	4413      	add	r3, r2
 80080e8:	881b      	ldrh	r3, [r3, #0]
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080f4:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80080f8:	1d3b      	adds	r3, r7, #4
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	463b      	mov	r3, r7
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	441a      	add	r2, r3
 8008106:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800810a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800810e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008112:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008116:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800811a:	b29b      	uxth	r3, r3
 800811c:	8013      	strh	r3, [r2, #0]
 800811e:	e026      	b.n	800816e <USB_EPStartXfer+0xa5e>
 8008120:	463b      	mov	r3, r7
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	785b      	ldrb	r3, [r3, #1]
 8008126:	2b01      	cmp	r3, #1
 8008128:	d121      	bne.n	800816e <USB_EPStartXfer+0xa5e>
 800812a:	1d3b      	adds	r3, r7, #4
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	463b      	mov	r3, r7
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4413      	add	r3, r2
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	b29b      	uxth	r3, r3
 800813c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008144:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8008148:	1d3b      	adds	r3, r7, #4
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	463b      	mov	r3, r7
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	441a      	add	r2, r3
 8008156:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800815a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800815e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008162:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008166:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800816a:	b29b      	uxth	r3, r3
 800816c:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800816e:	1d3b      	adds	r3, r7, #4
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	463b      	mov	r3, r7
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	009b      	lsls	r3, r3, #2
 800817a:	4413      	add	r3, r2
 800817c:	881b      	ldrh	r3, [r3, #0]
 800817e:	b29b      	uxth	r3, r3
 8008180:	f107 020e 	add.w	r2, r7, #14
 8008184:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008188:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800818c:	8013      	strh	r3, [r2, #0]
 800818e:	f107 030e 	add.w	r3, r7, #14
 8008192:	f107 020e 	add.w	r2, r7, #14
 8008196:	8812      	ldrh	r2, [r2, #0]
 8008198:	f082 0210 	eor.w	r2, r2, #16
 800819c:	801a      	strh	r2, [r3, #0]
 800819e:	f107 030e 	add.w	r3, r7, #14
 80081a2:	f107 020e 	add.w	r2, r7, #14
 80081a6:	8812      	ldrh	r2, [r2, #0]
 80081a8:	f082 0220 	eor.w	r2, r2, #32
 80081ac:	801a      	strh	r2, [r3, #0]
 80081ae:	1d3b      	adds	r3, r7, #4
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	463b      	mov	r3, r7
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	781b      	ldrb	r3, [r3, #0]
 80081b8:	009b      	lsls	r3, r3, #2
 80081ba:	441a      	add	r2, r3
 80081bc:	f107 030e 	add.w	r3, r7, #14
 80081c0:	881b      	ldrh	r3, [r3, #0]
 80081c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	8013      	strh	r3, [r2, #0]
 80081d6:	e3b5      	b.n	8008944 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80081d8:	463b      	mov	r3, r7
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	7b1b      	ldrb	r3, [r3, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f040 8090 	bne.w	8008304 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80081e4:	463b      	mov	r3, r7
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	699a      	ldr	r2, [r3, #24]
 80081ea:	463b      	mov	r3, r7
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d90e      	bls.n	8008212 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 80081f4:	463b      	mov	r3, r7
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 80081fe:	463b      	mov	r3, r7
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	699a      	ldr	r2, [r3, #24]
 8008204:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008208:	1ad2      	subs	r2, r2, r3
 800820a:	463b      	mov	r3, r7
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	619a      	str	r2, [r3, #24]
 8008210:	e008      	b.n	8008224 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8008212:	463b      	mov	r3, r7
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	699b      	ldr	r3, [r3, #24]
 8008218:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 800821c:	463b      	mov	r3, r7
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2200      	movs	r2, #0
 8008222:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008224:	1d3b      	adds	r3, r7, #4
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800822c:	1d3b      	adds	r3, r7, #4
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008234:	b29b      	uxth	r3, r3
 8008236:	461a      	mov	r2, r3
 8008238:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800823c:	4413      	add	r3, r2
 800823e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008242:	463b      	mov	r3, r7
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	011a      	lsls	r2, r3, #4
 800824a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800824e:	4413      	add	r3, r2
 8008250:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008254:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008258:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800825c:	2b00      	cmp	r3, #0
 800825e:	d116      	bne.n	800828e <USB_EPStartXfer+0xb7e>
 8008260:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008264:	881b      	ldrh	r3, [r3, #0]
 8008266:	b29b      	uxth	r3, r3
 8008268:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800826c:	b29a      	uxth	r2, r3
 800826e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008272:	801a      	strh	r2, [r3, #0]
 8008274:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008278:	881b      	ldrh	r3, [r3, #0]
 800827a:	b29b      	uxth	r3, r3
 800827c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008280:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008284:	b29a      	uxth	r2, r3
 8008286:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800828a:	801a      	strh	r2, [r3, #0]
 800828c:	e32c      	b.n	80088e8 <USB_EPStartXfer+0x11d8>
 800828e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008292:	2b3e      	cmp	r3, #62	; 0x3e
 8008294:	d818      	bhi.n	80082c8 <USB_EPStartXfer+0xbb8>
 8008296:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800829a:	085b      	lsrs	r3, r3, #1
 800829c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80082a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082a4:	f003 0301 	and.w	r3, r3, #1
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d004      	beq.n	80082b6 <USB_EPStartXfer+0xba6>
 80082ac:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80082b0:	3301      	adds	r3, #1
 80082b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80082b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	029b      	lsls	r3, r3, #10
 80082be:	b29a      	uxth	r2, r3
 80082c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80082c4:	801a      	strh	r2, [r3, #0]
 80082c6:	e30f      	b.n	80088e8 <USB_EPStartXfer+0x11d8>
 80082c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082cc:	095b      	lsrs	r3, r3, #5
 80082ce:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80082d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082d6:	f003 031f 	and.w	r3, r3, #31
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d104      	bne.n	80082e8 <USB_EPStartXfer+0xbd8>
 80082de:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80082e2:	3b01      	subs	r3, #1
 80082e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80082e8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	029b      	lsls	r3, r3, #10
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082fa:	b29a      	uxth	r2, r3
 80082fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008300:	801a      	strh	r2, [r3, #0]
 8008302:	e2f1      	b.n	80088e8 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008304:	463b      	mov	r3, r7
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	78db      	ldrb	r3, [r3, #3]
 800830a:	2b02      	cmp	r3, #2
 800830c:	f040 818f 	bne.w	800862e <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008310:	463b      	mov	r3, r7
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	785b      	ldrb	r3, [r3, #1]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d175      	bne.n	8008406 <USB_EPStartXfer+0xcf6>
 800831a:	1d3b      	adds	r3, r7, #4
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008322:	1d3b      	adds	r3, r7, #4
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800832a:	b29b      	uxth	r3, r3
 800832c:	461a      	mov	r2, r3
 800832e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008332:	4413      	add	r3, r2
 8008334:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008338:	463b      	mov	r3, r7
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	011a      	lsls	r2, r3, #4
 8008340:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008344:	4413      	add	r3, r2
 8008346:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800834a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800834e:	463b      	mov	r3, r7
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	691b      	ldr	r3, [r3, #16]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d116      	bne.n	8008386 <USB_EPStartXfer+0xc76>
 8008358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800835c:	881b      	ldrh	r3, [r3, #0]
 800835e:	b29b      	uxth	r3, r3
 8008360:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008364:	b29a      	uxth	r2, r3
 8008366:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800836a:	801a      	strh	r2, [r3, #0]
 800836c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008370:	881b      	ldrh	r3, [r3, #0]
 8008372:	b29b      	uxth	r3, r3
 8008374:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008378:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800837c:	b29a      	uxth	r2, r3
 800837e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008382:	801a      	strh	r2, [r3, #0]
 8008384:	e065      	b.n	8008452 <USB_EPStartXfer+0xd42>
 8008386:	463b      	mov	r3, r7
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	691b      	ldr	r3, [r3, #16]
 800838c:	2b3e      	cmp	r3, #62	; 0x3e
 800838e:	d81a      	bhi.n	80083c6 <USB_EPStartXfer+0xcb6>
 8008390:	463b      	mov	r3, r7
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	691b      	ldr	r3, [r3, #16]
 8008396:	085b      	lsrs	r3, r3, #1
 8008398:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800839c:	463b      	mov	r3, r7
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	691b      	ldr	r3, [r3, #16]
 80083a2:	f003 0301 	and.w	r3, r3, #1
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d004      	beq.n	80083b4 <USB_EPStartXfer+0xca4>
 80083aa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80083ae:	3301      	adds	r3, #1
 80083b0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80083b4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	029b      	lsls	r3, r3, #10
 80083bc:	b29a      	uxth	r2, r3
 80083be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80083c2:	801a      	strh	r2, [r3, #0]
 80083c4:	e045      	b.n	8008452 <USB_EPStartXfer+0xd42>
 80083c6:	463b      	mov	r3, r7
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	691b      	ldr	r3, [r3, #16]
 80083cc:	095b      	lsrs	r3, r3, #5
 80083ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80083d2:	463b      	mov	r3, r7
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	691b      	ldr	r3, [r3, #16]
 80083d8:	f003 031f 	and.w	r3, r3, #31
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d104      	bne.n	80083ea <USB_EPStartXfer+0xcda>
 80083e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80083e4:	3b01      	subs	r3, #1
 80083e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80083ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	029b      	lsls	r3, r3, #10
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083fc:	b29a      	uxth	r2, r3
 80083fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008402:	801a      	strh	r2, [r3, #0]
 8008404:	e025      	b.n	8008452 <USB_EPStartXfer+0xd42>
 8008406:	463b      	mov	r3, r7
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	785b      	ldrb	r3, [r3, #1]
 800840c:	2b01      	cmp	r3, #1
 800840e:	d120      	bne.n	8008452 <USB_EPStartXfer+0xd42>
 8008410:	1d3b      	adds	r3, r7, #4
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008418:	1d3b      	adds	r3, r7, #4
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008420:	b29b      	uxth	r3, r3
 8008422:	461a      	mov	r2, r3
 8008424:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008428:	4413      	add	r3, r2
 800842a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800842e:	463b      	mov	r3, r7
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	011a      	lsls	r2, r3, #4
 8008436:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800843a:	4413      	add	r3, r2
 800843c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008440:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008444:	463b      	mov	r3, r7
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	b29a      	uxth	r2, r3
 800844c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008450:	801a      	strh	r2, [r3, #0]
 8008452:	1d3b      	adds	r3, r7, #4
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800845a:	463b      	mov	r3, r7
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	785b      	ldrb	r3, [r3, #1]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d175      	bne.n	8008550 <USB_EPStartXfer+0xe40>
 8008464:	1d3b      	adds	r3, r7, #4
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800846c:	1d3b      	adds	r3, r7, #4
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008474:	b29b      	uxth	r3, r3
 8008476:	461a      	mov	r2, r3
 8008478:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800847c:	4413      	add	r3, r2
 800847e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008482:	463b      	mov	r3, r7
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	011a      	lsls	r2, r3, #4
 800848a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800848e:	4413      	add	r3, r2
 8008490:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008494:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008498:	463b      	mov	r3, r7
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	691b      	ldr	r3, [r3, #16]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d116      	bne.n	80084d0 <USB_EPStartXfer+0xdc0>
 80084a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084a6:	881b      	ldrh	r3, [r3, #0]
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084b4:	801a      	strh	r2, [r3, #0]
 80084b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084ba:	881b      	ldrh	r3, [r3, #0]
 80084bc:	b29b      	uxth	r3, r3
 80084be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084c6:	b29a      	uxth	r2, r3
 80084c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084cc:	801a      	strh	r2, [r3, #0]
 80084ce:	e061      	b.n	8008594 <USB_EPStartXfer+0xe84>
 80084d0:	463b      	mov	r3, r7
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	691b      	ldr	r3, [r3, #16]
 80084d6:	2b3e      	cmp	r3, #62	; 0x3e
 80084d8:	d81a      	bhi.n	8008510 <USB_EPStartXfer+0xe00>
 80084da:	463b      	mov	r3, r7
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	691b      	ldr	r3, [r3, #16]
 80084e0:	085b      	lsrs	r3, r3, #1
 80084e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80084e6:	463b      	mov	r3, r7
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	691b      	ldr	r3, [r3, #16]
 80084ec:	f003 0301 	and.w	r3, r3, #1
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d004      	beq.n	80084fe <USB_EPStartXfer+0xdee>
 80084f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084f8:	3301      	adds	r3, #1
 80084fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80084fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008502:	b29b      	uxth	r3, r3
 8008504:	029b      	lsls	r3, r3, #10
 8008506:	b29a      	uxth	r2, r3
 8008508:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800850c:	801a      	strh	r2, [r3, #0]
 800850e:	e041      	b.n	8008594 <USB_EPStartXfer+0xe84>
 8008510:	463b      	mov	r3, r7
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	691b      	ldr	r3, [r3, #16]
 8008516:	095b      	lsrs	r3, r3, #5
 8008518:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800851c:	463b      	mov	r3, r7
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	691b      	ldr	r3, [r3, #16]
 8008522:	f003 031f 	and.w	r3, r3, #31
 8008526:	2b00      	cmp	r3, #0
 8008528:	d104      	bne.n	8008534 <USB_EPStartXfer+0xe24>
 800852a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800852e:	3b01      	subs	r3, #1
 8008530:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008538:	b29b      	uxth	r3, r3
 800853a:	029b      	lsls	r3, r3, #10
 800853c:	b29b      	uxth	r3, r3
 800853e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008546:	b29a      	uxth	r2, r3
 8008548:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800854c:	801a      	strh	r2, [r3, #0]
 800854e:	e021      	b.n	8008594 <USB_EPStartXfer+0xe84>
 8008550:	463b      	mov	r3, r7
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	785b      	ldrb	r3, [r3, #1]
 8008556:	2b01      	cmp	r3, #1
 8008558:	d11c      	bne.n	8008594 <USB_EPStartXfer+0xe84>
 800855a:	1d3b      	adds	r3, r7, #4
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008562:	b29b      	uxth	r3, r3
 8008564:	461a      	mov	r2, r3
 8008566:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800856a:	4413      	add	r3, r2
 800856c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008570:	463b      	mov	r3, r7
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	011a      	lsls	r2, r3, #4
 8008578:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800857c:	4413      	add	r3, r2
 800857e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008582:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008586:	463b      	mov	r3, r7
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	b29a      	uxth	r2, r3
 800858e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008592:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008594:	463b      	mov	r3, r7
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	69db      	ldr	r3, [r3, #28]
 800859a:	2b00      	cmp	r3, #0
 800859c:	f000 81a4 	beq.w	80088e8 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80085a0:	1d3b      	adds	r3, r7, #4
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	463b      	mov	r3, r7
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	4413      	add	r3, r2
 80085ae:	881b      	ldrh	r3, [r3, #0]
 80085b0:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80085b4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80085b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d005      	beq.n	80085cc <USB_EPStartXfer+0xebc>
 80085c0:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80085c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d10d      	bne.n	80085e8 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80085cc:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80085d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f040 8187 	bne.w	80088e8 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80085da:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80085de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f040 8180 	bne.w	80088e8 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80085e8:	1d3b      	adds	r3, r7, #4
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	463b      	mov	r3, r7
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	781b      	ldrb	r3, [r3, #0]
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	4413      	add	r3, r2
 80085f6:	881b      	ldrh	r3, [r3, #0]
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008602:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8008606:	1d3b      	adds	r3, r7, #4
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	463b      	mov	r3, r7
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	441a      	add	r2, r3
 8008614:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8008618:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800861c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008620:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008624:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008628:	b29b      	uxth	r3, r3
 800862a:	8013      	strh	r3, [r2, #0]
 800862c:	e15c      	b.n	80088e8 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800862e:	463b      	mov	r3, r7
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	78db      	ldrb	r3, [r3, #3]
 8008634:	2b01      	cmp	r3, #1
 8008636:	f040 8155 	bne.w	80088e4 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800863a:	463b      	mov	r3, r7
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	699a      	ldr	r2, [r3, #24]
 8008640:	463b      	mov	r3, r7
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	691b      	ldr	r3, [r3, #16]
 8008646:	429a      	cmp	r2, r3
 8008648:	d90e      	bls.n	8008668 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 800864a:	463b      	mov	r3, r7
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	691b      	ldr	r3, [r3, #16]
 8008650:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8008654:	463b      	mov	r3, r7
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	699a      	ldr	r2, [r3, #24]
 800865a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800865e:	1ad2      	subs	r2, r2, r3
 8008660:	463b      	mov	r3, r7
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	619a      	str	r2, [r3, #24]
 8008666:	e008      	b.n	800867a <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8008668:	463b      	mov	r3, r7
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8008672:	463b      	mov	r3, r7
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	2200      	movs	r2, #0
 8008678:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800867a:	463b      	mov	r3, r7
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	785b      	ldrb	r3, [r3, #1]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d16f      	bne.n	8008764 <USB_EPStartXfer+0x1054>
 8008684:	1d3b      	adds	r3, r7, #4
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800868c:	1d3b      	adds	r3, r7, #4
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008694:	b29b      	uxth	r3, r3
 8008696:	461a      	mov	r2, r3
 8008698:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800869c:	4413      	add	r3, r2
 800869e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80086a2:	463b      	mov	r3, r7
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	011a      	lsls	r2, r3, #4
 80086aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80086ae:	4413      	add	r3, r2
 80086b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80086b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80086b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d116      	bne.n	80086ee <USB_EPStartXfer+0xfde>
 80086c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80086c4:	881b      	ldrh	r3, [r3, #0]
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80086d2:	801a      	strh	r2, [r3, #0]
 80086d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80086d8:	881b      	ldrh	r3, [r3, #0]
 80086da:	b29b      	uxth	r3, r3
 80086dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086e4:	b29a      	uxth	r2, r3
 80086e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80086ea:	801a      	strh	r2, [r3, #0]
 80086ec:	e05f      	b.n	80087ae <USB_EPStartXfer+0x109e>
 80086ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086f2:	2b3e      	cmp	r3, #62	; 0x3e
 80086f4:	d818      	bhi.n	8008728 <USB_EPStartXfer+0x1018>
 80086f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086fa:	085b      	lsrs	r3, r3, #1
 80086fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008700:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008704:	f003 0301 	and.w	r3, r3, #1
 8008708:	2b00      	cmp	r3, #0
 800870a:	d004      	beq.n	8008716 <USB_EPStartXfer+0x1006>
 800870c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008710:	3301      	adds	r3, #1
 8008712:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800871a:	b29b      	uxth	r3, r3
 800871c:	029b      	lsls	r3, r3, #10
 800871e:	b29a      	uxth	r2, r3
 8008720:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008724:	801a      	strh	r2, [r3, #0]
 8008726:	e042      	b.n	80087ae <USB_EPStartXfer+0x109e>
 8008728:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800872c:	095b      	lsrs	r3, r3, #5
 800872e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008732:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008736:	f003 031f 	and.w	r3, r3, #31
 800873a:	2b00      	cmp	r3, #0
 800873c:	d104      	bne.n	8008748 <USB_EPStartXfer+0x1038>
 800873e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008742:	3b01      	subs	r3, #1
 8008744:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800874c:	b29b      	uxth	r3, r3
 800874e:	029b      	lsls	r3, r3, #10
 8008750:	b29b      	uxth	r3, r3
 8008752:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008756:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800875a:	b29a      	uxth	r2, r3
 800875c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008760:	801a      	strh	r2, [r3, #0]
 8008762:	e024      	b.n	80087ae <USB_EPStartXfer+0x109e>
 8008764:	463b      	mov	r3, r7
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	785b      	ldrb	r3, [r3, #1]
 800876a:	2b01      	cmp	r3, #1
 800876c:	d11f      	bne.n	80087ae <USB_EPStartXfer+0x109e>
 800876e:	1d3b      	adds	r3, r7, #4
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008776:	1d3b      	adds	r3, r7, #4
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800877e:	b29b      	uxth	r3, r3
 8008780:	461a      	mov	r2, r3
 8008782:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008786:	4413      	add	r3, r2
 8008788:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800878c:	463b      	mov	r3, r7
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	011a      	lsls	r2, r3, #4
 8008794:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008798:	4413      	add	r3, r2
 800879a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800879e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80087a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80087a6:	b29a      	uxth	r2, r3
 80087a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80087ac:	801a      	strh	r2, [r3, #0]
 80087ae:	1d3b      	adds	r3, r7, #4
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80087b6:	463b      	mov	r3, r7
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	785b      	ldrb	r3, [r3, #1]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d16f      	bne.n	80088a0 <USB_EPStartXfer+0x1190>
 80087c0:	1d3b      	adds	r3, r7, #4
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80087c8:	1d3b      	adds	r3, r7, #4
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	461a      	mov	r2, r3
 80087d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80087d8:	4413      	add	r3, r2
 80087da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80087de:	463b      	mov	r3, r7
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	011a      	lsls	r2, r3, #4
 80087e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80087ea:	4413      	add	r3, r2
 80087ec:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80087f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80087f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d116      	bne.n	800882a <USB_EPStartXfer+0x111a>
 80087fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008800:	881b      	ldrh	r3, [r3, #0]
 8008802:	b29b      	uxth	r3, r3
 8008804:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008808:	b29a      	uxth	r2, r3
 800880a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800880e:	801a      	strh	r2, [r3, #0]
 8008810:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008814:	881b      	ldrh	r3, [r3, #0]
 8008816:	b29b      	uxth	r3, r3
 8008818:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800881c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008820:	b29a      	uxth	r2, r3
 8008822:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008826:	801a      	strh	r2, [r3, #0]
 8008828:	e05e      	b.n	80088e8 <USB_EPStartXfer+0x11d8>
 800882a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800882e:	2b3e      	cmp	r3, #62	; 0x3e
 8008830:	d818      	bhi.n	8008864 <USB_EPStartXfer+0x1154>
 8008832:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008836:	085b      	lsrs	r3, r3, #1
 8008838:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800883c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008840:	f003 0301 	and.w	r3, r3, #1
 8008844:	2b00      	cmp	r3, #0
 8008846:	d004      	beq.n	8008852 <USB_EPStartXfer+0x1142>
 8008848:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800884c:	3301      	adds	r3, #1
 800884e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008856:	b29b      	uxth	r3, r3
 8008858:	029b      	lsls	r3, r3, #10
 800885a:	b29a      	uxth	r2, r3
 800885c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008860:	801a      	strh	r2, [r3, #0]
 8008862:	e041      	b.n	80088e8 <USB_EPStartXfer+0x11d8>
 8008864:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008868:	095b      	lsrs	r3, r3, #5
 800886a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800886e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008872:	f003 031f 	and.w	r3, r3, #31
 8008876:	2b00      	cmp	r3, #0
 8008878:	d104      	bne.n	8008884 <USB_EPStartXfer+0x1174>
 800887a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800887e:	3b01      	subs	r3, #1
 8008880:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008884:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008888:	b29b      	uxth	r3, r3
 800888a:	029b      	lsls	r3, r3, #10
 800888c:	b29b      	uxth	r3, r3
 800888e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008892:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008896:	b29a      	uxth	r2, r3
 8008898:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800889c:	801a      	strh	r2, [r3, #0]
 800889e:	e023      	b.n	80088e8 <USB_EPStartXfer+0x11d8>
 80088a0:	463b      	mov	r3, r7
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	785b      	ldrb	r3, [r3, #1]
 80088a6:	2b01      	cmp	r3, #1
 80088a8:	d11e      	bne.n	80088e8 <USB_EPStartXfer+0x11d8>
 80088aa:	1d3b      	adds	r3, r7, #4
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	461a      	mov	r2, r3
 80088b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80088ba:	4413      	add	r3, r2
 80088bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80088c0:	463b      	mov	r3, r7
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	781b      	ldrb	r3, [r3, #0]
 80088c6:	011a      	lsls	r2, r3, #4
 80088c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80088cc:	4413      	add	r3, r2
 80088ce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80088d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80088d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80088da:	b29a      	uxth	r2, r3
 80088dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80088e0:	801a      	strh	r2, [r3, #0]
 80088e2:	e001      	b.n	80088e8 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 80088e4:	2301      	movs	r3, #1
 80088e6:	e02e      	b.n	8008946 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80088e8:	1d3b      	adds	r3, r7, #4
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	463b      	mov	r3, r7
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	4413      	add	r3, r2
 80088f6:	881b      	ldrh	r3, [r3, #0]
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80088fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008902:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8008906:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800890a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800890e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8008912:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008916:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800891a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800891e:	1d3b      	adds	r3, r7, #4
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	463b      	mov	r3, r7
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	441a      	add	r2, r3
 800892c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008930:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008934:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008938:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800893c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008940:	b29b      	uxth	r3, r3
 8008942:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008944:	2300      	movs	r3, #0
}
 8008946:	4618      	mov	r0, r3
 8008948:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	785b      	ldrb	r3, [r3, #1]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d020      	beq.n	80089a4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	781b      	ldrb	r3, [r3, #0]
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4413      	add	r3, r2
 800896c:	881b      	ldrh	r3, [r3, #0]
 800896e:	b29b      	uxth	r3, r3
 8008970:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008974:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008978:	81bb      	strh	r3, [r7, #12]
 800897a:	89bb      	ldrh	r3, [r7, #12]
 800897c:	f083 0310 	eor.w	r3, r3, #16
 8008980:	81bb      	strh	r3, [r7, #12]
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	781b      	ldrb	r3, [r3, #0]
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	441a      	add	r2, r3
 800898c:	89bb      	ldrh	r3, [r7, #12]
 800898e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008992:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008996:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800899a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800899e:	b29b      	uxth	r3, r3
 80089a0:	8013      	strh	r3, [r2, #0]
 80089a2:	e01f      	b.n	80089e4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	4413      	add	r3, r2
 80089ae:	881b      	ldrh	r3, [r3, #0]
 80089b0:	b29b      	uxth	r3, r3
 80089b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089ba:	81fb      	strh	r3, [r7, #14]
 80089bc:	89fb      	ldrh	r3, [r7, #14]
 80089be:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80089c2:	81fb      	strh	r3, [r7, #14]
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	441a      	add	r2, r3
 80089ce:	89fb      	ldrh	r3, [r7, #14]
 80089d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80089d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3714      	adds	r7, #20
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bc80      	pop	{r7}
 80089ee:	4770      	bx	lr

080089f0 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b087      	sub	sp, #28
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	7b1b      	ldrb	r3, [r3, #12]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f040 809d 	bne.w	8008b3e <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	785b      	ldrb	r3, [r3, #1]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d04c      	beq.n	8008aa6 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	781b      	ldrb	r3, [r3, #0]
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	4413      	add	r3, r2
 8008a16:	881b      	ldrh	r3, [r3, #0]
 8008a18:	823b      	strh	r3, [r7, #16]
 8008a1a:	8a3b      	ldrh	r3, [r7, #16]
 8008a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d01b      	beq.n	8008a5c <USB_EPClearStall+0x6c>
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	4413      	add	r3, r2
 8008a2e:	881b      	ldrh	r3, [r3, #0]
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a3a:	81fb      	strh	r3, [r7, #14]
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	781b      	ldrb	r3, [r3, #0]
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	441a      	add	r2, r3
 8008a46:	89fb      	ldrh	r3, [r7, #14]
 8008a48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a54:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	78db      	ldrb	r3, [r3, #3]
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d06c      	beq.n	8008b3e <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	781b      	ldrb	r3, [r3, #0]
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	4413      	add	r3, r2
 8008a6e:	881b      	ldrh	r3, [r3, #0]
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a7a:	81bb      	strh	r3, [r7, #12]
 8008a7c:	89bb      	ldrh	r3, [r7, #12]
 8008a7e:	f083 0320 	eor.w	r3, r3, #32
 8008a82:	81bb      	strh	r3, [r7, #12]
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	441a      	add	r2, r3
 8008a8e:	89bb      	ldrh	r3, [r7, #12]
 8008a90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	8013      	strh	r3, [r2, #0]
 8008aa4:	e04b      	b.n	8008b3e <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	4413      	add	r3, r2
 8008ab0:	881b      	ldrh	r3, [r3, #0]
 8008ab2:	82fb      	strh	r3, [r7, #22]
 8008ab4:	8afb      	ldrh	r3, [r7, #22]
 8008ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d01b      	beq.n	8008af6 <USB_EPClearStall+0x106>
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	4413      	add	r3, r2
 8008ac8:	881b      	ldrh	r3, [r3, #0]
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ad0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ad4:	82bb      	strh	r3, [r7, #20]
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	441a      	add	r2, r3
 8008ae0:	8abb      	ldrh	r3, [r7, #20]
 8008ae2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008ae6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008aea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	4413      	add	r3, r2
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b0c:	827b      	strh	r3, [r7, #18]
 8008b0e:	8a7b      	ldrh	r3, [r7, #18]
 8008b10:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008b14:	827b      	strh	r3, [r7, #18]
 8008b16:	8a7b      	ldrh	r3, [r7, #18]
 8008b18:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008b1c:	827b      	strh	r3, [r7, #18]
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	441a      	add	r2, r3
 8008b28:	8a7b      	ldrh	r3, [r7, #18]
 8008b2a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b2e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b3a:	b29b      	uxth	r3, r3
 8008b3c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008b3e:	2300      	movs	r3, #0
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	371c      	adds	r7, #28
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bc80      	pop	{r7}
 8008b48:	4770      	bx	lr

08008b4a <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008b4a:	b480      	push	{r7}
 8008b4c:	b083      	sub	sp, #12
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
 8008b52:	460b      	mov	r3, r1
 8008b54:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008b56:	78fb      	ldrb	r3, [r7, #3]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d103      	bne.n	8008b64 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2280      	movs	r2, #128	; 0x80
 8008b60:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008b64:	2300      	movs	r3, #0
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	370c      	adds	r7, #12
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bc80      	pop	{r7}
 8008b6e:	4770      	bx	lr

08008b70 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	370c      	adds	r7, #12
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bc80      	pop	{r7}
 8008b82:	4770      	bx	lr

08008b84 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	370c      	adds	r7, #12
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bc80      	pop	{r7}
 8008b96:	4770      	bx	lr

08008b98 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b085      	sub	sp, #20
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008baa:	68fb      	ldr	r3, [r7, #12]
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3714      	adds	r7, #20
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bc80      	pop	{r7}
 8008bb4:	4770      	bx	lr

08008bb6 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b083      	sub	sp, #12
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
 8008bbe:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008bc0:	2300      	movs	r3, #0
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	370c      	adds	r7, #12
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bc80      	pop	{r7}
 8008bca:	4770      	bx	lr

08008bcc <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b08d      	sub	sp, #52	; 0x34
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	4611      	mov	r1, r2
 8008bd8:	461a      	mov	r2, r3
 8008bda:	460b      	mov	r3, r1
 8008bdc:	80fb      	strh	r3, [r7, #6]
 8008bde:	4613      	mov	r3, r2
 8008be0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008be2:	88bb      	ldrh	r3, [r7, #4]
 8008be4:	3301      	adds	r3, #1
 8008be6:	085b      	lsrs	r3, r3, #1
 8008be8:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008bf2:	88fb      	ldrh	r3, [r7, #6]
 8008bf4:	005a      	lsls	r2, r3, #1
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008bfe:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8008c00:	6a3b      	ldr	r3, [r7, #32]
 8008c02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c04:	e01e      	b.n	8008c44 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8008c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0e:	3301      	adds	r3, #1
 8008c10:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	021b      	lsls	r3, r3, #8
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	4313      	orrs	r3, r2
 8008c22:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2e:	3302      	adds	r3, #2
 8008c30:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8008c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c34:	3302      	adds	r3, #2
 8008c36:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8008c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8008c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c40:	3b01      	subs	r3, #1
 8008c42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1dd      	bne.n	8008c06 <USB_WritePMA+0x3a>
  }
}
 8008c4a:	bf00      	nop
 8008c4c:	bf00      	nop
 8008c4e:	3734      	adds	r7, #52	; 0x34
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bc80      	pop	{r7}
 8008c54:	4770      	bx	lr

08008c56 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008c56:	b480      	push	{r7}
 8008c58:	b08b      	sub	sp, #44	; 0x2c
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	60f8      	str	r0, [r7, #12]
 8008c5e:	60b9      	str	r1, [r7, #8]
 8008c60:	4611      	mov	r1, r2
 8008c62:	461a      	mov	r2, r3
 8008c64:	460b      	mov	r3, r1
 8008c66:	80fb      	strh	r3, [r7, #6]
 8008c68:	4613      	mov	r3, r2
 8008c6a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008c6c:	88bb      	ldrh	r3, [r7, #4]
 8008c6e:	085b      	lsrs	r3, r3, #1
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008c7c:	88fb      	ldrh	r3, [r7, #6]
 8008c7e:	005a      	lsls	r2, r3, #1
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	4413      	add	r3, r2
 8008c84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c88:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008c8a:	69bb      	ldr	r3, [r7, #24]
 8008c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8008c8e:	e01b      	b.n	8008cc8 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8008c90:	6a3b      	ldr	r3, [r7, #32]
 8008c92:	881b      	ldrh	r3, [r3, #0]
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008c98:	6a3b      	ldr	r3, [r7, #32]
 8008c9a:	3302      	adds	r3, #2
 8008c9c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	b2da      	uxtb	r2, r3
 8008ca2:	69fb      	ldr	r3, [r7, #28]
 8008ca4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	3301      	adds	r3, #1
 8008caa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	0a1b      	lsrs	r3, r3, #8
 8008cb0:	b2da      	uxtb	r2, r3
 8008cb2:	69fb      	ldr	r3, [r7, #28]
 8008cb4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008cb6:	69fb      	ldr	r3, [r7, #28]
 8008cb8:	3301      	adds	r3, #1
 8008cba:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008cbc:	6a3b      	ldr	r3, [r7, #32]
 8008cbe:	3302      	adds	r3, #2
 8008cc0:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc4:	3b01      	subs	r3, #1
 8008cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8008cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1e0      	bne.n	8008c90 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008cce:	88bb      	ldrh	r3, [r7, #4]
 8008cd0:	f003 0301 	and.w	r3, r3, #1
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d007      	beq.n	8008cea <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	881b      	ldrh	r3, [r3, #0]
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	b2da      	uxtb	r2, r3
 8008ce6:	69fb      	ldr	r3, [r7, #28]
 8008ce8:	701a      	strb	r2, [r3, #0]
  }
}
 8008cea:	bf00      	nop
 8008cec:	372c      	adds	r7, #44	; 0x2c
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bc80      	pop	{r7}
 8008cf2:	4770      	bx	lr

08008cf4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008d00:	2300      	movs	r3, #0
 8008d02:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	7c1b      	ldrb	r3, [r3, #16]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d115      	bne.n	8008d38 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008d0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d10:	2202      	movs	r2, #2
 8008d12:	2181      	movs	r1, #129	; 0x81
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f001 feba 	bl	800aa8e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008d20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d24:	2202      	movs	r2, #2
 8008d26:	2101      	movs	r1, #1
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f001 feb0 	bl	800aa8e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8008d36:	e012      	b.n	8008d5e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008d38:	2340      	movs	r3, #64	; 0x40
 8008d3a:	2202      	movs	r2, #2
 8008d3c:	2181      	movs	r1, #129	; 0x81
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f001 fea5 	bl	800aa8e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008d4a:	2340      	movs	r3, #64	; 0x40
 8008d4c:	2202      	movs	r2, #2
 8008d4e:	2101      	movs	r1, #1
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f001 fe9c 	bl	800aa8e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008d5e:	2308      	movs	r3, #8
 8008d60:	2203      	movs	r2, #3
 8008d62:	2182      	movs	r1, #130	; 0x82
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f001 fe92 	bl	800aa8e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008d70:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008d74:	f001 ffb2 	bl	800acdc <USBD_static_malloc>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d102      	bne.n	8008d90 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	73fb      	strb	r3, [r7, #15]
 8008d8e:	e026      	b.n	8008dde <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d96:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	2200      	movs	r2, #0
 8008da6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	2200      	movs	r2, #0
 8008dae:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	7c1b      	ldrb	r3, [r3, #16]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d109      	bne.n	8008dce <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008dc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008dc4:	2101      	movs	r1, #1
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f001 ff52 	bl	800ac70 <USBD_LL_PrepareReceive>
 8008dcc:	e007      	b.n	8008dde <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008dd4:	2340      	movs	r3, #64	; 0x40
 8008dd6:	2101      	movs	r1, #1
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f001 ff49 	bl	800ac70 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3710      	adds	r7, #16
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	460b      	mov	r3, r1
 8008df2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008df4:	2300      	movs	r3, #0
 8008df6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008df8:	2181      	movs	r1, #129	; 0x81
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f001 fe6d 	bl	800aada <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008e06:	2101      	movs	r1, #1
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f001 fe66 	bl	800aada <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2200      	movs	r2, #0
 8008e12:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008e16:	2182      	movs	r1, #130	; 0x82
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f001 fe5e 	bl	800aada <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00e      	beq.n	8008e4c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f001 ff58 	bl	800acf4 <USBD_static_free>
    pdev->pClassData = NULL;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3710      	adds	r7, #16
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}

08008e56 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008e56:	b580      	push	{r7, lr}
 8008e58:	b086      	sub	sp, #24
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
 8008e5e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e66:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008e70:	2300      	movs	r3, #0
 8008e72:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d039      	beq.n	8008ef4 <USBD_CDC_Setup+0x9e>
 8008e80:	2b20      	cmp	r3, #32
 8008e82:	d17f      	bne.n	8008f84 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	88db      	ldrh	r3, [r3, #6]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d029      	beq.n	8008ee0 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	b25b      	sxtb	r3, r3
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	da11      	bge.n	8008eba <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	683a      	ldr	r2, [r7, #0]
 8008ea0:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008ea2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	88d2      	ldrh	r2, [r2, #6]
 8008ea8:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008eaa:	6939      	ldr	r1, [r7, #16]
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	88db      	ldrh	r3, [r3, #6]
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f001 fa09 	bl	800a2ca <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008eb8:	e06b      	b.n	8008f92 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	785a      	ldrb	r2, [r3, #1]
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	88db      	ldrh	r3, [r3, #6]
 8008ec8:	b2da      	uxtb	r2, r3
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008ed0:	6939      	ldr	r1, [r7, #16]
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	88db      	ldrh	r3, [r3, #6]
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f001 fa24 	bl	800a326 <USBD_CtlPrepareRx>
      break;
 8008ede:	e058      	b.n	8008f92 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	683a      	ldr	r2, [r7, #0]
 8008eea:	7850      	ldrb	r0, [r2, #1]
 8008eec:	2200      	movs	r2, #0
 8008eee:	6839      	ldr	r1, [r7, #0]
 8008ef0:	4798      	blx	r3
      break;
 8008ef2:	e04e      	b.n	8008f92 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	785b      	ldrb	r3, [r3, #1]
 8008ef8:	2b0b      	cmp	r3, #11
 8008efa:	d02e      	beq.n	8008f5a <USBD_CDC_Setup+0x104>
 8008efc:	2b0b      	cmp	r3, #11
 8008efe:	dc38      	bgt.n	8008f72 <USBD_CDC_Setup+0x11c>
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d002      	beq.n	8008f0a <USBD_CDC_Setup+0xb4>
 8008f04:	2b0a      	cmp	r3, #10
 8008f06:	d014      	beq.n	8008f32 <USBD_CDC_Setup+0xdc>
 8008f08:	e033      	b.n	8008f72 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f10:	2b03      	cmp	r3, #3
 8008f12:	d107      	bne.n	8008f24 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008f14:	f107 030c 	add.w	r3, r7, #12
 8008f18:	2202      	movs	r2, #2
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f001 f9d4 	bl	800a2ca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008f22:	e02e      	b.n	8008f82 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008f24:	6839      	ldr	r1, [r7, #0]
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f001 f965 	bl	800a1f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008f2c:	2302      	movs	r3, #2
 8008f2e:	75fb      	strb	r3, [r7, #23]
          break;
 8008f30:	e027      	b.n	8008f82 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f38:	2b03      	cmp	r3, #3
 8008f3a:	d107      	bne.n	8008f4c <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008f3c:	f107 030f 	add.w	r3, r7, #15
 8008f40:	2201      	movs	r2, #1
 8008f42:	4619      	mov	r1, r3
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f001 f9c0 	bl	800a2ca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008f4a:	e01a      	b.n	8008f82 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008f4c:	6839      	ldr	r1, [r7, #0]
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f001 f951 	bl	800a1f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008f54:	2302      	movs	r3, #2
 8008f56:	75fb      	strb	r3, [r7, #23]
          break;
 8008f58:	e013      	b.n	8008f82 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f60:	2b03      	cmp	r3, #3
 8008f62:	d00d      	beq.n	8008f80 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008f64:	6839      	ldr	r1, [r7, #0]
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f001 f945 	bl	800a1f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008f6c:	2302      	movs	r3, #2
 8008f6e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008f70:	e006      	b.n	8008f80 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f001 f93e 	bl	800a1f6 <USBD_CtlError>
          ret = USBD_FAIL;
 8008f7a:	2302      	movs	r3, #2
 8008f7c:	75fb      	strb	r3, [r7, #23]
          break;
 8008f7e:	e000      	b.n	8008f82 <USBD_CDC_Setup+0x12c>
          break;
 8008f80:	bf00      	nop
      }
      break;
 8008f82:	e006      	b.n	8008f92 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008f84:	6839      	ldr	r1, [r7, #0]
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f001 f935 	bl	800a1f6 <USBD_CtlError>
      ret = USBD_FAIL;
 8008f8c:	2302      	movs	r3, #2
 8008f8e:	75fb      	strb	r3, [r7, #23]
      break;
 8008f90:	bf00      	nop
  }

  return ret;
 8008f92:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3718      	adds	r7, #24
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fae:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008fb6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d03a      	beq.n	8009038 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008fc2:	78fa      	ldrb	r2, [r7, #3]
 8008fc4:	6879      	ldr	r1, [r7, #4]
 8008fc6:	4613      	mov	r3, r2
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	4413      	add	r3, r2
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	440b      	add	r3, r1
 8008fd0:	331c      	adds	r3, #28
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d029      	beq.n	800902c <USBD_CDC_DataIn+0x90>
 8008fd8:	78fa      	ldrb	r2, [r7, #3]
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	4413      	add	r3, r2
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	440b      	add	r3, r1
 8008fe6:	331c      	adds	r3, #28
 8008fe8:	681a      	ldr	r2, [r3, #0]
 8008fea:	78f9      	ldrb	r1, [r7, #3]
 8008fec:	68b8      	ldr	r0, [r7, #8]
 8008fee:	460b      	mov	r3, r1
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	440b      	add	r3, r1
 8008ff4:	00db      	lsls	r3, r3, #3
 8008ff6:	4403      	add	r3, r0
 8008ff8:	3338      	adds	r3, #56	; 0x38
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	fbb2 f1f3 	udiv	r1, r2, r3
 8009000:	fb03 f301 	mul.w	r3, r3, r1
 8009004:	1ad3      	subs	r3, r2, r3
 8009006:	2b00      	cmp	r3, #0
 8009008:	d110      	bne.n	800902c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800900a:	78fa      	ldrb	r2, [r7, #3]
 800900c:	6879      	ldr	r1, [r7, #4]
 800900e:	4613      	mov	r3, r2
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	4413      	add	r3, r2
 8009014:	009b      	lsls	r3, r3, #2
 8009016:	440b      	add	r3, r1
 8009018:	331c      	adds	r3, #28
 800901a:	2200      	movs	r2, #0
 800901c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800901e:	78f9      	ldrb	r1, [r7, #3]
 8009020:	2300      	movs	r3, #0
 8009022:	2200      	movs	r2, #0
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f001 fe00 	bl	800ac2a <USBD_LL_Transmit>
 800902a:	e003      	b.n	8009034 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2200      	movs	r2, #0
 8009030:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009034:	2300      	movs	r3, #0
 8009036:	e000      	b.n	800903a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009038:	2302      	movs	r3, #2
  }
}
 800903a:	4618      	mov	r0, r3
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009042:	b580      	push	{r7, lr}
 8009044:	b084      	sub	sp, #16
 8009046:	af00      	add	r7, sp, #0
 8009048:	6078      	str	r0, [r7, #4]
 800904a:	460b      	mov	r3, r1
 800904c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009054:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009056:	78fb      	ldrb	r3, [r7, #3]
 8009058:	4619      	mov	r1, r3
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f001 fe2b 	bl	800acb6 <USBD_LL_GetRxDataSize>
 8009060:	4602      	mov	r2, r0
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800906e:	2b00      	cmp	r3, #0
 8009070:	d00d      	beq.n	800908e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	68fa      	ldr	r2, [r7, #12]
 800907c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009080:	68fa      	ldr	r2, [r7, #12]
 8009082:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009086:	4611      	mov	r1, r2
 8009088:	4798      	blx	r3

    return USBD_OK;
 800908a:	2300      	movs	r3, #0
 800908c:	e000      	b.n	8009090 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800908e:	2302      	movs	r3, #2
  }
}
 8009090:	4618      	mov	r0, r3
 8009092:	3710      	adds	r7, #16
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090a6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d015      	beq.n	80090de <USBD_CDC_EP0_RxReady+0x46>
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80090b8:	2bff      	cmp	r3, #255	; 0xff
 80090ba:	d010      	beq.n	80090de <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80090ca:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80090d2:	b292      	uxth	r2, r2
 80090d4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	22ff      	movs	r2, #255	; 0xff
 80090da:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80090de:	2300      	movs	r3, #0
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3710      	adds	r7, #16
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2243      	movs	r2, #67	; 0x43
 80090f4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80090f6:	4b03      	ldr	r3, [pc, #12]	; (8009104 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bc80      	pop	{r7}
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop
 8009104:	200000d8 	.word	0x200000d8

08009108 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2243      	movs	r2, #67	; 0x43
 8009114:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009116:	4b03      	ldr	r3, [pc, #12]	; (8009124 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009118:	4618      	mov	r0, r3
 800911a:	370c      	adds	r7, #12
 800911c:	46bd      	mov	sp, r7
 800911e:	bc80      	pop	{r7}
 8009120:	4770      	bx	lr
 8009122:	bf00      	nop
 8009124:	20000094 	.word	0x20000094

08009128 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2243      	movs	r2, #67	; 0x43
 8009134:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009136:	4b03      	ldr	r3, [pc, #12]	; (8009144 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009138:	4618      	mov	r0, r3
 800913a:	370c      	adds	r7, #12
 800913c:	46bd      	mov	sp, r7
 800913e:	bc80      	pop	{r7}
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	2000011c 	.word	0x2000011c

08009148 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009148:	b480      	push	{r7}
 800914a:	b083      	sub	sp, #12
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	220a      	movs	r2, #10
 8009154:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009156:	4b03      	ldr	r3, [pc, #12]	; (8009164 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009158:	4618      	mov	r0, r3
 800915a:	370c      	adds	r7, #12
 800915c:	46bd      	mov	sp, r7
 800915e:	bc80      	pop	{r7}
 8009160:	4770      	bx	lr
 8009162:	bf00      	nop
 8009164:	20000050 	.word	0x20000050

08009168 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009168:	b480      	push	{r7}
 800916a:	b085      	sub	sp, #20
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009172:	2302      	movs	r3, #2
 8009174:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d005      	beq.n	8009188 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	683a      	ldr	r2, [r7, #0]
 8009180:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009184:	2300      	movs	r3, #0
 8009186:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009188:	7bfb      	ldrb	r3, [r7, #15]
}
 800918a:	4618      	mov	r0, r3
 800918c:	3714      	adds	r7, #20
 800918e:	46bd      	mov	sp, r7
 8009190:	bc80      	pop	{r7}
 8009192:	4770      	bx	lr

08009194 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009194:	b480      	push	{r7}
 8009196:	b087      	sub	sp, #28
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	4613      	mov	r3, r2
 80091a0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091a8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	68ba      	ldr	r2, [r7, #8]
 80091ae:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80091b2:	88fa      	ldrh	r2, [r7, #6]
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80091ba:	2300      	movs	r3, #0
}
 80091bc:	4618      	mov	r0, r3
 80091be:	371c      	adds	r7, #28
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bc80      	pop	{r7}
 80091c4:	4770      	bx	lr

080091c6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80091c6:	b480      	push	{r7}
 80091c8:	b085      	sub	sp, #20
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
 80091ce:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091d6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	683a      	ldr	r2, [r7, #0]
 80091dc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3714      	adds	r7, #20
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bc80      	pop	{r7}
 80091ea:	4770      	bx	lr

080091ec <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009202:	2b00      	cmp	r3, #0
 8009204:	d01c      	beq.n	8009240 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800920c:	2b00      	cmp	r3, #0
 800920e:	d115      	bne.n	800923c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2201      	movs	r2, #1
 8009214:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800922e:	b29b      	uxth	r3, r3
 8009230:	2181      	movs	r1, #129	; 0x81
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f001 fcf9 	bl	800ac2a <USBD_LL_Transmit>

      return USBD_OK;
 8009238:	2300      	movs	r3, #0
 800923a:	e002      	b.n	8009242 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800923c:	2301      	movs	r3, #1
 800923e:	e000      	b.n	8009242 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009240:	2302      	movs	r3, #2
  }
}
 8009242:	4618      	mov	r0, r3
 8009244:	3710      	adds	r7, #16
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b084      	sub	sp, #16
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009258:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009260:	2b00      	cmp	r3, #0
 8009262:	d017      	beq.n	8009294 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	7c1b      	ldrb	r3, [r3, #16]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d109      	bne.n	8009280 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009272:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009276:	2101      	movs	r1, #1
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f001 fcf9 	bl	800ac70 <USBD_LL_PrepareReceive>
 800927e:	e007      	b.n	8009290 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009286:	2340      	movs	r3, #64	; 0x40
 8009288:	2101      	movs	r1, #1
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f001 fcf0 	bl	800ac70 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009290:	2300      	movs	r3, #0
 8009292:	e000      	b.n	8009296 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009294:	2302      	movs	r3, #2
  }
}
 8009296:	4618      	mov	r0, r3
 8009298:	3710      	adds	r7, #16
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}

0800929e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800929e:	b580      	push	{r7, lr}
 80092a0:	b084      	sub	sp, #16
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	60f8      	str	r0, [r7, #12]
 80092a6:	60b9      	str	r1, [r7, #8]
 80092a8:	4613      	mov	r3, r2
 80092aa:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d101      	bne.n	80092b6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80092b2:	2302      	movs	r3, #2
 80092b4:	e01a      	b.n	80092ec <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d003      	beq.n	80092c8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d003      	beq.n	80092d6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	68ba      	ldr	r2, [r7, #8]
 80092d2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2201      	movs	r2, #1
 80092da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	79fa      	ldrb	r2, [r7, #7]
 80092e2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f001 fb5d 	bl	800a9a4 <USBD_LL_Init>

  return USBD_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b085      	sub	sp, #20
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80092fe:	2300      	movs	r3, #0
 8009300:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d006      	beq.n	8009316 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	683a      	ldr	r2, [r7, #0]
 800930c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009310:	2300      	movs	r3, #0
 8009312:	73fb      	strb	r3, [r7, #15]
 8009314:	e001      	b.n	800931a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009316:	2302      	movs	r3, #2
 8009318:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800931a:	7bfb      	ldrb	r3, [r7, #15]
}
 800931c:	4618      	mov	r0, r3
 800931e:	3714      	adds	r7, #20
 8009320:	46bd      	mov	sp, r7
 8009322:	bc80      	pop	{r7}
 8009324:	4770      	bx	lr

08009326 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b082      	sub	sp, #8
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f001 fb92 	bl	800aa58 <USBD_LL_Start>

  return USBD_OK;
 8009334:	2300      	movs	r3, #0
}
 8009336:	4618      	mov	r0, r3
 8009338:	3708      	adds	r7, #8
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}

0800933e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800933e:	b480      	push	{r7}
 8009340:	b083      	sub	sp, #12
 8009342:	af00      	add	r7, sp, #0
 8009344:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	bc80      	pop	{r7}
 8009350:	4770      	bx	lr

08009352 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009352:	b580      	push	{r7, lr}
 8009354:	b084      	sub	sp, #16
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
 800935a:	460b      	mov	r3, r1
 800935c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800935e:	2302      	movs	r3, #2
 8009360:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009368:	2b00      	cmp	r3, #0
 800936a:	d00c      	beq.n	8009386 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	78fa      	ldrb	r2, [r7, #3]
 8009376:	4611      	mov	r1, r2
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	4798      	blx	r3
 800937c:	4603      	mov	r3, r0
 800937e:	2b00      	cmp	r3, #0
 8009380:	d101      	bne.n	8009386 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009382:	2300      	movs	r3, #0
 8009384:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009386:	7bfb      	ldrb	r3, [r7, #15]
}
 8009388:	4618      	mov	r0, r3
 800938a:	3710      	adds	r7, #16
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	460b      	mov	r3, r1
 800939a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	78fa      	ldrb	r2, [r7, #3]
 80093a6:	4611      	mov	r1, r2
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	4798      	blx	r3

  return USBD_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3708      	adds	r7, #8
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b082      	sub	sp, #8
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
 80093be:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80093c6:	6839      	ldr	r1, [r7, #0]
 80093c8:	4618      	mov	r0, r3
 80093ca:	f000 fed8 	bl	800a17e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2201      	movs	r2, #1
 80093d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80093dc:	461a      	mov	r2, r3
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80093ea:	f003 031f 	and.w	r3, r3, #31
 80093ee:	2b02      	cmp	r3, #2
 80093f0:	d016      	beq.n	8009420 <USBD_LL_SetupStage+0x6a>
 80093f2:	2b02      	cmp	r3, #2
 80093f4:	d81c      	bhi.n	8009430 <USBD_LL_SetupStage+0x7a>
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d002      	beq.n	8009400 <USBD_LL_SetupStage+0x4a>
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d008      	beq.n	8009410 <USBD_LL_SetupStage+0x5a>
 80093fe:	e017      	b.n	8009430 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009406:	4619      	mov	r1, r3
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 f9cb 	bl	80097a4 <USBD_StdDevReq>
      break;
 800940e:	e01a      	b.n	8009446 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009416:	4619      	mov	r1, r3
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f000 fa2d 	bl	8009878 <USBD_StdItfReq>
      break;
 800941e:	e012      	b.n	8009446 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009426:	4619      	mov	r1, r3
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fa6d 	bl	8009908 <USBD_StdEPReq>
      break;
 800942e:	e00a      	b.n	8009446 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009436:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800943a:	b2db      	uxtb	r3, r3
 800943c:	4619      	mov	r1, r3
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f001 fb6a 	bl	800ab18 <USBD_LL_StallEP>
      break;
 8009444:	bf00      	nop
  }

  return USBD_OK;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b086      	sub	sp, #24
 8009454:	af00      	add	r7, sp, #0
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	460b      	mov	r3, r1
 800945a:	607a      	str	r2, [r7, #4]
 800945c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800945e:	7afb      	ldrb	r3, [r7, #11]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d14b      	bne.n	80094fc <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800946a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009472:	2b03      	cmp	r3, #3
 8009474:	d134      	bne.n	80094e0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	68da      	ldr	r2, [r3, #12]
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	691b      	ldr	r3, [r3, #16]
 800947e:	429a      	cmp	r2, r3
 8009480:	d919      	bls.n	80094b6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	68da      	ldr	r2, [r3, #12]
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	691b      	ldr	r3, [r3, #16]
 800948a:	1ad2      	subs	r2, r2, r3
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	68da      	ldr	r2, [r3, #12]
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009498:	429a      	cmp	r2, r3
 800949a:	d203      	bcs.n	80094a4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	e002      	b.n	80094aa <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	461a      	mov	r2, r3
 80094ac:	6879      	ldr	r1, [r7, #4]
 80094ae:	68f8      	ldr	r0, [r7, #12]
 80094b0:	f000 ff57 	bl	800a362 <USBD_CtlContinueRx>
 80094b4:	e038      	b.n	8009528 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094bc:	691b      	ldr	r3, [r3, #16]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d00a      	beq.n	80094d8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80094c8:	2b03      	cmp	r3, #3
 80094ca:	d105      	bne.n	80094d8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094d2:	691b      	ldr	r3, [r3, #16]
 80094d4:	68f8      	ldr	r0, [r7, #12]
 80094d6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80094d8:	68f8      	ldr	r0, [r7, #12]
 80094da:	f000 ff54 	bl	800a386 <USBD_CtlSendStatus>
 80094de:	e023      	b.n	8009528 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80094e6:	2b05      	cmp	r3, #5
 80094e8:	d11e      	bne.n	8009528 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2200      	movs	r2, #0
 80094ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80094f2:	2100      	movs	r1, #0
 80094f4:	68f8      	ldr	r0, [r7, #12]
 80094f6:	f001 fb0f 	bl	800ab18 <USBD_LL_StallEP>
 80094fa:	e015      	b.n	8009528 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009502:	699b      	ldr	r3, [r3, #24]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d00d      	beq.n	8009524 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800950e:	2b03      	cmp	r3, #3
 8009510:	d108      	bne.n	8009524 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009518:	699b      	ldr	r3, [r3, #24]
 800951a:	7afa      	ldrb	r2, [r7, #11]
 800951c:	4611      	mov	r1, r2
 800951e:	68f8      	ldr	r0, [r7, #12]
 8009520:	4798      	blx	r3
 8009522:	e001      	b.n	8009528 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009524:	2302      	movs	r3, #2
 8009526:	e000      	b.n	800952a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3718      	adds	r7, #24
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b086      	sub	sp, #24
 8009536:	af00      	add	r7, sp, #0
 8009538:	60f8      	str	r0, [r7, #12]
 800953a:	460b      	mov	r3, r1
 800953c:	607a      	str	r2, [r7, #4]
 800953e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009540:	7afb      	ldrb	r3, [r7, #11]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d17f      	bne.n	8009646 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	3314      	adds	r3, #20
 800954a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009552:	2b02      	cmp	r3, #2
 8009554:	d15c      	bne.n	8009610 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	68da      	ldr	r2, [r3, #12]
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	691b      	ldr	r3, [r3, #16]
 800955e:	429a      	cmp	r2, r3
 8009560:	d915      	bls.n	800958e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	68da      	ldr	r2, [r3, #12]
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	691b      	ldr	r3, [r3, #16]
 800956a:	1ad2      	subs	r2, r2, r3
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	b29b      	uxth	r3, r3
 8009576:	461a      	mov	r2, r3
 8009578:	6879      	ldr	r1, [r7, #4]
 800957a:	68f8      	ldr	r0, [r7, #12]
 800957c:	f000 fec1 	bl	800a302 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009580:	2300      	movs	r3, #0
 8009582:	2200      	movs	r2, #0
 8009584:	2100      	movs	r1, #0
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f001 fb72 	bl	800ac70 <USBD_LL_PrepareReceive>
 800958c:	e04e      	b.n	800962c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	697a      	ldr	r2, [r7, #20]
 8009594:	6912      	ldr	r2, [r2, #16]
 8009596:	fbb3 f1f2 	udiv	r1, r3, r2
 800959a:	fb02 f201 	mul.w	r2, r2, r1
 800959e:	1a9b      	subs	r3, r3, r2
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d11c      	bne.n	80095de <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80095a4:	697b      	ldr	r3, [r7, #20]
 80095a6:	689a      	ldr	r2, [r3, #8]
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d316      	bcc.n	80095de <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	689a      	ldr	r2, [r3, #8]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d20f      	bcs.n	80095de <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80095be:	2200      	movs	r2, #0
 80095c0:	2100      	movs	r1, #0
 80095c2:	68f8      	ldr	r0, [r7, #12]
 80095c4:	f000 fe9d 	bl	800a302 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2200      	movs	r2, #0
 80095cc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80095d0:	2300      	movs	r3, #0
 80095d2:	2200      	movs	r2, #0
 80095d4:	2100      	movs	r1, #0
 80095d6:	68f8      	ldr	r0, [r7, #12]
 80095d8:	f001 fb4a 	bl	800ac70 <USBD_LL_PrepareReceive>
 80095dc:	e026      	b.n	800962c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00a      	beq.n	8009600 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80095f0:	2b03      	cmp	r3, #3
 80095f2:	d105      	bne.n	8009600 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095fa:	68db      	ldr	r3, [r3, #12]
 80095fc:	68f8      	ldr	r0, [r7, #12]
 80095fe:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009600:	2180      	movs	r1, #128	; 0x80
 8009602:	68f8      	ldr	r0, [r7, #12]
 8009604:	f001 fa88 	bl	800ab18 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f000 fecf 	bl	800a3ac <USBD_CtlReceiveStatus>
 800960e:	e00d      	b.n	800962c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009616:	2b04      	cmp	r3, #4
 8009618:	d004      	beq.n	8009624 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009620:	2b00      	cmp	r3, #0
 8009622:	d103      	bne.n	800962c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009624:	2180      	movs	r1, #128	; 0x80
 8009626:	68f8      	ldr	r0, [r7, #12]
 8009628:	f001 fa76 	bl	800ab18 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009632:	2b01      	cmp	r3, #1
 8009634:	d11d      	bne.n	8009672 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009636:	68f8      	ldr	r0, [r7, #12]
 8009638:	f7ff fe81 	bl	800933e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2200      	movs	r2, #0
 8009640:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009644:	e015      	b.n	8009672 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800964c:	695b      	ldr	r3, [r3, #20]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d00d      	beq.n	800966e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009658:	2b03      	cmp	r3, #3
 800965a:	d108      	bne.n	800966e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009662:	695b      	ldr	r3, [r3, #20]
 8009664:	7afa      	ldrb	r2, [r7, #11]
 8009666:	4611      	mov	r1, r2
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	4798      	blx	r3
 800966c:	e001      	b.n	8009672 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800966e:	2302      	movs	r3, #2
 8009670:	e000      	b.n	8009674 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3718      	adds	r7, #24
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009684:	2340      	movs	r3, #64	; 0x40
 8009686:	2200      	movs	r2, #0
 8009688:	2100      	movs	r1, #0
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f001 f9ff 	bl	800aa8e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2240      	movs	r2, #64	; 0x40
 800969c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80096a0:	2340      	movs	r3, #64	; 0x40
 80096a2:	2200      	movs	r2, #0
 80096a4:	2180      	movs	r1, #128	; 0x80
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f001 f9f1 	bl	800aa8e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2240      	movs	r2, #64	; 0x40
 80096b6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2201      	movs	r2, #1
 80096bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2200      	movs	r2, #0
 80096c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2200      	movs	r2, #0
 80096cc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2200      	movs	r2, #0
 80096d2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d009      	beq.n	80096f4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096e6:	685b      	ldr	r3, [r3, #4]
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	6852      	ldr	r2, [r2, #4]
 80096ec:	b2d2      	uxtb	r2, r2
 80096ee:	4611      	mov	r1, r2
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	4798      	blx	r3
  }

  return USBD_OK;
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3708      	adds	r7, #8
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}

080096fe <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80096fe:	b480      	push	{r7}
 8009700:	b083      	sub	sp, #12
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
 8009706:	460b      	mov	r3, r1
 8009708:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	78fa      	ldrb	r2, [r7, #3]
 800970e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009710:	2300      	movs	r3, #0
}
 8009712:	4618      	mov	r0, r3
 8009714:	370c      	adds	r7, #12
 8009716:	46bd      	mov	sp, r7
 8009718:	bc80      	pop	{r7}
 800971a:	4770      	bx	lr

0800971c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2204      	movs	r2, #4
 8009734:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	370c      	adds	r7, #12
 800973e:	46bd      	mov	sp, r7
 8009740:	bc80      	pop	{r7}
 8009742:	4770      	bx	lr

08009744 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009752:	2b04      	cmp	r3, #4
 8009754:	d105      	bne.n	8009762 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009762:	2300      	movs	r3, #0
}
 8009764:	4618      	mov	r0, r3
 8009766:	370c      	adds	r7, #12
 8009768:	46bd      	mov	sp, r7
 800976a:	bc80      	pop	{r7}
 800976c:	4770      	bx	lr

0800976e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800976e:	b580      	push	{r7, lr}
 8009770:	b082      	sub	sp, #8
 8009772:	af00      	add	r7, sp, #0
 8009774:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800977c:	2b03      	cmp	r3, #3
 800977e:	d10b      	bne.n	8009798 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009786:	69db      	ldr	r3, [r3, #28]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d005      	beq.n	8009798 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009792:	69db      	ldr	r3, [r3, #28]
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3708      	adds	r7, #8
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}
	...

080097a4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b084      	sub	sp, #16
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
 80097ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80097ba:	2b40      	cmp	r3, #64	; 0x40
 80097bc:	d005      	beq.n	80097ca <USBD_StdDevReq+0x26>
 80097be:	2b40      	cmp	r3, #64	; 0x40
 80097c0:	d84f      	bhi.n	8009862 <USBD_StdDevReq+0xbe>
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d009      	beq.n	80097da <USBD_StdDevReq+0x36>
 80097c6:	2b20      	cmp	r3, #32
 80097c8:	d14b      	bne.n	8009862 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	6839      	ldr	r1, [r7, #0]
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	4798      	blx	r3
      break;
 80097d8:	e048      	b.n	800986c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	785b      	ldrb	r3, [r3, #1]
 80097de:	2b09      	cmp	r3, #9
 80097e0:	d839      	bhi.n	8009856 <USBD_StdDevReq+0xb2>
 80097e2:	a201      	add	r2, pc, #4	; (adr r2, 80097e8 <USBD_StdDevReq+0x44>)
 80097e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e8:	08009839 	.word	0x08009839
 80097ec:	0800984d 	.word	0x0800984d
 80097f0:	08009857 	.word	0x08009857
 80097f4:	08009843 	.word	0x08009843
 80097f8:	08009857 	.word	0x08009857
 80097fc:	0800981b 	.word	0x0800981b
 8009800:	08009811 	.word	0x08009811
 8009804:	08009857 	.word	0x08009857
 8009808:	0800982f 	.word	0x0800982f
 800980c:	08009825 	.word	0x08009825
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009810:	6839      	ldr	r1, [r7, #0]
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 f9dc 	bl	8009bd0 <USBD_GetDescriptor>
          break;
 8009818:	e022      	b.n	8009860 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800981a:	6839      	ldr	r1, [r7, #0]
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 fb3f 	bl	8009ea0 <USBD_SetAddress>
          break;
 8009822:	e01d      	b.n	8009860 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009824:	6839      	ldr	r1, [r7, #0]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fb7e 	bl	8009f28 <USBD_SetConfig>
          break;
 800982c:	e018      	b.n	8009860 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800982e:	6839      	ldr	r1, [r7, #0]
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 fc07 	bl	800a044 <USBD_GetConfig>
          break;
 8009836:	e013      	b.n	8009860 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009838:	6839      	ldr	r1, [r7, #0]
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f000 fc37 	bl	800a0ae <USBD_GetStatus>
          break;
 8009840:	e00e      	b.n	8009860 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009842:	6839      	ldr	r1, [r7, #0]
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 fc65 	bl	800a114 <USBD_SetFeature>
          break;
 800984a:	e009      	b.n	8009860 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800984c:	6839      	ldr	r1, [r7, #0]
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 fc74 	bl	800a13c <USBD_ClrFeature>
          break;
 8009854:	e004      	b.n	8009860 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009856:	6839      	ldr	r1, [r7, #0]
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 fccc 	bl	800a1f6 <USBD_CtlError>
          break;
 800985e:	bf00      	nop
      }
      break;
 8009860:	e004      	b.n	800986c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009862:	6839      	ldr	r1, [r7, #0]
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 fcc6 	bl	800a1f6 <USBD_CtlError>
      break;
 800986a:	bf00      	nop
  }

  return ret;
 800986c:	7bfb      	ldrb	r3, [r7, #15]
}
 800986e:	4618      	mov	r0, r3
 8009870:	3710      	adds	r7, #16
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop

08009878 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009882:	2300      	movs	r3, #0
 8009884:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	781b      	ldrb	r3, [r3, #0]
 800988a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800988e:	2b40      	cmp	r3, #64	; 0x40
 8009890:	d005      	beq.n	800989e <USBD_StdItfReq+0x26>
 8009892:	2b40      	cmp	r3, #64	; 0x40
 8009894:	d82e      	bhi.n	80098f4 <USBD_StdItfReq+0x7c>
 8009896:	2b00      	cmp	r3, #0
 8009898:	d001      	beq.n	800989e <USBD_StdItfReq+0x26>
 800989a:	2b20      	cmp	r3, #32
 800989c:	d12a      	bne.n	80098f4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098a4:	3b01      	subs	r3, #1
 80098a6:	2b02      	cmp	r3, #2
 80098a8:	d81d      	bhi.n	80098e6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	889b      	ldrh	r3, [r3, #4]
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d813      	bhi.n	80098dc <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098ba:	689b      	ldr	r3, [r3, #8]
 80098bc:	6839      	ldr	r1, [r7, #0]
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	4798      	blx	r3
 80098c2:	4603      	mov	r3, r0
 80098c4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	88db      	ldrh	r3, [r3, #6]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d110      	bne.n	80098f0 <USBD_StdItfReq+0x78>
 80098ce:	7bfb      	ldrb	r3, [r7, #15]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d10d      	bne.n	80098f0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 fd56 	bl	800a386 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80098da:	e009      	b.n	80098f0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80098dc:	6839      	ldr	r1, [r7, #0]
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 fc89 	bl	800a1f6 <USBD_CtlError>
          break;
 80098e4:	e004      	b.n	80098f0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80098e6:	6839      	ldr	r1, [r7, #0]
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 fc84 	bl	800a1f6 <USBD_CtlError>
          break;
 80098ee:	e000      	b.n	80098f2 <USBD_StdItfReq+0x7a>
          break;
 80098f0:	bf00      	nop
      }
      break;
 80098f2:	e004      	b.n	80098fe <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80098f4:	6839      	ldr	r1, [r7, #0]
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f000 fc7d 	bl	800a1f6 <USBD_CtlError>
      break;
 80098fc:	bf00      	nop
  }

  return USBD_OK;
 80098fe:	2300      	movs	r3, #0
}
 8009900:	4618      	mov	r0, r3
 8009902:	3710      	adds	r7, #16
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b084      	sub	sp, #16
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009912:	2300      	movs	r3, #0
 8009914:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	889b      	ldrh	r3, [r3, #4]
 800991a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	781b      	ldrb	r3, [r3, #0]
 8009920:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009924:	2b40      	cmp	r3, #64	; 0x40
 8009926:	d007      	beq.n	8009938 <USBD_StdEPReq+0x30>
 8009928:	2b40      	cmp	r3, #64	; 0x40
 800992a:	f200 8146 	bhi.w	8009bba <USBD_StdEPReq+0x2b2>
 800992e:	2b00      	cmp	r3, #0
 8009930:	d00a      	beq.n	8009948 <USBD_StdEPReq+0x40>
 8009932:	2b20      	cmp	r3, #32
 8009934:	f040 8141 	bne.w	8009bba <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	4798      	blx	r3
      break;
 8009946:	e13d      	b.n	8009bc4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	781b      	ldrb	r3, [r3, #0]
 800994c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009950:	2b20      	cmp	r3, #32
 8009952:	d10a      	bne.n	800996a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	6839      	ldr	r1, [r7, #0]
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	4798      	blx	r3
 8009962:	4603      	mov	r3, r0
 8009964:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009966:	7bfb      	ldrb	r3, [r7, #15]
 8009968:	e12d      	b.n	8009bc6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	785b      	ldrb	r3, [r3, #1]
 800996e:	2b03      	cmp	r3, #3
 8009970:	d007      	beq.n	8009982 <USBD_StdEPReq+0x7a>
 8009972:	2b03      	cmp	r3, #3
 8009974:	f300 811b 	bgt.w	8009bae <USBD_StdEPReq+0x2a6>
 8009978:	2b00      	cmp	r3, #0
 800997a:	d072      	beq.n	8009a62 <USBD_StdEPReq+0x15a>
 800997c:	2b01      	cmp	r3, #1
 800997e:	d03a      	beq.n	80099f6 <USBD_StdEPReq+0xee>
 8009980:	e115      	b.n	8009bae <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009988:	2b02      	cmp	r3, #2
 800998a:	d002      	beq.n	8009992 <USBD_StdEPReq+0x8a>
 800998c:	2b03      	cmp	r3, #3
 800998e:	d015      	beq.n	80099bc <USBD_StdEPReq+0xb4>
 8009990:	e02b      	b.n	80099ea <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009992:	7bbb      	ldrb	r3, [r7, #14]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d00c      	beq.n	80099b2 <USBD_StdEPReq+0xaa>
 8009998:	7bbb      	ldrb	r3, [r7, #14]
 800999a:	2b80      	cmp	r3, #128	; 0x80
 800999c:	d009      	beq.n	80099b2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800999e:	7bbb      	ldrb	r3, [r7, #14]
 80099a0:	4619      	mov	r1, r3
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f001 f8b8 	bl	800ab18 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80099a8:	2180      	movs	r1, #128	; 0x80
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f001 f8b4 	bl	800ab18 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80099b0:	e020      	b.n	80099f4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80099b2:	6839      	ldr	r1, [r7, #0]
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 fc1e 	bl	800a1f6 <USBD_CtlError>
              break;
 80099ba:	e01b      	b.n	80099f4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	885b      	ldrh	r3, [r3, #2]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d10e      	bne.n	80099e2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80099c4:	7bbb      	ldrb	r3, [r7, #14]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d00b      	beq.n	80099e2 <USBD_StdEPReq+0xda>
 80099ca:	7bbb      	ldrb	r3, [r7, #14]
 80099cc:	2b80      	cmp	r3, #128	; 0x80
 80099ce:	d008      	beq.n	80099e2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	88db      	ldrh	r3, [r3, #6]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d104      	bne.n	80099e2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80099d8:	7bbb      	ldrb	r3, [r7, #14]
 80099da:	4619      	mov	r1, r3
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f001 f89b 	bl	800ab18 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 fccf 	bl	800a386 <USBD_CtlSendStatus>

              break;
 80099e8:	e004      	b.n	80099f4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80099ea:	6839      	ldr	r1, [r7, #0]
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f000 fc02 	bl	800a1f6 <USBD_CtlError>
              break;
 80099f2:	bf00      	nop
          }
          break;
 80099f4:	e0e0      	b.n	8009bb8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099fc:	2b02      	cmp	r3, #2
 80099fe:	d002      	beq.n	8009a06 <USBD_StdEPReq+0xfe>
 8009a00:	2b03      	cmp	r3, #3
 8009a02:	d015      	beq.n	8009a30 <USBD_StdEPReq+0x128>
 8009a04:	e026      	b.n	8009a54 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a06:	7bbb      	ldrb	r3, [r7, #14]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d00c      	beq.n	8009a26 <USBD_StdEPReq+0x11e>
 8009a0c:	7bbb      	ldrb	r3, [r7, #14]
 8009a0e:	2b80      	cmp	r3, #128	; 0x80
 8009a10:	d009      	beq.n	8009a26 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009a12:	7bbb      	ldrb	r3, [r7, #14]
 8009a14:	4619      	mov	r1, r3
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f001 f87e 	bl	800ab18 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009a1c:	2180      	movs	r1, #128	; 0x80
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f001 f87a 	bl	800ab18 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009a24:	e01c      	b.n	8009a60 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009a26:	6839      	ldr	r1, [r7, #0]
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f000 fbe4 	bl	800a1f6 <USBD_CtlError>
              break;
 8009a2e:	e017      	b.n	8009a60 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	885b      	ldrh	r3, [r3, #2]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d112      	bne.n	8009a5e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009a38:	7bbb      	ldrb	r3, [r7, #14]
 8009a3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d004      	beq.n	8009a4c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009a42:	7bbb      	ldrb	r3, [r7, #14]
 8009a44:	4619      	mov	r1, r3
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f001 f885 	bl	800ab56 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f000 fc9a 	bl	800a386 <USBD_CtlSendStatus>
              }
              break;
 8009a52:	e004      	b.n	8009a5e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009a54:	6839      	ldr	r1, [r7, #0]
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f000 fbcd 	bl	800a1f6 <USBD_CtlError>
              break;
 8009a5c:	e000      	b.n	8009a60 <USBD_StdEPReq+0x158>
              break;
 8009a5e:	bf00      	nop
          }
          break;
 8009a60:	e0aa      	b.n	8009bb8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a68:	2b02      	cmp	r3, #2
 8009a6a:	d002      	beq.n	8009a72 <USBD_StdEPReq+0x16a>
 8009a6c:	2b03      	cmp	r3, #3
 8009a6e:	d032      	beq.n	8009ad6 <USBD_StdEPReq+0x1ce>
 8009a70:	e097      	b.n	8009ba2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a72:	7bbb      	ldrb	r3, [r7, #14]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d007      	beq.n	8009a88 <USBD_StdEPReq+0x180>
 8009a78:	7bbb      	ldrb	r3, [r7, #14]
 8009a7a:	2b80      	cmp	r3, #128	; 0x80
 8009a7c:	d004      	beq.n	8009a88 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009a7e:	6839      	ldr	r1, [r7, #0]
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 fbb8 	bl	800a1f6 <USBD_CtlError>
                break;
 8009a86:	e091      	b.n	8009bac <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	da0b      	bge.n	8009aa8 <USBD_StdEPReq+0x1a0>
 8009a90:	7bbb      	ldrb	r3, [r7, #14]
 8009a92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a96:	4613      	mov	r3, r2
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	4413      	add	r3, r2
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	3310      	adds	r3, #16
 8009aa0:	687a      	ldr	r2, [r7, #4]
 8009aa2:	4413      	add	r3, r2
 8009aa4:	3304      	adds	r3, #4
 8009aa6:	e00b      	b.n	8009ac0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009aa8:	7bbb      	ldrb	r3, [r7, #14]
 8009aaa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009aae:	4613      	mov	r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	4413      	add	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009aba:	687a      	ldr	r2, [r7, #4]
 8009abc:	4413      	add	r3, r2
 8009abe:	3304      	adds	r3, #4
 8009ac0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	2202      	movs	r2, #2
 8009acc:	4619      	mov	r1, r3
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 fbfb 	bl	800a2ca <USBD_CtlSendData>
              break;
 8009ad4:	e06a      	b.n	8009bac <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009ad6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	da11      	bge.n	8009b02 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009ade:	7bbb      	ldrb	r3, [r7, #14]
 8009ae0:	f003 020f 	and.w	r2, r3, #15
 8009ae4:	6879      	ldr	r1, [r7, #4]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	4413      	add	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	440b      	add	r3, r1
 8009af0:	3318      	adds	r3, #24
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d117      	bne.n	8009b28 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009af8:	6839      	ldr	r1, [r7, #0]
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f000 fb7b 	bl	800a1f6 <USBD_CtlError>
                  break;
 8009b00:	e054      	b.n	8009bac <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009b02:	7bbb      	ldrb	r3, [r7, #14]
 8009b04:	f003 020f 	and.w	r2, r3, #15
 8009b08:	6879      	ldr	r1, [r7, #4]
 8009b0a:	4613      	mov	r3, r2
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	4413      	add	r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	440b      	add	r3, r1
 8009b14:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d104      	bne.n	8009b28 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009b1e:	6839      	ldr	r1, [r7, #0]
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 fb68 	bl	800a1f6 <USBD_CtlError>
                  break;
 8009b26:	e041      	b.n	8009bac <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	da0b      	bge.n	8009b48 <USBD_StdEPReq+0x240>
 8009b30:	7bbb      	ldrb	r3, [r7, #14]
 8009b32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009b36:	4613      	mov	r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	4413      	add	r3, r2
 8009b3c:	009b      	lsls	r3, r3, #2
 8009b3e:	3310      	adds	r3, #16
 8009b40:	687a      	ldr	r2, [r7, #4]
 8009b42:	4413      	add	r3, r2
 8009b44:	3304      	adds	r3, #4
 8009b46:	e00b      	b.n	8009b60 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009b48:	7bbb      	ldrb	r3, [r7, #14]
 8009b4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b4e:	4613      	mov	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	4413      	add	r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	4413      	add	r3, r2
 8009b5e:	3304      	adds	r3, #4
 8009b60:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009b62:	7bbb      	ldrb	r3, [r7, #14]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d002      	beq.n	8009b6e <USBD_StdEPReq+0x266>
 8009b68:	7bbb      	ldrb	r3, [r7, #14]
 8009b6a:	2b80      	cmp	r3, #128	; 0x80
 8009b6c:	d103      	bne.n	8009b76 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	2200      	movs	r2, #0
 8009b72:	601a      	str	r2, [r3, #0]
 8009b74:	e00e      	b.n	8009b94 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009b76:	7bbb      	ldrb	r3, [r7, #14]
 8009b78:	4619      	mov	r1, r3
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f001 f80a 	bl	800ab94 <USBD_LL_IsStallEP>
 8009b80:	4603      	mov	r3, r0
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d003      	beq.n	8009b8e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	2201      	movs	r2, #1
 8009b8a:	601a      	str	r2, [r3, #0]
 8009b8c:	e002      	b.n	8009b94 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	2200      	movs	r2, #0
 8009b92:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	2202      	movs	r2, #2
 8009b98:	4619      	mov	r1, r3
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 fb95 	bl	800a2ca <USBD_CtlSendData>
              break;
 8009ba0:	e004      	b.n	8009bac <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009ba2:	6839      	ldr	r1, [r7, #0]
 8009ba4:	6878      	ldr	r0, [r7, #4]
 8009ba6:	f000 fb26 	bl	800a1f6 <USBD_CtlError>
              break;
 8009baa:	bf00      	nop
          }
          break;
 8009bac:	e004      	b.n	8009bb8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009bae:	6839      	ldr	r1, [r7, #0]
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 fb20 	bl	800a1f6 <USBD_CtlError>
          break;
 8009bb6:	bf00      	nop
      }
      break;
 8009bb8:	e004      	b.n	8009bc4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009bba:	6839      	ldr	r1, [r7, #0]
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f000 fb1a 	bl	800a1f6 <USBD_CtlError>
      break;
 8009bc2:	bf00      	nop
  }

  return ret;
 8009bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3710      	adds	r7, #16
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
	...

08009bd0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009bde:	2300      	movs	r3, #0
 8009be0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009be2:	2300      	movs	r3, #0
 8009be4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	885b      	ldrh	r3, [r3, #2]
 8009bea:	0a1b      	lsrs	r3, r3, #8
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	3b01      	subs	r3, #1
 8009bf0:	2b06      	cmp	r3, #6
 8009bf2:	f200 8128 	bhi.w	8009e46 <USBD_GetDescriptor+0x276>
 8009bf6:	a201      	add	r2, pc, #4	; (adr r2, 8009bfc <USBD_GetDescriptor+0x2c>)
 8009bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bfc:	08009c19 	.word	0x08009c19
 8009c00:	08009c31 	.word	0x08009c31
 8009c04:	08009c71 	.word	0x08009c71
 8009c08:	08009e47 	.word	0x08009e47
 8009c0c:	08009e47 	.word	0x08009e47
 8009c10:	08009de7 	.word	0x08009de7
 8009c14:	08009e13 	.word	0x08009e13
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	7c12      	ldrb	r2, [r2, #16]
 8009c24:	f107 0108 	add.w	r1, r7, #8
 8009c28:	4610      	mov	r0, r2
 8009c2a:	4798      	blx	r3
 8009c2c:	60f8      	str	r0, [r7, #12]
      break;
 8009c2e:	e112      	b.n	8009e56 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	7c1b      	ldrb	r3, [r3, #16]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d10d      	bne.n	8009c54 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c40:	f107 0208 	add.w	r2, r7, #8
 8009c44:	4610      	mov	r0, r2
 8009c46:	4798      	blx	r3
 8009c48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	2202      	movs	r2, #2
 8009c50:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009c52:	e100      	b.n	8009e56 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c5c:	f107 0208 	add.w	r2, r7, #8
 8009c60:	4610      	mov	r0, r2
 8009c62:	4798      	blx	r3
 8009c64:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	3301      	adds	r3, #1
 8009c6a:	2202      	movs	r2, #2
 8009c6c:	701a      	strb	r2, [r3, #0]
      break;
 8009c6e:	e0f2      	b.n	8009e56 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	885b      	ldrh	r3, [r3, #2]
 8009c74:	b2db      	uxtb	r3, r3
 8009c76:	2b05      	cmp	r3, #5
 8009c78:	f200 80ac 	bhi.w	8009dd4 <USBD_GetDescriptor+0x204>
 8009c7c:	a201      	add	r2, pc, #4	; (adr r2, 8009c84 <USBD_GetDescriptor+0xb4>)
 8009c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c82:	bf00      	nop
 8009c84:	08009c9d 	.word	0x08009c9d
 8009c88:	08009cd1 	.word	0x08009cd1
 8009c8c:	08009d05 	.word	0x08009d05
 8009c90:	08009d39 	.word	0x08009d39
 8009c94:	08009d6d 	.word	0x08009d6d
 8009c98:	08009da1 	.word	0x08009da1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00b      	beq.n	8009cc0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	7c12      	ldrb	r2, [r2, #16]
 8009cb4:	f107 0108 	add.w	r1, r7, #8
 8009cb8:	4610      	mov	r0, r2
 8009cba:	4798      	blx	r3
 8009cbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cbe:	e091      	b.n	8009de4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cc0:	6839      	ldr	r1, [r7, #0]
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 fa97 	bl	800a1f6 <USBD_CtlError>
            err++;
 8009cc8:	7afb      	ldrb	r3, [r7, #11]
 8009cca:	3301      	adds	r3, #1
 8009ccc:	72fb      	strb	r3, [r7, #11]
          break;
 8009cce:	e089      	b.n	8009de4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d00b      	beq.n	8009cf4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ce2:	689b      	ldr	r3, [r3, #8]
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	7c12      	ldrb	r2, [r2, #16]
 8009ce8:	f107 0108 	add.w	r1, r7, #8
 8009cec:	4610      	mov	r0, r2
 8009cee:	4798      	blx	r3
 8009cf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cf2:	e077      	b.n	8009de4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cf4:	6839      	ldr	r1, [r7, #0]
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 fa7d 	bl	800a1f6 <USBD_CtlError>
            err++;
 8009cfc:	7afb      	ldrb	r3, [r7, #11]
 8009cfe:	3301      	adds	r3, #1
 8009d00:	72fb      	strb	r3, [r7, #11]
          break;
 8009d02:	e06f      	b.n	8009de4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d0a:	68db      	ldr	r3, [r3, #12]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00b      	beq.n	8009d28 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	7c12      	ldrb	r2, [r2, #16]
 8009d1c:	f107 0108 	add.w	r1, r7, #8
 8009d20:	4610      	mov	r0, r2
 8009d22:	4798      	blx	r3
 8009d24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d26:	e05d      	b.n	8009de4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d28:	6839      	ldr	r1, [r7, #0]
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 fa63 	bl	800a1f6 <USBD_CtlError>
            err++;
 8009d30:	7afb      	ldrb	r3, [r7, #11]
 8009d32:	3301      	adds	r3, #1
 8009d34:	72fb      	strb	r3, [r7, #11]
          break;
 8009d36:	e055      	b.n	8009de4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d3e:	691b      	ldr	r3, [r3, #16]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d00b      	beq.n	8009d5c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d4a:	691b      	ldr	r3, [r3, #16]
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	7c12      	ldrb	r2, [r2, #16]
 8009d50:	f107 0108 	add.w	r1, r7, #8
 8009d54:	4610      	mov	r0, r2
 8009d56:	4798      	blx	r3
 8009d58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d5a:	e043      	b.n	8009de4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d5c:	6839      	ldr	r1, [r7, #0]
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 fa49 	bl	800a1f6 <USBD_CtlError>
            err++;
 8009d64:	7afb      	ldrb	r3, [r7, #11]
 8009d66:	3301      	adds	r3, #1
 8009d68:	72fb      	strb	r3, [r7, #11]
          break;
 8009d6a:	e03b      	b.n	8009de4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d72:	695b      	ldr	r3, [r3, #20]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d00b      	beq.n	8009d90 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d7e:	695b      	ldr	r3, [r3, #20]
 8009d80:	687a      	ldr	r2, [r7, #4]
 8009d82:	7c12      	ldrb	r2, [r2, #16]
 8009d84:	f107 0108 	add.w	r1, r7, #8
 8009d88:	4610      	mov	r0, r2
 8009d8a:	4798      	blx	r3
 8009d8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d8e:	e029      	b.n	8009de4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d90:	6839      	ldr	r1, [r7, #0]
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fa2f 	bl	800a1f6 <USBD_CtlError>
            err++;
 8009d98:	7afb      	ldrb	r3, [r7, #11]
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	72fb      	strb	r3, [r7, #11]
          break;
 8009d9e:	e021      	b.n	8009de4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009da6:	699b      	ldr	r3, [r3, #24]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d00b      	beq.n	8009dc4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009db2:	699b      	ldr	r3, [r3, #24]
 8009db4:	687a      	ldr	r2, [r7, #4]
 8009db6:	7c12      	ldrb	r2, [r2, #16]
 8009db8:	f107 0108 	add.w	r1, r7, #8
 8009dbc:	4610      	mov	r0, r2
 8009dbe:	4798      	blx	r3
 8009dc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009dc2:	e00f      	b.n	8009de4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009dc4:	6839      	ldr	r1, [r7, #0]
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 fa15 	bl	800a1f6 <USBD_CtlError>
            err++;
 8009dcc:	7afb      	ldrb	r3, [r7, #11]
 8009dce:	3301      	adds	r3, #1
 8009dd0:	72fb      	strb	r3, [r7, #11]
          break;
 8009dd2:	e007      	b.n	8009de4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009dd4:	6839      	ldr	r1, [r7, #0]
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 fa0d 	bl	800a1f6 <USBD_CtlError>
          err++;
 8009ddc:	7afb      	ldrb	r3, [r7, #11]
 8009dde:	3301      	adds	r3, #1
 8009de0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009de2:	e038      	b.n	8009e56 <USBD_GetDescriptor+0x286>
 8009de4:	e037      	b.n	8009e56 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	7c1b      	ldrb	r3, [r3, #16]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d109      	bne.n	8009e02 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009df6:	f107 0208 	add.w	r2, r7, #8
 8009dfa:	4610      	mov	r0, r2
 8009dfc:	4798      	blx	r3
 8009dfe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e00:	e029      	b.n	8009e56 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009e02:	6839      	ldr	r1, [r7, #0]
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 f9f6 	bl	800a1f6 <USBD_CtlError>
        err++;
 8009e0a:	7afb      	ldrb	r3, [r7, #11]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	72fb      	strb	r3, [r7, #11]
      break;
 8009e10:	e021      	b.n	8009e56 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	7c1b      	ldrb	r3, [r3, #16]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d10d      	bne.n	8009e36 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e22:	f107 0208 	add.w	r2, r7, #8
 8009e26:	4610      	mov	r0, r2
 8009e28:	4798      	blx	r3
 8009e2a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	3301      	adds	r3, #1
 8009e30:	2207      	movs	r2, #7
 8009e32:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e34:	e00f      	b.n	8009e56 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009e36:	6839      	ldr	r1, [r7, #0]
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 f9dc 	bl	800a1f6 <USBD_CtlError>
        err++;
 8009e3e:	7afb      	ldrb	r3, [r7, #11]
 8009e40:	3301      	adds	r3, #1
 8009e42:	72fb      	strb	r3, [r7, #11]
      break;
 8009e44:	e007      	b.n	8009e56 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009e46:	6839      	ldr	r1, [r7, #0]
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 f9d4 	bl	800a1f6 <USBD_CtlError>
      err++;
 8009e4e:	7afb      	ldrb	r3, [r7, #11]
 8009e50:	3301      	adds	r3, #1
 8009e52:	72fb      	strb	r3, [r7, #11]
      break;
 8009e54:	bf00      	nop
  }

  if (err != 0U)
 8009e56:	7afb      	ldrb	r3, [r7, #11]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d11c      	bne.n	8009e96 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009e5c:	893b      	ldrh	r3, [r7, #8]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d011      	beq.n	8009e86 <USBD_GetDescriptor+0x2b6>
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	88db      	ldrh	r3, [r3, #6]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d00d      	beq.n	8009e86 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	88da      	ldrh	r2, [r3, #6]
 8009e6e:	893b      	ldrh	r3, [r7, #8]
 8009e70:	4293      	cmp	r3, r2
 8009e72:	bf28      	it	cs
 8009e74:	4613      	movcs	r3, r2
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009e7a:	893b      	ldrh	r3, [r7, #8]
 8009e7c:	461a      	mov	r2, r3
 8009e7e:	68f9      	ldr	r1, [r7, #12]
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f000 fa22 	bl	800a2ca <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	88db      	ldrh	r3, [r3, #6]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d104      	bne.n	8009e98 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 fa79 	bl	800a386 <USBD_CtlSendStatus>
 8009e94:	e000      	b.n	8009e98 <USBD_GetDescriptor+0x2c8>
    return;
 8009e96:	bf00      	nop
    }
  }
}
 8009e98:	3710      	adds	r7, #16
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop

08009ea0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	889b      	ldrh	r3, [r3, #4]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d130      	bne.n	8009f14 <USBD_SetAddress+0x74>
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	88db      	ldrh	r3, [r3, #6]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d12c      	bne.n	8009f14 <USBD_SetAddress+0x74>
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	885b      	ldrh	r3, [r3, #2]
 8009ebe:	2b7f      	cmp	r3, #127	; 0x7f
 8009ec0:	d828      	bhi.n	8009f14 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	885b      	ldrh	r3, [r3, #2]
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ecc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ed4:	2b03      	cmp	r3, #3
 8009ed6:	d104      	bne.n	8009ee2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009ed8:	6839      	ldr	r1, [r7, #0]
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 f98b 	bl	800a1f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ee0:	e01d      	b.n	8009f1e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	7bfa      	ldrb	r2, [r7, #15]
 8009ee6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009eea:	7bfb      	ldrb	r3, [r7, #15]
 8009eec:	4619      	mov	r1, r3
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f000 fe7c 	bl	800abec <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 fa46 	bl	800a386 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009efa:	7bfb      	ldrb	r3, [r7, #15]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d004      	beq.n	8009f0a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2202      	movs	r2, #2
 8009f04:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f08:	e009      	b.n	8009f1e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f12:	e004      	b.n	8009f1e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009f14:	6839      	ldr	r1, [r7, #0]
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 f96d 	bl	800a1f6 <USBD_CtlError>
  }
}
 8009f1c:	bf00      	nop
 8009f1e:	bf00      	nop
 8009f20:	3710      	adds	r7, #16
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}
	...

08009f28 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	885b      	ldrh	r3, [r3, #2]
 8009f36:	b2da      	uxtb	r2, r3
 8009f38:	4b41      	ldr	r3, [pc, #260]	; (800a040 <USBD_SetConfig+0x118>)
 8009f3a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009f3c:	4b40      	ldr	r3, [pc, #256]	; (800a040 <USBD_SetConfig+0x118>)
 8009f3e:	781b      	ldrb	r3, [r3, #0]
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d904      	bls.n	8009f4e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009f44:	6839      	ldr	r1, [r7, #0]
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 f955 	bl	800a1f6 <USBD_CtlError>
 8009f4c:	e075      	b.n	800a03a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f54:	2b02      	cmp	r3, #2
 8009f56:	d002      	beq.n	8009f5e <USBD_SetConfig+0x36>
 8009f58:	2b03      	cmp	r3, #3
 8009f5a:	d023      	beq.n	8009fa4 <USBD_SetConfig+0x7c>
 8009f5c:	e062      	b.n	800a024 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009f5e:	4b38      	ldr	r3, [pc, #224]	; (800a040 <USBD_SetConfig+0x118>)
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d01a      	beq.n	8009f9c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009f66:	4b36      	ldr	r3, [pc, #216]	; (800a040 <USBD_SetConfig+0x118>)
 8009f68:	781b      	ldrb	r3, [r3, #0]
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2203      	movs	r2, #3
 8009f74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009f78:	4b31      	ldr	r3, [pc, #196]	; (800a040 <USBD_SetConfig+0x118>)
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f7ff f9e7 	bl	8009352 <USBD_SetClassConfig>
 8009f84:	4603      	mov	r3, r0
 8009f86:	2b02      	cmp	r3, #2
 8009f88:	d104      	bne.n	8009f94 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009f8a:	6839      	ldr	r1, [r7, #0]
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 f932 	bl	800a1f6 <USBD_CtlError>
            return;
 8009f92:	e052      	b.n	800a03a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f000 f9f6 	bl	800a386 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009f9a:	e04e      	b.n	800a03a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 f9f2 	bl	800a386 <USBD_CtlSendStatus>
        break;
 8009fa2:	e04a      	b.n	800a03a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009fa4:	4b26      	ldr	r3, [pc, #152]	; (800a040 <USBD_SetConfig+0x118>)
 8009fa6:	781b      	ldrb	r3, [r3, #0]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d112      	bne.n	8009fd2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2202      	movs	r2, #2
 8009fb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009fb4:	4b22      	ldr	r3, [pc, #136]	; (800a040 <USBD_SetConfig+0x118>)
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	461a      	mov	r2, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009fbe:	4b20      	ldr	r3, [pc, #128]	; (800a040 <USBD_SetConfig+0x118>)
 8009fc0:	781b      	ldrb	r3, [r3, #0]
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f7ff f9e3 	bl	8009390 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f9db 	bl	800a386 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009fd0:	e033      	b.n	800a03a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009fd2:	4b1b      	ldr	r3, [pc, #108]	; (800a040 <USBD_SetConfig+0x118>)
 8009fd4:	781b      	ldrb	r3, [r3, #0]
 8009fd6:	461a      	mov	r2, r3
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d01d      	beq.n	800a01c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f7ff f9d1 	bl	8009390 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009fee:	4b14      	ldr	r3, [pc, #80]	; (800a040 <USBD_SetConfig+0x118>)
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009ff8:	4b11      	ldr	r3, [pc, #68]	; (800a040 <USBD_SetConfig+0x118>)
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f7ff f9a7 	bl	8009352 <USBD_SetClassConfig>
 800a004:	4603      	mov	r3, r0
 800a006:	2b02      	cmp	r3, #2
 800a008:	d104      	bne.n	800a014 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a00a:	6839      	ldr	r1, [r7, #0]
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f000 f8f2 	bl	800a1f6 <USBD_CtlError>
            return;
 800a012:	e012      	b.n	800a03a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 f9b6 	bl	800a386 <USBD_CtlSendStatus>
        break;
 800a01a:	e00e      	b.n	800a03a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 f9b2 	bl	800a386 <USBD_CtlSendStatus>
        break;
 800a022:	e00a      	b.n	800a03a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a024:	6839      	ldr	r1, [r7, #0]
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 f8e5 	bl	800a1f6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a02c:	4b04      	ldr	r3, [pc, #16]	; (800a040 <USBD_SetConfig+0x118>)
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	4619      	mov	r1, r3
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f7ff f9ac 	bl	8009390 <USBD_ClrClassConfig>
        break;
 800a038:	bf00      	nop
    }
  }
}
 800a03a:	3708      	adds	r7, #8
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}
 800a040:	2000026c 	.word	0x2000026c

0800a044 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b082      	sub	sp, #8
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	88db      	ldrh	r3, [r3, #6]
 800a052:	2b01      	cmp	r3, #1
 800a054:	d004      	beq.n	800a060 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a056:	6839      	ldr	r1, [r7, #0]
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 f8cc 	bl	800a1f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a05e:	e022      	b.n	800a0a6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a066:	2b02      	cmp	r3, #2
 800a068:	dc02      	bgt.n	800a070 <USBD_GetConfig+0x2c>
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	dc03      	bgt.n	800a076 <USBD_GetConfig+0x32>
 800a06e:	e015      	b.n	800a09c <USBD_GetConfig+0x58>
 800a070:	2b03      	cmp	r3, #3
 800a072:	d00b      	beq.n	800a08c <USBD_GetConfig+0x48>
 800a074:	e012      	b.n	800a09c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	3308      	adds	r3, #8
 800a080:	2201      	movs	r2, #1
 800a082:	4619      	mov	r1, r3
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f000 f920 	bl	800a2ca <USBD_CtlSendData>
        break;
 800a08a:	e00c      	b.n	800a0a6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	3304      	adds	r3, #4
 800a090:	2201      	movs	r2, #1
 800a092:	4619      	mov	r1, r3
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 f918 	bl	800a2ca <USBD_CtlSendData>
        break;
 800a09a:	e004      	b.n	800a0a6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a09c:	6839      	ldr	r1, [r7, #0]
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f000 f8a9 	bl	800a1f6 <USBD_CtlError>
        break;
 800a0a4:	bf00      	nop
}
 800a0a6:	bf00      	nop
 800a0a8:	3708      	adds	r7, #8
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b082      	sub	sp, #8
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
 800a0b6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0be:	3b01      	subs	r3, #1
 800a0c0:	2b02      	cmp	r3, #2
 800a0c2:	d81e      	bhi.n	800a102 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	88db      	ldrh	r3, [r3, #6]
 800a0c8:	2b02      	cmp	r3, #2
 800a0ca:	d004      	beq.n	800a0d6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a0cc:	6839      	ldr	r1, [r7, #0]
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 f891 	bl	800a1f6 <USBD_CtlError>
        break;
 800a0d4:	e01a      	b.n	800a10c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d005      	beq.n	800a0f2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	f043 0202 	orr.w	r2, r3, #2
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	330c      	adds	r3, #12
 800a0f6:	2202      	movs	r2, #2
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 f8e5 	bl	800a2ca <USBD_CtlSendData>
      break;
 800a100:	e004      	b.n	800a10c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a102:	6839      	ldr	r1, [r7, #0]
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	f000 f876 	bl	800a1f6 <USBD_CtlError>
      break;
 800a10a:	bf00      	nop
  }
}
 800a10c:	bf00      	nop
 800a10e:	3708      	adds	r7, #8
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b082      	sub	sp, #8
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	885b      	ldrh	r3, [r3, #2]
 800a122:	2b01      	cmp	r3, #1
 800a124:	d106      	bne.n	800a134 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2201      	movs	r2, #1
 800a12a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f000 f929 	bl	800a386 <USBD_CtlSendStatus>
  }
}
 800a134:	bf00      	nop
 800a136:	3708      	adds	r7, #8
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b082      	sub	sp, #8
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a14c:	3b01      	subs	r3, #1
 800a14e:	2b02      	cmp	r3, #2
 800a150:	d80b      	bhi.n	800a16a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	885b      	ldrh	r3, [r3, #2]
 800a156:	2b01      	cmp	r3, #1
 800a158:	d10c      	bne.n	800a174 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2200      	movs	r2, #0
 800a15e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f000 f90f 	bl	800a386 <USBD_CtlSendStatus>
      }
      break;
 800a168:	e004      	b.n	800a174 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a16a:	6839      	ldr	r1, [r7, #0]
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f000 f842 	bl	800a1f6 <USBD_CtlError>
      break;
 800a172:	e000      	b.n	800a176 <USBD_ClrFeature+0x3a>
      break;
 800a174:	bf00      	nop
  }
}
 800a176:	bf00      	nop
 800a178:	3708      	adds	r7, #8
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}

0800a17e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a17e:	b480      	push	{r7}
 800a180:	b083      	sub	sp, #12
 800a182:	af00      	add	r7, sp, #0
 800a184:	6078      	str	r0, [r7, #4]
 800a186:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	781a      	ldrb	r2, [r3, #0]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	785a      	ldrb	r2, [r3, #1]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	3302      	adds	r3, #2
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	b29a      	uxth	r2, r3
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	3303      	adds	r3, #3
 800a1a4:	781b      	ldrb	r3, [r3, #0]
 800a1a6:	b29b      	uxth	r3, r3
 800a1a8:	021b      	lsls	r3, r3, #8
 800a1aa:	b29b      	uxth	r3, r3
 800a1ac:	4413      	add	r3, r2
 800a1ae:	b29a      	uxth	r2, r3
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	3304      	adds	r3, #4
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	b29a      	uxth	r2, r3
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	3305      	adds	r3, #5
 800a1c0:	781b      	ldrb	r3, [r3, #0]
 800a1c2:	b29b      	uxth	r3, r3
 800a1c4:	021b      	lsls	r3, r3, #8
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	4413      	add	r3, r2
 800a1ca:	b29a      	uxth	r2, r3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	3306      	adds	r3, #6
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	b29a      	uxth	r2, r3
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	3307      	adds	r3, #7
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	b29b      	uxth	r3, r3
 800a1e0:	021b      	lsls	r3, r3, #8
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	4413      	add	r3, r2
 800a1e6:	b29a      	uxth	r2, r3
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	80da      	strh	r2, [r3, #6]

}
 800a1ec:	bf00      	nop
 800a1ee:	370c      	adds	r7, #12
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bc80      	pop	{r7}
 800a1f4:	4770      	bx	lr

0800a1f6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a1f6:	b580      	push	{r7, lr}
 800a1f8:	b082      	sub	sp, #8
 800a1fa:	af00      	add	r7, sp, #0
 800a1fc:	6078      	str	r0, [r7, #4]
 800a1fe:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a200:	2180      	movs	r1, #128	; 0x80
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 fc88 	bl	800ab18 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a208:	2100      	movs	r1, #0
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 fc84 	bl	800ab18 <USBD_LL_StallEP>
}
 800a210:	bf00      	nop
 800a212:	3708      	adds	r7, #8
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b086      	sub	sp, #24
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a224:	2300      	movs	r3, #0
 800a226:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d032      	beq.n	800a294 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a22e:	68f8      	ldr	r0, [r7, #12]
 800a230:	f000 f834 	bl	800a29c <USBD_GetLen>
 800a234:	4603      	mov	r3, r0
 800a236:	3301      	adds	r3, #1
 800a238:	b29b      	uxth	r3, r3
 800a23a:	005b      	lsls	r3, r3, #1
 800a23c:	b29a      	uxth	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a242:	7dfb      	ldrb	r3, [r7, #23]
 800a244:	1c5a      	adds	r2, r3, #1
 800a246:	75fa      	strb	r2, [r7, #23]
 800a248:	461a      	mov	r2, r3
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	4413      	add	r3, r2
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	7812      	ldrb	r2, [r2, #0]
 800a252:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a254:	7dfb      	ldrb	r3, [r7, #23]
 800a256:	1c5a      	adds	r2, r3, #1
 800a258:	75fa      	strb	r2, [r7, #23]
 800a25a:	461a      	mov	r2, r3
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	4413      	add	r3, r2
 800a260:	2203      	movs	r2, #3
 800a262:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a264:	e012      	b.n	800a28c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	1c5a      	adds	r2, r3, #1
 800a26a:	60fa      	str	r2, [r7, #12]
 800a26c:	7dfa      	ldrb	r2, [r7, #23]
 800a26e:	1c51      	adds	r1, r2, #1
 800a270:	75f9      	strb	r1, [r7, #23]
 800a272:	4611      	mov	r1, r2
 800a274:	68ba      	ldr	r2, [r7, #8]
 800a276:	440a      	add	r2, r1
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a27c:	7dfb      	ldrb	r3, [r7, #23]
 800a27e:	1c5a      	adds	r2, r3, #1
 800a280:	75fa      	strb	r2, [r7, #23]
 800a282:	461a      	mov	r2, r3
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	4413      	add	r3, r2
 800a288:	2200      	movs	r2, #0
 800a28a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	781b      	ldrb	r3, [r3, #0]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d1e8      	bne.n	800a266 <USBD_GetString+0x4e>
    }
  }
}
 800a294:	bf00      	nop
 800a296:	3718      	adds	r7, #24
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}

0800a29c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b085      	sub	sp, #20
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a2a8:	e005      	b.n	800a2b6 <USBD_GetLen+0x1a>
  {
    len++;
 800a2aa:	7bfb      	ldrb	r3, [r7, #15]
 800a2ac:	3301      	adds	r3, #1
 800a2ae:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1f5      	bne.n	800a2aa <USBD_GetLen+0xe>
  }

  return len;
 800a2be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3714      	adds	r7, #20
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bc80      	pop	{r7}
 800a2c8:	4770      	bx	lr

0800a2ca <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a2ca:	b580      	push	{r7, lr}
 800a2cc:	b084      	sub	sp, #16
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	60f8      	str	r0, [r7, #12]
 800a2d2:	60b9      	str	r1, [r7, #8]
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	2202      	movs	r2, #2
 800a2dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a2e0:	88fa      	ldrh	r2, [r7, #6]
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a2e6:	88fa      	ldrh	r2, [r7, #6]
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a2ec:	88fb      	ldrh	r3, [r7, #6]
 800a2ee:	68ba      	ldr	r2, [r7, #8]
 800a2f0:	2100      	movs	r1, #0
 800a2f2:	68f8      	ldr	r0, [r7, #12]
 800a2f4:	f000 fc99 	bl	800ac2a <USBD_LL_Transmit>

  return USBD_OK;
 800a2f8:	2300      	movs	r3, #0
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3710      	adds	r7, #16
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}

0800a302 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a302:	b580      	push	{r7, lr}
 800a304:	b084      	sub	sp, #16
 800a306:	af00      	add	r7, sp, #0
 800a308:	60f8      	str	r0, [r7, #12]
 800a30a:	60b9      	str	r1, [r7, #8]
 800a30c:	4613      	mov	r3, r2
 800a30e:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a310:	88fb      	ldrh	r3, [r7, #6]
 800a312:	68ba      	ldr	r2, [r7, #8]
 800a314:	2100      	movs	r1, #0
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f000 fc87 	bl	800ac2a <USBD_LL_Transmit>

  return USBD_OK;
 800a31c:	2300      	movs	r3, #0
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b084      	sub	sp, #16
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	60f8      	str	r0, [r7, #12]
 800a32e:	60b9      	str	r1, [r7, #8]
 800a330:	4613      	mov	r3, r2
 800a332:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2203      	movs	r2, #3
 800a338:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a33c:	88fa      	ldrh	r2, [r7, #6]
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a344:	88fa      	ldrh	r2, [r7, #6]
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a34c:	88fb      	ldrh	r3, [r7, #6]
 800a34e:	68ba      	ldr	r2, [r7, #8]
 800a350:	2100      	movs	r1, #0
 800a352:	68f8      	ldr	r0, [r7, #12]
 800a354:	f000 fc8c 	bl	800ac70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a358:	2300      	movs	r3, #0
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3710      	adds	r7, #16
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a362:	b580      	push	{r7, lr}
 800a364:	b084      	sub	sp, #16
 800a366:	af00      	add	r7, sp, #0
 800a368:	60f8      	str	r0, [r7, #12]
 800a36a:	60b9      	str	r1, [r7, #8]
 800a36c:	4613      	mov	r3, r2
 800a36e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a370:	88fb      	ldrh	r3, [r7, #6]
 800a372:	68ba      	ldr	r2, [r7, #8]
 800a374:	2100      	movs	r1, #0
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f000 fc7a 	bl	800ac70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a386:	b580      	push	{r7, lr}
 800a388:	b082      	sub	sp, #8
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2204      	movs	r2, #4
 800a392:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a396:	2300      	movs	r3, #0
 800a398:	2200      	movs	r2, #0
 800a39a:	2100      	movs	r1, #0
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f000 fc44 	bl	800ac2a <USBD_LL_Transmit>

  return USBD_OK;
 800a3a2:	2300      	movs	r3, #0
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3708      	adds	r7, #8
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b082      	sub	sp, #8
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2205      	movs	r2, #5
 800a3b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a3bc:	2300      	movs	r3, #0
 800a3be:	2200      	movs	r2, #0
 800a3c0:	2100      	movs	r1, #0
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 fc54 	bl	800ac70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a3c8:	2300      	movs	r3, #0
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3708      	adds	r7, #8
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}
	...

0800a3d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a3d8:	2200      	movs	r2, #0
 800a3da:	4912      	ldr	r1, [pc, #72]	; (800a424 <MX_USB_DEVICE_Init+0x50>)
 800a3dc:	4812      	ldr	r0, [pc, #72]	; (800a428 <MX_USB_DEVICE_Init+0x54>)
 800a3de:	f7fe ff5e 	bl	800929e <USBD_Init>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d001      	beq.n	800a3ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a3e8:	f7f7 fb2c 	bl	8001a44 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a3ec:	490f      	ldr	r1, [pc, #60]	; (800a42c <MX_USB_DEVICE_Init+0x58>)
 800a3ee:	480e      	ldr	r0, [pc, #56]	; (800a428 <MX_USB_DEVICE_Init+0x54>)
 800a3f0:	f7fe ff80 	bl	80092f4 <USBD_RegisterClass>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d001      	beq.n	800a3fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a3fa:	f7f7 fb23 	bl	8001a44 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a3fe:	490c      	ldr	r1, [pc, #48]	; (800a430 <MX_USB_DEVICE_Init+0x5c>)
 800a400:	4809      	ldr	r0, [pc, #36]	; (800a428 <MX_USB_DEVICE_Init+0x54>)
 800a402:	f7fe feb1 	bl	8009168 <USBD_CDC_RegisterInterface>
 800a406:	4603      	mov	r3, r0
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d001      	beq.n	800a410 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a40c:	f7f7 fb1a 	bl	8001a44 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a410:	4805      	ldr	r0, [pc, #20]	; (800a428 <MX_USB_DEVICE_Init+0x54>)
 800a412:	f7fe ff88 	bl	8009326 <USBD_Start>
 800a416:	4603      	mov	r3, r0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d001      	beq.n	800a420 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a41c:	f7f7 fb12 	bl	8001a44 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a420:	bf00      	nop
 800a422:	bd80      	pop	{r7, pc}
 800a424:	20000170 	.word	0x20000170
 800a428:	200009e0 	.word	0x200009e0
 800a42c:	2000005c 	.word	0x2000005c
 800a430:	20000160 	.word	0x20000160

0800a434 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a438:	2200      	movs	r2, #0
 800a43a:	4905      	ldr	r1, [pc, #20]	; (800a450 <CDC_Init_FS+0x1c>)
 800a43c:	4805      	ldr	r0, [pc, #20]	; (800a454 <CDC_Init_FS+0x20>)
 800a43e:	f7fe fea9 	bl	8009194 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a442:	4905      	ldr	r1, [pc, #20]	; (800a458 <CDC_Init_FS+0x24>)
 800a444:	4803      	ldr	r0, [pc, #12]	; (800a454 <CDC_Init_FS+0x20>)
 800a446:	f7fe febe 	bl	80091c6 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800a44a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	bd80      	pop	{r7, pc}
 800a450:	20000ea4 	.word	0x20000ea4
 800a454:	200009e0 	.word	0x200009e0
 800a458:	20000ca4 	.word	0x20000ca4

0800a45c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a45c:	b480      	push	{r7}
 800a45e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800a460:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a462:	4618      	mov	r0, r3
 800a464:	46bd      	mov	sp, r7
 800a466:	bc80      	pop	{r7}
 800a468:	4770      	bx	lr
	...

0800a46c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b083      	sub	sp, #12
 800a470:	af00      	add	r7, sp, #0
 800a472:	4603      	mov	r3, r0
 800a474:	6039      	str	r1, [r7, #0]
 800a476:	71fb      	strb	r3, [r7, #7]
 800a478:	4613      	mov	r3, r2
 800a47a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 800a47c:	79fb      	ldrb	r3, [r7, #7]
 800a47e:	2b23      	cmp	r3, #35	; 0x23
 800a480:	d84a      	bhi.n	800a518 <CDC_Control_FS+0xac>
 800a482:	a201      	add	r2, pc, #4	; (adr r2, 800a488 <CDC_Control_FS+0x1c>)
 800a484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a488:	0800a519 	.word	0x0800a519
 800a48c:	0800a519 	.word	0x0800a519
 800a490:	0800a519 	.word	0x0800a519
 800a494:	0800a519 	.word	0x0800a519
 800a498:	0800a519 	.word	0x0800a519
 800a49c:	0800a519 	.word	0x0800a519
 800a4a0:	0800a519 	.word	0x0800a519
 800a4a4:	0800a519 	.word	0x0800a519
 800a4a8:	0800a519 	.word	0x0800a519
 800a4ac:	0800a519 	.word	0x0800a519
 800a4b0:	0800a519 	.word	0x0800a519
 800a4b4:	0800a519 	.word	0x0800a519
 800a4b8:	0800a519 	.word	0x0800a519
 800a4bc:	0800a519 	.word	0x0800a519
 800a4c0:	0800a519 	.word	0x0800a519
 800a4c4:	0800a519 	.word	0x0800a519
 800a4c8:	0800a519 	.word	0x0800a519
 800a4cc:	0800a519 	.word	0x0800a519
 800a4d0:	0800a519 	.word	0x0800a519
 800a4d4:	0800a519 	.word	0x0800a519
 800a4d8:	0800a519 	.word	0x0800a519
 800a4dc:	0800a519 	.word	0x0800a519
 800a4e0:	0800a519 	.word	0x0800a519
 800a4e4:	0800a519 	.word	0x0800a519
 800a4e8:	0800a519 	.word	0x0800a519
 800a4ec:	0800a519 	.word	0x0800a519
 800a4f0:	0800a519 	.word	0x0800a519
 800a4f4:	0800a519 	.word	0x0800a519
 800a4f8:	0800a519 	.word	0x0800a519
 800a4fc:	0800a519 	.word	0x0800a519
 800a500:	0800a519 	.word	0x0800a519
 800a504:	0800a519 	.word	0x0800a519
 800a508:	0800a519 	.word	0x0800a519
 800a50c:	0800a519 	.word	0x0800a519
 800a510:	0800a519 	.word	0x0800a519
 800a514:	0800a519 	.word	0x0800a519
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800a518:	bf00      	nop
	}

	return (USBD_OK);
 800a51a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	370c      	adds	r7, #12
 800a520:	46bd      	mov	sp, r7
 800a522:	bc80      	pop	{r7}
 800a524:	4770      	bx	lr
 800a526:	bf00      	nop

0800a528 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b084      	sub	sp, #16
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a532:	6879      	ldr	r1, [r7, #4]
 800a534:	481c      	ldr	r0, [pc, #112]	; (800a5a8 <CDC_Receive_FS+0x80>)
 800a536:	f7fe fe46 	bl	80091c6 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a53a:	481b      	ldr	r0, [pc, #108]	; (800a5a8 <CDC_Receive_FS+0x80>)
 800a53c:	f7fe fe85 	bl	800924a <USBD_CDC_ReceivePacket>

	/* Запись данных в общую глобальную переменную для
	 * хранения пакета данных - usb_rx_data */
	if ( usb_rx_data.is_handled  == false ) {
 800a540:	4b1a      	ldr	r3, [pc, #104]	; (800a5ac <CDC_Receive_FS+0x84>)
 800a542:	785b      	ldrb	r3, [r3, #1]
 800a544:	f083 0301 	eor.w	r3, r3, #1
 800a548:	b2db      	uxtb	r3, r3
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d015      	beq.n	800a57a <CDC_Receive_FS+0x52>
	    /* Если данные пакета ещё не обработаны, то
	     * ошибка - прием нового пакета пока не возможен.
	     * ? отправляем пакет из 5-ти нулей, как показатель об
	     * ошибке. */
	    uint8_t b[] = {0,0,0,0,0};
 800a54e:	4a18      	ldr	r2, [pc, #96]	; (800a5b0 <CDC_Receive_FS+0x88>)
 800a550:	f107 0308 	add.w	r3, r7, #8
 800a554:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a558:	6018      	str	r0, [r3, #0]
 800a55a:	3304      	adds	r3, #4
 800a55c:	7019      	strb	r1, [r3, #0]
	    CDC_Transmit_FS(b, strlen( (char*)b) );
 800a55e:	f107 0308 	add.w	r3, r7, #8
 800a562:	4618      	mov	r0, r3
 800a564:	f7f5 fdf4 	bl	8000150 <strlen>
 800a568:	4603      	mov	r3, r0
 800a56a:	b29a      	uxth	r2, r3
 800a56c:	f107 0308 	add.w	r3, r7, #8
 800a570:	4611      	mov	r1, r2
 800a572:	4618      	mov	r0, r3
 800a574:	f000 f820 	bl	800a5b8 <CDC_Transmit_FS>
 800a578:	e011      	b.n	800a59e <CDC_Receive_FS+0x76>
	}
	else {
	    memcpy( usb_rx_data.buff, Buf, *Len );
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	461a      	mov	r2, r3
 800a580:	6879      	ldr	r1, [r7, #4]
 800a582:	480c      	ldr	r0, [pc, #48]	; (800a5b4 <CDC_Receive_FS+0x8c>)
 800a584:	f000 fc20 	bl	800adc8 <memcpy>
	    usb_rx_data.len         = *Len;
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	b2da      	uxtb	r2, r3
 800a58e:	4b07      	ldr	r3, [pc, #28]	; (800a5ac <CDC_Receive_FS+0x84>)
 800a590:	709a      	strb	r2, [r3, #2]
	    usb_rx_data.is_handled  = false;
 800a592:	4b06      	ldr	r3, [pc, #24]	; (800a5ac <CDC_Receive_FS+0x84>)
 800a594:	2200      	movs	r2, #0
 800a596:	705a      	strb	r2, [r3, #1]
	    usb_rx_data.is_received = true;
 800a598:	4b04      	ldr	r3, [pc, #16]	; (800a5ac <CDC_Receive_FS+0x84>)
 800a59a:	2201      	movs	r2, #1
 800a59c:	701a      	strb	r2, [r3, #0]
	}

	return (USBD_OK);
 800a59e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3710      	adds	r7, #16
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	200009e0 	.word	0x200009e0
 800a5ac:	20000000 	.word	0x20000000
 800a5b0:	0800be8c 	.word	0x0800be8c
 800a5b4:	20000003 	.word	0x20000003

0800a5b8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassData;
 800a5c8:	4b0d      	ldr	r3, [pc, #52]	; (800a600 <CDC_Transmit_FS+0x48>)
 800a5ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5ce:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0)
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d001      	beq.n	800a5de <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 800a5da:	2301      	movs	r3, #1
 800a5dc:	e00b      	b.n	800a5f6 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a5de:	887b      	ldrh	r3, [r7, #2]
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	6879      	ldr	r1, [r7, #4]
 800a5e4:	4806      	ldr	r0, [pc, #24]	; (800a600 <CDC_Transmit_FS+0x48>)
 800a5e6:	f7fe fdd5 	bl	8009194 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a5ea:	4805      	ldr	r0, [pc, #20]	; (800a600 <CDC_Transmit_FS+0x48>)
 800a5ec:	f7fe fdfe 	bl	80091ec <USBD_CDC_TransmitPacket>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3710      	adds	r7, #16
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	200009e0 	.word	0x200009e0

0800a604 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a604:	b480      	push	{r7}
 800a606:	b083      	sub	sp, #12
 800a608:	af00      	add	r7, sp, #0
 800a60a:	4603      	mov	r3, r0
 800a60c:	6039      	str	r1, [r7, #0]
 800a60e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	2212      	movs	r2, #18
 800a614:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a616:	4b03      	ldr	r3, [pc, #12]	; (800a624 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a618:	4618      	mov	r0, r3
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bc80      	pop	{r7}
 800a620:	4770      	bx	lr
 800a622:	bf00      	nop
 800a624:	2000018c 	.word	0x2000018c

0800a628 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	4603      	mov	r3, r0
 800a630:	6039      	str	r1, [r7, #0]
 800a632:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	2204      	movs	r2, #4
 800a638:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a63a:	4b03      	ldr	r3, [pc, #12]	; (800a648 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	370c      	adds	r7, #12
 800a640:	46bd      	mov	sp, r7
 800a642:	bc80      	pop	{r7}
 800a644:	4770      	bx	lr
 800a646:	bf00      	nop
 800a648:	200001a0 	.word	0x200001a0

0800a64c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b082      	sub	sp, #8
 800a650:	af00      	add	r7, sp, #0
 800a652:	4603      	mov	r3, r0
 800a654:	6039      	str	r1, [r7, #0]
 800a656:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a658:	79fb      	ldrb	r3, [r7, #7]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d105      	bne.n	800a66a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a65e:	683a      	ldr	r2, [r7, #0]
 800a660:	4907      	ldr	r1, [pc, #28]	; (800a680 <USBD_FS_ProductStrDescriptor+0x34>)
 800a662:	4808      	ldr	r0, [pc, #32]	; (800a684 <USBD_FS_ProductStrDescriptor+0x38>)
 800a664:	f7ff fdd8 	bl	800a218 <USBD_GetString>
 800a668:	e004      	b.n	800a674 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a66a:	683a      	ldr	r2, [r7, #0]
 800a66c:	4904      	ldr	r1, [pc, #16]	; (800a680 <USBD_FS_ProductStrDescriptor+0x34>)
 800a66e:	4805      	ldr	r0, [pc, #20]	; (800a684 <USBD_FS_ProductStrDescriptor+0x38>)
 800a670:	f7ff fdd2 	bl	800a218 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a674:	4b02      	ldr	r3, [pc, #8]	; (800a680 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a676:	4618      	mov	r0, r3
 800a678:	3708      	adds	r7, #8
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	200010a4 	.word	0x200010a4
 800a684:	0800be94 	.word	0x0800be94

0800a688 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b082      	sub	sp, #8
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	4603      	mov	r3, r0
 800a690:	6039      	str	r1, [r7, #0]
 800a692:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a694:	683a      	ldr	r2, [r7, #0]
 800a696:	4904      	ldr	r1, [pc, #16]	; (800a6a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a698:	4804      	ldr	r0, [pc, #16]	; (800a6ac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a69a:	f7ff fdbd 	bl	800a218 <USBD_GetString>
  return USBD_StrDesc;
 800a69e:	4b02      	ldr	r3, [pc, #8]	; (800a6a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	200010a4 	.word	0x200010a4
 800a6ac:	0800beac 	.word	0x0800beac

0800a6b0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b082      	sub	sp, #8
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	6039      	str	r1, [r7, #0]
 800a6ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	221a      	movs	r2, #26
 800a6c0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a6c2:	f000 f843 	bl	800a74c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a6c6:	4b02      	ldr	r3, [pc, #8]	; (800a6d0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3708      	adds	r7, #8
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}
 800a6d0:	200001a4 	.word	0x200001a4

0800a6d4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	4603      	mov	r3, r0
 800a6dc:	6039      	str	r1, [r7, #0]
 800a6de:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a6e0:	79fb      	ldrb	r3, [r7, #7]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d105      	bne.n	800a6f2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a6e6:	683a      	ldr	r2, [r7, #0]
 800a6e8:	4907      	ldr	r1, [pc, #28]	; (800a708 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a6ea:	4808      	ldr	r0, [pc, #32]	; (800a70c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a6ec:	f7ff fd94 	bl	800a218 <USBD_GetString>
 800a6f0:	e004      	b.n	800a6fc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a6f2:	683a      	ldr	r2, [r7, #0]
 800a6f4:	4904      	ldr	r1, [pc, #16]	; (800a708 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a6f6:	4805      	ldr	r0, [pc, #20]	; (800a70c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a6f8:	f7ff fd8e 	bl	800a218 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a6fc:	4b02      	ldr	r3, [pc, #8]	; (800a708 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3708      	adds	r7, #8
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	200010a4 	.word	0x200010a4
 800a70c:	0800bec0 	.word	0x0800bec0

0800a710 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b082      	sub	sp, #8
 800a714:	af00      	add	r7, sp, #0
 800a716:	4603      	mov	r3, r0
 800a718:	6039      	str	r1, [r7, #0]
 800a71a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a71c:	79fb      	ldrb	r3, [r7, #7]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d105      	bne.n	800a72e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a722:	683a      	ldr	r2, [r7, #0]
 800a724:	4907      	ldr	r1, [pc, #28]	; (800a744 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a726:	4808      	ldr	r0, [pc, #32]	; (800a748 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a728:	f7ff fd76 	bl	800a218 <USBD_GetString>
 800a72c:	e004      	b.n	800a738 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a72e:	683a      	ldr	r2, [r7, #0]
 800a730:	4904      	ldr	r1, [pc, #16]	; (800a744 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a732:	4805      	ldr	r0, [pc, #20]	; (800a748 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a734:	f7ff fd70 	bl	800a218 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a738:	4b02      	ldr	r3, [pc, #8]	; (800a744 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3708      	adds	r7, #8
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}
 800a742:	bf00      	nop
 800a744:	200010a4 	.word	0x200010a4
 800a748:	0800becc 	.word	0x0800becc

0800a74c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a752:	4b0f      	ldr	r3, [pc, #60]	; (800a790 <Get_SerialNum+0x44>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a758:	4b0e      	ldr	r3, [pc, #56]	; (800a794 <Get_SerialNum+0x48>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a75e:	4b0e      	ldr	r3, [pc, #56]	; (800a798 <Get_SerialNum+0x4c>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a764:	68fa      	ldr	r2, [r7, #12]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	4413      	add	r3, r2
 800a76a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d009      	beq.n	800a786 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a772:	2208      	movs	r2, #8
 800a774:	4909      	ldr	r1, [pc, #36]	; (800a79c <Get_SerialNum+0x50>)
 800a776:	68f8      	ldr	r0, [r7, #12]
 800a778:	f000 f814 	bl	800a7a4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a77c:	2204      	movs	r2, #4
 800a77e:	4908      	ldr	r1, [pc, #32]	; (800a7a0 <Get_SerialNum+0x54>)
 800a780:	68b8      	ldr	r0, [r7, #8]
 800a782:	f000 f80f 	bl	800a7a4 <IntToUnicode>
  }
}
 800a786:	bf00      	nop
 800a788:	3710      	adds	r7, #16
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop
 800a790:	1ffff7e8 	.word	0x1ffff7e8
 800a794:	1ffff7ec 	.word	0x1ffff7ec
 800a798:	1ffff7f0 	.word	0x1ffff7f0
 800a79c:	200001a6 	.word	0x200001a6
 800a7a0:	200001b6 	.word	0x200001b6

0800a7a4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b087      	sub	sp, #28
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	60f8      	str	r0, [r7, #12]
 800a7ac:	60b9      	str	r1, [r7, #8]
 800a7ae:	4613      	mov	r3, r2
 800a7b0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	75fb      	strb	r3, [r7, #23]
 800a7ba:	e027      	b.n	800a80c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	0f1b      	lsrs	r3, r3, #28
 800a7c0:	2b09      	cmp	r3, #9
 800a7c2:	d80b      	bhi.n	800a7dc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	0f1b      	lsrs	r3, r3, #28
 800a7c8:	b2da      	uxtb	r2, r3
 800a7ca:	7dfb      	ldrb	r3, [r7, #23]
 800a7cc:	005b      	lsls	r3, r3, #1
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	440b      	add	r3, r1
 800a7d4:	3230      	adds	r2, #48	; 0x30
 800a7d6:	b2d2      	uxtb	r2, r2
 800a7d8:	701a      	strb	r2, [r3, #0]
 800a7da:	e00a      	b.n	800a7f2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	0f1b      	lsrs	r3, r3, #28
 800a7e0:	b2da      	uxtb	r2, r3
 800a7e2:	7dfb      	ldrb	r3, [r7, #23]
 800a7e4:	005b      	lsls	r3, r3, #1
 800a7e6:	4619      	mov	r1, r3
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	440b      	add	r3, r1
 800a7ec:	3237      	adds	r2, #55	; 0x37
 800a7ee:	b2d2      	uxtb	r2, r2
 800a7f0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	011b      	lsls	r3, r3, #4
 800a7f6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a7f8:	7dfb      	ldrb	r3, [r7, #23]
 800a7fa:	005b      	lsls	r3, r3, #1
 800a7fc:	3301      	adds	r3, #1
 800a7fe:	68ba      	ldr	r2, [r7, #8]
 800a800:	4413      	add	r3, r2
 800a802:	2200      	movs	r2, #0
 800a804:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a806:	7dfb      	ldrb	r3, [r7, #23]
 800a808:	3301      	adds	r3, #1
 800a80a:	75fb      	strb	r3, [r7, #23]
 800a80c:	7dfa      	ldrb	r2, [r7, #23]
 800a80e:	79fb      	ldrb	r3, [r7, #7]
 800a810:	429a      	cmp	r2, r3
 800a812:	d3d3      	bcc.n	800a7bc <IntToUnicode+0x18>
  }
}
 800a814:	bf00      	nop
 800a816:	bf00      	nop
 800a818:	371c      	adds	r7, #28
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bc80      	pop	{r7}
 800a81e:	4770      	bx	lr

0800a820 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b084      	sub	sp, #16
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	4a0d      	ldr	r2, [pc, #52]	; (800a864 <HAL_PCD_MspInit+0x44>)
 800a82e:	4293      	cmp	r3, r2
 800a830:	d113      	bne.n	800a85a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a832:	4b0d      	ldr	r3, [pc, #52]	; (800a868 <HAL_PCD_MspInit+0x48>)
 800a834:	69db      	ldr	r3, [r3, #28]
 800a836:	4a0c      	ldr	r2, [pc, #48]	; (800a868 <HAL_PCD_MspInit+0x48>)
 800a838:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a83c:	61d3      	str	r3, [r2, #28]
 800a83e:	4b0a      	ldr	r3, [pc, #40]	; (800a868 <HAL_PCD_MspInit+0x48>)
 800a840:	69db      	ldr	r3, [r3, #28]
 800a842:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a846:	60fb      	str	r3, [r7, #12]
 800a848:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a84a:	2200      	movs	r2, #0
 800a84c:	2100      	movs	r1, #0
 800a84e:	2014      	movs	r0, #20
 800a850:	f7f8 fc75 	bl	800313e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a854:	2014      	movs	r0, #20
 800a856:	f7f8 fc8e 	bl	8003176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a85a:	bf00      	nop
 800a85c:	3710      	adds	r7, #16
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}
 800a862:	bf00      	nop
 800a864:	40005c00 	.word	0x40005c00
 800a868:	40021000 	.word	0x40021000

0800a86c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b082      	sub	sp, #8
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800a880:	4619      	mov	r1, r3
 800a882:	4610      	mov	r0, r2
 800a884:	f7fe fd97 	bl	80093b6 <USBD_LL_SetupStage>
}
 800a888:	bf00      	nop
 800a88a:	3708      	adds	r7, #8
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}

0800a890 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b082      	sub	sp, #8
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
 800a898:	460b      	mov	r3, r1
 800a89a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a8a2:	78fa      	ldrb	r2, [r7, #3]
 800a8a4:	6879      	ldr	r1, [r7, #4]
 800a8a6:	4613      	mov	r3, r2
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	4413      	add	r3, r2
 800a8ac:	00db      	lsls	r3, r3, #3
 800a8ae:	440b      	add	r3, r1
 800a8b0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800a8b4:	681a      	ldr	r2, [r3, #0]
 800a8b6:	78fb      	ldrb	r3, [r7, #3]
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	f7fe fdc9 	bl	8009450 <USBD_LL_DataOutStage>
}
 800a8be:	bf00      	nop
 800a8c0:	3708      	adds	r7, #8
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b082      	sub	sp, #8
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a8d8:	78fa      	ldrb	r2, [r7, #3]
 800a8da:	6879      	ldr	r1, [r7, #4]
 800a8dc:	4613      	mov	r3, r2
 800a8de:	009b      	lsls	r3, r3, #2
 800a8e0:	4413      	add	r3, r2
 800a8e2:	00db      	lsls	r3, r3, #3
 800a8e4:	440b      	add	r3, r1
 800a8e6:	333c      	adds	r3, #60	; 0x3c
 800a8e8:	681a      	ldr	r2, [r3, #0]
 800a8ea:	78fb      	ldrb	r3, [r7, #3]
 800a8ec:	4619      	mov	r1, r3
 800a8ee:	f7fe fe20 	bl	8009532 <USBD_LL_DataInStage>
}
 800a8f2:	bf00      	nop
 800a8f4:	3708      	adds	r7, #8
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}

0800a8fa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8fa:	b580      	push	{r7, lr}
 800a8fc:	b082      	sub	sp, #8
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a908:	4618      	mov	r0, r3
 800a90a:	f7fe ff30 	bl	800976e <USBD_LL_SOF>
}
 800a90e:	bf00      	nop
 800a910:	3708      	adds	r7, #8
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}

0800a916 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a916:	b580      	push	{r7, lr}
 800a918:	b084      	sub	sp, #16
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a91e:	2301      	movs	r3, #1
 800a920:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	689b      	ldr	r3, [r3, #8]
 800a926:	2b02      	cmp	r3, #2
 800a928:	d001      	beq.n	800a92e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a92a:	f7f7 f88b 	bl	8001a44 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a934:	7bfa      	ldrb	r2, [r7, #15]
 800a936:	4611      	mov	r1, r2
 800a938:	4618      	mov	r0, r3
 800a93a:	f7fe fee0 	bl	80096fe <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a944:	4618      	mov	r0, r3
 800a946:	f7fe fe99 	bl	800967c <USBD_LL_Reset>
}
 800a94a:	bf00      	nop
 800a94c:	3710      	adds	r7, #16
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
	...

0800a954 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a962:	4618      	mov	r0, r3
 800a964:	f7fe feda 	bl	800971c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	699b      	ldr	r3, [r3, #24]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d005      	beq.n	800a97c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a970:	4b04      	ldr	r3, [pc, #16]	; (800a984 <HAL_PCD_SuspendCallback+0x30>)
 800a972:	691b      	ldr	r3, [r3, #16]
 800a974:	4a03      	ldr	r2, [pc, #12]	; (800a984 <HAL_PCD_SuspendCallback+0x30>)
 800a976:	f043 0306 	orr.w	r3, r3, #6
 800a97a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a97c:	bf00      	nop
 800a97e:	3708      	adds	r7, #8
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}
 800a984:	e000ed00 	.word	0xe000ed00

0800a988 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a996:	4618      	mov	r0, r3
 800a998:	f7fe fed4 	bl	8009744 <USBD_LL_Resume>
}
 800a99c:	bf00      	nop
 800a99e:	3708      	adds	r7, #8
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}

0800a9a4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a9ac:	4a28      	ldr	r2, [pc, #160]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a26      	ldr	r2, [pc, #152]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9b8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a9bc:	4b24      	ldr	r3, [pc, #144]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9be:	4a25      	ldr	r2, [pc, #148]	; (800aa54 <USBD_LL_Init+0xb0>)
 800a9c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a9c2:	4b23      	ldr	r3, [pc, #140]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9c4:	2208      	movs	r2, #8
 800a9c6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a9c8:	4b21      	ldr	r3, [pc, #132]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9ca:	2202      	movs	r2, #2
 800a9cc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a9ce:	4b20      	ldr	r3, [pc, #128]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a9d4:	4b1e      	ldr	r3, [pc, #120]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a9da:	4b1d      	ldr	r3, [pc, #116]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9dc:	2200      	movs	r2, #0
 800a9de:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a9e0:	481b      	ldr	r0, [pc, #108]	; (800aa50 <USBD_LL_Init+0xac>)
 800a9e2:	f7f8 fffd 	bl	80039e0 <HAL_PCD_Init>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d001      	beq.n	800a9f0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a9ec:	f7f7 f82a 	bl	8001a44 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a9f6:	2318      	movs	r3, #24
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	2100      	movs	r1, #0
 800a9fc:	f7fa fb3f 	bl	800507e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aa06:	2358      	movs	r3, #88	; 0x58
 800aa08:	2200      	movs	r2, #0
 800aa0a:	2180      	movs	r1, #128	; 0x80
 800aa0c:	f7fa fb37 	bl	800507e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aa16:	23c0      	movs	r3, #192	; 0xc0
 800aa18:	2200      	movs	r2, #0
 800aa1a:	2181      	movs	r1, #129	; 0x81
 800aa1c:	f7fa fb2f 	bl	800507e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aa26:	f44f 7388 	mov.w	r3, #272	; 0x110
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	2101      	movs	r1, #1
 800aa2e:	f7fa fb26 	bl	800507e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aa38:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	2182      	movs	r1, #130	; 0x82
 800aa40:	f7fa fb1d 	bl	800507e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800aa44:	2300      	movs	r3, #0
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3708      	adds	r7, #8
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	200012a4 	.word	0x200012a4
 800aa54:	40005c00 	.word	0x40005c00

0800aa58 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b084      	sub	sp, #16
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa60:	2300      	movs	r3, #0
 800aa62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa64:	2300      	movs	r3, #0
 800aa66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f7f9 f8c1 	bl	8003bf6 <HAL_PCD_Start>
 800aa74:	4603      	mov	r3, r0
 800aa76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa78:	7bfb      	ldrb	r3, [r7, #15]
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	f000 f94e 	bl	800ad1c <USBD_Get_USB_Status>
 800aa80:	4603      	mov	r3, r0
 800aa82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa84:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3710      	adds	r7, #16
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}

0800aa8e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aa8e:	b580      	push	{r7, lr}
 800aa90:	b084      	sub	sp, #16
 800aa92:	af00      	add	r7, sp, #0
 800aa94:	6078      	str	r0, [r7, #4]
 800aa96:	4608      	mov	r0, r1
 800aa98:	4611      	mov	r1, r2
 800aa9a:	461a      	mov	r2, r3
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	70fb      	strb	r3, [r7, #3]
 800aaa0:	460b      	mov	r3, r1
 800aaa2:	70bb      	strb	r3, [r7, #2]
 800aaa4:	4613      	mov	r3, r2
 800aaa6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaac:	2300      	movs	r3, #0
 800aaae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aab6:	78bb      	ldrb	r3, [r7, #2]
 800aab8:	883a      	ldrh	r2, [r7, #0]
 800aaba:	78f9      	ldrb	r1, [r7, #3]
 800aabc:	f7f9 fa3b 	bl	8003f36 <HAL_PCD_EP_Open>
 800aac0:	4603      	mov	r3, r0
 800aac2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aac4:	7bfb      	ldrb	r3, [r7, #15]
 800aac6:	4618      	mov	r0, r3
 800aac8:	f000 f928 	bl	800ad1c <USBD_Get_USB_Status>
 800aacc:	4603      	mov	r3, r0
 800aace:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aad0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}

0800aada <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b084      	sub	sp, #16
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
 800aae2:	460b      	mov	r3, r1
 800aae4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aae6:	2300      	movs	r3, #0
 800aae8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaea:	2300      	movs	r3, #0
 800aaec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aaf4:	78fa      	ldrb	r2, [r7, #3]
 800aaf6:	4611      	mov	r1, r2
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f7f9 fa82 	bl	8004002 <HAL_PCD_EP_Close>
 800aafe:	4603      	mov	r3, r0
 800ab00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab02:	7bfb      	ldrb	r3, [r7, #15]
 800ab04:	4618      	mov	r0, r3
 800ab06:	f000 f909 	bl	800ad1c <USBD_Get_USB_Status>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab0e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3710      	adds	r7, #16
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b084      	sub	sp, #16
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab24:	2300      	movs	r3, #0
 800ab26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab32:	78fa      	ldrb	r2, [r7, #3]
 800ab34:	4611      	mov	r1, r2
 800ab36:	4618      	mov	r0, r3
 800ab38:	f7f9 fb42 	bl	80041c0 <HAL_PCD_EP_SetStall>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab40:	7bfb      	ldrb	r3, [r7, #15]
 800ab42:	4618      	mov	r0, r3
 800ab44:	f000 f8ea 	bl	800ad1c <USBD_Get_USB_Status>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3710      	adds	r7, #16
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab56:	b580      	push	{r7, lr}
 800ab58:	b084      	sub	sp, #16
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
 800ab5e:	460b      	mov	r3, r1
 800ab60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab62:	2300      	movs	r3, #0
 800ab64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab66:	2300      	movs	r3, #0
 800ab68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab70:	78fa      	ldrb	r2, [r7, #3]
 800ab72:	4611      	mov	r1, r2
 800ab74:	4618      	mov	r0, r3
 800ab76:	f7f9 fb83 	bl	8004280 <HAL_PCD_EP_ClrStall>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab7e:	7bfb      	ldrb	r3, [r7, #15]
 800ab80:	4618      	mov	r0, r3
 800ab82:	f000 f8cb 	bl	800ad1c <USBD_Get_USB_Status>
 800ab86:	4603      	mov	r3, r0
 800ab88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab8a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	3710      	adds	r7, #16
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aba6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aba8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800abac:	2b00      	cmp	r3, #0
 800abae:	da0c      	bge.n	800abca <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800abb0:	78fb      	ldrb	r3, [r7, #3]
 800abb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abb6:	68f9      	ldr	r1, [r7, #12]
 800abb8:	1c5a      	adds	r2, r3, #1
 800abba:	4613      	mov	r3, r2
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	4413      	add	r3, r2
 800abc0:	00db      	lsls	r3, r3, #3
 800abc2:	440b      	add	r3, r1
 800abc4:	3302      	adds	r3, #2
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	e00b      	b.n	800abe2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800abca:	78fb      	ldrb	r3, [r7, #3]
 800abcc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800abd0:	68f9      	ldr	r1, [r7, #12]
 800abd2:	4613      	mov	r3, r2
 800abd4:	009b      	lsls	r3, r3, #2
 800abd6:	4413      	add	r3, r2
 800abd8:	00db      	lsls	r3, r3, #3
 800abda:	440b      	add	r3, r1
 800abdc:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800abe0:	781b      	ldrb	r3, [r3, #0]
  }
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3714      	adds	r7, #20
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bc80      	pop	{r7}
 800abea:	4770      	bx	lr

0800abec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b084      	sub	sp, #16
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	460b      	mov	r3, r1
 800abf6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abf8:	2300      	movs	r3, #0
 800abfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abfc:	2300      	movs	r3, #0
 800abfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac06:	78fa      	ldrb	r2, [r7, #3]
 800ac08:	4611      	mov	r1, r2
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7f9 f96e 	bl	8003eec <HAL_PCD_SetAddress>
 800ac10:	4603      	mov	r3, r0
 800ac12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac14:	7bfb      	ldrb	r3, [r7, #15]
 800ac16:	4618      	mov	r0, r3
 800ac18:	f000 f880 	bl	800ad1c <USBD_Get_USB_Status>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac20:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3710      	adds	r7, #16
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}

0800ac2a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b086      	sub	sp, #24
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	60f8      	str	r0, [r7, #12]
 800ac32:	607a      	str	r2, [r7, #4]
 800ac34:	461a      	mov	r2, r3
 800ac36:	460b      	mov	r3, r1
 800ac38:	72fb      	strb	r3, [r7, #11]
 800ac3a:	4613      	mov	r3, r2
 800ac3c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac42:	2300      	movs	r3, #0
 800ac44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ac4c:	893b      	ldrh	r3, [r7, #8]
 800ac4e:	7af9      	ldrb	r1, [r7, #11]
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	f7f9 fa72 	bl	800413a <HAL_PCD_EP_Transmit>
 800ac56:	4603      	mov	r3, r0
 800ac58:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac5a:	7dfb      	ldrb	r3, [r7, #23]
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	f000 f85d 	bl	800ad1c <USBD_Get_USB_Status>
 800ac62:	4603      	mov	r3, r0
 800ac64:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac66:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3718      	adds	r7, #24
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b086      	sub	sp, #24
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	607a      	str	r2, [r7, #4]
 800ac7a:	461a      	mov	r2, r3
 800ac7c:	460b      	mov	r3, r1
 800ac7e:	72fb      	strb	r3, [r7, #11]
 800ac80:	4613      	mov	r3, r2
 800ac82:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac84:	2300      	movs	r3, #0
 800ac86:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ac92:	893b      	ldrh	r3, [r7, #8]
 800ac94:	7af9      	ldrb	r1, [r7, #11]
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	f7f9 f9fb 	bl	8004092 <HAL_PCD_EP_Receive>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aca0:	7dfb      	ldrb	r3, [r7, #23]
 800aca2:	4618      	mov	r0, r3
 800aca4:	f000 f83a 	bl	800ad1c <USBD_Get_USB_Status>
 800aca8:	4603      	mov	r3, r0
 800acaa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800acac:	7dbb      	ldrb	r3, [r7, #22]
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3718      	adds	r7, #24
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}

0800acb6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800acb6:	b580      	push	{r7, lr}
 800acb8:	b082      	sub	sp, #8
 800acba:	af00      	add	r7, sp, #0
 800acbc:	6078      	str	r0, [r7, #4]
 800acbe:	460b      	mov	r3, r1
 800acc0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800acc8:	78fa      	ldrb	r2, [r7, #3]
 800acca:	4611      	mov	r1, r2
 800accc:	4618      	mov	r0, r3
 800acce:	f7f9 fa1d 	bl	800410c <HAL_PCD_EP_GetRxCount>
 800acd2:	4603      	mov	r3, r0
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3708      	adds	r7, #8
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ace4:	4b02      	ldr	r3, [pc, #8]	; (800acf0 <USBD_static_malloc+0x14>)
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	370c      	adds	r7, #12
 800acea:	46bd      	mov	sp, r7
 800acec:	bc80      	pop	{r7}
 800acee:	4770      	bx	lr
 800acf0:	20000270 	.word	0x20000270

0800acf4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b083      	sub	sp, #12
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]

}
 800acfc:	bf00      	nop
 800acfe:	370c      	adds	r7, #12
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bc80      	pop	{r7}
 800ad04:	4770      	bx	lr

0800ad06 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad06:	b480      	push	{r7}
 800ad08:	b083      	sub	sp, #12
 800ad0a:	af00      	add	r7, sp, #0
 800ad0c:	6078      	str	r0, [r7, #4]
 800ad0e:	460b      	mov	r3, r1
 800ad10:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800ad12:	bf00      	nop
 800ad14:	370c      	adds	r7, #12
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bc80      	pop	{r7}
 800ad1a:	4770      	bx	lr

0800ad1c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b085      	sub	sp, #20
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	4603      	mov	r3, r0
 800ad24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad26:	2300      	movs	r3, #0
 800ad28:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ad2a:	79fb      	ldrb	r3, [r7, #7]
 800ad2c:	2b03      	cmp	r3, #3
 800ad2e:	d817      	bhi.n	800ad60 <USBD_Get_USB_Status+0x44>
 800ad30:	a201      	add	r2, pc, #4	; (adr r2, 800ad38 <USBD_Get_USB_Status+0x1c>)
 800ad32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad36:	bf00      	nop
 800ad38:	0800ad49 	.word	0x0800ad49
 800ad3c:	0800ad4f 	.word	0x0800ad4f
 800ad40:	0800ad55 	.word	0x0800ad55
 800ad44:	0800ad5b 	.word	0x0800ad5b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	73fb      	strb	r3, [r7, #15]
    break;
 800ad4c:	e00b      	b.n	800ad66 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ad4e:	2302      	movs	r3, #2
 800ad50:	73fb      	strb	r3, [r7, #15]
    break;
 800ad52:	e008      	b.n	800ad66 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ad54:	2301      	movs	r3, #1
 800ad56:	73fb      	strb	r3, [r7, #15]
    break;
 800ad58:	e005      	b.n	800ad66 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ad5a:	2302      	movs	r3, #2
 800ad5c:	73fb      	strb	r3, [r7, #15]
    break;
 800ad5e:	e002      	b.n	800ad66 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ad60:	2302      	movs	r3, #2
 800ad62:	73fb      	strb	r3, [r7, #15]
    break;
 800ad64:	bf00      	nop
  }
  return usb_status;
 800ad66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	3714      	adds	r7, #20
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bc80      	pop	{r7}
 800ad70:	4770      	bx	lr
 800ad72:	bf00      	nop

0800ad74 <__errno>:
 800ad74:	4b01      	ldr	r3, [pc, #4]	; (800ad7c <__errno+0x8>)
 800ad76:	6818      	ldr	r0, [r3, #0]
 800ad78:	4770      	bx	lr
 800ad7a:	bf00      	nop
 800ad7c:	200001c0 	.word	0x200001c0

0800ad80 <__libc_init_array>:
 800ad80:	b570      	push	{r4, r5, r6, lr}
 800ad82:	2600      	movs	r6, #0
 800ad84:	4d0c      	ldr	r5, [pc, #48]	; (800adb8 <__libc_init_array+0x38>)
 800ad86:	4c0d      	ldr	r4, [pc, #52]	; (800adbc <__libc_init_array+0x3c>)
 800ad88:	1b64      	subs	r4, r4, r5
 800ad8a:	10a4      	asrs	r4, r4, #2
 800ad8c:	42a6      	cmp	r6, r4
 800ad8e:	d109      	bne.n	800ada4 <__libc_init_array+0x24>
 800ad90:	f001 f812 	bl	800bdb8 <_init>
 800ad94:	2600      	movs	r6, #0
 800ad96:	4d0a      	ldr	r5, [pc, #40]	; (800adc0 <__libc_init_array+0x40>)
 800ad98:	4c0a      	ldr	r4, [pc, #40]	; (800adc4 <__libc_init_array+0x44>)
 800ad9a:	1b64      	subs	r4, r4, r5
 800ad9c:	10a4      	asrs	r4, r4, #2
 800ad9e:	42a6      	cmp	r6, r4
 800ada0:	d105      	bne.n	800adae <__libc_init_array+0x2e>
 800ada2:	bd70      	pop	{r4, r5, r6, pc}
 800ada4:	f855 3b04 	ldr.w	r3, [r5], #4
 800ada8:	4798      	blx	r3
 800adaa:	3601      	adds	r6, #1
 800adac:	e7ee      	b.n	800ad8c <__libc_init_array+0xc>
 800adae:	f855 3b04 	ldr.w	r3, [r5], #4
 800adb2:	4798      	blx	r3
 800adb4:	3601      	adds	r6, #1
 800adb6:	e7f2      	b.n	800ad9e <__libc_init_array+0x1e>
 800adb8:	0800bf8c 	.word	0x0800bf8c
 800adbc:	0800bf8c 	.word	0x0800bf8c
 800adc0:	0800bf8c 	.word	0x0800bf8c
 800adc4:	0800bf90 	.word	0x0800bf90

0800adc8 <memcpy>:
 800adc8:	440a      	add	r2, r1
 800adca:	4291      	cmp	r1, r2
 800adcc:	f100 33ff 	add.w	r3, r0, #4294967295
 800add0:	d100      	bne.n	800add4 <memcpy+0xc>
 800add2:	4770      	bx	lr
 800add4:	b510      	push	{r4, lr}
 800add6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adda:	4291      	cmp	r1, r2
 800addc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ade0:	d1f9      	bne.n	800add6 <memcpy+0xe>
 800ade2:	bd10      	pop	{r4, pc}

0800ade4 <memset>:
 800ade4:	4603      	mov	r3, r0
 800ade6:	4402      	add	r2, r0
 800ade8:	4293      	cmp	r3, r2
 800adea:	d100      	bne.n	800adee <memset+0xa>
 800adec:	4770      	bx	lr
 800adee:	f803 1b01 	strb.w	r1, [r3], #1
 800adf2:	e7f9      	b.n	800ade8 <memset+0x4>

0800adf4 <iprintf>:
 800adf4:	b40f      	push	{r0, r1, r2, r3}
 800adf6:	4b0a      	ldr	r3, [pc, #40]	; (800ae20 <iprintf+0x2c>)
 800adf8:	b513      	push	{r0, r1, r4, lr}
 800adfa:	681c      	ldr	r4, [r3, #0]
 800adfc:	b124      	cbz	r4, 800ae08 <iprintf+0x14>
 800adfe:	69a3      	ldr	r3, [r4, #24]
 800ae00:	b913      	cbnz	r3, 800ae08 <iprintf+0x14>
 800ae02:	4620      	mov	r0, r4
 800ae04:	f000 f866 	bl	800aed4 <__sinit>
 800ae08:	ab05      	add	r3, sp, #20
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	9a04      	ldr	r2, [sp, #16]
 800ae0e:	68a1      	ldr	r1, [r4, #8]
 800ae10:	9301      	str	r3, [sp, #4]
 800ae12:	f000 f981 	bl	800b118 <_vfiprintf_r>
 800ae16:	b002      	add	sp, #8
 800ae18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae1c:	b004      	add	sp, #16
 800ae1e:	4770      	bx	lr
 800ae20:	200001c0 	.word	0x200001c0

0800ae24 <std>:
 800ae24:	2300      	movs	r3, #0
 800ae26:	b510      	push	{r4, lr}
 800ae28:	4604      	mov	r4, r0
 800ae2a:	e9c0 3300 	strd	r3, r3, [r0]
 800ae2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae32:	6083      	str	r3, [r0, #8]
 800ae34:	8181      	strh	r1, [r0, #12]
 800ae36:	6643      	str	r3, [r0, #100]	; 0x64
 800ae38:	81c2      	strh	r2, [r0, #14]
 800ae3a:	6183      	str	r3, [r0, #24]
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	2208      	movs	r2, #8
 800ae40:	305c      	adds	r0, #92	; 0x5c
 800ae42:	f7ff ffcf 	bl	800ade4 <memset>
 800ae46:	4b05      	ldr	r3, [pc, #20]	; (800ae5c <std+0x38>)
 800ae48:	6224      	str	r4, [r4, #32]
 800ae4a:	6263      	str	r3, [r4, #36]	; 0x24
 800ae4c:	4b04      	ldr	r3, [pc, #16]	; (800ae60 <std+0x3c>)
 800ae4e:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae50:	4b04      	ldr	r3, [pc, #16]	; (800ae64 <std+0x40>)
 800ae52:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae54:	4b04      	ldr	r3, [pc, #16]	; (800ae68 <std+0x44>)
 800ae56:	6323      	str	r3, [r4, #48]	; 0x30
 800ae58:	bd10      	pop	{r4, pc}
 800ae5a:	bf00      	nop
 800ae5c:	0800b6c5 	.word	0x0800b6c5
 800ae60:	0800b6e7 	.word	0x0800b6e7
 800ae64:	0800b71f 	.word	0x0800b71f
 800ae68:	0800b743 	.word	0x0800b743

0800ae6c <_cleanup_r>:
 800ae6c:	4901      	ldr	r1, [pc, #4]	; (800ae74 <_cleanup_r+0x8>)
 800ae6e:	f000 b8af 	b.w	800afd0 <_fwalk_reent>
 800ae72:	bf00      	nop
 800ae74:	0800ba1d 	.word	0x0800ba1d

0800ae78 <__sfmoreglue>:
 800ae78:	b570      	push	{r4, r5, r6, lr}
 800ae7a:	2568      	movs	r5, #104	; 0x68
 800ae7c:	1e4a      	subs	r2, r1, #1
 800ae7e:	4355      	muls	r5, r2
 800ae80:	460e      	mov	r6, r1
 800ae82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ae86:	f000 f8c5 	bl	800b014 <_malloc_r>
 800ae8a:	4604      	mov	r4, r0
 800ae8c:	b140      	cbz	r0, 800aea0 <__sfmoreglue+0x28>
 800ae8e:	2100      	movs	r1, #0
 800ae90:	e9c0 1600 	strd	r1, r6, [r0]
 800ae94:	300c      	adds	r0, #12
 800ae96:	60a0      	str	r0, [r4, #8]
 800ae98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ae9c:	f7ff ffa2 	bl	800ade4 <memset>
 800aea0:	4620      	mov	r0, r4
 800aea2:	bd70      	pop	{r4, r5, r6, pc}

0800aea4 <__sfp_lock_acquire>:
 800aea4:	4801      	ldr	r0, [pc, #4]	; (800aeac <__sfp_lock_acquire+0x8>)
 800aea6:	f000 b8b3 	b.w	800b010 <__retarget_lock_acquire_recursive>
 800aeaa:	bf00      	nop
 800aeac:	20001598 	.word	0x20001598

0800aeb0 <__sfp_lock_release>:
 800aeb0:	4801      	ldr	r0, [pc, #4]	; (800aeb8 <__sfp_lock_release+0x8>)
 800aeb2:	f000 b8ae 	b.w	800b012 <__retarget_lock_release_recursive>
 800aeb6:	bf00      	nop
 800aeb8:	20001598 	.word	0x20001598

0800aebc <__sinit_lock_acquire>:
 800aebc:	4801      	ldr	r0, [pc, #4]	; (800aec4 <__sinit_lock_acquire+0x8>)
 800aebe:	f000 b8a7 	b.w	800b010 <__retarget_lock_acquire_recursive>
 800aec2:	bf00      	nop
 800aec4:	20001593 	.word	0x20001593

0800aec8 <__sinit_lock_release>:
 800aec8:	4801      	ldr	r0, [pc, #4]	; (800aed0 <__sinit_lock_release+0x8>)
 800aeca:	f000 b8a2 	b.w	800b012 <__retarget_lock_release_recursive>
 800aece:	bf00      	nop
 800aed0:	20001593 	.word	0x20001593

0800aed4 <__sinit>:
 800aed4:	b510      	push	{r4, lr}
 800aed6:	4604      	mov	r4, r0
 800aed8:	f7ff fff0 	bl	800aebc <__sinit_lock_acquire>
 800aedc:	69a3      	ldr	r3, [r4, #24]
 800aede:	b11b      	cbz	r3, 800aee8 <__sinit+0x14>
 800aee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aee4:	f7ff bff0 	b.w	800aec8 <__sinit_lock_release>
 800aee8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aeec:	6523      	str	r3, [r4, #80]	; 0x50
 800aeee:	4b13      	ldr	r3, [pc, #76]	; (800af3c <__sinit+0x68>)
 800aef0:	4a13      	ldr	r2, [pc, #76]	; (800af40 <__sinit+0x6c>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	62a2      	str	r2, [r4, #40]	; 0x28
 800aef6:	42a3      	cmp	r3, r4
 800aef8:	bf08      	it	eq
 800aefa:	2301      	moveq	r3, #1
 800aefc:	4620      	mov	r0, r4
 800aefe:	bf08      	it	eq
 800af00:	61a3      	streq	r3, [r4, #24]
 800af02:	f000 f81f 	bl	800af44 <__sfp>
 800af06:	6060      	str	r0, [r4, #4]
 800af08:	4620      	mov	r0, r4
 800af0a:	f000 f81b 	bl	800af44 <__sfp>
 800af0e:	60a0      	str	r0, [r4, #8]
 800af10:	4620      	mov	r0, r4
 800af12:	f000 f817 	bl	800af44 <__sfp>
 800af16:	2200      	movs	r2, #0
 800af18:	2104      	movs	r1, #4
 800af1a:	60e0      	str	r0, [r4, #12]
 800af1c:	6860      	ldr	r0, [r4, #4]
 800af1e:	f7ff ff81 	bl	800ae24 <std>
 800af22:	2201      	movs	r2, #1
 800af24:	2109      	movs	r1, #9
 800af26:	68a0      	ldr	r0, [r4, #8]
 800af28:	f7ff ff7c 	bl	800ae24 <std>
 800af2c:	2202      	movs	r2, #2
 800af2e:	2112      	movs	r1, #18
 800af30:	68e0      	ldr	r0, [r4, #12]
 800af32:	f7ff ff77 	bl	800ae24 <std>
 800af36:	2301      	movs	r3, #1
 800af38:	61a3      	str	r3, [r4, #24]
 800af3a:	e7d1      	b.n	800aee0 <__sinit+0xc>
 800af3c:	0800bef4 	.word	0x0800bef4
 800af40:	0800ae6d 	.word	0x0800ae6d

0800af44 <__sfp>:
 800af44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af46:	4607      	mov	r7, r0
 800af48:	f7ff ffac 	bl	800aea4 <__sfp_lock_acquire>
 800af4c:	4b1e      	ldr	r3, [pc, #120]	; (800afc8 <__sfp+0x84>)
 800af4e:	681e      	ldr	r6, [r3, #0]
 800af50:	69b3      	ldr	r3, [r6, #24]
 800af52:	b913      	cbnz	r3, 800af5a <__sfp+0x16>
 800af54:	4630      	mov	r0, r6
 800af56:	f7ff ffbd 	bl	800aed4 <__sinit>
 800af5a:	3648      	adds	r6, #72	; 0x48
 800af5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af60:	3b01      	subs	r3, #1
 800af62:	d503      	bpl.n	800af6c <__sfp+0x28>
 800af64:	6833      	ldr	r3, [r6, #0]
 800af66:	b30b      	cbz	r3, 800afac <__sfp+0x68>
 800af68:	6836      	ldr	r6, [r6, #0]
 800af6a:	e7f7      	b.n	800af5c <__sfp+0x18>
 800af6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af70:	b9d5      	cbnz	r5, 800afa8 <__sfp+0x64>
 800af72:	4b16      	ldr	r3, [pc, #88]	; (800afcc <__sfp+0x88>)
 800af74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af78:	60e3      	str	r3, [r4, #12]
 800af7a:	6665      	str	r5, [r4, #100]	; 0x64
 800af7c:	f000 f847 	bl	800b00e <__retarget_lock_init_recursive>
 800af80:	f7ff ff96 	bl	800aeb0 <__sfp_lock_release>
 800af84:	2208      	movs	r2, #8
 800af86:	4629      	mov	r1, r5
 800af88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800af8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800af90:	6025      	str	r5, [r4, #0]
 800af92:	61a5      	str	r5, [r4, #24]
 800af94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800af98:	f7ff ff24 	bl	800ade4 <memset>
 800af9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800afa0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800afa4:	4620      	mov	r0, r4
 800afa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afa8:	3468      	adds	r4, #104	; 0x68
 800afaa:	e7d9      	b.n	800af60 <__sfp+0x1c>
 800afac:	2104      	movs	r1, #4
 800afae:	4638      	mov	r0, r7
 800afb0:	f7ff ff62 	bl	800ae78 <__sfmoreglue>
 800afb4:	4604      	mov	r4, r0
 800afb6:	6030      	str	r0, [r6, #0]
 800afb8:	2800      	cmp	r0, #0
 800afba:	d1d5      	bne.n	800af68 <__sfp+0x24>
 800afbc:	f7ff ff78 	bl	800aeb0 <__sfp_lock_release>
 800afc0:	230c      	movs	r3, #12
 800afc2:	603b      	str	r3, [r7, #0]
 800afc4:	e7ee      	b.n	800afa4 <__sfp+0x60>
 800afc6:	bf00      	nop
 800afc8:	0800bef4 	.word	0x0800bef4
 800afcc:	ffff0001 	.word	0xffff0001

0800afd0 <_fwalk_reent>:
 800afd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afd4:	4606      	mov	r6, r0
 800afd6:	4688      	mov	r8, r1
 800afd8:	2700      	movs	r7, #0
 800afda:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800afde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afe2:	f1b9 0901 	subs.w	r9, r9, #1
 800afe6:	d505      	bpl.n	800aff4 <_fwalk_reent+0x24>
 800afe8:	6824      	ldr	r4, [r4, #0]
 800afea:	2c00      	cmp	r4, #0
 800afec:	d1f7      	bne.n	800afde <_fwalk_reent+0xe>
 800afee:	4638      	mov	r0, r7
 800aff0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aff4:	89ab      	ldrh	r3, [r5, #12]
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	d907      	bls.n	800b00a <_fwalk_reent+0x3a>
 800affa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800affe:	3301      	adds	r3, #1
 800b000:	d003      	beq.n	800b00a <_fwalk_reent+0x3a>
 800b002:	4629      	mov	r1, r5
 800b004:	4630      	mov	r0, r6
 800b006:	47c0      	blx	r8
 800b008:	4307      	orrs	r7, r0
 800b00a:	3568      	adds	r5, #104	; 0x68
 800b00c:	e7e9      	b.n	800afe2 <_fwalk_reent+0x12>

0800b00e <__retarget_lock_init_recursive>:
 800b00e:	4770      	bx	lr

0800b010 <__retarget_lock_acquire_recursive>:
 800b010:	4770      	bx	lr

0800b012 <__retarget_lock_release_recursive>:
 800b012:	4770      	bx	lr

0800b014 <_malloc_r>:
 800b014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b016:	1ccd      	adds	r5, r1, #3
 800b018:	f025 0503 	bic.w	r5, r5, #3
 800b01c:	3508      	adds	r5, #8
 800b01e:	2d0c      	cmp	r5, #12
 800b020:	bf38      	it	cc
 800b022:	250c      	movcc	r5, #12
 800b024:	2d00      	cmp	r5, #0
 800b026:	4606      	mov	r6, r0
 800b028:	db01      	blt.n	800b02e <_malloc_r+0x1a>
 800b02a:	42a9      	cmp	r1, r5
 800b02c:	d903      	bls.n	800b036 <_malloc_r+0x22>
 800b02e:	230c      	movs	r3, #12
 800b030:	6033      	str	r3, [r6, #0]
 800b032:	2000      	movs	r0, #0
 800b034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b036:	f000 fdb1 	bl	800bb9c <__malloc_lock>
 800b03a:	4921      	ldr	r1, [pc, #132]	; (800b0c0 <_malloc_r+0xac>)
 800b03c:	680a      	ldr	r2, [r1, #0]
 800b03e:	4614      	mov	r4, r2
 800b040:	b99c      	cbnz	r4, 800b06a <_malloc_r+0x56>
 800b042:	4f20      	ldr	r7, [pc, #128]	; (800b0c4 <_malloc_r+0xb0>)
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	b923      	cbnz	r3, 800b052 <_malloc_r+0x3e>
 800b048:	4621      	mov	r1, r4
 800b04a:	4630      	mov	r0, r6
 800b04c:	f000 fb2a 	bl	800b6a4 <_sbrk_r>
 800b050:	6038      	str	r0, [r7, #0]
 800b052:	4629      	mov	r1, r5
 800b054:	4630      	mov	r0, r6
 800b056:	f000 fb25 	bl	800b6a4 <_sbrk_r>
 800b05a:	1c43      	adds	r3, r0, #1
 800b05c:	d123      	bne.n	800b0a6 <_malloc_r+0x92>
 800b05e:	230c      	movs	r3, #12
 800b060:	4630      	mov	r0, r6
 800b062:	6033      	str	r3, [r6, #0]
 800b064:	f000 fda0 	bl	800bba8 <__malloc_unlock>
 800b068:	e7e3      	b.n	800b032 <_malloc_r+0x1e>
 800b06a:	6823      	ldr	r3, [r4, #0]
 800b06c:	1b5b      	subs	r3, r3, r5
 800b06e:	d417      	bmi.n	800b0a0 <_malloc_r+0x8c>
 800b070:	2b0b      	cmp	r3, #11
 800b072:	d903      	bls.n	800b07c <_malloc_r+0x68>
 800b074:	6023      	str	r3, [r4, #0]
 800b076:	441c      	add	r4, r3
 800b078:	6025      	str	r5, [r4, #0]
 800b07a:	e004      	b.n	800b086 <_malloc_r+0x72>
 800b07c:	6863      	ldr	r3, [r4, #4]
 800b07e:	42a2      	cmp	r2, r4
 800b080:	bf0c      	ite	eq
 800b082:	600b      	streq	r3, [r1, #0]
 800b084:	6053      	strne	r3, [r2, #4]
 800b086:	4630      	mov	r0, r6
 800b088:	f000 fd8e 	bl	800bba8 <__malloc_unlock>
 800b08c:	f104 000b 	add.w	r0, r4, #11
 800b090:	1d23      	adds	r3, r4, #4
 800b092:	f020 0007 	bic.w	r0, r0, #7
 800b096:	1ac2      	subs	r2, r0, r3
 800b098:	d0cc      	beq.n	800b034 <_malloc_r+0x20>
 800b09a:	1a1b      	subs	r3, r3, r0
 800b09c:	50a3      	str	r3, [r4, r2]
 800b09e:	e7c9      	b.n	800b034 <_malloc_r+0x20>
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	6864      	ldr	r4, [r4, #4]
 800b0a4:	e7cc      	b.n	800b040 <_malloc_r+0x2c>
 800b0a6:	1cc4      	adds	r4, r0, #3
 800b0a8:	f024 0403 	bic.w	r4, r4, #3
 800b0ac:	42a0      	cmp	r0, r4
 800b0ae:	d0e3      	beq.n	800b078 <_malloc_r+0x64>
 800b0b0:	1a21      	subs	r1, r4, r0
 800b0b2:	4630      	mov	r0, r6
 800b0b4:	f000 faf6 	bl	800b6a4 <_sbrk_r>
 800b0b8:	3001      	adds	r0, #1
 800b0ba:	d1dd      	bne.n	800b078 <_malloc_r+0x64>
 800b0bc:	e7cf      	b.n	800b05e <_malloc_r+0x4a>
 800b0be:	bf00      	nop
 800b0c0:	20000490 	.word	0x20000490
 800b0c4:	20000494 	.word	0x20000494

0800b0c8 <__sfputc_r>:
 800b0c8:	6893      	ldr	r3, [r2, #8]
 800b0ca:	b410      	push	{r4}
 800b0cc:	3b01      	subs	r3, #1
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	6093      	str	r3, [r2, #8]
 800b0d2:	da07      	bge.n	800b0e4 <__sfputc_r+0x1c>
 800b0d4:	6994      	ldr	r4, [r2, #24]
 800b0d6:	42a3      	cmp	r3, r4
 800b0d8:	db01      	blt.n	800b0de <__sfputc_r+0x16>
 800b0da:	290a      	cmp	r1, #10
 800b0dc:	d102      	bne.n	800b0e4 <__sfputc_r+0x1c>
 800b0de:	bc10      	pop	{r4}
 800b0e0:	f000 bb34 	b.w	800b74c <__swbuf_r>
 800b0e4:	6813      	ldr	r3, [r2, #0]
 800b0e6:	1c58      	adds	r0, r3, #1
 800b0e8:	6010      	str	r0, [r2, #0]
 800b0ea:	7019      	strb	r1, [r3, #0]
 800b0ec:	4608      	mov	r0, r1
 800b0ee:	bc10      	pop	{r4}
 800b0f0:	4770      	bx	lr

0800b0f2 <__sfputs_r>:
 800b0f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0f4:	4606      	mov	r6, r0
 800b0f6:	460f      	mov	r7, r1
 800b0f8:	4614      	mov	r4, r2
 800b0fa:	18d5      	adds	r5, r2, r3
 800b0fc:	42ac      	cmp	r4, r5
 800b0fe:	d101      	bne.n	800b104 <__sfputs_r+0x12>
 800b100:	2000      	movs	r0, #0
 800b102:	e007      	b.n	800b114 <__sfputs_r+0x22>
 800b104:	463a      	mov	r2, r7
 800b106:	4630      	mov	r0, r6
 800b108:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b10c:	f7ff ffdc 	bl	800b0c8 <__sfputc_r>
 800b110:	1c43      	adds	r3, r0, #1
 800b112:	d1f3      	bne.n	800b0fc <__sfputs_r+0xa>
 800b114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b118 <_vfiprintf_r>:
 800b118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b11c:	460d      	mov	r5, r1
 800b11e:	4614      	mov	r4, r2
 800b120:	4698      	mov	r8, r3
 800b122:	4606      	mov	r6, r0
 800b124:	b09d      	sub	sp, #116	; 0x74
 800b126:	b118      	cbz	r0, 800b130 <_vfiprintf_r+0x18>
 800b128:	6983      	ldr	r3, [r0, #24]
 800b12a:	b90b      	cbnz	r3, 800b130 <_vfiprintf_r+0x18>
 800b12c:	f7ff fed2 	bl	800aed4 <__sinit>
 800b130:	4b89      	ldr	r3, [pc, #548]	; (800b358 <_vfiprintf_r+0x240>)
 800b132:	429d      	cmp	r5, r3
 800b134:	d11b      	bne.n	800b16e <_vfiprintf_r+0x56>
 800b136:	6875      	ldr	r5, [r6, #4]
 800b138:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b13a:	07d9      	lsls	r1, r3, #31
 800b13c:	d405      	bmi.n	800b14a <_vfiprintf_r+0x32>
 800b13e:	89ab      	ldrh	r3, [r5, #12]
 800b140:	059a      	lsls	r2, r3, #22
 800b142:	d402      	bmi.n	800b14a <_vfiprintf_r+0x32>
 800b144:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b146:	f7ff ff63 	bl	800b010 <__retarget_lock_acquire_recursive>
 800b14a:	89ab      	ldrh	r3, [r5, #12]
 800b14c:	071b      	lsls	r3, r3, #28
 800b14e:	d501      	bpl.n	800b154 <_vfiprintf_r+0x3c>
 800b150:	692b      	ldr	r3, [r5, #16]
 800b152:	b9eb      	cbnz	r3, 800b190 <_vfiprintf_r+0x78>
 800b154:	4629      	mov	r1, r5
 800b156:	4630      	mov	r0, r6
 800b158:	f000 fb5c 	bl	800b814 <__swsetup_r>
 800b15c:	b1c0      	cbz	r0, 800b190 <_vfiprintf_r+0x78>
 800b15e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b160:	07dc      	lsls	r4, r3, #31
 800b162:	d50e      	bpl.n	800b182 <_vfiprintf_r+0x6a>
 800b164:	f04f 30ff 	mov.w	r0, #4294967295
 800b168:	b01d      	add	sp, #116	; 0x74
 800b16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b16e:	4b7b      	ldr	r3, [pc, #492]	; (800b35c <_vfiprintf_r+0x244>)
 800b170:	429d      	cmp	r5, r3
 800b172:	d101      	bne.n	800b178 <_vfiprintf_r+0x60>
 800b174:	68b5      	ldr	r5, [r6, #8]
 800b176:	e7df      	b.n	800b138 <_vfiprintf_r+0x20>
 800b178:	4b79      	ldr	r3, [pc, #484]	; (800b360 <_vfiprintf_r+0x248>)
 800b17a:	429d      	cmp	r5, r3
 800b17c:	bf08      	it	eq
 800b17e:	68f5      	ldreq	r5, [r6, #12]
 800b180:	e7da      	b.n	800b138 <_vfiprintf_r+0x20>
 800b182:	89ab      	ldrh	r3, [r5, #12]
 800b184:	0598      	lsls	r0, r3, #22
 800b186:	d4ed      	bmi.n	800b164 <_vfiprintf_r+0x4c>
 800b188:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b18a:	f7ff ff42 	bl	800b012 <__retarget_lock_release_recursive>
 800b18e:	e7e9      	b.n	800b164 <_vfiprintf_r+0x4c>
 800b190:	2300      	movs	r3, #0
 800b192:	9309      	str	r3, [sp, #36]	; 0x24
 800b194:	2320      	movs	r3, #32
 800b196:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b19a:	2330      	movs	r3, #48	; 0x30
 800b19c:	f04f 0901 	mov.w	r9, #1
 800b1a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1a4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800b364 <_vfiprintf_r+0x24c>
 800b1a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1ac:	4623      	mov	r3, r4
 800b1ae:	469a      	mov	sl, r3
 800b1b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1b4:	b10a      	cbz	r2, 800b1ba <_vfiprintf_r+0xa2>
 800b1b6:	2a25      	cmp	r2, #37	; 0x25
 800b1b8:	d1f9      	bne.n	800b1ae <_vfiprintf_r+0x96>
 800b1ba:	ebba 0b04 	subs.w	fp, sl, r4
 800b1be:	d00b      	beq.n	800b1d8 <_vfiprintf_r+0xc0>
 800b1c0:	465b      	mov	r3, fp
 800b1c2:	4622      	mov	r2, r4
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	4630      	mov	r0, r6
 800b1c8:	f7ff ff93 	bl	800b0f2 <__sfputs_r>
 800b1cc:	3001      	adds	r0, #1
 800b1ce:	f000 80aa 	beq.w	800b326 <_vfiprintf_r+0x20e>
 800b1d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1d4:	445a      	add	r2, fp
 800b1d6:	9209      	str	r2, [sp, #36]	; 0x24
 800b1d8:	f89a 3000 	ldrb.w	r3, [sl]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	f000 80a2 	beq.w	800b326 <_vfiprintf_r+0x20e>
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	f04f 32ff 	mov.w	r2, #4294967295
 800b1e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1ec:	f10a 0a01 	add.w	sl, sl, #1
 800b1f0:	9304      	str	r3, [sp, #16]
 800b1f2:	9307      	str	r3, [sp, #28]
 800b1f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1f8:	931a      	str	r3, [sp, #104]	; 0x68
 800b1fa:	4654      	mov	r4, sl
 800b1fc:	2205      	movs	r2, #5
 800b1fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b202:	4858      	ldr	r0, [pc, #352]	; (800b364 <_vfiprintf_r+0x24c>)
 800b204:	f000 fcbc 	bl	800bb80 <memchr>
 800b208:	9a04      	ldr	r2, [sp, #16]
 800b20a:	b9d8      	cbnz	r0, 800b244 <_vfiprintf_r+0x12c>
 800b20c:	06d1      	lsls	r1, r2, #27
 800b20e:	bf44      	itt	mi
 800b210:	2320      	movmi	r3, #32
 800b212:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b216:	0713      	lsls	r3, r2, #28
 800b218:	bf44      	itt	mi
 800b21a:	232b      	movmi	r3, #43	; 0x2b
 800b21c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b220:	f89a 3000 	ldrb.w	r3, [sl]
 800b224:	2b2a      	cmp	r3, #42	; 0x2a
 800b226:	d015      	beq.n	800b254 <_vfiprintf_r+0x13c>
 800b228:	4654      	mov	r4, sl
 800b22a:	2000      	movs	r0, #0
 800b22c:	f04f 0c0a 	mov.w	ip, #10
 800b230:	9a07      	ldr	r2, [sp, #28]
 800b232:	4621      	mov	r1, r4
 800b234:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b238:	3b30      	subs	r3, #48	; 0x30
 800b23a:	2b09      	cmp	r3, #9
 800b23c:	d94e      	bls.n	800b2dc <_vfiprintf_r+0x1c4>
 800b23e:	b1b0      	cbz	r0, 800b26e <_vfiprintf_r+0x156>
 800b240:	9207      	str	r2, [sp, #28]
 800b242:	e014      	b.n	800b26e <_vfiprintf_r+0x156>
 800b244:	eba0 0308 	sub.w	r3, r0, r8
 800b248:	fa09 f303 	lsl.w	r3, r9, r3
 800b24c:	4313      	orrs	r3, r2
 800b24e:	46a2      	mov	sl, r4
 800b250:	9304      	str	r3, [sp, #16]
 800b252:	e7d2      	b.n	800b1fa <_vfiprintf_r+0xe2>
 800b254:	9b03      	ldr	r3, [sp, #12]
 800b256:	1d19      	adds	r1, r3, #4
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	9103      	str	r1, [sp, #12]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	bfbb      	ittet	lt
 800b260:	425b      	neglt	r3, r3
 800b262:	f042 0202 	orrlt.w	r2, r2, #2
 800b266:	9307      	strge	r3, [sp, #28]
 800b268:	9307      	strlt	r3, [sp, #28]
 800b26a:	bfb8      	it	lt
 800b26c:	9204      	strlt	r2, [sp, #16]
 800b26e:	7823      	ldrb	r3, [r4, #0]
 800b270:	2b2e      	cmp	r3, #46	; 0x2e
 800b272:	d10c      	bne.n	800b28e <_vfiprintf_r+0x176>
 800b274:	7863      	ldrb	r3, [r4, #1]
 800b276:	2b2a      	cmp	r3, #42	; 0x2a
 800b278:	d135      	bne.n	800b2e6 <_vfiprintf_r+0x1ce>
 800b27a:	9b03      	ldr	r3, [sp, #12]
 800b27c:	3402      	adds	r4, #2
 800b27e:	1d1a      	adds	r2, r3, #4
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	9203      	str	r2, [sp, #12]
 800b284:	2b00      	cmp	r3, #0
 800b286:	bfb8      	it	lt
 800b288:	f04f 33ff 	movlt.w	r3, #4294967295
 800b28c:	9305      	str	r3, [sp, #20]
 800b28e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b374 <_vfiprintf_r+0x25c>
 800b292:	2203      	movs	r2, #3
 800b294:	4650      	mov	r0, sl
 800b296:	7821      	ldrb	r1, [r4, #0]
 800b298:	f000 fc72 	bl	800bb80 <memchr>
 800b29c:	b140      	cbz	r0, 800b2b0 <_vfiprintf_r+0x198>
 800b29e:	2340      	movs	r3, #64	; 0x40
 800b2a0:	eba0 000a 	sub.w	r0, r0, sl
 800b2a4:	fa03 f000 	lsl.w	r0, r3, r0
 800b2a8:	9b04      	ldr	r3, [sp, #16]
 800b2aa:	3401      	adds	r4, #1
 800b2ac:	4303      	orrs	r3, r0
 800b2ae:	9304      	str	r3, [sp, #16]
 800b2b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2b4:	2206      	movs	r2, #6
 800b2b6:	482c      	ldr	r0, [pc, #176]	; (800b368 <_vfiprintf_r+0x250>)
 800b2b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2bc:	f000 fc60 	bl	800bb80 <memchr>
 800b2c0:	2800      	cmp	r0, #0
 800b2c2:	d03f      	beq.n	800b344 <_vfiprintf_r+0x22c>
 800b2c4:	4b29      	ldr	r3, [pc, #164]	; (800b36c <_vfiprintf_r+0x254>)
 800b2c6:	bb1b      	cbnz	r3, 800b310 <_vfiprintf_r+0x1f8>
 800b2c8:	9b03      	ldr	r3, [sp, #12]
 800b2ca:	3307      	adds	r3, #7
 800b2cc:	f023 0307 	bic.w	r3, r3, #7
 800b2d0:	3308      	adds	r3, #8
 800b2d2:	9303      	str	r3, [sp, #12]
 800b2d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2d6:	443b      	add	r3, r7
 800b2d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b2da:	e767      	b.n	800b1ac <_vfiprintf_r+0x94>
 800b2dc:	460c      	mov	r4, r1
 800b2de:	2001      	movs	r0, #1
 800b2e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2e4:	e7a5      	b.n	800b232 <_vfiprintf_r+0x11a>
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	f04f 0c0a 	mov.w	ip, #10
 800b2ec:	4619      	mov	r1, r3
 800b2ee:	3401      	adds	r4, #1
 800b2f0:	9305      	str	r3, [sp, #20]
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2f8:	3a30      	subs	r2, #48	; 0x30
 800b2fa:	2a09      	cmp	r2, #9
 800b2fc:	d903      	bls.n	800b306 <_vfiprintf_r+0x1ee>
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d0c5      	beq.n	800b28e <_vfiprintf_r+0x176>
 800b302:	9105      	str	r1, [sp, #20]
 800b304:	e7c3      	b.n	800b28e <_vfiprintf_r+0x176>
 800b306:	4604      	mov	r4, r0
 800b308:	2301      	movs	r3, #1
 800b30a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b30e:	e7f0      	b.n	800b2f2 <_vfiprintf_r+0x1da>
 800b310:	ab03      	add	r3, sp, #12
 800b312:	9300      	str	r3, [sp, #0]
 800b314:	462a      	mov	r2, r5
 800b316:	4630      	mov	r0, r6
 800b318:	4b15      	ldr	r3, [pc, #84]	; (800b370 <_vfiprintf_r+0x258>)
 800b31a:	a904      	add	r1, sp, #16
 800b31c:	f3af 8000 	nop.w
 800b320:	4607      	mov	r7, r0
 800b322:	1c78      	adds	r0, r7, #1
 800b324:	d1d6      	bne.n	800b2d4 <_vfiprintf_r+0x1bc>
 800b326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b328:	07d9      	lsls	r1, r3, #31
 800b32a:	d405      	bmi.n	800b338 <_vfiprintf_r+0x220>
 800b32c:	89ab      	ldrh	r3, [r5, #12]
 800b32e:	059a      	lsls	r2, r3, #22
 800b330:	d402      	bmi.n	800b338 <_vfiprintf_r+0x220>
 800b332:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b334:	f7ff fe6d 	bl	800b012 <__retarget_lock_release_recursive>
 800b338:	89ab      	ldrh	r3, [r5, #12]
 800b33a:	065b      	lsls	r3, r3, #25
 800b33c:	f53f af12 	bmi.w	800b164 <_vfiprintf_r+0x4c>
 800b340:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b342:	e711      	b.n	800b168 <_vfiprintf_r+0x50>
 800b344:	ab03      	add	r3, sp, #12
 800b346:	9300      	str	r3, [sp, #0]
 800b348:	462a      	mov	r2, r5
 800b34a:	4630      	mov	r0, r6
 800b34c:	4b08      	ldr	r3, [pc, #32]	; (800b370 <_vfiprintf_r+0x258>)
 800b34e:	a904      	add	r1, sp, #16
 800b350:	f000 f882 	bl	800b458 <_printf_i>
 800b354:	e7e4      	b.n	800b320 <_vfiprintf_r+0x208>
 800b356:	bf00      	nop
 800b358:	0800bf18 	.word	0x0800bf18
 800b35c:	0800bf38 	.word	0x0800bf38
 800b360:	0800bef8 	.word	0x0800bef8
 800b364:	0800bf58 	.word	0x0800bf58
 800b368:	0800bf62 	.word	0x0800bf62
 800b36c:	00000000 	.word	0x00000000
 800b370:	0800b0f3 	.word	0x0800b0f3
 800b374:	0800bf5e 	.word	0x0800bf5e

0800b378 <_printf_common>:
 800b378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b37c:	4616      	mov	r6, r2
 800b37e:	4699      	mov	r9, r3
 800b380:	688a      	ldr	r2, [r1, #8]
 800b382:	690b      	ldr	r3, [r1, #16]
 800b384:	4607      	mov	r7, r0
 800b386:	4293      	cmp	r3, r2
 800b388:	bfb8      	it	lt
 800b38a:	4613      	movlt	r3, r2
 800b38c:	6033      	str	r3, [r6, #0]
 800b38e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b392:	460c      	mov	r4, r1
 800b394:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b398:	b10a      	cbz	r2, 800b39e <_printf_common+0x26>
 800b39a:	3301      	adds	r3, #1
 800b39c:	6033      	str	r3, [r6, #0]
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	0699      	lsls	r1, r3, #26
 800b3a2:	bf42      	ittt	mi
 800b3a4:	6833      	ldrmi	r3, [r6, #0]
 800b3a6:	3302      	addmi	r3, #2
 800b3a8:	6033      	strmi	r3, [r6, #0]
 800b3aa:	6825      	ldr	r5, [r4, #0]
 800b3ac:	f015 0506 	ands.w	r5, r5, #6
 800b3b0:	d106      	bne.n	800b3c0 <_printf_common+0x48>
 800b3b2:	f104 0a19 	add.w	sl, r4, #25
 800b3b6:	68e3      	ldr	r3, [r4, #12]
 800b3b8:	6832      	ldr	r2, [r6, #0]
 800b3ba:	1a9b      	subs	r3, r3, r2
 800b3bc:	42ab      	cmp	r3, r5
 800b3be:	dc28      	bgt.n	800b412 <_printf_common+0x9a>
 800b3c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b3c4:	1e13      	subs	r3, r2, #0
 800b3c6:	6822      	ldr	r2, [r4, #0]
 800b3c8:	bf18      	it	ne
 800b3ca:	2301      	movne	r3, #1
 800b3cc:	0692      	lsls	r2, r2, #26
 800b3ce:	d42d      	bmi.n	800b42c <_printf_common+0xb4>
 800b3d0:	4649      	mov	r1, r9
 800b3d2:	4638      	mov	r0, r7
 800b3d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b3d8:	47c0      	blx	r8
 800b3da:	3001      	adds	r0, #1
 800b3dc:	d020      	beq.n	800b420 <_printf_common+0xa8>
 800b3de:	6823      	ldr	r3, [r4, #0]
 800b3e0:	68e5      	ldr	r5, [r4, #12]
 800b3e2:	f003 0306 	and.w	r3, r3, #6
 800b3e6:	2b04      	cmp	r3, #4
 800b3e8:	bf18      	it	ne
 800b3ea:	2500      	movne	r5, #0
 800b3ec:	6832      	ldr	r2, [r6, #0]
 800b3ee:	f04f 0600 	mov.w	r6, #0
 800b3f2:	68a3      	ldr	r3, [r4, #8]
 800b3f4:	bf08      	it	eq
 800b3f6:	1aad      	subeq	r5, r5, r2
 800b3f8:	6922      	ldr	r2, [r4, #16]
 800b3fa:	bf08      	it	eq
 800b3fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b400:	4293      	cmp	r3, r2
 800b402:	bfc4      	itt	gt
 800b404:	1a9b      	subgt	r3, r3, r2
 800b406:	18ed      	addgt	r5, r5, r3
 800b408:	341a      	adds	r4, #26
 800b40a:	42b5      	cmp	r5, r6
 800b40c:	d11a      	bne.n	800b444 <_printf_common+0xcc>
 800b40e:	2000      	movs	r0, #0
 800b410:	e008      	b.n	800b424 <_printf_common+0xac>
 800b412:	2301      	movs	r3, #1
 800b414:	4652      	mov	r2, sl
 800b416:	4649      	mov	r1, r9
 800b418:	4638      	mov	r0, r7
 800b41a:	47c0      	blx	r8
 800b41c:	3001      	adds	r0, #1
 800b41e:	d103      	bne.n	800b428 <_printf_common+0xb0>
 800b420:	f04f 30ff 	mov.w	r0, #4294967295
 800b424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b428:	3501      	adds	r5, #1
 800b42a:	e7c4      	b.n	800b3b6 <_printf_common+0x3e>
 800b42c:	2030      	movs	r0, #48	; 0x30
 800b42e:	18e1      	adds	r1, r4, r3
 800b430:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b434:	1c5a      	adds	r2, r3, #1
 800b436:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b43a:	4422      	add	r2, r4
 800b43c:	3302      	adds	r3, #2
 800b43e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b442:	e7c5      	b.n	800b3d0 <_printf_common+0x58>
 800b444:	2301      	movs	r3, #1
 800b446:	4622      	mov	r2, r4
 800b448:	4649      	mov	r1, r9
 800b44a:	4638      	mov	r0, r7
 800b44c:	47c0      	blx	r8
 800b44e:	3001      	adds	r0, #1
 800b450:	d0e6      	beq.n	800b420 <_printf_common+0xa8>
 800b452:	3601      	adds	r6, #1
 800b454:	e7d9      	b.n	800b40a <_printf_common+0x92>
	...

0800b458 <_printf_i>:
 800b458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b45c:	460c      	mov	r4, r1
 800b45e:	7e27      	ldrb	r7, [r4, #24]
 800b460:	4691      	mov	r9, r2
 800b462:	2f78      	cmp	r7, #120	; 0x78
 800b464:	4680      	mov	r8, r0
 800b466:	469a      	mov	sl, r3
 800b468:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b46a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b46e:	d807      	bhi.n	800b480 <_printf_i+0x28>
 800b470:	2f62      	cmp	r7, #98	; 0x62
 800b472:	d80a      	bhi.n	800b48a <_printf_i+0x32>
 800b474:	2f00      	cmp	r7, #0
 800b476:	f000 80d9 	beq.w	800b62c <_printf_i+0x1d4>
 800b47a:	2f58      	cmp	r7, #88	; 0x58
 800b47c:	f000 80a4 	beq.w	800b5c8 <_printf_i+0x170>
 800b480:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b484:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b488:	e03a      	b.n	800b500 <_printf_i+0xa8>
 800b48a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b48e:	2b15      	cmp	r3, #21
 800b490:	d8f6      	bhi.n	800b480 <_printf_i+0x28>
 800b492:	a001      	add	r0, pc, #4	; (adr r0, 800b498 <_printf_i+0x40>)
 800b494:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b498:	0800b4f1 	.word	0x0800b4f1
 800b49c:	0800b505 	.word	0x0800b505
 800b4a0:	0800b481 	.word	0x0800b481
 800b4a4:	0800b481 	.word	0x0800b481
 800b4a8:	0800b481 	.word	0x0800b481
 800b4ac:	0800b481 	.word	0x0800b481
 800b4b0:	0800b505 	.word	0x0800b505
 800b4b4:	0800b481 	.word	0x0800b481
 800b4b8:	0800b481 	.word	0x0800b481
 800b4bc:	0800b481 	.word	0x0800b481
 800b4c0:	0800b481 	.word	0x0800b481
 800b4c4:	0800b613 	.word	0x0800b613
 800b4c8:	0800b535 	.word	0x0800b535
 800b4cc:	0800b5f5 	.word	0x0800b5f5
 800b4d0:	0800b481 	.word	0x0800b481
 800b4d4:	0800b481 	.word	0x0800b481
 800b4d8:	0800b635 	.word	0x0800b635
 800b4dc:	0800b481 	.word	0x0800b481
 800b4e0:	0800b535 	.word	0x0800b535
 800b4e4:	0800b481 	.word	0x0800b481
 800b4e8:	0800b481 	.word	0x0800b481
 800b4ec:	0800b5fd 	.word	0x0800b5fd
 800b4f0:	680b      	ldr	r3, [r1, #0]
 800b4f2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b4f6:	1d1a      	adds	r2, r3, #4
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	600a      	str	r2, [r1, #0]
 800b4fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b500:	2301      	movs	r3, #1
 800b502:	e0a4      	b.n	800b64e <_printf_i+0x1f6>
 800b504:	6825      	ldr	r5, [r4, #0]
 800b506:	6808      	ldr	r0, [r1, #0]
 800b508:	062e      	lsls	r6, r5, #24
 800b50a:	f100 0304 	add.w	r3, r0, #4
 800b50e:	d50a      	bpl.n	800b526 <_printf_i+0xce>
 800b510:	6805      	ldr	r5, [r0, #0]
 800b512:	600b      	str	r3, [r1, #0]
 800b514:	2d00      	cmp	r5, #0
 800b516:	da03      	bge.n	800b520 <_printf_i+0xc8>
 800b518:	232d      	movs	r3, #45	; 0x2d
 800b51a:	426d      	negs	r5, r5
 800b51c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b520:	230a      	movs	r3, #10
 800b522:	485e      	ldr	r0, [pc, #376]	; (800b69c <_printf_i+0x244>)
 800b524:	e019      	b.n	800b55a <_printf_i+0x102>
 800b526:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b52a:	6805      	ldr	r5, [r0, #0]
 800b52c:	600b      	str	r3, [r1, #0]
 800b52e:	bf18      	it	ne
 800b530:	b22d      	sxthne	r5, r5
 800b532:	e7ef      	b.n	800b514 <_printf_i+0xbc>
 800b534:	680b      	ldr	r3, [r1, #0]
 800b536:	6825      	ldr	r5, [r4, #0]
 800b538:	1d18      	adds	r0, r3, #4
 800b53a:	6008      	str	r0, [r1, #0]
 800b53c:	0628      	lsls	r0, r5, #24
 800b53e:	d501      	bpl.n	800b544 <_printf_i+0xec>
 800b540:	681d      	ldr	r5, [r3, #0]
 800b542:	e002      	b.n	800b54a <_printf_i+0xf2>
 800b544:	0669      	lsls	r1, r5, #25
 800b546:	d5fb      	bpl.n	800b540 <_printf_i+0xe8>
 800b548:	881d      	ldrh	r5, [r3, #0]
 800b54a:	2f6f      	cmp	r7, #111	; 0x6f
 800b54c:	bf0c      	ite	eq
 800b54e:	2308      	moveq	r3, #8
 800b550:	230a      	movne	r3, #10
 800b552:	4852      	ldr	r0, [pc, #328]	; (800b69c <_printf_i+0x244>)
 800b554:	2100      	movs	r1, #0
 800b556:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b55a:	6866      	ldr	r6, [r4, #4]
 800b55c:	2e00      	cmp	r6, #0
 800b55e:	bfa8      	it	ge
 800b560:	6821      	ldrge	r1, [r4, #0]
 800b562:	60a6      	str	r6, [r4, #8]
 800b564:	bfa4      	itt	ge
 800b566:	f021 0104 	bicge.w	r1, r1, #4
 800b56a:	6021      	strge	r1, [r4, #0]
 800b56c:	b90d      	cbnz	r5, 800b572 <_printf_i+0x11a>
 800b56e:	2e00      	cmp	r6, #0
 800b570:	d04d      	beq.n	800b60e <_printf_i+0x1b6>
 800b572:	4616      	mov	r6, r2
 800b574:	fbb5 f1f3 	udiv	r1, r5, r3
 800b578:	fb03 5711 	mls	r7, r3, r1, r5
 800b57c:	5dc7      	ldrb	r7, [r0, r7]
 800b57e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b582:	462f      	mov	r7, r5
 800b584:	42bb      	cmp	r3, r7
 800b586:	460d      	mov	r5, r1
 800b588:	d9f4      	bls.n	800b574 <_printf_i+0x11c>
 800b58a:	2b08      	cmp	r3, #8
 800b58c:	d10b      	bne.n	800b5a6 <_printf_i+0x14e>
 800b58e:	6823      	ldr	r3, [r4, #0]
 800b590:	07df      	lsls	r7, r3, #31
 800b592:	d508      	bpl.n	800b5a6 <_printf_i+0x14e>
 800b594:	6923      	ldr	r3, [r4, #16]
 800b596:	6861      	ldr	r1, [r4, #4]
 800b598:	4299      	cmp	r1, r3
 800b59a:	bfde      	ittt	le
 800b59c:	2330      	movle	r3, #48	; 0x30
 800b59e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5a6:	1b92      	subs	r2, r2, r6
 800b5a8:	6122      	str	r2, [r4, #16]
 800b5aa:	464b      	mov	r3, r9
 800b5ac:	4621      	mov	r1, r4
 800b5ae:	4640      	mov	r0, r8
 800b5b0:	f8cd a000 	str.w	sl, [sp]
 800b5b4:	aa03      	add	r2, sp, #12
 800b5b6:	f7ff fedf 	bl	800b378 <_printf_common>
 800b5ba:	3001      	adds	r0, #1
 800b5bc:	d14c      	bne.n	800b658 <_printf_i+0x200>
 800b5be:	f04f 30ff 	mov.w	r0, #4294967295
 800b5c2:	b004      	add	sp, #16
 800b5c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5c8:	4834      	ldr	r0, [pc, #208]	; (800b69c <_printf_i+0x244>)
 800b5ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b5ce:	680e      	ldr	r6, [r1, #0]
 800b5d0:	6823      	ldr	r3, [r4, #0]
 800b5d2:	f856 5b04 	ldr.w	r5, [r6], #4
 800b5d6:	061f      	lsls	r7, r3, #24
 800b5d8:	600e      	str	r6, [r1, #0]
 800b5da:	d514      	bpl.n	800b606 <_printf_i+0x1ae>
 800b5dc:	07d9      	lsls	r1, r3, #31
 800b5de:	bf44      	itt	mi
 800b5e0:	f043 0320 	orrmi.w	r3, r3, #32
 800b5e4:	6023      	strmi	r3, [r4, #0]
 800b5e6:	b91d      	cbnz	r5, 800b5f0 <_printf_i+0x198>
 800b5e8:	6823      	ldr	r3, [r4, #0]
 800b5ea:	f023 0320 	bic.w	r3, r3, #32
 800b5ee:	6023      	str	r3, [r4, #0]
 800b5f0:	2310      	movs	r3, #16
 800b5f2:	e7af      	b.n	800b554 <_printf_i+0xfc>
 800b5f4:	6823      	ldr	r3, [r4, #0]
 800b5f6:	f043 0320 	orr.w	r3, r3, #32
 800b5fa:	6023      	str	r3, [r4, #0]
 800b5fc:	2378      	movs	r3, #120	; 0x78
 800b5fe:	4828      	ldr	r0, [pc, #160]	; (800b6a0 <_printf_i+0x248>)
 800b600:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b604:	e7e3      	b.n	800b5ce <_printf_i+0x176>
 800b606:	065e      	lsls	r6, r3, #25
 800b608:	bf48      	it	mi
 800b60a:	b2ad      	uxthmi	r5, r5
 800b60c:	e7e6      	b.n	800b5dc <_printf_i+0x184>
 800b60e:	4616      	mov	r6, r2
 800b610:	e7bb      	b.n	800b58a <_printf_i+0x132>
 800b612:	680b      	ldr	r3, [r1, #0]
 800b614:	6826      	ldr	r6, [r4, #0]
 800b616:	1d1d      	adds	r5, r3, #4
 800b618:	6960      	ldr	r0, [r4, #20]
 800b61a:	600d      	str	r5, [r1, #0]
 800b61c:	0635      	lsls	r5, r6, #24
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	d501      	bpl.n	800b626 <_printf_i+0x1ce>
 800b622:	6018      	str	r0, [r3, #0]
 800b624:	e002      	b.n	800b62c <_printf_i+0x1d4>
 800b626:	0671      	lsls	r1, r6, #25
 800b628:	d5fb      	bpl.n	800b622 <_printf_i+0x1ca>
 800b62a:	8018      	strh	r0, [r3, #0]
 800b62c:	2300      	movs	r3, #0
 800b62e:	4616      	mov	r6, r2
 800b630:	6123      	str	r3, [r4, #16]
 800b632:	e7ba      	b.n	800b5aa <_printf_i+0x152>
 800b634:	680b      	ldr	r3, [r1, #0]
 800b636:	1d1a      	adds	r2, r3, #4
 800b638:	600a      	str	r2, [r1, #0]
 800b63a:	681e      	ldr	r6, [r3, #0]
 800b63c:	2100      	movs	r1, #0
 800b63e:	4630      	mov	r0, r6
 800b640:	6862      	ldr	r2, [r4, #4]
 800b642:	f000 fa9d 	bl	800bb80 <memchr>
 800b646:	b108      	cbz	r0, 800b64c <_printf_i+0x1f4>
 800b648:	1b80      	subs	r0, r0, r6
 800b64a:	6060      	str	r0, [r4, #4]
 800b64c:	6863      	ldr	r3, [r4, #4]
 800b64e:	6123      	str	r3, [r4, #16]
 800b650:	2300      	movs	r3, #0
 800b652:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b656:	e7a8      	b.n	800b5aa <_printf_i+0x152>
 800b658:	4632      	mov	r2, r6
 800b65a:	4649      	mov	r1, r9
 800b65c:	4640      	mov	r0, r8
 800b65e:	6923      	ldr	r3, [r4, #16]
 800b660:	47d0      	blx	sl
 800b662:	3001      	adds	r0, #1
 800b664:	d0ab      	beq.n	800b5be <_printf_i+0x166>
 800b666:	6823      	ldr	r3, [r4, #0]
 800b668:	079b      	lsls	r3, r3, #30
 800b66a:	d413      	bmi.n	800b694 <_printf_i+0x23c>
 800b66c:	68e0      	ldr	r0, [r4, #12]
 800b66e:	9b03      	ldr	r3, [sp, #12]
 800b670:	4298      	cmp	r0, r3
 800b672:	bfb8      	it	lt
 800b674:	4618      	movlt	r0, r3
 800b676:	e7a4      	b.n	800b5c2 <_printf_i+0x16a>
 800b678:	2301      	movs	r3, #1
 800b67a:	4632      	mov	r2, r6
 800b67c:	4649      	mov	r1, r9
 800b67e:	4640      	mov	r0, r8
 800b680:	47d0      	blx	sl
 800b682:	3001      	adds	r0, #1
 800b684:	d09b      	beq.n	800b5be <_printf_i+0x166>
 800b686:	3501      	adds	r5, #1
 800b688:	68e3      	ldr	r3, [r4, #12]
 800b68a:	9903      	ldr	r1, [sp, #12]
 800b68c:	1a5b      	subs	r3, r3, r1
 800b68e:	42ab      	cmp	r3, r5
 800b690:	dcf2      	bgt.n	800b678 <_printf_i+0x220>
 800b692:	e7eb      	b.n	800b66c <_printf_i+0x214>
 800b694:	2500      	movs	r5, #0
 800b696:	f104 0619 	add.w	r6, r4, #25
 800b69a:	e7f5      	b.n	800b688 <_printf_i+0x230>
 800b69c:	0800bf69 	.word	0x0800bf69
 800b6a0:	0800bf7a 	.word	0x0800bf7a

0800b6a4 <_sbrk_r>:
 800b6a4:	b538      	push	{r3, r4, r5, lr}
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	4d05      	ldr	r5, [pc, #20]	; (800b6c0 <_sbrk_r+0x1c>)
 800b6aa:	4604      	mov	r4, r0
 800b6ac:	4608      	mov	r0, r1
 800b6ae:	602b      	str	r3, [r5, #0]
 800b6b0:	f7f6 fc02 	bl	8001eb8 <_sbrk>
 800b6b4:	1c43      	adds	r3, r0, #1
 800b6b6:	d102      	bne.n	800b6be <_sbrk_r+0x1a>
 800b6b8:	682b      	ldr	r3, [r5, #0]
 800b6ba:	b103      	cbz	r3, 800b6be <_sbrk_r+0x1a>
 800b6bc:	6023      	str	r3, [r4, #0]
 800b6be:	bd38      	pop	{r3, r4, r5, pc}
 800b6c0:	2000159c 	.word	0x2000159c

0800b6c4 <__sread>:
 800b6c4:	b510      	push	{r4, lr}
 800b6c6:	460c      	mov	r4, r1
 800b6c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6cc:	f000 fabe 	bl	800bc4c <_read_r>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	bfab      	itete	ge
 800b6d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b6d6:	89a3      	ldrhlt	r3, [r4, #12]
 800b6d8:	181b      	addge	r3, r3, r0
 800b6da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b6de:	bfac      	ite	ge
 800b6e0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b6e2:	81a3      	strhlt	r3, [r4, #12]
 800b6e4:	bd10      	pop	{r4, pc}

0800b6e6 <__swrite>:
 800b6e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6ea:	461f      	mov	r7, r3
 800b6ec:	898b      	ldrh	r3, [r1, #12]
 800b6ee:	4605      	mov	r5, r0
 800b6f0:	05db      	lsls	r3, r3, #23
 800b6f2:	460c      	mov	r4, r1
 800b6f4:	4616      	mov	r6, r2
 800b6f6:	d505      	bpl.n	800b704 <__swrite+0x1e>
 800b6f8:	2302      	movs	r3, #2
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b700:	f000 f9c8 	bl	800ba94 <_lseek_r>
 800b704:	89a3      	ldrh	r3, [r4, #12]
 800b706:	4632      	mov	r2, r6
 800b708:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b70c:	81a3      	strh	r3, [r4, #12]
 800b70e:	4628      	mov	r0, r5
 800b710:	463b      	mov	r3, r7
 800b712:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b71a:	f000 b869 	b.w	800b7f0 <_write_r>

0800b71e <__sseek>:
 800b71e:	b510      	push	{r4, lr}
 800b720:	460c      	mov	r4, r1
 800b722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b726:	f000 f9b5 	bl	800ba94 <_lseek_r>
 800b72a:	1c43      	adds	r3, r0, #1
 800b72c:	89a3      	ldrh	r3, [r4, #12]
 800b72e:	bf15      	itete	ne
 800b730:	6560      	strne	r0, [r4, #84]	; 0x54
 800b732:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b736:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b73a:	81a3      	strheq	r3, [r4, #12]
 800b73c:	bf18      	it	ne
 800b73e:	81a3      	strhne	r3, [r4, #12]
 800b740:	bd10      	pop	{r4, pc}

0800b742 <__sclose>:
 800b742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b746:	f000 b8d3 	b.w	800b8f0 <_close_r>
	...

0800b74c <__swbuf_r>:
 800b74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b74e:	460e      	mov	r6, r1
 800b750:	4614      	mov	r4, r2
 800b752:	4605      	mov	r5, r0
 800b754:	b118      	cbz	r0, 800b75e <__swbuf_r+0x12>
 800b756:	6983      	ldr	r3, [r0, #24]
 800b758:	b90b      	cbnz	r3, 800b75e <__swbuf_r+0x12>
 800b75a:	f7ff fbbb 	bl	800aed4 <__sinit>
 800b75e:	4b21      	ldr	r3, [pc, #132]	; (800b7e4 <__swbuf_r+0x98>)
 800b760:	429c      	cmp	r4, r3
 800b762:	d12b      	bne.n	800b7bc <__swbuf_r+0x70>
 800b764:	686c      	ldr	r4, [r5, #4]
 800b766:	69a3      	ldr	r3, [r4, #24]
 800b768:	60a3      	str	r3, [r4, #8]
 800b76a:	89a3      	ldrh	r3, [r4, #12]
 800b76c:	071a      	lsls	r2, r3, #28
 800b76e:	d52f      	bpl.n	800b7d0 <__swbuf_r+0x84>
 800b770:	6923      	ldr	r3, [r4, #16]
 800b772:	b36b      	cbz	r3, 800b7d0 <__swbuf_r+0x84>
 800b774:	6923      	ldr	r3, [r4, #16]
 800b776:	6820      	ldr	r0, [r4, #0]
 800b778:	b2f6      	uxtb	r6, r6
 800b77a:	1ac0      	subs	r0, r0, r3
 800b77c:	6963      	ldr	r3, [r4, #20]
 800b77e:	4637      	mov	r7, r6
 800b780:	4283      	cmp	r3, r0
 800b782:	dc04      	bgt.n	800b78e <__swbuf_r+0x42>
 800b784:	4621      	mov	r1, r4
 800b786:	4628      	mov	r0, r5
 800b788:	f000 f948 	bl	800ba1c <_fflush_r>
 800b78c:	bb30      	cbnz	r0, 800b7dc <__swbuf_r+0x90>
 800b78e:	68a3      	ldr	r3, [r4, #8]
 800b790:	3001      	adds	r0, #1
 800b792:	3b01      	subs	r3, #1
 800b794:	60a3      	str	r3, [r4, #8]
 800b796:	6823      	ldr	r3, [r4, #0]
 800b798:	1c5a      	adds	r2, r3, #1
 800b79a:	6022      	str	r2, [r4, #0]
 800b79c:	701e      	strb	r6, [r3, #0]
 800b79e:	6963      	ldr	r3, [r4, #20]
 800b7a0:	4283      	cmp	r3, r0
 800b7a2:	d004      	beq.n	800b7ae <__swbuf_r+0x62>
 800b7a4:	89a3      	ldrh	r3, [r4, #12]
 800b7a6:	07db      	lsls	r3, r3, #31
 800b7a8:	d506      	bpl.n	800b7b8 <__swbuf_r+0x6c>
 800b7aa:	2e0a      	cmp	r6, #10
 800b7ac:	d104      	bne.n	800b7b8 <__swbuf_r+0x6c>
 800b7ae:	4621      	mov	r1, r4
 800b7b0:	4628      	mov	r0, r5
 800b7b2:	f000 f933 	bl	800ba1c <_fflush_r>
 800b7b6:	b988      	cbnz	r0, 800b7dc <__swbuf_r+0x90>
 800b7b8:	4638      	mov	r0, r7
 800b7ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7bc:	4b0a      	ldr	r3, [pc, #40]	; (800b7e8 <__swbuf_r+0x9c>)
 800b7be:	429c      	cmp	r4, r3
 800b7c0:	d101      	bne.n	800b7c6 <__swbuf_r+0x7a>
 800b7c2:	68ac      	ldr	r4, [r5, #8]
 800b7c4:	e7cf      	b.n	800b766 <__swbuf_r+0x1a>
 800b7c6:	4b09      	ldr	r3, [pc, #36]	; (800b7ec <__swbuf_r+0xa0>)
 800b7c8:	429c      	cmp	r4, r3
 800b7ca:	bf08      	it	eq
 800b7cc:	68ec      	ldreq	r4, [r5, #12]
 800b7ce:	e7ca      	b.n	800b766 <__swbuf_r+0x1a>
 800b7d0:	4621      	mov	r1, r4
 800b7d2:	4628      	mov	r0, r5
 800b7d4:	f000 f81e 	bl	800b814 <__swsetup_r>
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	d0cb      	beq.n	800b774 <__swbuf_r+0x28>
 800b7dc:	f04f 37ff 	mov.w	r7, #4294967295
 800b7e0:	e7ea      	b.n	800b7b8 <__swbuf_r+0x6c>
 800b7e2:	bf00      	nop
 800b7e4:	0800bf18 	.word	0x0800bf18
 800b7e8:	0800bf38 	.word	0x0800bf38
 800b7ec:	0800bef8 	.word	0x0800bef8

0800b7f0 <_write_r>:
 800b7f0:	b538      	push	{r3, r4, r5, lr}
 800b7f2:	4604      	mov	r4, r0
 800b7f4:	4608      	mov	r0, r1
 800b7f6:	4611      	mov	r1, r2
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	4d05      	ldr	r5, [pc, #20]	; (800b810 <_write_r+0x20>)
 800b7fc:	602a      	str	r2, [r5, #0]
 800b7fe:	461a      	mov	r2, r3
 800b800:	f7f5 fc8a 	bl	8001118 <_write>
 800b804:	1c43      	adds	r3, r0, #1
 800b806:	d102      	bne.n	800b80e <_write_r+0x1e>
 800b808:	682b      	ldr	r3, [r5, #0]
 800b80a:	b103      	cbz	r3, 800b80e <_write_r+0x1e>
 800b80c:	6023      	str	r3, [r4, #0]
 800b80e:	bd38      	pop	{r3, r4, r5, pc}
 800b810:	2000159c 	.word	0x2000159c

0800b814 <__swsetup_r>:
 800b814:	4b32      	ldr	r3, [pc, #200]	; (800b8e0 <__swsetup_r+0xcc>)
 800b816:	b570      	push	{r4, r5, r6, lr}
 800b818:	681d      	ldr	r5, [r3, #0]
 800b81a:	4606      	mov	r6, r0
 800b81c:	460c      	mov	r4, r1
 800b81e:	b125      	cbz	r5, 800b82a <__swsetup_r+0x16>
 800b820:	69ab      	ldr	r3, [r5, #24]
 800b822:	b913      	cbnz	r3, 800b82a <__swsetup_r+0x16>
 800b824:	4628      	mov	r0, r5
 800b826:	f7ff fb55 	bl	800aed4 <__sinit>
 800b82a:	4b2e      	ldr	r3, [pc, #184]	; (800b8e4 <__swsetup_r+0xd0>)
 800b82c:	429c      	cmp	r4, r3
 800b82e:	d10f      	bne.n	800b850 <__swsetup_r+0x3c>
 800b830:	686c      	ldr	r4, [r5, #4]
 800b832:	89a3      	ldrh	r3, [r4, #12]
 800b834:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b838:	0719      	lsls	r1, r3, #28
 800b83a:	d42c      	bmi.n	800b896 <__swsetup_r+0x82>
 800b83c:	06dd      	lsls	r5, r3, #27
 800b83e:	d411      	bmi.n	800b864 <__swsetup_r+0x50>
 800b840:	2309      	movs	r3, #9
 800b842:	6033      	str	r3, [r6, #0]
 800b844:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b848:	f04f 30ff 	mov.w	r0, #4294967295
 800b84c:	81a3      	strh	r3, [r4, #12]
 800b84e:	e03e      	b.n	800b8ce <__swsetup_r+0xba>
 800b850:	4b25      	ldr	r3, [pc, #148]	; (800b8e8 <__swsetup_r+0xd4>)
 800b852:	429c      	cmp	r4, r3
 800b854:	d101      	bne.n	800b85a <__swsetup_r+0x46>
 800b856:	68ac      	ldr	r4, [r5, #8]
 800b858:	e7eb      	b.n	800b832 <__swsetup_r+0x1e>
 800b85a:	4b24      	ldr	r3, [pc, #144]	; (800b8ec <__swsetup_r+0xd8>)
 800b85c:	429c      	cmp	r4, r3
 800b85e:	bf08      	it	eq
 800b860:	68ec      	ldreq	r4, [r5, #12]
 800b862:	e7e6      	b.n	800b832 <__swsetup_r+0x1e>
 800b864:	0758      	lsls	r0, r3, #29
 800b866:	d512      	bpl.n	800b88e <__swsetup_r+0x7a>
 800b868:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b86a:	b141      	cbz	r1, 800b87e <__swsetup_r+0x6a>
 800b86c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b870:	4299      	cmp	r1, r3
 800b872:	d002      	beq.n	800b87a <__swsetup_r+0x66>
 800b874:	4630      	mov	r0, r6
 800b876:	f000 f99d 	bl	800bbb4 <_free_r>
 800b87a:	2300      	movs	r3, #0
 800b87c:	6363      	str	r3, [r4, #52]	; 0x34
 800b87e:	89a3      	ldrh	r3, [r4, #12]
 800b880:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b884:	81a3      	strh	r3, [r4, #12]
 800b886:	2300      	movs	r3, #0
 800b888:	6063      	str	r3, [r4, #4]
 800b88a:	6923      	ldr	r3, [r4, #16]
 800b88c:	6023      	str	r3, [r4, #0]
 800b88e:	89a3      	ldrh	r3, [r4, #12]
 800b890:	f043 0308 	orr.w	r3, r3, #8
 800b894:	81a3      	strh	r3, [r4, #12]
 800b896:	6923      	ldr	r3, [r4, #16]
 800b898:	b94b      	cbnz	r3, 800b8ae <__swsetup_r+0x9a>
 800b89a:	89a3      	ldrh	r3, [r4, #12]
 800b89c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b8a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b8a4:	d003      	beq.n	800b8ae <__swsetup_r+0x9a>
 800b8a6:	4621      	mov	r1, r4
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f000 f929 	bl	800bb00 <__smakebuf_r>
 800b8ae:	89a0      	ldrh	r0, [r4, #12]
 800b8b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b8b4:	f010 0301 	ands.w	r3, r0, #1
 800b8b8:	d00a      	beq.n	800b8d0 <__swsetup_r+0xbc>
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	60a3      	str	r3, [r4, #8]
 800b8be:	6963      	ldr	r3, [r4, #20]
 800b8c0:	425b      	negs	r3, r3
 800b8c2:	61a3      	str	r3, [r4, #24]
 800b8c4:	6923      	ldr	r3, [r4, #16]
 800b8c6:	b943      	cbnz	r3, 800b8da <__swsetup_r+0xc6>
 800b8c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b8cc:	d1ba      	bne.n	800b844 <__swsetup_r+0x30>
 800b8ce:	bd70      	pop	{r4, r5, r6, pc}
 800b8d0:	0781      	lsls	r1, r0, #30
 800b8d2:	bf58      	it	pl
 800b8d4:	6963      	ldrpl	r3, [r4, #20]
 800b8d6:	60a3      	str	r3, [r4, #8]
 800b8d8:	e7f4      	b.n	800b8c4 <__swsetup_r+0xb0>
 800b8da:	2000      	movs	r0, #0
 800b8dc:	e7f7      	b.n	800b8ce <__swsetup_r+0xba>
 800b8de:	bf00      	nop
 800b8e0:	200001c0 	.word	0x200001c0
 800b8e4:	0800bf18 	.word	0x0800bf18
 800b8e8:	0800bf38 	.word	0x0800bf38
 800b8ec:	0800bef8 	.word	0x0800bef8

0800b8f0 <_close_r>:
 800b8f0:	b538      	push	{r3, r4, r5, lr}
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	4d05      	ldr	r5, [pc, #20]	; (800b90c <_close_r+0x1c>)
 800b8f6:	4604      	mov	r4, r0
 800b8f8:	4608      	mov	r0, r1
 800b8fa:	602b      	str	r3, [r5, #0]
 800b8fc:	f7f6 faab 	bl	8001e56 <_close>
 800b900:	1c43      	adds	r3, r0, #1
 800b902:	d102      	bne.n	800b90a <_close_r+0x1a>
 800b904:	682b      	ldr	r3, [r5, #0]
 800b906:	b103      	cbz	r3, 800b90a <_close_r+0x1a>
 800b908:	6023      	str	r3, [r4, #0]
 800b90a:	bd38      	pop	{r3, r4, r5, pc}
 800b90c:	2000159c 	.word	0x2000159c

0800b910 <__sflush_r>:
 800b910:	898a      	ldrh	r2, [r1, #12]
 800b912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b916:	4605      	mov	r5, r0
 800b918:	0710      	lsls	r0, r2, #28
 800b91a:	460c      	mov	r4, r1
 800b91c:	d458      	bmi.n	800b9d0 <__sflush_r+0xc0>
 800b91e:	684b      	ldr	r3, [r1, #4]
 800b920:	2b00      	cmp	r3, #0
 800b922:	dc05      	bgt.n	800b930 <__sflush_r+0x20>
 800b924:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b926:	2b00      	cmp	r3, #0
 800b928:	dc02      	bgt.n	800b930 <__sflush_r+0x20>
 800b92a:	2000      	movs	r0, #0
 800b92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b930:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b932:	2e00      	cmp	r6, #0
 800b934:	d0f9      	beq.n	800b92a <__sflush_r+0x1a>
 800b936:	2300      	movs	r3, #0
 800b938:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b93c:	682f      	ldr	r7, [r5, #0]
 800b93e:	602b      	str	r3, [r5, #0]
 800b940:	d032      	beq.n	800b9a8 <__sflush_r+0x98>
 800b942:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b944:	89a3      	ldrh	r3, [r4, #12]
 800b946:	075a      	lsls	r2, r3, #29
 800b948:	d505      	bpl.n	800b956 <__sflush_r+0x46>
 800b94a:	6863      	ldr	r3, [r4, #4]
 800b94c:	1ac0      	subs	r0, r0, r3
 800b94e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b950:	b10b      	cbz	r3, 800b956 <__sflush_r+0x46>
 800b952:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b954:	1ac0      	subs	r0, r0, r3
 800b956:	2300      	movs	r3, #0
 800b958:	4602      	mov	r2, r0
 800b95a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b95c:	4628      	mov	r0, r5
 800b95e:	6a21      	ldr	r1, [r4, #32]
 800b960:	47b0      	blx	r6
 800b962:	1c43      	adds	r3, r0, #1
 800b964:	89a3      	ldrh	r3, [r4, #12]
 800b966:	d106      	bne.n	800b976 <__sflush_r+0x66>
 800b968:	6829      	ldr	r1, [r5, #0]
 800b96a:	291d      	cmp	r1, #29
 800b96c:	d82c      	bhi.n	800b9c8 <__sflush_r+0xb8>
 800b96e:	4a2a      	ldr	r2, [pc, #168]	; (800ba18 <__sflush_r+0x108>)
 800b970:	40ca      	lsrs	r2, r1
 800b972:	07d6      	lsls	r6, r2, #31
 800b974:	d528      	bpl.n	800b9c8 <__sflush_r+0xb8>
 800b976:	2200      	movs	r2, #0
 800b978:	6062      	str	r2, [r4, #4]
 800b97a:	6922      	ldr	r2, [r4, #16]
 800b97c:	04d9      	lsls	r1, r3, #19
 800b97e:	6022      	str	r2, [r4, #0]
 800b980:	d504      	bpl.n	800b98c <__sflush_r+0x7c>
 800b982:	1c42      	adds	r2, r0, #1
 800b984:	d101      	bne.n	800b98a <__sflush_r+0x7a>
 800b986:	682b      	ldr	r3, [r5, #0]
 800b988:	b903      	cbnz	r3, 800b98c <__sflush_r+0x7c>
 800b98a:	6560      	str	r0, [r4, #84]	; 0x54
 800b98c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b98e:	602f      	str	r7, [r5, #0]
 800b990:	2900      	cmp	r1, #0
 800b992:	d0ca      	beq.n	800b92a <__sflush_r+0x1a>
 800b994:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b998:	4299      	cmp	r1, r3
 800b99a:	d002      	beq.n	800b9a2 <__sflush_r+0x92>
 800b99c:	4628      	mov	r0, r5
 800b99e:	f000 f909 	bl	800bbb4 <_free_r>
 800b9a2:	2000      	movs	r0, #0
 800b9a4:	6360      	str	r0, [r4, #52]	; 0x34
 800b9a6:	e7c1      	b.n	800b92c <__sflush_r+0x1c>
 800b9a8:	6a21      	ldr	r1, [r4, #32]
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	4628      	mov	r0, r5
 800b9ae:	47b0      	blx	r6
 800b9b0:	1c41      	adds	r1, r0, #1
 800b9b2:	d1c7      	bne.n	800b944 <__sflush_r+0x34>
 800b9b4:	682b      	ldr	r3, [r5, #0]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d0c4      	beq.n	800b944 <__sflush_r+0x34>
 800b9ba:	2b1d      	cmp	r3, #29
 800b9bc:	d001      	beq.n	800b9c2 <__sflush_r+0xb2>
 800b9be:	2b16      	cmp	r3, #22
 800b9c0:	d101      	bne.n	800b9c6 <__sflush_r+0xb6>
 800b9c2:	602f      	str	r7, [r5, #0]
 800b9c4:	e7b1      	b.n	800b92a <__sflush_r+0x1a>
 800b9c6:	89a3      	ldrh	r3, [r4, #12]
 800b9c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9cc:	81a3      	strh	r3, [r4, #12]
 800b9ce:	e7ad      	b.n	800b92c <__sflush_r+0x1c>
 800b9d0:	690f      	ldr	r7, [r1, #16]
 800b9d2:	2f00      	cmp	r7, #0
 800b9d4:	d0a9      	beq.n	800b92a <__sflush_r+0x1a>
 800b9d6:	0793      	lsls	r3, r2, #30
 800b9d8:	bf18      	it	ne
 800b9da:	2300      	movne	r3, #0
 800b9dc:	680e      	ldr	r6, [r1, #0]
 800b9de:	bf08      	it	eq
 800b9e0:	694b      	ldreq	r3, [r1, #20]
 800b9e2:	eba6 0807 	sub.w	r8, r6, r7
 800b9e6:	600f      	str	r7, [r1, #0]
 800b9e8:	608b      	str	r3, [r1, #8]
 800b9ea:	f1b8 0f00 	cmp.w	r8, #0
 800b9ee:	dd9c      	ble.n	800b92a <__sflush_r+0x1a>
 800b9f0:	4643      	mov	r3, r8
 800b9f2:	463a      	mov	r2, r7
 800b9f4:	4628      	mov	r0, r5
 800b9f6:	6a21      	ldr	r1, [r4, #32]
 800b9f8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b9fa:	47b0      	blx	r6
 800b9fc:	2800      	cmp	r0, #0
 800b9fe:	dc06      	bgt.n	800ba0e <__sflush_r+0xfe>
 800ba00:	89a3      	ldrh	r3, [r4, #12]
 800ba02:	f04f 30ff 	mov.w	r0, #4294967295
 800ba06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba0a:	81a3      	strh	r3, [r4, #12]
 800ba0c:	e78e      	b.n	800b92c <__sflush_r+0x1c>
 800ba0e:	4407      	add	r7, r0
 800ba10:	eba8 0800 	sub.w	r8, r8, r0
 800ba14:	e7e9      	b.n	800b9ea <__sflush_r+0xda>
 800ba16:	bf00      	nop
 800ba18:	20400001 	.word	0x20400001

0800ba1c <_fflush_r>:
 800ba1c:	b538      	push	{r3, r4, r5, lr}
 800ba1e:	690b      	ldr	r3, [r1, #16]
 800ba20:	4605      	mov	r5, r0
 800ba22:	460c      	mov	r4, r1
 800ba24:	b913      	cbnz	r3, 800ba2c <_fflush_r+0x10>
 800ba26:	2500      	movs	r5, #0
 800ba28:	4628      	mov	r0, r5
 800ba2a:	bd38      	pop	{r3, r4, r5, pc}
 800ba2c:	b118      	cbz	r0, 800ba36 <_fflush_r+0x1a>
 800ba2e:	6983      	ldr	r3, [r0, #24]
 800ba30:	b90b      	cbnz	r3, 800ba36 <_fflush_r+0x1a>
 800ba32:	f7ff fa4f 	bl	800aed4 <__sinit>
 800ba36:	4b14      	ldr	r3, [pc, #80]	; (800ba88 <_fflush_r+0x6c>)
 800ba38:	429c      	cmp	r4, r3
 800ba3a:	d11b      	bne.n	800ba74 <_fflush_r+0x58>
 800ba3c:	686c      	ldr	r4, [r5, #4]
 800ba3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d0ef      	beq.n	800ba26 <_fflush_r+0xa>
 800ba46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ba48:	07d0      	lsls	r0, r2, #31
 800ba4a:	d404      	bmi.n	800ba56 <_fflush_r+0x3a>
 800ba4c:	0599      	lsls	r1, r3, #22
 800ba4e:	d402      	bmi.n	800ba56 <_fflush_r+0x3a>
 800ba50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba52:	f7ff fadd 	bl	800b010 <__retarget_lock_acquire_recursive>
 800ba56:	4628      	mov	r0, r5
 800ba58:	4621      	mov	r1, r4
 800ba5a:	f7ff ff59 	bl	800b910 <__sflush_r>
 800ba5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba60:	4605      	mov	r5, r0
 800ba62:	07da      	lsls	r2, r3, #31
 800ba64:	d4e0      	bmi.n	800ba28 <_fflush_r+0xc>
 800ba66:	89a3      	ldrh	r3, [r4, #12]
 800ba68:	059b      	lsls	r3, r3, #22
 800ba6a:	d4dd      	bmi.n	800ba28 <_fflush_r+0xc>
 800ba6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba6e:	f7ff fad0 	bl	800b012 <__retarget_lock_release_recursive>
 800ba72:	e7d9      	b.n	800ba28 <_fflush_r+0xc>
 800ba74:	4b05      	ldr	r3, [pc, #20]	; (800ba8c <_fflush_r+0x70>)
 800ba76:	429c      	cmp	r4, r3
 800ba78:	d101      	bne.n	800ba7e <_fflush_r+0x62>
 800ba7a:	68ac      	ldr	r4, [r5, #8]
 800ba7c:	e7df      	b.n	800ba3e <_fflush_r+0x22>
 800ba7e:	4b04      	ldr	r3, [pc, #16]	; (800ba90 <_fflush_r+0x74>)
 800ba80:	429c      	cmp	r4, r3
 800ba82:	bf08      	it	eq
 800ba84:	68ec      	ldreq	r4, [r5, #12]
 800ba86:	e7da      	b.n	800ba3e <_fflush_r+0x22>
 800ba88:	0800bf18 	.word	0x0800bf18
 800ba8c:	0800bf38 	.word	0x0800bf38
 800ba90:	0800bef8 	.word	0x0800bef8

0800ba94 <_lseek_r>:
 800ba94:	b538      	push	{r3, r4, r5, lr}
 800ba96:	4604      	mov	r4, r0
 800ba98:	4608      	mov	r0, r1
 800ba9a:	4611      	mov	r1, r2
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	4d05      	ldr	r5, [pc, #20]	; (800bab4 <_lseek_r+0x20>)
 800baa0:	602a      	str	r2, [r5, #0]
 800baa2:	461a      	mov	r2, r3
 800baa4:	f7f6 f9fb 	bl	8001e9e <_lseek>
 800baa8:	1c43      	adds	r3, r0, #1
 800baaa:	d102      	bne.n	800bab2 <_lseek_r+0x1e>
 800baac:	682b      	ldr	r3, [r5, #0]
 800baae:	b103      	cbz	r3, 800bab2 <_lseek_r+0x1e>
 800bab0:	6023      	str	r3, [r4, #0]
 800bab2:	bd38      	pop	{r3, r4, r5, pc}
 800bab4:	2000159c 	.word	0x2000159c

0800bab8 <__swhatbuf_r>:
 800bab8:	b570      	push	{r4, r5, r6, lr}
 800baba:	460e      	mov	r6, r1
 800babc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bac0:	4614      	mov	r4, r2
 800bac2:	2900      	cmp	r1, #0
 800bac4:	461d      	mov	r5, r3
 800bac6:	b096      	sub	sp, #88	; 0x58
 800bac8:	da07      	bge.n	800bada <__swhatbuf_r+0x22>
 800baca:	2300      	movs	r3, #0
 800bacc:	602b      	str	r3, [r5, #0]
 800bace:	89b3      	ldrh	r3, [r6, #12]
 800bad0:	061a      	lsls	r2, r3, #24
 800bad2:	d410      	bmi.n	800baf6 <__swhatbuf_r+0x3e>
 800bad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bad8:	e00e      	b.n	800baf8 <__swhatbuf_r+0x40>
 800bada:	466a      	mov	r2, sp
 800badc:	f000 f8c8 	bl	800bc70 <_fstat_r>
 800bae0:	2800      	cmp	r0, #0
 800bae2:	dbf2      	blt.n	800baca <__swhatbuf_r+0x12>
 800bae4:	9a01      	ldr	r2, [sp, #4]
 800bae6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800baea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800baee:	425a      	negs	r2, r3
 800baf0:	415a      	adcs	r2, r3
 800baf2:	602a      	str	r2, [r5, #0]
 800baf4:	e7ee      	b.n	800bad4 <__swhatbuf_r+0x1c>
 800baf6:	2340      	movs	r3, #64	; 0x40
 800baf8:	2000      	movs	r0, #0
 800bafa:	6023      	str	r3, [r4, #0]
 800bafc:	b016      	add	sp, #88	; 0x58
 800bafe:	bd70      	pop	{r4, r5, r6, pc}

0800bb00 <__smakebuf_r>:
 800bb00:	898b      	ldrh	r3, [r1, #12]
 800bb02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb04:	079d      	lsls	r5, r3, #30
 800bb06:	4606      	mov	r6, r0
 800bb08:	460c      	mov	r4, r1
 800bb0a:	d507      	bpl.n	800bb1c <__smakebuf_r+0x1c>
 800bb0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb10:	6023      	str	r3, [r4, #0]
 800bb12:	6123      	str	r3, [r4, #16]
 800bb14:	2301      	movs	r3, #1
 800bb16:	6163      	str	r3, [r4, #20]
 800bb18:	b002      	add	sp, #8
 800bb1a:	bd70      	pop	{r4, r5, r6, pc}
 800bb1c:	466a      	mov	r2, sp
 800bb1e:	ab01      	add	r3, sp, #4
 800bb20:	f7ff ffca 	bl	800bab8 <__swhatbuf_r>
 800bb24:	9900      	ldr	r1, [sp, #0]
 800bb26:	4605      	mov	r5, r0
 800bb28:	4630      	mov	r0, r6
 800bb2a:	f7ff fa73 	bl	800b014 <_malloc_r>
 800bb2e:	b948      	cbnz	r0, 800bb44 <__smakebuf_r+0x44>
 800bb30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb34:	059a      	lsls	r2, r3, #22
 800bb36:	d4ef      	bmi.n	800bb18 <__smakebuf_r+0x18>
 800bb38:	f023 0303 	bic.w	r3, r3, #3
 800bb3c:	f043 0302 	orr.w	r3, r3, #2
 800bb40:	81a3      	strh	r3, [r4, #12]
 800bb42:	e7e3      	b.n	800bb0c <__smakebuf_r+0xc>
 800bb44:	4b0d      	ldr	r3, [pc, #52]	; (800bb7c <__smakebuf_r+0x7c>)
 800bb46:	62b3      	str	r3, [r6, #40]	; 0x28
 800bb48:	89a3      	ldrh	r3, [r4, #12]
 800bb4a:	6020      	str	r0, [r4, #0]
 800bb4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb50:	81a3      	strh	r3, [r4, #12]
 800bb52:	9b00      	ldr	r3, [sp, #0]
 800bb54:	6120      	str	r0, [r4, #16]
 800bb56:	6163      	str	r3, [r4, #20]
 800bb58:	9b01      	ldr	r3, [sp, #4]
 800bb5a:	b15b      	cbz	r3, 800bb74 <__smakebuf_r+0x74>
 800bb5c:	4630      	mov	r0, r6
 800bb5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb62:	f000 f897 	bl	800bc94 <_isatty_r>
 800bb66:	b128      	cbz	r0, 800bb74 <__smakebuf_r+0x74>
 800bb68:	89a3      	ldrh	r3, [r4, #12]
 800bb6a:	f023 0303 	bic.w	r3, r3, #3
 800bb6e:	f043 0301 	orr.w	r3, r3, #1
 800bb72:	81a3      	strh	r3, [r4, #12]
 800bb74:	89a0      	ldrh	r0, [r4, #12]
 800bb76:	4305      	orrs	r5, r0
 800bb78:	81a5      	strh	r5, [r4, #12]
 800bb7a:	e7cd      	b.n	800bb18 <__smakebuf_r+0x18>
 800bb7c:	0800ae6d 	.word	0x0800ae6d

0800bb80 <memchr>:
 800bb80:	4603      	mov	r3, r0
 800bb82:	b510      	push	{r4, lr}
 800bb84:	b2c9      	uxtb	r1, r1
 800bb86:	4402      	add	r2, r0
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	d101      	bne.n	800bb92 <memchr+0x12>
 800bb8e:	2000      	movs	r0, #0
 800bb90:	e003      	b.n	800bb9a <memchr+0x1a>
 800bb92:	7804      	ldrb	r4, [r0, #0]
 800bb94:	3301      	adds	r3, #1
 800bb96:	428c      	cmp	r4, r1
 800bb98:	d1f6      	bne.n	800bb88 <memchr+0x8>
 800bb9a:	bd10      	pop	{r4, pc}

0800bb9c <__malloc_lock>:
 800bb9c:	4801      	ldr	r0, [pc, #4]	; (800bba4 <__malloc_lock+0x8>)
 800bb9e:	f7ff ba37 	b.w	800b010 <__retarget_lock_acquire_recursive>
 800bba2:	bf00      	nop
 800bba4:	20001594 	.word	0x20001594

0800bba8 <__malloc_unlock>:
 800bba8:	4801      	ldr	r0, [pc, #4]	; (800bbb0 <__malloc_unlock+0x8>)
 800bbaa:	f7ff ba32 	b.w	800b012 <__retarget_lock_release_recursive>
 800bbae:	bf00      	nop
 800bbb0:	20001594 	.word	0x20001594

0800bbb4 <_free_r>:
 800bbb4:	b538      	push	{r3, r4, r5, lr}
 800bbb6:	4605      	mov	r5, r0
 800bbb8:	2900      	cmp	r1, #0
 800bbba:	d043      	beq.n	800bc44 <_free_r+0x90>
 800bbbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbc0:	1f0c      	subs	r4, r1, #4
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	bfb8      	it	lt
 800bbc6:	18e4      	addlt	r4, r4, r3
 800bbc8:	f7ff ffe8 	bl	800bb9c <__malloc_lock>
 800bbcc:	4a1e      	ldr	r2, [pc, #120]	; (800bc48 <_free_r+0x94>)
 800bbce:	6813      	ldr	r3, [r2, #0]
 800bbd0:	4610      	mov	r0, r2
 800bbd2:	b933      	cbnz	r3, 800bbe2 <_free_r+0x2e>
 800bbd4:	6063      	str	r3, [r4, #4]
 800bbd6:	6014      	str	r4, [r2, #0]
 800bbd8:	4628      	mov	r0, r5
 800bbda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbde:	f7ff bfe3 	b.w	800bba8 <__malloc_unlock>
 800bbe2:	42a3      	cmp	r3, r4
 800bbe4:	d90a      	bls.n	800bbfc <_free_r+0x48>
 800bbe6:	6821      	ldr	r1, [r4, #0]
 800bbe8:	1862      	adds	r2, r4, r1
 800bbea:	4293      	cmp	r3, r2
 800bbec:	bf01      	itttt	eq
 800bbee:	681a      	ldreq	r2, [r3, #0]
 800bbf0:	685b      	ldreq	r3, [r3, #4]
 800bbf2:	1852      	addeq	r2, r2, r1
 800bbf4:	6022      	streq	r2, [r4, #0]
 800bbf6:	6063      	str	r3, [r4, #4]
 800bbf8:	6004      	str	r4, [r0, #0]
 800bbfa:	e7ed      	b.n	800bbd8 <_free_r+0x24>
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	685b      	ldr	r3, [r3, #4]
 800bc00:	b10b      	cbz	r3, 800bc06 <_free_r+0x52>
 800bc02:	42a3      	cmp	r3, r4
 800bc04:	d9fa      	bls.n	800bbfc <_free_r+0x48>
 800bc06:	6811      	ldr	r1, [r2, #0]
 800bc08:	1850      	adds	r0, r2, r1
 800bc0a:	42a0      	cmp	r0, r4
 800bc0c:	d10b      	bne.n	800bc26 <_free_r+0x72>
 800bc0e:	6820      	ldr	r0, [r4, #0]
 800bc10:	4401      	add	r1, r0
 800bc12:	1850      	adds	r0, r2, r1
 800bc14:	4283      	cmp	r3, r0
 800bc16:	6011      	str	r1, [r2, #0]
 800bc18:	d1de      	bne.n	800bbd8 <_free_r+0x24>
 800bc1a:	6818      	ldr	r0, [r3, #0]
 800bc1c:	685b      	ldr	r3, [r3, #4]
 800bc1e:	4401      	add	r1, r0
 800bc20:	6011      	str	r1, [r2, #0]
 800bc22:	6053      	str	r3, [r2, #4]
 800bc24:	e7d8      	b.n	800bbd8 <_free_r+0x24>
 800bc26:	d902      	bls.n	800bc2e <_free_r+0x7a>
 800bc28:	230c      	movs	r3, #12
 800bc2a:	602b      	str	r3, [r5, #0]
 800bc2c:	e7d4      	b.n	800bbd8 <_free_r+0x24>
 800bc2e:	6820      	ldr	r0, [r4, #0]
 800bc30:	1821      	adds	r1, r4, r0
 800bc32:	428b      	cmp	r3, r1
 800bc34:	bf01      	itttt	eq
 800bc36:	6819      	ldreq	r1, [r3, #0]
 800bc38:	685b      	ldreq	r3, [r3, #4]
 800bc3a:	1809      	addeq	r1, r1, r0
 800bc3c:	6021      	streq	r1, [r4, #0]
 800bc3e:	6063      	str	r3, [r4, #4]
 800bc40:	6054      	str	r4, [r2, #4]
 800bc42:	e7c9      	b.n	800bbd8 <_free_r+0x24>
 800bc44:	bd38      	pop	{r3, r4, r5, pc}
 800bc46:	bf00      	nop
 800bc48:	20000490 	.word	0x20000490

0800bc4c <_read_r>:
 800bc4c:	b538      	push	{r3, r4, r5, lr}
 800bc4e:	4604      	mov	r4, r0
 800bc50:	4608      	mov	r0, r1
 800bc52:	4611      	mov	r1, r2
 800bc54:	2200      	movs	r2, #0
 800bc56:	4d05      	ldr	r5, [pc, #20]	; (800bc6c <_read_r+0x20>)
 800bc58:	602a      	str	r2, [r5, #0]
 800bc5a:	461a      	mov	r2, r3
 800bc5c:	f7f6 f8de 	bl	8001e1c <_read>
 800bc60:	1c43      	adds	r3, r0, #1
 800bc62:	d102      	bne.n	800bc6a <_read_r+0x1e>
 800bc64:	682b      	ldr	r3, [r5, #0]
 800bc66:	b103      	cbz	r3, 800bc6a <_read_r+0x1e>
 800bc68:	6023      	str	r3, [r4, #0]
 800bc6a:	bd38      	pop	{r3, r4, r5, pc}
 800bc6c:	2000159c 	.word	0x2000159c

0800bc70 <_fstat_r>:
 800bc70:	b538      	push	{r3, r4, r5, lr}
 800bc72:	2300      	movs	r3, #0
 800bc74:	4d06      	ldr	r5, [pc, #24]	; (800bc90 <_fstat_r+0x20>)
 800bc76:	4604      	mov	r4, r0
 800bc78:	4608      	mov	r0, r1
 800bc7a:	4611      	mov	r1, r2
 800bc7c:	602b      	str	r3, [r5, #0]
 800bc7e:	f7f6 f8f5 	bl	8001e6c <_fstat>
 800bc82:	1c43      	adds	r3, r0, #1
 800bc84:	d102      	bne.n	800bc8c <_fstat_r+0x1c>
 800bc86:	682b      	ldr	r3, [r5, #0]
 800bc88:	b103      	cbz	r3, 800bc8c <_fstat_r+0x1c>
 800bc8a:	6023      	str	r3, [r4, #0]
 800bc8c:	bd38      	pop	{r3, r4, r5, pc}
 800bc8e:	bf00      	nop
 800bc90:	2000159c 	.word	0x2000159c

0800bc94 <_isatty_r>:
 800bc94:	b538      	push	{r3, r4, r5, lr}
 800bc96:	2300      	movs	r3, #0
 800bc98:	4d05      	ldr	r5, [pc, #20]	; (800bcb0 <_isatty_r+0x1c>)
 800bc9a:	4604      	mov	r4, r0
 800bc9c:	4608      	mov	r0, r1
 800bc9e:	602b      	str	r3, [r5, #0]
 800bca0:	f7f6 f8f3 	bl	8001e8a <_isatty>
 800bca4:	1c43      	adds	r3, r0, #1
 800bca6:	d102      	bne.n	800bcae <_isatty_r+0x1a>
 800bca8:	682b      	ldr	r3, [r5, #0]
 800bcaa:	b103      	cbz	r3, 800bcae <_isatty_r+0x1a>
 800bcac:	6023      	str	r3, [r4, #0]
 800bcae:	bd38      	pop	{r3, r4, r5, pc}
 800bcb0:	2000159c 	.word	0x2000159c
 800bcb4:	00000000 	.word	0x00000000

0800bcb8 <floor>:
 800bcb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcbc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800bcc0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800bcc4:	2e13      	cmp	r6, #19
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	460b      	mov	r3, r1
 800bcca:	4607      	mov	r7, r0
 800bccc:	460c      	mov	r4, r1
 800bcce:	4605      	mov	r5, r0
 800bcd0:	dc34      	bgt.n	800bd3c <floor+0x84>
 800bcd2:	2e00      	cmp	r6, #0
 800bcd4:	da15      	bge.n	800bd02 <floor+0x4a>
 800bcd6:	a334      	add	r3, pc, #208	; (adr r3, 800bda8 <floor+0xf0>)
 800bcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcdc:	f7f4 fa46 	bl	800016c <__adddf3>
 800bce0:	2200      	movs	r2, #0
 800bce2:	2300      	movs	r3, #0
 800bce4:	f7f4 fc76 	bl	80005d4 <__aeabi_dcmpgt>
 800bce8:	b140      	cbz	r0, 800bcfc <floor+0x44>
 800bcea:	2c00      	cmp	r4, #0
 800bcec:	da59      	bge.n	800bda2 <floor+0xea>
 800bcee:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800bcf2:	ea57 0503 	orrs.w	r5, r7, r3
 800bcf6:	d001      	beq.n	800bcfc <floor+0x44>
 800bcf8:	2500      	movs	r5, #0
 800bcfa:	4c2d      	ldr	r4, [pc, #180]	; (800bdb0 <floor+0xf8>)
 800bcfc:	4623      	mov	r3, r4
 800bcfe:	462f      	mov	r7, r5
 800bd00:	e025      	b.n	800bd4e <floor+0x96>
 800bd02:	4a2c      	ldr	r2, [pc, #176]	; (800bdb4 <floor+0xfc>)
 800bd04:	fa42 f806 	asr.w	r8, r2, r6
 800bd08:	ea01 0208 	and.w	r2, r1, r8
 800bd0c:	4302      	orrs	r2, r0
 800bd0e:	d01e      	beq.n	800bd4e <floor+0x96>
 800bd10:	a325      	add	r3, pc, #148	; (adr r3, 800bda8 <floor+0xf0>)
 800bd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd16:	f7f4 fa29 	bl	800016c <__adddf3>
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	f7f4 fc59 	bl	80005d4 <__aeabi_dcmpgt>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	d0ea      	beq.n	800bcfc <floor+0x44>
 800bd26:	2c00      	cmp	r4, #0
 800bd28:	bfbe      	ittt	lt
 800bd2a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800bd2e:	fa43 f606 	asrlt.w	r6, r3, r6
 800bd32:	19a4      	addlt	r4, r4, r6
 800bd34:	2500      	movs	r5, #0
 800bd36:	ea24 0408 	bic.w	r4, r4, r8
 800bd3a:	e7df      	b.n	800bcfc <floor+0x44>
 800bd3c:	2e33      	cmp	r6, #51	; 0x33
 800bd3e:	dd0a      	ble.n	800bd56 <floor+0x9e>
 800bd40:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bd44:	d103      	bne.n	800bd4e <floor+0x96>
 800bd46:	f7f4 fa11 	bl	800016c <__adddf3>
 800bd4a:	4607      	mov	r7, r0
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	4638      	mov	r0, r7
 800bd50:	4619      	mov	r1, r3
 800bd52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd56:	f04f 32ff 	mov.w	r2, #4294967295
 800bd5a:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800bd5e:	fa22 f808 	lsr.w	r8, r2, r8
 800bd62:	ea18 0f00 	tst.w	r8, r0
 800bd66:	d0f2      	beq.n	800bd4e <floor+0x96>
 800bd68:	a30f      	add	r3, pc, #60	; (adr r3, 800bda8 <floor+0xf0>)
 800bd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd6e:	f7f4 f9fd 	bl	800016c <__adddf3>
 800bd72:	2200      	movs	r2, #0
 800bd74:	2300      	movs	r3, #0
 800bd76:	f7f4 fc2d 	bl	80005d4 <__aeabi_dcmpgt>
 800bd7a:	2800      	cmp	r0, #0
 800bd7c:	d0be      	beq.n	800bcfc <floor+0x44>
 800bd7e:	2c00      	cmp	r4, #0
 800bd80:	da02      	bge.n	800bd88 <floor+0xd0>
 800bd82:	2e14      	cmp	r6, #20
 800bd84:	d103      	bne.n	800bd8e <floor+0xd6>
 800bd86:	3401      	adds	r4, #1
 800bd88:	ea25 0508 	bic.w	r5, r5, r8
 800bd8c:	e7b6      	b.n	800bcfc <floor+0x44>
 800bd8e:	2301      	movs	r3, #1
 800bd90:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bd94:	fa03 f606 	lsl.w	r6, r3, r6
 800bd98:	4435      	add	r5, r6
 800bd9a:	42bd      	cmp	r5, r7
 800bd9c:	bf38      	it	cc
 800bd9e:	18e4      	addcc	r4, r4, r3
 800bda0:	e7f2      	b.n	800bd88 <floor+0xd0>
 800bda2:	2500      	movs	r5, #0
 800bda4:	462c      	mov	r4, r5
 800bda6:	e7a9      	b.n	800bcfc <floor+0x44>
 800bda8:	8800759c 	.word	0x8800759c
 800bdac:	7e37e43c 	.word	0x7e37e43c
 800bdb0:	bff00000 	.word	0xbff00000
 800bdb4:	000fffff 	.word	0x000fffff

0800bdb8 <_init>:
 800bdb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdba:	bf00      	nop
 800bdbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdbe:	bc08      	pop	{r3}
 800bdc0:	469e      	mov	lr, r3
 800bdc2:	4770      	bx	lr

0800bdc4 <_fini>:
 800bdc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdc6:	bf00      	nop
 800bdc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdca:	bc08      	pop	{r3}
 800bdcc:	469e      	mov	lr, r3
 800bdce:	4770      	bx	lr
