Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dlx
Version: S-2021.06-SP4
Date   : Sat Sep 16 22:34:50 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATA_PATH/FETCH/PC/FF_15/Q_reg
              (rising edge-triggered flip-flop)
  Endpoint: ADDRESS_IRAM_port[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dlx                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DATA_PATH/FETCH/PC/FF_15/Q_reg/CK (DFFR_X1)             0.00       0.00 r
  DATA_PATH/FETCH/PC/FF_15/Q_reg/Q (DFFR_X1)              0.13       0.13 r
  DATA_PATH/FETCH/PC/FF_15/Q (FD_337)                     0.00       0.13 r
  DATA_PATH/FETCH/PC/data_out[15] (register_generic_nbits32_0)
                                                          0.00       0.13 r
  DATA_PATH/FETCH/ADDRESS_IRAM[15] (fetchUnit_nbits32)
                                                          0.00       0.13 r
  DATA_PATH/ADDRESS_IRAM[15] (datapath_nbits32)           0.00       0.13 r
  ADDRESS_IRAM_port[15] (out)                             0.00       0.13 r
  data arrival time                                                  0.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
