{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "onchip_flash.qsys onchip_flash.BAK.qsys " "Backing up file \"onchip_flash.qsys\" to \"onchip_flash.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1729203407410 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "onchip_flash/synthesis/onchip_flash.vhd onchip_flash.BAK.vhd " "Backing up file \"onchip_flash/synthesis/onchip_flash.vhd\" to \"onchip_flash.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1729203407419 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_onchip_flash onchip_flash.qsys " "Started upgrading IP component altera_onchip_flash with file \"onchip_flash.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1729203407419 ""}
{ "Info" "" "" "2024.10.17.15:16:54 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.10.17.15:16:54 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1729203414535 ""}
{ "Info" "" "" "2024.10.17.15:16:54 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.10.17.15:16:54 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1729203414547 ""}
{ "Info" "onchip_flash_generation.rpt" "" "2024.10.17.15:17:01 Info: Saving generation log to C:/Source/MAX10_8052/onchip_flash" {  } {  } 0 0 "2024.10.17.15:17:01 Info: Saving generation log to C:/Source/MAX10_8052/onchip_flash" 0 0 "Shell" 0 -1 1729203421568 ""}
{ "Info" "" "" "2024.10.17.15:17:01 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.10.17.15:17:01 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1729203421569 ""}
{ "Info" "" "" "2024.10.17.15:17:01 Info: qsys-generate C:\\Source\\MAX10_8052\\onchip_flash.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\\Source\\MAX10_8052\\onchip_flash\\simulation --family=\"MAX 10\" --part=10M50DAF484C7G" {  } {  } 0 0 "2024.10.17.15:17:01 Info: qsys-generate C:\\Source\\MAX10_8052\\onchip_flash.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\\Source\\MAX10_8052\\onchip_flash\\simulation --family=\"MAX 10\" --part=10M50DAF484C7G" 0 0 "Shell" 0 -1 1729203421575 ""}
{ "Info" "onchip_flash.qsys" "" "2024.10.17.15:17:01 Info: Loading MAX10_8052" {  } {  } 0 0 "2024.10.17.15:17:01 Info: Loading MAX10_8052" 0 0 "Shell" 0 -1 1729203421624 ""}
{ "Info" "" "" "2024.10.17.15:17:02 Info: Reading input file" {  } {  } 0 0 "2024.10.17.15:17:02 Info: Reading input file" 0 0 "Shell" 0 -1 1729203422684 ""}
{ "Info" "" "" "2024.10.17.15:17:02 Info: Adding onchip_flash_0 \[altera_onchip_flash 23.1\]" {  } {  } 0 0 "2024.10.17.15:17:02 Info: Adding onchip_flash_0 \[altera_onchip_flash 23.1\]" 0 0 "Shell" 0 -1 1729203422686 ""}
{ "Info" "" "" "2024.10.17.15:17:02 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2024.10.17.15:17:02 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1729203422686 ""}
{ "Info" "" "" "2024.10.17.15:17:02 Info: Building connections" {  } {  } 0 0 "2024.10.17.15:17:02 Info: Building connections" 0 0 "Shell" 0 -1 1729203422688 ""}
{ "Info" "" "" "2024.10.17.15:17:02 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.17.15:17:02 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1729203422688 ""}
{ "Info" "" "" "2024.10.17.15:17:02 Info: Validating" {  } {  } 0 0 "2024.10.17.15:17:02 Info: Validating" 0 0 "Shell" 0 -1 1729203422689 ""}
{ "Info" "" "" "2024.10.17.15:17:02 Info: Done reading input file" {  } {  } 0 0 "2024.10.17.15:17:02 Info: Done reading input file" 0 0 "Shell" 0 -1 1729203422744 ""}
{ "Info" "" "" "2024.10.17.15:17:04 Info: onchip_flash: Generating onchip_flash \"onchip_flash\" for SIM_VHDL" {  } {  } 0 0 "2024.10.17.15:17:04 Info: onchip_flash: Generating onchip_flash \"onchip_flash\" for SIM_VHDL" 0 0 "Shell" 0 -1 1729203424077 ""}
{ "Info" "" "" "2024.10.17.15:17:06 Info: onchip_flash_0: \"onchip_flash\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 0 "2024.10.17.15:17:06 Info: onchip_flash_0: \"onchip_flash\" instantiated altera_onchip_flash \"onchip_flash_0\"" 0 0 "Shell" 0 -1 1729203426473 ""}
{ "Info" "" "" "2024.10.17.15:17:06 Info: onchip_flash: Done \"onchip_flash\" with 2 modules, 5 files" {  } {  } 0 0 "2024.10.17.15:17:06 Info: onchip_flash: Done \"onchip_flash\" with 2 modules, 5 files" 0 0 "Shell" 0 -1 1729203426477 ""}
{ "Info" "" "" "2024.10.17.15:17:06 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.17.15:17:06 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1729203426498 ""}
{ "Info" "" "" "2024.10.17.15:17:06 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.10.17.15:17:06 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1729203426498 ""}
{ "Info" "" "" "2024.10.17.15:17:06 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.10.17.15:17:06 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1729203426498 ""}
{ "Info" " --use-relative-paths=true" "" "2024.10.17.15:17:06 Info: sim-script-gen --spd=C:\\Source\\MAX10_8052\\onchip_flash\\onchip_flash.spd --output-directory=C:/Source/MAX10_8052/onchip_flash/simulation" {  } {  } 0 0 "2024.10.17.15:17:06 Info: sim-script-gen --spd=C:\\Source\\MAX10_8052\\onchip_flash\\onchip_flash.spd --output-directory=C:/Source/MAX10_8052/onchip_flash/simulation" 0 0 "Shell" 0 -1 1729203426499 ""}
{ "Info" " --use-relative-paths=true" "" "2024.10.17.15:17:06 Info: Doing: ip-make-simscript --spd=C:\\Source\\MAX10_8052\\onchip_flash\\onchip_flash.spd --output-directory=C:/Source/MAX10_8052/onchip_flash/simulation" {  } {  } 0 0 "2024.10.17.15:17:06 Info: Doing: ip-make-simscript --spd=C:\\Source\\MAX10_8052\\onchip_flash\\onchip_flash.spd --output-directory=C:/Source/MAX10_8052/onchip_flash/simulation" 0 0 "Shell" 0 -1 1729203426504 ""}
{ "Info" " directory:" "" "2024.10.17.15:17:07 Info: Generating the following file(s) for RIVIERA simulator in C:/Source/MAX10_8052/onchip_flash/simulation" {  } {  } 0 0 "2024.10.17.15:17:07 Info: Generating the following file(s) for RIVIERA simulator in C:/Source/MAX10_8052/onchip_flash/simulation" 0 0 "Shell" 0 -1 1729203427411 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.10.17.15:17:07 Info:     aldec" {  } {  } 0 0 "2024.10.17.15:17:07 Info:     aldec" 0 0 "Shell" 0 -1 1729203427413 ""}
{ "Info" " directory:" "" "2024.10.17.15:17:07 Info: Generating the following file(s) for MODELSIM simulator in C:/Source/MAX10_8052/onchip_flash/simulation" {  } {  } 0 0 "2024.10.17.15:17:07 Info: Generating the following file(s) for MODELSIM simulator in C:/Source/MAX10_8052/onchip_flash/simulation" 0 0 "Shell" 0 -1 1729203427416 ""}
{ "Info" "msim_setup.tcl" "" "2024.10.17.15:17:07 Info:     mentor" {  } {  } 0 0 "2024.10.17.15:17:07 Info:     mentor" 0 0 "Shell" 0 -1 1729203427418 ""}
{ "Info" "." "" "2024.10.17.15:17:07 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Source/MAX10_8052/onchip_flash/simulation" {  } {  } 0 0 "2024.10.17.15:17:07 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Source/MAX10_8052/onchip_flash/simulation" 0 0 "Shell" 0 -1 1729203427419 ""}
{ "Info" "" "" "2024.10.17.15:17:07 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.10.17.15:17:07 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1729203427419 ""}
{ "Info" "" "" "2024.10.17.15:17:07 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.10.17.15:17:07 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1729203427419 ""}
{ "Info" "" "" "2024.10.17.15:17:07 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.10.17.15:17:07 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1729203427419 ""}
{ "Info" "" "" "2024.10.17.15:17:07 Info: qsys-generate C:\\Source\\MAX10_8052\\onchip_flash.qsys --block-symbol-file --output-directory=C:\\Source\\MAX10_8052\\onchip_flash --family=\"MAX 10\" --part=10M50DAF484C7G" {  } {  } 0 0 "2024.10.17.15:17:07 Info: qsys-generate C:\\Source\\MAX10_8052\\onchip_flash.qsys --block-symbol-file --output-directory=C:\\Source\\MAX10_8052\\onchip_flash --family=\"MAX 10\" --part=10M50DAF484C7G" 0 0 "Shell" 0 -1 1729203427420 ""}
{ "Info" "onchip_flash.qsys" "" "2024.10.17.15:17:07 Info: Loading MAX10_8052" {  } {  } 0 0 "2024.10.17.15:17:07 Info: Loading MAX10_8052" 0 0 "Shell" 0 -1 1729203427423 ""}
{ "Info" "" "" "2024.10.17.15:17:08 Info: Reading input file" {  } {  } 0 0 "2024.10.17.15:17:08 Info: Reading input file" 0 0 "Shell" 0 -1 1729203428514 ""}
{ "Info" "" "" "2024.10.17.15:17:08 Info: Adding onchip_flash_0 \[altera_onchip_flash 23.1\]" {  } {  } 0 0 "2024.10.17.15:17:08 Info: Adding onchip_flash_0 \[altera_onchip_flash 23.1\]" 0 0 "Shell" 0 -1 1729203428515 ""}
{ "Info" "" "" "2024.10.17.15:17:08 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2024.10.17.15:17:08 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1729203428516 ""}
{ "Info" "" "" "2024.10.17.15:17:08 Info: Building connections" {  } {  } 0 0 "2024.10.17.15:17:08 Info: Building connections" 0 0 "Shell" 0 -1 1729203428517 ""}
{ "Info" "" "" "2024.10.17.15:17:08 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.17.15:17:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1729203428518 ""}
{ "Info" "" "" "2024.10.17.15:17:08 Info: Validating" {  } {  } 0 0 "2024.10.17.15:17:08 Info: Validating" 0 0 "Shell" 0 -1 1729203428518 ""}
{ "Info" "" "" "2024.10.17.15:17:08 Info: Done reading input file" {  } {  } 0 0 "2024.10.17.15:17:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1729203428555 ""}
{ "Info" "" "" "2024.10.17.15:17:10 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.17.15:17:10 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1729203430224 ""}
{ "Info" "" "" "2024.10.17.15:17:10 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.10.17.15:17:10 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1729203430224 ""}
{ "Info" "" "" "2024.10.17.15:17:10 Info:" {  } {  } 0 0 "2024.10.17.15:17:10 Info:" 0 0 "Shell" 0 -1 1729203430224 ""}
{ "Info" "" "" "2024.10.17.15:17:10 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.10.17.15:17:10 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1729203430224 ""}
{ "Info" "" "" "2024.10.17.15:17:10 Info: qsys-generate C:\\Source\\MAX10_8052\\onchip_flash.qsys --synthesis=VHDL --output-directory=C:\\Source\\MAX10_8052\\onchip_flash\\synthesis --family=\"MAX 10\" --part=10M50DAF484C7G" {  } {  } 0 0 "2024.10.17.15:17:10 Info: qsys-generate C:\\Source\\MAX10_8052\\onchip_flash.qsys --synthesis=VHDL --output-directory=C:\\Source\\MAX10_8052\\onchip_flash\\synthesis --family=\"MAX 10\" --part=10M50DAF484C7G" 0 0 "Shell" 0 -1 1729203430225 ""}
{ "Info" "onchip_flash.qsys" "" "2024.10.17.15:17:10 Info: Loading MAX10_8052" {  } {  } 0 0 "2024.10.17.15:17:10 Info: Loading MAX10_8052" 0 0 "Shell" 0 -1 1729203430228 ""}
{ "Info" "" "" "2024.10.17.15:17:11 Info: Reading input file" {  } {  } 0 0 "2024.10.17.15:17:11 Info: Reading input file" 0 0 "Shell" 0 -1 1729203431303 ""}
{ "Info" "" "" "2024.10.17.15:17:11 Info: Adding onchip_flash_0 \[altera_onchip_flash 23.1\]" {  } {  } 0 0 "2024.10.17.15:17:11 Info: Adding onchip_flash_0 \[altera_onchip_flash 23.1\]" 0 0 "Shell" 0 -1 1729203431306 ""}
{ "Info" "" "" "2024.10.17.15:17:11 Info: Parameterizing module onchip_flash_0" {  } {  } 0 0 "2024.10.17.15:17:11 Info: Parameterizing module onchip_flash_0" 0 0 "Shell" 0 -1 1729203431307 ""}
{ "Info" "" "" "2024.10.17.15:17:11 Info: Building connections" {  } {  } 0 0 "2024.10.17.15:17:11 Info: Building connections" 0 0 "Shell" 0 -1 1729203431307 ""}
{ "Info" "" "" "2024.10.17.15:17:11 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.17.15:17:11 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1729203431308 ""}
{ "Info" "" "" "2024.10.17.15:17:11 Info: Validating" {  } {  } 0 0 "2024.10.17.15:17:11 Info: Validating" 0 0 "Shell" 0 -1 1729203431309 ""}
{ "Info" "" "" "2024.10.17.15:17:11 Info: Done reading input file" {  } {  } 0 0 "2024.10.17.15:17:11 Info: Done reading input file" 0 0 "Shell" 0 -1 1729203431342 ""}
{ "Info" "" "" "2024.10.17.15:17:12 Info: onchip_flash: Generating onchip_flash \"onchip_flash\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.10.17.15:17:12 Info: onchip_flash: Generating onchip_flash \"onchip_flash\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1729203432580 ""}
{ "Info" "" "" "2024.10.17.15:17:14 Info: onchip_flash_0: Generating top-level entity altera_onchip_flash" {  } {  } 0 0 "2024.10.17.15:17:14 Info: onchip_flash_0: Generating top-level entity altera_onchip_flash" 0 0 "Shell" 0 -1 1729203434824 ""}
{ "Info" "" "" "2024.10.17.15:17:14 Info: onchip_flash_0: \"onchip_flash\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 0 "2024.10.17.15:17:14 Info: onchip_flash_0: \"onchip_flash\" instantiated altera_onchip_flash \"onchip_flash_0\"" 0 0 "Shell" 0 -1 1729203434852 ""}
{ "Info" "" "" "2024.10.17.15:17:14 Info: onchip_flash: Done \"onchip_flash\" with 2 modules, 7 files" {  } {  } 0 0 "2024.10.17.15:17:14 Info: onchip_flash: Done \"onchip_flash\" with 2 modules, 7 files" 0 0 "Shell" 0 -1 1729203434855 ""}
{ "Info" "" "" "2024.10.17.15:17:14 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.17.15:17:14 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1729203434911 ""}
{ "Info" "" "" "2024.10.17.15:17:14 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.10.17.15:17:14 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1729203434911 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "CV_PLL.vhd CV_PLL.BAK.vhd " "Backing up file \"CV_PLL.vhd\" to \"CV_PLL.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1729203434962 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL CV_PLL.vhd " "Started upgrading IP component ALTPLL with file \"CV_PLL.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1729203434963 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_onchip_flash onchip_flash.qsys " "Completed upgrading IP component altera_onchip_flash with file \"onchip_flash.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1729203436536 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL CV_PLL.vhd " "Completed upgrading IP component ALTPLL with file \"CV_PLL.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1729203436536 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1729203437611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729203437611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 15:17:17 2024 " "Processing ended: Thu Oct 17 15:17:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729203437611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729203437611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729203437611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1729203437611 ""}
