
DMX_fader_6_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  000003a6  0000043a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003d  00800102  00800102  0000043c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000043c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000046c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d0  00000000  00000000  000004a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000c83  00000000  00000000  00000578  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000094a  00000000  00000000  000011fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000080b  00000000  00000000  00001b45  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000194  00000000  00000000  00002350  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000054f  00000000  00000000  000024e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003b8  00000000  00000000  00002a33  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000090  00000000  00000000  00002deb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 db 00 	jmp	0x1b6	; 0x1b6 <__vector_20>
  54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 28 01 	jmp	0x250	; 0x250 <__vector_24>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d4 e0       	ldi	r29, 0x04	; 4
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 ea       	ldi	r30, 0xA6	; 166
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 30       	cpi	r26, 0x02	; 2
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a2 e0       	ldi	r26, 0x02	; 2
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 33       	cpi	r26, 0x3F	; 63
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 b9 00 	call	0x172	; 0x172 <main>
  9e:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <leds_and_buttons_init>:
volatile uint8_t counter = 1;

void leds_and_buttons_init()
{
	//leds
	DDRC |= (1<<BUT0_LED);
  a6:	38 9a       	sbi	0x07, 0	; 7
	DDRD |= (1<<BUT1_LED) | (1<<BUT2_LED);
  a8:	8a b1       	in	r24, 0x0a	; 10
  aa:	84 61       	ori	r24, 0x14	; 20
  ac:	8a b9       	out	0x0a, r24	; 10
	
	PORTC &= ~(1<<BUT0_LED);
  ae:	40 98       	cbi	0x08, 0	; 8
	PORTD &= ~((1<<BUT1_LED) | (1<<BUT2_LED));
  b0:	8b b1       	in	r24, 0x0b	; 11
  b2:	8b 7e       	andi	r24, 0xEB	; 235
  b4:	8b b9       	out	0x0b, r24	; 11
	//PORTC |= (1<<BUT0_LED);
	//PORTD |= (1<<BUT1_LED) | (1<<BUT2_LED);
	
	//buttons
	DDRD &= ~((1<<BUT1) | (1<<BUT2));
  b6:	8a b1       	in	r24, 0x0a	; 10
  b8:	86 7f       	andi	r24, 0xF6	; 246
  ba:	8a b9       	out	0x0a, r24	; 10
	DDRB &= ~(1<<BUT0);
  bc:	22 98       	cbi	0x04, 2	; 4
	//pullup
	PORTD |= (1<<BUT1) | (1<<BUT2);
  be:	8b b1       	in	r24, 0x0b	; 11
  c0:	89 60       	ori	r24, 0x09	; 9
  c2:	8b b9       	out	0x0b, r24	; 11
	PORTB |= (1<<BUT0);
  c4:	2a 9a       	sbi	0x05, 2	; 5
  c6:	08 95       	ret

000000c8 <adc_init>:
}

void adc_init()
{
	DDRC &= ~((1<<PC1) | (1<<PC2) | (1<<PC3));
  c8:	87 b1       	in	r24, 0x07	; 7
  ca:	81 7f       	andi	r24, 0xF1	; 241
  cc:	87 b9       	out	0x07, r24	; 7
	//PORTC |= (1<<PC1) | (1<<PC2) | (1<<PC3);
	//ADC1, AREF, left adjust 
	ADMUX = counter | (1<<ADLAR);		
  ce:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
  d2:	80 62       	ori	r24, 0x20	; 32
  d4:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	//enable, start conversion, interrupt enable, XTAL divide by 128 => 16Mhz/128 = 125 KHz
	ADCSRA |= (1<<ADEN) | (1<<ADSC) | (1<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
  d8:	ea e7       	ldi	r30, 0x7A	; 122
  da:	f0 e0       	ldi	r31, 0x00	; 0
  dc:	80 81       	ld	r24, Z
  de:	8f 6c       	ori	r24, 0xCF	; 207
  e0:	80 83       	st	Z, r24
																						
	sei();
  e2:	78 94       	sei
  e4:	08 95       	ret

000000e6 <__vector_21>:
}


ISR(ADC_vect)
{
  e6:	1f 92       	push	r1
  e8:	0f 92       	push	r0
  ea:	0f b6       	in	r0, 0x3f	; 63
  ec:	0f 92       	push	r0
  ee:	11 24       	eor	r1, r1
  f0:	8f 93       	push	r24
  f2:	ef 93       	push	r30
  f4:	ff 93       	push	r31
	DmxField[counter - 1] = ADCH;
  f6:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <__data_start>
  fa:	f0 e0       	ldi	r31, 0x00	; 0
  fc:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 100:	e7 5f       	subi	r30, 0xF7	; 247
 102:	fe 4f       	sbci	r31, 0xFE	; 254
 104:	80 83       	st	Z, r24
	
	if (PINB & (1<<BUT0))
 106:	1a 9b       	sbis	0x03, 2	; 3
 108:	05 c0       	rjmp	.+10     	; 0x114 <__vector_21+0x2e>
	{
		PORTC |= (1<<BUT0_LED);
 10a:	40 9a       	sbi	0x08, 0	; 8
		DmxField[0] = 255;
 10c:	8f ef       	ldi	r24, 0xFF	; 255
 10e:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <DmxField>
 112:	01 c0       	rjmp	.+2      	; 0x116 <__vector_21+0x30>
	}
	else
	{
		PORTC &= ~(1<<BUT0_LED);
 114:	40 98       	cbi	0x08, 0	; 8
	}
	
	if (PIND & (1<<BUT1))
 116:	48 9b       	sbis	0x09, 0	; 9
 118:	05 c0       	rjmp	.+10     	; 0x124 <__vector_21+0x3e>
	{
		PORTD |= (1<<BUT1_LED);
 11a:	5a 9a       	sbi	0x0b, 2	; 11
		DmxField[1] = 255;
 11c:	8f ef       	ldi	r24, 0xFF	; 255
 11e:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <DmxField+0x1>
 122:	01 c0       	rjmp	.+2      	; 0x126 <__vector_21+0x40>
	}
	else
	{
		PORTD &= ~(1<<BUT1_LED);
 124:	5a 98       	cbi	0x0b, 2	; 11
	}
	
	if (PIND & (1<<BUT2))
 126:	4b 9b       	sbis	0x09, 3	; 9
 128:	05 c0       	rjmp	.+10     	; 0x134 <__vector_21+0x4e>
	{
		PORTD |= (1<<BUT2_LED);
 12a:	5c 9a       	sbi	0x0b, 4	; 11
		DmxField[2] = 255;
 12c:	8f ef       	ldi	r24, 0xFF	; 255
 12e:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <DmxField+0x2>
 132:	01 c0       	rjmp	.+2      	; 0x136 <__vector_21+0x50>
	} 
	else
	{
		PORTD &= ~(1<<BUT2_LED);
 134:	5c 98       	cbi	0x0b, 4	; 11
			PORTD &= ~(1<<BUT2_LED);
		}
	}
	*/
	
	counter++;
 136:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 13a:	8f 5f       	subi	r24, 0xFF	; 255
 13c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
	
	if (counter > 3)
 140:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 144:	84 30       	cpi	r24, 0x04	; 4
 146:	18 f0       	brcs	.+6      	; 0x14e <__vector_21+0x68>
	{
		counter = 1;
 148:	81 e0       	ldi	r24, 0x01	; 1
 14a:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		//TWI_update_buffer(DmxField, DMX_LENGTH);
	}
	//choose next channel
	ADMUX = counter | (1<<ADLAR);
 14e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 152:	80 62       	ori	r24, 0x20	; 32
 154:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	
	//start new conversion
	ADCSRA |= (1<<ADSC);
 158:	ea e7       	ldi	r30, 0x7A	; 122
 15a:	f0 e0       	ldi	r31, 0x00	; 0
 15c:	80 81       	ld	r24, Z
 15e:	80 64       	ori	r24, 0x40	; 64
 160:	80 83       	st	Z, r24
 162:	ff 91       	pop	r31
 164:	ef 91       	pop	r30
 166:	8f 91       	pop	r24
 168:	0f 90       	pop	r0
 16a:	0f be       	out	0x3f, r0	; 63
 16c:	0f 90       	pop	r0
 16e:	1f 90       	pop	r1
 170:	18 95       	reti

00000172 <main>:
	msg[2] = 3;
	// Initialise TWI module for slave operation. Include address and/or enable General Call.
	TWI_Slave_Initialise( (unsigned char)((TWI_slaveAddress<<TWI_ADR_BITS) ));
	TWI_Start_Transceiver_With_Data(msg, msgLength);*/
	
	init_dmx();
 172:	0e 94 c1 00 	call	0x182	; 0x182 <init_dmx>
	leds_and_buttons_init();
 176:	0e 94 53 00 	call	0xa6	; 0xa6 <leds_and_buttons_init>
	adc_init();
 17a:	0e 94 64 00 	call	0xc8	; 0xc8 <adc_init>
	
	msg[0] = (TWI_slaveAddress<<TWI_ADR_BITS) | (FALSE<<TWI_READ_BIT);
	msg[1] = 0xAA;
	TWI_Start_Read_Write(msg, msgLength);*/
	
	sei();
 17e:	78 94       	sei
 180:	ff cf       	rjmp	.-2      	; 0x180 <main+0xe>

00000182 <init_dmx>:

enum {BREAK, STARTB, DATA};

void init_dmx()
{
	UCSR0B = (1 << TXEN0) | (1 << TXCIE0); // Turn on the transmission circuitry, transmit complete interrupt
 182:	88 e4       	ldi	r24, 0x48	; 72
 184:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	UCSR0C =  (3 << UCSZ00 ) | (1 << USBS0 ); // Use 8- bit character sizes - URSEL bit set to select the UCRSC register 2 stop bits
 188:	8e e0       	ldi	r24, 0x0E	; 14
 18a:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
	UBRR0H = ( BAUD_PRESCALE >> 8); // Load upper 8- bits of the baud rate value into the high byte of the UBRR register
 18e:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	UBRR0L = BAUD_PRESCALE ; // Load lower 8- bits of the baud rate value into the low byte of the UBRR register
 192:	83 e0       	ldi	r24, 0x03	; 3
 194:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	UDR0    = 0;							//start USART
 198:	10 92 c6 00 	sts	0x00C6, r1	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>

	//fill array with zeros
	for (int i = 0; i < DMX_LENGTH; i++)
 19c:	80 e0       	ldi	r24, 0x00	; 0
 19e:	90 e0       	ldi	r25, 0x00	; 0
	{
		DmxField[i] = 0;
 1a0:	fc 01       	movw	r30, r24
 1a2:	e6 5f       	subi	r30, 0xF6	; 246
 1a4:	fe 4f       	sbci	r31, 0xFE	; 254
 1a6:	10 82       	st	Z, r1
	UBRR0H = ( BAUD_PRESCALE >> 8); // Load upper 8- bits of the baud rate value into the high byte of the UBRR register
	UBRR0L = BAUD_PRESCALE ; // Load lower 8- bits of the baud rate value into the low byte of the UBRR register
	UDR0    = 0;							//start USART

	//fill array with zeros
	for (int i = 0; i < DMX_LENGTH; i++)
 1a8:	01 96       	adiw	r24, 0x01	; 1
 1aa:	82 33       	cpi	r24, 0x32	; 50
 1ac:	91 05       	cpc	r25, r1
 1ae:	c1 f7       	brne	.-16     	; 0x1a0 <init_dmx+0x1e>
	{
		DmxField[i] = 0;
	}
	
	//Data
	gDmxState= BREAK;					//start with break
 1b0:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <gDmxState>
 1b4:	08 95       	ret

000001b6 <__vector_20>:
}

ISR(USART_TX_vect)
{
 1b6:	1f 92       	push	r1
 1b8:	0f 92       	push	r0
 1ba:	0f b6       	in	r0, 0x3f	; 63
 1bc:	0f 92       	push	r0
 1be:	11 24       	eor	r1, r1
 1c0:	2f 93       	push	r18
 1c2:	3f 93       	push	r19
 1c4:	8f 93       	push	r24
 1c6:	9f 93       	push	r25
 1c8:	ef 93       	push	r30
 1ca:	ff 93       	push	r31
	uint8_t DmxState= gDmxState;
 1cc:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <gDmxState>

	if (DmxState == BREAK)
 1d0:	81 11       	cpse	r24, r1
 1d2:	0b c0       	rjmp	.+22     	; 0x1ea <__vector_20+0x34>
	{
		UBRR0H  = 0;
 1d4:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
		UBRR0L  = (F_OSC/1600);					//90.9kbaud with 8MHz clock
 1d8:	8a e0       	ldi	r24, 0x0A	; 10
 1da:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
		UDR0    = 0;								//send break ( ca 121 us)
 1de:	10 92 c6 00 	sts	0x00C6, r1	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
		gDmxState= STARTB;
 1e2:	81 e0       	ldi	r24, 0x01	; 1
 1e4:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <gDmxState>
 1e8:	28 c0       	rjmp	.+80     	; 0x23a <__vector_20+0x84>
	}
	else if (DmxState == STARTB)
 1ea:	81 30       	cpi	r24, 0x01	; 1
 1ec:	79 f4       	brne	.+30     	; 0x20c <__vector_20+0x56>
	{
		UBRR0H  = 0;
 1ee:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
		UBRR0L  = ((F_OSC/4000)-1);				//250kbaud
 1f2:	83 e0       	ldi	r24, 0x03	; 3
 1f4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
		UDR0    = 0;								//send start byte
 1f8:	10 92 c6 00 	sts	0x00C6, r1	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
		gDmxState= DATA;
 1fc:	82 e0       	ldi	r24, 0x02	; 2
 1fe:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <gDmxState>
		gCurDmxCh= 0;
 202:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <gCurDmxCh+0x1>
 206:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <gCurDmxCh>
 20a:	17 c0       	rjmp	.+46     	; 0x23a <__vector_20+0x84>
		//no need to wait for MAB, long enough from just executing code
	}
	else
	{
		//_delay_us(IBG);
		uint16_t CurDmxCh= gCurDmxCh;
 20c:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <gCurDmxCh>
 210:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <gCurDmxCh+0x1>
		UDR0 = DmxField[CurDmxCh++];				//send data
 214:	9c 01       	movw	r18, r24
 216:	2f 5f       	subi	r18, 0xFF	; 255
 218:	3f 4f       	sbci	r19, 0xFF	; 255
 21a:	fc 01       	movw	r30, r24
 21c:	e6 5f       	subi	r30, 0xF6	; 246
 21e:	fe 4f       	sbci	r31, 0xFE	; 254
 220:	80 81       	ld	r24, Z
 222:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
		if (CurDmxCh == DMX_LENGTH) 
 226:	22 33       	cpi	r18, 0x32	; 50
 228:	31 05       	cpc	r19, r1
 22a:	19 f4       	brne	.+6      	; 0x232 <__vector_20+0x7c>
			gDmxState= BREAK; //new break if all ch sent
 22c:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <gDmxState>
 230:	04 c0       	rjmp	.+8      	; 0x23a <__vector_20+0x84>
		else 
			gCurDmxCh= CurDmxCh;
 232:	30 93 3d 01 	sts	0x013D, r19	; 0x80013d <gCurDmxCh+0x1>
 236:	20 93 3c 01 	sts	0x013C, r18	; 0x80013c <gCurDmxCh>
	}
 23a:	ff 91       	pop	r31
 23c:	ef 91       	pop	r30
 23e:	9f 91       	pop	r25
 240:	8f 91       	pop	r24
 242:	3f 91       	pop	r19
 244:	2f 91       	pop	r18
 246:	0f 90       	pop	r0
 248:	0f be       	out	0x3f, r0	; 63
 24a:	0f 90       	pop	r0
 24c:	1f 90       	pop	r1
 24e:	18 95       	reti

00000250 <__vector_24>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 250:	1f 92       	push	r1
 252:	0f 92       	push	r0
 254:	0f b6       	in	r0, 0x3f	; 63
 256:	0f 92       	push	r0
 258:	11 24       	eor	r1, r1
 25a:	8f 93       	push	r24
 25c:	9f 93       	push	r25
 25e:	ef 93       	push	r30
 260:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 262:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 266:	80 39       	cpi	r24, 0x90	; 144
 268:	09 f4       	brne	.+2      	; 0x26c <__vector_24+0x1c>
 26a:	63 c0       	rjmp	.+198    	; 0x332 <__vector_24+0xe2>
 26c:	90 f4       	brcc	.+36     	; 0x292 <__vector_24+0x42>
 26e:	80 37       	cpi	r24, 0x70	; 112
 270:	09 f4       	brne	.+2      	; 0x274 <__vector_24+0x24>
 272:	4c c0       	rjmp	.+152    	; 0x30c <__vector_24+0xbc>
 274:	38 f4       	brcc	.+14     	; 0x284 <__vector_24+0x34>
 276:	88 23       	and	r24, r24
 278:	09 f4       	brne	.+2      	; 0x27c <__vector_24+0x2c>
 27a:	79 c0       	rjmp	.+242    	; 0x36e <__vector_24+0x11e>
 27c:	80 36       	cpi	r24, 0x60	; 96
 27e:	09 f4       	brne	.+2      	; 0x282 <__vector_24+0x32>
 280:	4a c0       	rjmp	.+148    	; 0x316 <__vector_24+0xc6>
 282:	7d c0       	rjmp	.+250    	; 0x37e <__vector_24+0x12e>
 284:	80 38       	cpi	r24, 0x80	; 128
 286:	09 f4       	brne	.+2      	; 0x28a <__vector_24+0x3a>
 288:	54 c0       	rjmp	.+168    	; 0x332 <__vector_24+0xe2>
 28a:	88 38       	cpi	r24, 0x88	; 136
 28c:	09 f4       	brne	.+2      	; 0x290 <__vector_24+0x40>
 28e:	6f c0       	rjmp	.+222    	; 0x36e <__vector_24+0x11e>
 290:	76 c0       	rjmp	.+236    	; 0x37e <__vector_24+0x12e>
 292:	88 3a       	cpi	r24, 0xA8	; 168
 294:	81 f0       	breq	.+32     	; 0x2b6 <__vector_24+0x66>
 296:	38 f4       	brcc	.+14     	; 0x2a6 <__vector_24+0x56>
 298:	88 39       	cpi	r24, 0x98	; 152
 29a:	09 f4       	brne	.+2      	; 0x29e <__vector_24+0x4e>
 29c:	68 c0       	rjmp	.+208    	; 0x36e <__vector_24+0x11e>
 29e:	80 3a       	cpi	r24, 0xA0	; 160
 2a0:	09 f4       	brne	.+2      	; 0x2a4 <__vector_24+0x54>
 2a2:	5f c0       	rjmp	.+190    	; 0x362 <__vector_24+0x112>
 2a4:	6c c0       	rjmp	.+216    	; 0x37e <__vector_24+0x12e>
 2a6:	80 3c       	cpi	r24, 0xC0	; 192
 2a8:	d9 f0       	breq	.+54     	; 0x2e0 <__vector_24+0x90>
 2aa:	88 3c       	cpi	r24, 0xC8	; 200
 2ac:	09 f4       	brne	.+2      	; 0x2b0 <__vector_24+0x60>
 2ae:	5f c0       	rjmp	.+190    	; 0x36e <__vector_24+0x11e>
 2b0:	88 3b       	cpi	r24, 0xB8	; 184
 2b2:	19 f0       	breq	.+6      	; 0x2ba <__vector_24+0x6a>
 2b4:	64 c0       	rjmp	.+200    	; 0x37e <__vector_24+0x12e>
  {
    case TWI_STX_ADR_ACK:            // Own SLA+R has been received; ACK has been returned
//    case TWI_STX_ADR_ACK_M_ARB_LOST: // Arbitration lost in SLA+R/W as Master; own SLA+R has been received; ACK has been returned
      TWI_bufPtr   = 0;                                 // Set buffer pointer to first data location
 2b6:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
    case TWI_STX_DATA_ACK:           // Data byte in TWDR has been transmitted; ACK has been received
      TWDR = TWI_buf[TWI_bufPtr++];
 2ba:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <__data_end>
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	8e 0f       	add	r24, r30
 2c2:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
 2c6:	f0 e0       	ldi	r31, 0x00	; 0
 2c8:	ea 5f       	subi	r30, 0xFA	; 250
 2ca:	fe 4f       	sbci	r31, 0xFE	; 254
 2cc:	80 81       	ld	r24, Z
 2ce:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2d2:	85 ec       	ldi	r24, 0xC5	; 197
 2d4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // 
             (0<<TWWC);                                 //
      TWI_busy = 1;
 2d8:	81 e0       	ldi	r24, 0x01	; 1
 2da:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <TWI_busy>
      break;
 2de:	58 c0       	rjmp	.+176    	; 0x390 <__vector_24+0x140>
    case TWI_STX_DATA_NACK:          // Data byte in TWDR has been transmitted; NACK has been received. 
                                     // I.e. this could be the end of the transmission.
      if (TWI_bufPtr == TWI_msgSize) // Have we transceived all expected data?
 2e0:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <__data_end>
 2e4:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <TWI_msgSize>
 2e8:	98 13       	cpse	r25, r24
 2ea:	06 c0       	rjmp	.+12     	; 0x2f8 <__vector_24+0xa8>
      {
        TWI_statusReg.lastTransOK = TRUE;               // Set status bits to completed successfully. 
 2ec:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <TWI_statusReg>
 2f0:	81 60       	ori	r24, 0x01	; 1
 2f2:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <TWI_statusReg>
 2f6:	04 c0       	rjmp	.+8      	; 0x300 <__vector_24+0xb0>
      } 
      else                          // Master has sent a NACK before all data where sent.
      {
        TWI_state = TWSR;                               // Store TWI State as errormessage.      
 2f8:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 2fc:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <TWI_state>
      }        
                                                        
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 300:	85 ec       	ldi	r24, 0xC5	; 197
 302:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Keep interrupt enabled and clear the flag
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Answer on next address match
             (0<<TWWC);                                 //
      
      TWI_busy = 0;   // Transmit is finished, we are not busy anymore
 306:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <TWI_busy>
      break;     
 30a:	42 c0       	rjmp	.+132    	; 0x390 <__vector_24+0x140>
    case TWI_SRX_GEN_ACK:            // General call address has been received; ACK has been returned
//    case TWI_SRX_GEN_ACK_M_ARB_LOST: // Arbitration lost in SLA+R/W as Master; General call address has been received; ACK has been returned
      TWI_statusReg.genAddressCall = TRUE;
 30c:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <TWI_statusReg>
 310:	84 60       	ori	r24, 0x04	; 4
 312:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <TWI_statusReg>
    case TWI_SRX_ADR_ACK:            // Own SLA+W has been received ACK has been returned
//    case TWI_SRX_ADR_ACK_M_ARB_LOST: // Arbitration lost in SLA+R/W as Master; own SLA+W has been received; ACK has been returned    
                                                        // Dont need to clear TWI_S_statusRegister.generalAddressCall due to that it is the default state.
      TWI_statusReg.RxDataInBuf = TRUE;      
 316:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <TWI_statusReg>
 31a:	82 60       	ori	r24, 0x02	; 2
 31c:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <TWI_statusReg>
      TWI_bufPtr   = 0;                                 // Set buffer pointer to first data location
 320:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
      
                                                        // Reset the TWI Interupt to wait for a new event.
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 324:	85 ec       	ldi	r24, 0xC5	; 197
 326:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Expect ACK on this transmission
             (0<<TWWC);  
      TWI_busy = 1;
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <TWI_busy>
      
      break;
 330:	2f c0       	rjmp	.+94     	; 0x390 <__vector_24+0x140>
    case TWI_SRX_ADR_DATA_ACK:       // Previously addressed with own SLA+W; data has been received; ACK has been returned
    case TWI_SRX_GEN_DATA_ACK:       // Previously addressed with general call; data has been received; ACK has been returned
      TWI_buf[TWI_bufPtr++]     = TWDR;
 332:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <__data_end>
 336:	81 e0       	ldi	r24, 0x01	; 1
 338:	8e 0f       	add	r24, r30
 33a:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
 33e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 342:	f0 e0       	ldi	r31, 0x00	; 0
 344:	ea 5f       	subi	r30, 0xFA	; 250
 346:	fe 4f       	sbci	r31, 0xFE	; 254
 348:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set flag transmission successfull.       
 34a:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <TWI_statusReg>
 34e:	81 60       	ori	r24, 0x01	; 1
 350:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <TWI_statusReg>
                                                        // Reset the TWI Interupt to wait for a new event.
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 354:	85 ec       	ldi	r24, 0xC5	; 197
 356:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after next reception
             (0<<TWWC);                                 // 
      TWI_busy = 1;
 35a:	81 e0       	ldi	r24, 0x01	; 1
 35c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <TWI_busy>
      break;
 360:	17 c0       	rjmp	.+46     	; 0x390 <__vector_24+0x140>
    case TWI_SRX_STOP_RESTART:       // A STOP condition or repeated START condition has been received while still addressed as Slave    
                                                        // Enter not addressed mode and listen to address match
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 362:	85 ec       	ldi	r24, 0xC5	; 197
 364:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable interrupt and clear the flag
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Wait for new address match
             (0<<TWWC);                                 //
      
      TWI_busy = 0;  // We are waiting for a new address match, so we are not busy
 368:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <TWI_busy>
      
      break;           
 36c:	11 c0       	rjmp	.+34     	; 0x390 <__vector_24+0x140>
    case TWI_SRX_ADR_DATA_NACK:      // Previously addressed with own SLA+W; data has been received; NOT ACK has been returned
    case TWI_SRX_GEN_DATA_NACK:      // Previously addressed with general call; data has been received; NOT ACK has been returned
    case TWI_STX_DATA_ACK_LAST_BYTE: // Last data byte in TWDR has been transmitted (TWEA = “0”); ACK has been received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
      TWI_state = TWSR;                 //Store TWI State as errormessage, operation also clears noErrors bit
 36e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 372:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <TWI_state>
      TWCR =   (1<<TWSTO)|(1<<TWINT);   //Recover from TWI_BUS_ERROR, this will release the SDA and SCL pins thus enabling other devices to use the bus
 376:	80 e9       	ldi	r24, 0x90	; 144
 378:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
      break;
 37c:	09 c0       	rjmp	.+18     	; 0x390 <__vector_24+0x140>
    default:     
      TWI_state = TWSR;                                 // Store TWI State as errormessage, operation also clears the Success bit.      
 37e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 382:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <TWI_state>
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 386:	85 ec       	ldi	r24, 0xC5	; 197
 388:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Keep interrupt enabled and clear the flag
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Acknowledge on any new requests.
             (0<<TWWC);                                 //
      
      TWI_busy = 0; // Unknown status, so we wait for a new address match that might be something we can handle
 38c:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <TWI_busy>
  }
}
 390:	ff 91       	pop	r31
 392:	ef 91       	pop	r30
 394:	9f 91       	pop	r25
 396:	8f 91       	pop	r24
 398:	0f 90       	pop	r0
 39a:	0f be       	out	0x3f, r0	; 63
 39c:	0f 90       	pop	r0
 39e:	1f 90       	pop	r1
 3a0:	18 95       	reti

000003a2 <_exit>:
 3a2:	f8 94       	cli

000003a4 <__stop_program>:
 3a4:	ff cf       	rjmp	.-2      	; 0x3a4 <__stop_program>
