// Seed: 1107647438
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    input tri0 id_5
    , id_8,
    input tri0 id_6
);
  wire id_9;
  supply0 id_10;
  assign id_0  = 1 == id_6;
  assign id_10 = id_3;
  wire id_11;
  wire id_12;
  initial begin
    if (1 == "") begin
      if (id_3) disable id_13;
      else id_10 = id_5;
    end else begin
      disable id_14;
    end
  end
  supply1 id_15 = 1;
  assign id_8 = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    output uwire id_2
);
  id_4(
      .id_0(1), .id_1(1), .id_2(id_2)
  ); module_0(
      id_2, id_1, id_1, id_1, id_2, id_1, id_1
  );
endmodule
