$date
	Sun Oct 23 03:10:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#812785
b10010 !
1"
#812786
b10010 &
b10010 %
1$
#812787
0"
#812790
b1001 &
b1001 %
#812794
b11100 &
b11100 %
#812798
b1110 &
b1110 %
#812802
b111 &
b111 %
#812806
b10110 &
b10110 %
#812810
b1011 &
b1011 %
#812814
b100010 &
b100010 %
#812818
b10001 &
b10001 %
#812822
b110100 &
b110100 %
#812826
b11010 &
b11010 %
#812830
b1101 &
b1101 %
#812834
b101000 &
b101000 %
#812838
b10100 &
b10100 %
#812842
b1010 &
b1010 %
#812846
b101 &
b101 %
#812850
b10000 &
b10000 %
#812854
b1000 &
b1000 %
#812858
b100 &
b100 %
#812862
b10 &
b10 %
#812866
b1 &
b1 %
1#
#812870
b0 &
0#
b0 %
0$
#1864759
b101 !
1"
#1864762
b101 &
b101 %
1$
#1864763
0"
#1864766
b10000 &
b10000 %
#1864770
b1000 &
b1000 %
#1864774
b100 &
b100 %
#1864778
b10 &
b10 %
#1864782
b1 &
1#
b1 %
#1864786
b0 &
b0 %
0#
0$
#2857780
b10100 !
1"
#2857782
b10100 &
b10100 %
1$
#2857783
0"
#2857786
b1010 &
b1010 %
#2857790
b101 &
b101 %
#2857794
b10000 &
b10000 %
#2857798
b1000 &
b1000 %
#2857802
b100 &
b100 %
#2857806
b10 &
b10 %
#2857810
b1 &
b1 %
1#
#2857814
b0 &
0#
b0 %
0$
#4500012
