#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x278ebe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x277fa60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x2790150 .functor NOT 1, L_0x27ca080, C4<0>, C4<0>, C4<0>;
L_0x27c9f00 .functor XOR 25, L_0x27c9d30, L_0x27c9e60, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27ca010 .functor XOR 25, L_0x27c9f00, L_0x27c9f70, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27c6010_0 .net *"_ivl_10", 24 0, L_0x27c9f70;  1 drivers
v0x27c6110_0 .net *"_ivl_12", 24 0, L_0x27ca010;  1 drivers
v0x27c61f0_0 .net *"_ivl_2", 24 0, L_0x27c9c90;  1 drivers
v0x27c62b0_0 .net *"_ivl_4", 24 0, L_0x27c9d30;  1 drivers
v0x27c6390_0 .net *"_ivl_6", 24 0, L_0x27c9e60;  1 drivers
v0x27c64c0_0 .net *"_ivl_8", 24 0, L_0x27c9f00;  1 drivers
v0x27c65a0_0 .net "a", 0 0, v0x27c4550_0;  1 drivers
v0x27c6640_0 .net "b", 0 0, v0x27c4610_0;  1 drivers
v0x27c66e0_0 .net "c", 0 0, v0x27c46b0_0;  1 drivers
v0x27c6780_0 .var "clk", 0 0;
v0x27c6820_0 .net "d", 0 0, v0x27c47f0_0;  1 drivers
v0x27c68c0_0 .net "e", 0 0, v0x27c48e0_0;  1 drivers
v0x27c6960_0 .net "out_dut", 24 0, L_0x27c9be0;  1 drivers
v0x27c6a00_0 .net "out_ref", 24 0, L_0x27a2ef0;  1 drivers
v0x27c6aa0_0 .var/2u "stats1", 159 0;
v0x27c6b60_0 .var/2u "strobe", 0 0;
v0x27c6c20_0 .net "tb_match", 0 0, L_0x27ca080;  1 drivers
v0x27c6df0_0 .net "tb_mismatch", 0 0, L_0x2790150;  1 drivers
L_0x27c9c90 .concat [ 25 0 0 0], L_0x27a2ef0;
L_0x27c9d30 .concat [ 25 0 0 0], L_0x27a2ef0;
L_0x27c9e60 .concat [ 25 0 0 0], L_0x27c9be0;
L_0x27c9f70 .concat [ 25 0 0 0], L_0x27a2ef0;
L_0x27ca080 .cmp/eeq 25, L_0x27c9c90, L_0x27ca010;
S_0x277f770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x277fa60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x2799220 .functor NOT 25, L_0x27c7930, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27a2ef0 .functor XOR 25, L_0x2799220, L_0x27c7a80, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27903c0_0 .net *"_ivl_0", 4 0, L_0x27c6ed0;  1 drivers
v0x2790460_0 .net *"_ivl_10", 24 0, L_0x27c7930;  1 drivers
v0x27c37e0_0 .net *"_ivl_12", 24 0, L_0x2799220;  1 drivers
v0x27c38a0_0 .net *"_ivl_14", 24 0, L_0x27c7a80;  1 drivers
v0x27c3980_0 .net *"_ivl_2", 4 0, L_0x27c7080;  1 drivers
v0x27c3ab0_0 .net *"_ivl_4", 4 0, L_0x27c72a0;  1 drivers
v0x27c3b90_0 .net *"_ivl_6", 4 0, L_0x27c74c0;  1 drivers
v0x27c3c70_0 .net *"_ivl_8", 4 0, L_0x27c7710;  1 drivers
v0x27c3d50_0 .net "a", 0 0, v0x27c4550_0;  alias, 1 drivers
v0x27c3e10_0 .net "b", 0 0, v0x27c4610_0;  alias, 1 drivers
v0x27c3ed0_0 .net "c", 0 0, v0x27c46b0_0;  alias, 1 drivers
v0x27c3f90_0 .net "d", 0 0, v0x27c47f0_0;  alias, 1 drivers
v0x27c4050_0 .net "e", 0 0, v0x27c48e0_0;  alias, 1 drivers
v0x27c4110_0 .net "out", 24 0, L_0x27a2ef0;  alias, 1 drivers
LS_0x27c6ed0_0_0 .concat [ 1 1 1 1], v0x27c4550_0, v0x27c4550_0, v0x27c4550_0, v0x27c4550_0;
LS_0x27c6ed0_0_4 .concat [ 1 0 0 0], v0x27c4550_0;
L_0x27c6ed0 .concat [ 4 1 0 0], LS_0x27c6ed0_0_0, LS_0x27c6ed0_0_4;
LS_0x27c7080_0_0 .concat [ 1 1 1 1], v0x27c4610_0, v0x27c4610_0, v0x27c4610_0, v0x27c4610_0;
LS_0x27c7080_0_4 .concat [ 1 0 0 0], v0x27c4610_0;
L_0x27c7080 .concat [ 4 1 0 0], LS_0x27c7080_0_0, LS_0x27c7080_0_4;
LS_0x27c72a0_0_0 .concat [ 1 1 1 1], v0x27c46b0_0, v0x27c46b0_0, v0x27c46b0_0, v0x27c46b0_0;
LS_0x27c72a0_0_4 .concat [ 1 0 0 0], v0x27c46b0_0;
L_0x27c72a0 .concat [ 4 1 0 0], LS_0x27c72a0_0_0, LS_0x27c72a0_0_4;
LS_0x27c74c0_0_0 .concat [ 1 1 1 1], v0x27c47f0_0, v0x27c47f0_0, v0x27c47f0_0, v0x27c47f0_0;
LS_0x27c74c0_0_4 .concat [ 1 0 0 0], v0x27c47f0_0;
L_0x27c74c0 .concat [ 4 1 0 0], LS_0x27c74c0_0_0, LS_0x27c74c0_0_4;
LS_0x27c7710_0_0 .concat [ 1 1 1 1], v0x27c48e0_0, v0x27c48e0_0, v0x27c48e0_0, v0x27c48e0_0;
LS_0x27c7710_0_4 .concat [ 1 0 0 0], v0x27c48e0_0;
L_0x27c7710 .concat [ 4 1 0 0], LS_0x27c7710_0_0, LS_0x27c7710_0_4;
LS_0x27c7930_0_0 .concat [ 5 5 5 5], L_0x27c7710, L_0x27c74c0, L_0x27c72a0, L_0x27c7080;
LS_0x27c7930_0_4 .concat [ 5 0 0 0], L_0x27c6ed0;
L_0x27c7930 .concat [ 20 5 0 0], LS_0x27c7930_0_0, LS_0x27c7930_0_4;
LS_0x27c7a80_0_0 .concat [ 1 1 1 1], v0x27c48e0_0, v0x27c47f0_0, v0x27c46b0_0, v0x27c4610_0;
LS_0x27c7a80_0_4 .concat [ 1 1 1 1], v0x27c4550_0, v0x27c48e0_0, v0x27c47f0_0, v0x27c46b0_0;
LS_0x27c7a80_0_8 .concat [ 1 1 1 1], v0x27c4610_0, v0x27c4550_0, v0x27c48e0_0, v0x27c47f0_0;
LS_0x27c7a80_0_12 .concat [ 1 1 1 1], v0x27c46b0_0, v0x27c4610_0, v0x27c4550_0, v0x27c48e0_0;
LS_0x27c7a80_0_16 .concat [ 1 1 1 1], v0x27c47f0_0, v0x27c46b0_0, v0x27c4610_0, v0x27c4550_0;
LS_0x27c7a80_0_20 .concat [ 1 1 1 1], v0x27c48e0_0, v0x27c47f0_0, v0x27c46b0_0, v0x27c4610_0;
LS_0x27c7a80_0_24 .concat [ 1 0 0 0], v0x27c4550_0;
LS_0x27c7a80_1_0 .concat [ 4 4 4 4], LS_0x27c7a80_0_0, LS_0x27c7a80_0_4, LS_0x27c7a80_0_8, LS_0x27c7a80_0_12;
LS_0x27c7a80_1_4 .concat [ 4 4 1 0], LS_0x27c7a80_0_16, LS_0x27c7a80_0_20, LS_0x27c7a80_0_24;
L_0x27c7a80 .concat [ 16 9 0 0], LS_0x27c7a80_1_0, LS_0x27c7a80_1_4;
S_0x27c42b0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x277fa60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x27c4550_0 .var "a", 0 0;
v0x27c4610_0 .var "b", 0 0;
v0x27c46b0_0 .var "c", 0 0;
v0x27c4750_0 .net "clk", 0 0, v0x27c6780_0;  1 drivers
v0x27c47f0_0 .var "d", 0 0;
v0x27c48e0_0 .var "e", 0 0;
E_0x2795690/0 .event negedge, v0x27c4750_0;
E_0x2795690/1 .event posedge, v0x27c4750_0;
E_0x2795690 .event/or E_0x2795690/0, E_0x2795690/1;
S_0x27c49a0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x277fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x27c7cf0 .functor NOT 1, v0x27c4550_0, C4<0>, C4<0>, C4<0>;
L_0x27c7e90 .functor NOT 1, v0x27c4610_0, C4<0>, C4<0>, C4<0>;
L_0x27c8070 .functor NOT 1, v0x27c46b0_0, C4<0>, C4<0>, C4<0>;
L_0x27c8250 .functor NOT 1, v0x27c47f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c8460 .functor NOT 1, v0x27c48e0_0, C4<0>, C4<0>, C4<0>;
L_0x27c9be0 .functor XOR 25, L_0x27c8640, L_0x27c97c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27c4c80_0 .net *"_ivl_0", 0 0, L_0x27c7cf0;  1 drivers
v0x27c4d60_0 .net *"_ivl_12", 0 0, L_0x27c8250;  1 drivers
v0x27c4e40_0 .net *"_ivl_16", 0 0, L_0x27c8460;  1 drivers
v0x27c4f30_0 .net *"_ivl_4", 0 0, L_0x27c7e90;  1 drivers
v0x27c5010_0 .net *"_ivl_8", 0 0, L_0x27c8070;  1 drivers
v0x27c5140_0 .net "a", 0 0, v0x27c4550_0;  alias, 1 drivers
RS_0x7f561dc82618 .resolv tri, L_0x27c7d60, L_0x27c88a0;
v0x27c5230_0 .net8 "a_bus", 4 0, RS_0x7f561dc82618;  2 drivers
v0x27c5310_0 .net "b", 0 0, v0x27c4610_0;  alias, 1 drivers
RS_0x7f561dc82648 .resolv tri, L_0x27c7f00, L_0x27c8b90;
v0x27c5400_0 .net8 "b_bus", 4 0, RS_0x7f561dc82648;  2 drivers
v0x27c5570_0 .net "c", 0 0, v0x27c46b0_0;  alias, 1 drivers
RS_0x7f561dc82678 .resolv tri, L_0x27c80e0, L_0x27c8ed0;
v0x27c5610_0 .net8 "c_bus", 4 0, RS_0x7f561dc82678;  2 drivers
v0x27c56f0_0 .net "d", 0 0, v0x27c47f0_0;  alias, 1 drivers
RS_0x7f561dc826a8 .resolv tri, L_0x27c82c0, L_0x27c9180;
v0x27c57e0_0 .net8 "d_bus", 4 0, RS_0x7f561dc826a8;  2 drivers
v0x27c58c0_0 .net "e", 0 0, v0x27c48e0_0;  alias, 1 drivers
RS_0x7f561dc826d8 .resolv tri, L_0x27c84d0, L_0x27c94d0;
v0x27c59b0_0 .net8 "e_bus", 4 0, RS_0x7f561dc826d8;  2 drivers
v0x27c5a90_0 .net "first_vector", 24 0, L_0x27c8640;  1 drivers
v0x27c5b70_0 .net "out", 24 0, L_0x27c9be0;  alias, 1 drivers
v0x27c5c50_0 .net "second_vector", 24 0, L_0x27c97c0;  1 drivers
LS_0x27c7d60_0_0 .concat [ 1 1 1 1], L_0x27c7cf0, L_0x27c7cf0, L_0x27c7cf0, L_0x27c7cf0;
LS_0x27c7d60_0_4 .concat [ 1 0 0 0], L_0x27c7cf0;
L_0x27c7d60 .concat [ 4 1 0 0], LS_0x27c7d60_0_0, LS_0x27c7d60_0_4;
LS_0x27c7f00_0_0 .concat [ 1 1 1 1], L_0x27c7e90, L_0x27c7e90, L_0x27c7e90, L_0x27c7e90;
LS_0x27c7f00_0_4 .concat [ 1 0 0 0], L_0x27c7e90;
L_0x27c7f00 .concat [ 4 1 0 0], LS_0x27c7f00_0_0, LS_0x27c7f00_0_4;
LS_0x27c80e0_0_0 .concat [ 1 1 1 1], L_0x27c8070, L_0x27c8070, L_0x27c8070, L_0x27c8070;
LS_0x27c80e0_0_4 .concat [ 1 0 0 0], L_0x27c8070;
L_0x27c80e0 .concat [ 4 1 0 0], LS_0x27c80e0_0_0, LS_0x27c80e0_0_4;
LS_0x27c82c0_0_0 .concat [ 1 1 1 1], L_0x27c8250, L_0x27c8250, L_0x27c8250, L_0x27c8250;
LS_0x27c82c0_0_4 .concat [ 1 0 0 0], L_0x27c8250;
L_0x27c82c0 .concat [ 4 1 0 0], LS_0x27c82c0_0_0, LS_0x27c82c0_0_4;
LS_0x27c84d0_0_0 .concat [ 1 1 1 1], L_0x27c8460, L_0x27c8460, L_0x27c8460, L_0x27c8460;
LS_0x27c84d0_0_4 .concat [ 1 0 0 0], L_0x27c8460;
L_0x27c84d0 .concat [ 4 1 0 0], LS_0x27c84d0_0_0, LS_0x27c84d0_0_4;
LS_0x27c8640_0_0 .concat [ 5 5 5 5], RS_0x7f561dc826d8, RS_0x7f561dc826a8, RS_0x7f561dc82678, RS_0x7f561dc82648;
LS_0x27c8640_0_4 .concat [ 5 0 0 0], RS_0x7f561dc82618;
L_0x27c8640 .concat [ 20 5 0 0], LS_0x27c8640_0_0, LS_0x27c8640_0_4;
LS_0x27c88a0_0_0 .concat [ 1 1 1 1], v0x27c4550_0, v0x27c4550_0, v0x27c4550_0, v0x27c4550_0;
LS_0x27c88a0_0_4 .concat [ 1 0 0 0], v0x27c4550_0;
L_0x27c88a0 .concat [ 4 1 0 0], LS_0x27c88a0_0_0, LS_0x27c88a0_0_4;
LS_0x27c8b90_0_0 .concat [ 1 1 1 1], v0x27c4610_0, v0x27c4610_0, v0x27c4610_0, v0x27c4610_0;
LS_0x27c8b90_0_4 .concat [ 1 0 0 0], v0x27c4610_0;
L_0x27c8b90 .concat [ 4 1 0 0], LS_0x27c8b90_0_0, LS_0x27c8b90_0_4;
LS_0x27c8ed0_0_0 .concat [ 1 1 1 1], v0x27c46b0_0, v0x27c46b0_0, v0x27c46b0_0, v0x27c46b0_0;
LS_0x27c8ed0_0_4 .concat [ 1 0 0 0], v0x27c46b0_0;
L_0x27c8ed0 .concat [ 4 1 0 0], LS_0x27c8ed0_0_0, LS_0x27c8ed0_0_4;
LS_0x27c9180_0_0 .concat [ 1 1 1 1], v0x27c47f0_0, v0x27c47f0_0, v0x27c47f0_0, v0x27c47f0_0;
LS_0x27c9180_0_4 .concat [ 1 0 0 0], v0x27c47f0_0;
L_0x27c9180 .concat [ 4 1 0 0], LS_0x27c9180_0_0, LS_0x27c9180_0_4;
LS_0x27c94d0_0_0 .concat [ 1 1 1 1], v0x27c48e0_0, v0x27c48e0_0, v0x27c48e0_0, v0x27c48e0_0;
LS_0x27c94d0_0_4 .concat [ 1 0 0 0], v0x27c48e0_0;
L_0x27c94d0 .concat [ 4 1 0 0], LS_0x27c94d0_0_0, LS_0x27c94d0_0_4;
LS_0x27c97c0_0_0 .concat [ 5 5 5 5], RS_0x7f561dc826d8, RS_0x7f561dc826a8, RS_0x7f561dc82678, RS_0x7f561dc82648;
LS_0x27c97c0_0_4 .concat [ 5 0 0 0], RS_0x7f561dc82618;
L_0x27c97c0 .concat [ 20 5 0 0], LS_0x27c97c0_0_0, LS_0x27c97c0_0_4;
S_0x27c5df0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x277fa60;
 .timescale -12 -12;
E_0x2795210 .event anyedge, v0x27c6b60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c6b60_0;
    %nor/r;
    %assign/vec4 v0x27c6b60_0, 0;
    %wait E_0x2795210;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c42b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2795690;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x27c48e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c47f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4610_0, 0;
    %assign/vec4 v0x27c4550_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x277fa60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c6780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c6b60_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x277fa60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c6780_0;
    %inv;
    %store/vec4 v0x27c6780_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x277fa60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c4750_0, v0x27c6df0_0, v0x27c65a0_0, v0x27c6640_0, v0x27c66e0_0, v0x27c6820_0, v0x27c68c0_0, v0x27c6a00_0, v0x27c6960_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x277fa60;
T_5 ;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x277fa60;
T_6 ;
    %wait E_0x2795690;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c6aa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c6aa0_0, 4, 32;
    %load/vec4 v0x27c6c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c6aa0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c6aa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c6aa0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27c6a00_0;
    %load/vec4 v0x27c6a00_0;
    %load/vec4 v0x27c6960_0;
    %xor;
    %load/vec4 v0x27c6a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c6aa0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x27c6aa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c6aa0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/machine/vector5/iter1/response0/top_module.sv";
