<div class="table-wrap"><style>[data-colorid=hmi3qcgcyt]{color:#333333} html[data-color-mode=dark] [data-colorid=hmi3qcgcyt]{color:#cccccc}[data-colorid=tk8q9o3h2b]{color:#333333} html[data-color-mode=dark] [data-colorid=tk8q9o3h2b]{color:#cccccc}[data-colorid=dl39fmw6kl]{color:#333333} html[data-color-mode=dark] [data-colorid=dl39fmw6kl]{color:#cccccc}</style><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Unit</th><th colspan="2" class="confluenceTh">Type</th><th class="confluenceTh">Cycles</th><th colspan="1" class="confluenceTh"><span>Measured (min)</span></th><th class="confluenceTh">Frequency</th><th colspan="1" class="confluenceTh">Comment</th><th colspan="1" class="confluenceTh">waveform</th></tr><tr><td rowspan="4" class="confluenceTd">DCE</td><td colspan="2" class="confluenceTd">Cmd to Snp</td><td class="confluenceTd">5</td><td colspan="1" class="confluenceTd">4</td><td style="text-align: center;" class="confluenceTd" rowspan="4">1.6GHz</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>/home/hsajja/debug/12_10/perf_latency/run3/hw_cfg_7/run/dce_bringup_test/qwave.db</p><p>/home/hsajja/debug/12_10/perf_latency/run4/hw_cfg_7/run/dce_bringup_test/qwave.db</p></td></tr><tr><td colspan="2" class="confluenceTd">Cmd to RBR</td><td colspan="1" class="confluenceTd">5</td><td class="confluenceTd">4</td><td colspan="1" class="confluenceTd">RB_RSV is 4, RB_RLS is 8</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">Cmd to MRD</td><td colspan="1" class="confluenceTd">5</td><td class="confluenceTd">4</td><td colspan="1" class="confluenceTd">With no snoops</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">Cmd to STR</td><td colspan="1" class="confluenceTd">5</td><td class="confluenceTd">4</td><td colspan="1" class="confluenceTd">Writes, Reads</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="7" class="confluenceTd">DII</td><td colspan="2" class="confluenceTd"><p>CMDReq -&gt; STRReq</p></td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">3</td><td rowspan="7" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p>1.6Ghz</p></td><td rowspan="7" class="confluenceTd"><p><br /></p><p><br /></p><p><br /></p><p>Assuming a Conc Mux PIPE on each message type.</p><p>waveform stored at</p><p>visualizer -designfile /scratch2/cchen/ncore30_dii_perf/concerto/debug/dii/128b/exe/design.bin -wavefile /scratch2/cchen/ncore30_dii_perf/concerto/debug/dii/128b/run/dii_test_perf/qwave.db</p><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">DTWReq -&gt; AXI W</td><td colspan="1" class="confluenceTd">4 after last DTWReq beat (+1 for in beat shifted)</td><td class="confluenceTd"><span class="legacy-color-text-default">4</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">CMDReq -&gt; AXI AW</td><td colspan="1" class="confluenceTd">3 after last DTWReq beat</td><td class="confluenceTd"><span class="legacy-color-text-red2">4</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">CMDReq -&gt; AXI AR</td><td colspan="1" class="confluenceTd">4</td><td class="confluenceTd">4</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">AXI R -&gt; DTRReq</td><td colspan="1" class="confluenceTd">2 (+variable for when reordered) (+1 for when inbeat shifted )</td><td class="confluenceTd"><span class="legacy-color-text-red2">3</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">AXI B -&gt; DTWRsp (non EWA)</td><td colspan="1" class="confluenceTd">3</td><td class="confluenceTd">3</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">DTWReq -&gt; DTWRsp (EWA)</td><td colspan="1" class="confluenceTd">4 after last DTWReq Beat</td><td class="confluenceTd">3</td><td class="confluenceTd"><br /></td></tr><tr><td rowspan="18" class="confluenceTd">DMI</td><td rowspan="10" class="confluenceTd"><p>SMC</p></td><td colspan="1" class="confluenceTd">CMDReq -&gt; DTRReq (hit)</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">7 (timing fix add 1 cycle on CMD Rd)</span></td><td rowspan="10" class="confluenceTd"><p><br /></p><p><br /></p><p>1.6Ghz</p></td><td style="text-align: center;" class="confluenceTd" rowspan="18"><p><br /><br /><span>&nbsp;</span></p><p><br /></p><p><br /></p><p style="text-align: left;">Data beat reorder buffer is not bypassed.</p><p style="text-align: left;">AW cases are assuming RBRReq arrives before DTWReq if its a coherent write.</p><p style="text-align: left;">DTWReq -&gt; AW/W/DTWRsp is calculated from the first beat.</p><p style="text-align: left;">Assume DTWReq comes back to back</p><p style="text-align: left;"><span class="legacy-color-text-default">*Can be reduced if bypass evict_buffer</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>MRDReq -&gt; DTRReq (hit)</span></td><td colspan="1" class="confluenceTd">7</td><td class="confluenceTd"><span class="legacy-color-text-default">7</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>CMDReq -&gt; AXI AR (miss)</span></td><td colspan="1" class="confluenceTd">4</td><td class="confluenceTd"><span class="legacy-color-text-default">3 (timing fix add 1 cycle on CMD Rd)</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>MRDReq -&gt; AXI AR (miss)</span></td><td colspan="1" class="confluenceTd">3</td><td class="confluenceTd"><span class="legacy-color-text-default">3</span></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span>CMDReq -&gt; STRReq (~vz)</span></p></td><td class="confluenceTd">1</td><td class="confluenceTd"><span class="legacy-color-text-default">1</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>AXI R -&gt; DTRReq</span></td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><span class="legacy-color-text-default">1</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>DTWReq 1st beat -&gt; AW (WT, miss WNA)</span></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-default">C: 5</span></p><p><span class="legacy-color-text-default">NC: </span></p></td><td class="confluenceTd"><span class="legacy-color-text-default">4 (probably measured from the last beat)</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DTWReq 1st beat-&gt; 1st W <span>(WT, miss WNA)</span></td><td colspan="1" class="confluenceTd"><p>C: 9*</p><p><span class="legacy-color-text-default">NC: </span></p></td><td class="confluenceTd"><span class="legacy-color-text-default">8 (probably measured from the last beat)</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">AXI B -&gt; DTWRsp <span>(non EWA)</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">3</span></td><td class="confluenceTd"><span class="legacy-color-text-default">3</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DTWReq -&gt; DTWRsp (EWA)</td><td colspan="1" class="confluenceTd">3 + nBeats</td><td class="confluenceTd"><span class="legacy-color-text-default">4 (probably measured from the last beat)</span></td><td class="confluenceTd"><br /></td></tr><tr><td rowspan="8" class="confluenceTd"><p>No</p><p>SMC</p></td><td colspan="1" class="confluenceTd">CMDReq -&gt; AXI AR</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">2</td><td rowspan="8" class="confluenceTd"><p><span><br /></span></p><p><span><br /></span></p><p><span>1.6Ghz</span></p></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>MRDReq -&gt; AXI AR</span></td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><span class="legacy-color-text-red2">3</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>AXI R -&gt; DTRReq</span></td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">CMDReq -&gt; STRReq (~vz)</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DTWReq -&gt; AXI AW</td><td colspan="1" class="confluenceTd"><p>C: 3</p><p>NC: 2 + nBeats</p><p><br /></p></td><td class="confluenceTd">2 <span class="legacy-color-text-default">(probably measured from the last beat)</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DTWReq -&gt; 1st AXI W</td><td colspan="1" class="confluenceTd"><p>C: 5</p><p>NC: 4 + nBeats</p></td><td class="confluenceTd">4 <span class="legacy-color-text-default">(probably measured from the last beat)</span></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>AXI B -&gt; DTWRsp <span>(non EWA)</span></span></td><td colspan="1" class="confluenceTd">3</td><td class="confluenceTd">3</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span>DTWReq -&gt; DTWRsp (EWA)</span></td><td colspan="1" class="confluenceTd"><span data-colorid="hmi3qcgcyt" style="text-decoration: none;">2+ nBeats</span></td><td class="confluenceTd"><span data-colorid="dl39fmw6kl" style="text-decoration: none;">3 <span class="legacy-color-text-default">(probably measured from the last beat)</span></span></td><td class="confluenceTd"><span data-colorid="tk8q9o3h2b" style="text-decoration: none;">&nbsp;</span></td></tr><tr><td rowspan="7" class="confluenceTd"><p>IO AIU</p><p>(bypass interface stages)</p></td><td colspan="2" class="confluenceTd">AXI to SMI with cache</td><td class="confluenceTd">5 (2)</td><td colspan="1" class="confluenceTd">3</td><td rowspan="7" class="confluenceTd"><p style="text-align: center;"><span>1.6Ghz </span></p><p style="text-align: center;"><span>with </span>cache</p><p style="text-align: center;"><span>&amp; </span></p><p style="text-align: center;"><span>&nbsp;</span><span>1.6Ghz </span></p><p style="text-align: center;"><span>without cache</span><br /><br /><br /></p></td><td colspan="1" class="confluenceTd">AXI interface + 2 ccp + SMI interface</td><td colspan="1" class="confluenceTd">/scratch3/dclarino/latency_numbers/debug/ioaiu/hwcfg2/run/bring_up_test</td></tr><tr><td colspan="2" class="confluenceTd">AXI to SMI without cache</td><td colspan="1" class="confluenceTd">4 (1)</td><td class="confluenceTd">2</td><td colspan="1" class="confluenceTd">AXI interface + 1 + SMI interface</td><td colspan="1" class="confluenceTd">/scratch3/dclarino/latency_numbers/debug/ioaiu/hwcfg7/run/bring_up_test</td></tr><tr><td colspan="2" class="confluenceTd">SMI to AXI data bypass</td><td colspan="1" class="confluenceTd">2 (0)</td><td class="confluenceTd">2</td><td colspan="1" class="confluenceTd">SMI interface + AXI interface</td><td colspan="1" class="confluenceTd">/scratch3/dclarino/latency_numbers/debug/ioaiu/hwcfg7/run/bring_up_test</td></tr><tr><td colspan="2" class="confluenceTd">Snoop to Response (with Cache)</td><td colspan="1" class="confluenceTd">6 (3)</td><td class="confluenceTd">6</td><td colspan="1" class="confluenceTd">SMI interface + STT + 3 ccp + SMI interface</td><td colspan="1" class="confluenceTd">/scratch3/dclarino/latency_numbers/debug/ioaiu/hwcfg2/run/bring_up_test_snoop</td></tr><tr><td colspan="2" class="confluenceTd">SMI SnpReq to ACE SnpReq</td><td colspan="1" class="confluenceTd">3 (0)</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">SMI interface + STT + AC interface</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">ACE SnpRsp to SMI SnpRsp</td><td colspan="1" class="confluenceTd">3 (1)</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">AC interface + STT + SMI interface</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">STR to DTW</td><td colspan="1" class="confluenceTd">5</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="6" class="confluenceTd">CHI AIU</td><td colspan="2" class="confluenceTd">CHI Cmd to Concerto Request</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">3</td><td rowspan="6" class="confluenceTd">1.6Ghz</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>robins@<a class="external-link" href="http://cline/scratch3/robins/ncore3_new15/concerto/debug/chi_aiu/hw_cfg_7/run/chi_aiu_bringup_test$" rel="nofollow">cline:/scratch3/robins/ncore3_new15/concerto/debug/chi_aiu/hw_cfg_7/run/chi_aiu_bringup_test$</a> ls -ltr<br />total 102127<br />-rw-r--r--. 1 robins employees 295 Dec 9 13:23 node_run<br />-rw-r--r--. 1 robins employees 43 Dec 9 13:23 dofile<br />-rwxrwxrwx. 1 robins employees 641 Dec 9 13:23 run_sim<br />-rw-r--r--. 1 robins employees 0 Dec 9 13:23 aria.log<br />-rw-r--r--. 1 robins employees 15950374 Dec 9 13:26 qwave.db<br />-rw-r--r--. 1 robins employees 88263472 Dec 9 13:26 vcs.log<br />robins@<a class="external-link" href="http://cline/scratch3/robins/ncore3_new15/concerto/debug/chi_aiu/hw_cfg_7/run/chi_aiu_bringup_test$" rel="nofollow">cline:/scratch3/robins/ncore3_new15/concerto/debug/chi_aiu/hw_cfg_7/run/chi_aiu_bringup_test$</a></p></td></tr><tr><td colspan="2" class="confluenceTd">CHI Response to Concerto Response</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">CHI Data to Concerto Data</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd">measure from first to first</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">Concero Snoop to CHI Snoop</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">Concerto Response (STR request) to CHI Response</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="2" class="confluenceTd">Concerto Data to CHI data</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="4" class="confluenceTd">DVE</td><td colspan="2" class="confluenceTd"><p>CMDreq to STRreq</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">3</td><td style="text-align: center;" class="confluenceTd" rowspan="3">1.6 GHz</td><td colspan="1" class="confluenceTd"><p>Concerto MUX is piped at the SMI interface only (both RX and TX).</p><p>Latency = 3 = 1 (at SMI RX) + 1 (DVE core logic) + 1 (at SMI TX).</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://cline/scratch3/kevinm/projects/dve/concerto/debug/dve/hw_config_7/run/dve_bringup_test" rel="nofollow">/scratch3/kevinm/projects/dve/concerto/debug/dve/hw_config_7/run/dve_bringup_test</a></td></tr><tr><td colspan="2" class="confluenceTd">DTWreq to SNPreq</td><td colspan="1" class="confluenceTd">3</td><td class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><p>Concerto MUX is piped at the SMI interface only (both RX and TX).</p><p>Latency = 5 = 1 (at SMI RX) + 3 (DVE core logic) + 1 (at SMI TX).</p><p>Assume incoming DTWreq has both NDP and DP arriving in same cycle, therefore SMI RX side takes 1 cycle.</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://cline/scratch3/kevinm/projects/dve/concerto/debug/dve/hw_config_7/run/dve_bringup_test" rel="nofollow">/scratch3/kevinm/projects/dve/concerto/debug/dve/hw_config_7/run/dve_bringup_test</a></td></tr><tr><td colspan="2" class="confluenceTd">SNPrsp to CMPrsp</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><p>Concerto MUX is piped at the SMI interface only (both RX and TX).</p><p>Latency = 3 = 1 (at SMI RX) + 1 (DVE core logic) + 1 (at SMI TX).</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://cline/scratch3/kevinm/projects/dve/concerto/debug/dve/hw_config_7/run/dve_bringup_test" rel="nofollow">/scratch3/kevinm/projects/dve/concerto/debug/dve/hw_config_7/run/dve_bringup_test</a></td></tr><tr><td colspan="2" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /><br /></p>