---
title: Network-on-Chip Side Channels
date-range: May 2020 - June 2021
thumbnail: /assets/img/noc-contention/die-layout.jpg
excerpt: Reverse engineering the Intel Cascade Lake mesh interconnect and examining the potential for its use as a hardware side channel.
layout: post
---

The Intel Cascade Lake mesh interconnect is the subject of my Master's thesis and is currently a work-in-progress. More information will be posted here as the work becomes public.

**Thesis**: *Reverse Engineering the Intel Cascade Lake Mesh Interconnect*

![Intel Cascade Lake die layout](/assets/img/noc-contention/die-layout.jpg)
*Intel Cascade Lake XCC die layout*
