// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=256, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2667[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32]
)
.reqntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<246>;
	.reg .b16 	%rs<96>;
	.reg .b32 	%r<1365>;
	.reg .f32 	%f<775>;
	.reg .b64 	%rd<245>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r142, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd46, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r147, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r147, 73983;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd47, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u32 	%r143, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r2, 8;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r148, %r3, %r1;
	or.b32  	%r149, %r148, %r5;
	mul.wide.u32 	%rd53, %r149, 4;
	add.s64 	%rd4, %rd47, %rd53;
	mov.u32 	%r150, 1;
	st.global.u32 	[%rd4], %r150;
	setp.lt.s32 	%p2, %r143, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L115
	ld.param.u32 	%r144, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r144, %r143;
	setp.gt.s32 	%p4, %r144, 131072;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L125
	ld.param.u32 	%r145, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r151, %r144, %r143;
	and.b32  	%r152, %r151, 255;
	setp.ne.s32 	%p6, %r152, 0;
	setp.lt.s32 	%p7, %r145, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L131
	ld.param.u32 	%r146, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r146, %r145;
	setp.gt.s32 	%p10, %r146, 16384;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L141
	sub.s32 	%r153, %r146, %r145;
	add.s32 	%r154, %r153, 3;
	and.b32  	%r155, %r154, 31;
	setp.eq.s32 	%p12, %r155, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %pass118
	and.b32  	%r86, %r1, 3;
	or.b32  	%r87, %r86, 4;
	mov.f32 	%f145, 0f40000000;
	mov.f32 	%f146, 0f41F80000;
	div.approx.f32 	%f124, %f146, %f145;
	cvt.rn.f32.s32 	%f147, %r86;
	sub.f32 	%f148, %f147, %f124;
	mov.f32 	%f177, 0f41000000;
	div.approx.f32 	%f126, %f148, %f177;
	setp.ne.f32 	%p18, %f126, 0f00000000;
	mov.f32 	%f750, 0f3F800000;
	mov.f32 	%f743, %f750;
	@%p18 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_10;
$L__BB0_9:                              // %L415
	sin.approx.f32 	%f178, %f126;
	div.approx.f32 	%f743, %f178, %f126;
$L__BB0_10:                             // %L418
	cvt.rn.f32.s32 	%f181, %r87;
	sub.f32 	%f182, %f181, %f124;
	div.approx.f32 	%f5, %f182, %f177;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	mov.f32 	%f744, %f750;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L435
	sin.approx.f32 	%f212, %f5;
	div.approx.f32 	%f744, %f212, %f5;
$L__BB0_12:                             // %L438
	or.b32  	%r178, %r86, 8;
	or.b32  	%r7, %r86, 12;
	cvt.rn.f32.s32 	%f216, %r178;
	sub.f32 	%f217, %f216, %f124;
	div.approx.f32 	%f9, %f217, %f177;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f745, %f750;
	@%p30 bra 	$L__BB0_14;
// %bb.13:                              // %L517
	sin.approx.f32 	%f247, %f9;
	div.approx.f32 	%f745, %f247, %f9;
$L__BB0_14:                             // %L520
	cvt.rn.f32.s32 	%f250, %r7;
	sub.f32 	%f251, %f250, %f124;
	div.approx.f32 	%f14, %f251, %f177;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f746, %f750;
	@%p36 bra 	$L__BB0_16;
// %bb.15:                              // %L537
	sin.approx.f32 	%f281, %f14;
	div.approx.f32 	%f746, %f281, %f14;
$L__BB0_16:                             // %L540
	or.b32  	%r196, %r86, 16;
	or.b32  	%r9, %r86, 20;
	cvt.rn.f32.s32 	%f285, %r196;
	sub.f32 	%f286, %f285, %f124;
	div.approx.f32 	%f18, %f286, %f177;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f747, %f750;
	@%p42 bra 	$L__BB0_18;
// %bb.17:                              // %L619
	sin.approx.f32 	%f316, %f18;
	div.approx.f32 	%f747, %f316, %f18;
$L__BB0_18:                             // %L622
	cvt.rn.f32.s32 	%f319, %r9;
	sub.f32 	%f320, %f319, %f124;
	div.approx.f32 	%f23, %f320, %f177;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f748, %f750;
	@%p48 bra 	$L__BB0_20;
// %bb.19:                              // %L639
	sin.approx.f32 	%f350, %f23;
	div.approx.f32 	%f748, %f350, %f23;
$L__BB0_20:                             // %L642
	or.b32  	%r214, %r86, 24;
	or.b32  	%r11, %r1, 28;
	cvt.rn.f32.s32 	%f354, %r214;
	sub.f32 	%f355, %f354, %f124;
	div.approx.f32 	%f27, %f355, %f177;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	mov.f32 	%f749, %f750;
	@%p54 bra 	$L__BB0_22;
// %bb.21:                              // %L721
	sin.approx.f32 	%f385, %f27;
	div.approx.f32 	%f749, %f385, %f27;
$L__BB0_22:                             // %L724
	cvt.rn.f32.s32 	%f388, %r11;
	sub.f32 	%f389, %f388, %f124;
	div.approx.f32 	%f32, %f389, %f177;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	@%p60 bra 	$L__BB0_24;
// %bb.23:                              // %L741
	sin.approx.f32 	%f419, %f32;
	div.approx.f32 	%f750, %f419, %f32;
$L__BB0_24:                             // %L744
	mul.lo.s32 	%r13, %r86, 7;
	cvt.rn.f32.s32 	%f422, %r13;
	div.approx.f32 	%f35, %f422, %f177;
	abs.f32 	%f753, %f35;
	setp.lt.f32 	%p61, %f753, 0f40000000;
	@%p61 bra 	$L__BB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f753, 0f4B800000;
	@%p62 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_26;
$L__BB0_32:
	mov.b32 	%r15, %f753;
	and.b32  	%r232, %r15, 8388607;
	or.b32  	%r1344, %r232, 1065353216;
	mov.b32 	%f752, %r1344;
	add.s32 	%r233, %r15, -1073741824;
	and.b32  	%r1345, %r233, -8388608;
	setp.eq.s32 	%p68, %r1345, 0;
	@%p68 bra 	$L__BB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f433, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f432,%f433;
	// end inline asm
$L__BB0_34:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r234, %r1345, 192937984;
	add.s32 	%r235, %r1344, %r234;
	mov.b32 	%f434, %r235;
	mul.f32 	%f435, %f432, %f434;
	sub.f32 	%f436, %f434, %f435;
	fma.rn.f32 	%f437, %f436, %f432, %f435;
	sub.f32 	%f438, %f434, %f437;
	fma.rz.f32 	%f439, %f438, %f432, %f437;
	cvt.rzi.f32.f32 	%f440, %f439;
	sub.f32 	%f752, %f434, %f440;
	sub.s32 	%r1345, %r1345, %r234;
	mov.b32 	%r1344, %f752;
	setp.ne.s32 	%p69, %r1345, 0;
	setp.ne.s32 	%p70, %r1344, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_34;
$L__BB0_35:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r15, 2139095039;
	selp.f32 	%f441, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f442, %f752, 0f34000000;
	mul.f32 	%f753, %f441, %f442;
	bra.uni 	$L__BB0_36;
$L__BB0_26:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f425, %f753, %f145;
	cvt.rzi.f32.f32 	%f751, %f425;
	fma.rn.f32 	%f38, %f751, 0fC0000000, %f753;
	mov.b32 	%r14, %f38;
	setp.lt.u32 	%p63, %r14, 1073741824;
	@%p63 bra 	$L__BB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r14, -2147483647;
	@%p64 bra 	$L__BB0_29;
// %bb.28:
	add.f32 	%f430, %f751, 0fBF800000;
	setp.lt.f32 	%p67, %f38, 0fC0000000;
	add.f32 	%f431, %f430, 0fBF800000;
	selp.f32 	%f751, %f431, %f430, %p67;
	bra.uni 	$L__BB0_31;
$L__BB0_29:
	add.f32 	%f751, %f751, 0f3F800000;
	setp.ltu.f32 	%p65, %f38, 0f40800000;
	@%p65 bra 	$L__BB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f426, %f751, 0f3F800000;
	fma.rn.f32 	%f428, %f145, 0fC0400000, %f38;
	setp.ge.f32 	%p66, %f428, 0f00000000;
	add.f32 	%f429, %f426, 0f3F800000;
	selp.f32 	%f751, %f429, %f426, %p66;
$L__BB0_31:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f753, %f751, 0fC0000000, %f753;
$L__BB0_36:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f443, %f753;
	setp.gtu.f32 	%p73, %f443, 0f7F800000;
	@%p73 bra 	$L__BB0_38;
// %bb.37:
	mov.b32 	%r236, %f35;
	and.b32  	%r237, %r236, -2147483648;
	mov.b32 	%r238, %f753;
	or.b32  	%r239, %r237, %r238;
	mov.b32 	%f753, %r239;
$L__BB0_38:                             // %__nv_fmodf.exit
	add.s32 	%r248, %r13, 28;
	cvt.rn.f32.s32 	%f474, %r248;
	div.approx.f32 	%f54, %f474, %f177;
	abs.f32 	%f757, %f54;
	setp.lt.f32 	%p81, %f757, 0f40000000;
	@%p81 bra 	$L__BB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f757, 0f4B800000;
	@%p82 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_40;
$L__BB0_46:
	mov.b32 	%r23, %f757;
	and.b32  	%r249, %r23, 8388607;
	or.b32  	%r1346, %r249, 1065353216;
	mov.b32 	%f756, %r1346;
	add.s32 	%r250, %r23, -1073741824;
	and.b32  	%r1347, %r250, -8388608;
	setp.eq.s32 	%p88, %r1347, 0;
	@%p88 bra 	$L__BB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i562.preheader
	mov.f32 	%f485, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f484,%f485;
	// end inline asm
$L__BB0_48:                             // %__nv_fmaf_rn.exit4.i.i.i562
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r251, %r1347, 192937984;
	add.s32 	%r252, %r1346, %r251;
	mov.b32 	%f486, %r252;
	mul.f32 	%f487, %f484, %f486;
	sub.f32 	%f488, %f486, %f487;
	fma.rn.f32 	%f489, %f488, %f484, %f487;
	sub.f32 	%f490, %f486, %f489;
	fma.rz.f32 	%f491, %f490, %f484, %f489;
	cvt.rzi.f32.f32 	%f492, %f491;
	sub.f32 	%f756, %f486, %f492;
	sub.s32 	%r1347, %r1347, %r251;
	mov.b32 	%r1346, %f756;
	setp.ne.s32 	%p89, %r1347, 0;
	setp.ne.s32 	%p90, %r1346, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB0_48;
$L__BB0_49:                             // %__internal_fmodf_slowpath_mod.exit.i.i564
	setp.gt.u32 	%p92, %r23, 2139095039;
	selp.f32 	%f493, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f494, %f756, 0f34000000;
	mul.f32 	%f757, %f493, %f494;
	bra.uni 	$L__BB0_50;
$L__BB0_40:                             // %__nv_fast_fdividef.exit.i.i.i541
	div.approx.f32 	%f477, %f757, %f145;
	cvt.rzi.f32.f32 	%f755, %f477;
	fma.rn.f32 	%f57, %f755, 0fC0000000, %f757;
	mov.b32 	%r22, %f57;
	setp.lt.u32 	%p83, %r22, 1073741824;
	@%p83 bra 	$L__BB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r22, -2147483647;
	@%p84 bra 	$L__BB0_43;
// %bb.42:
	add.f32 	%f482, %f755, 0fBF800000;
	setp.lt.f32 	%p87, %f57, 0fC0000000;
	add.f32 	%f483, %f482, 0fBF800000;
	selp.f32 	%f755, %f483, %f482, %p87;
	bra.uni 	$L__BB0_45;
$L__BB0_43:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p85, %f57, 0f40800000;
	@%p85 bra 	$L__BB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i545
	add.f32 	%f478, %f755, 0f3F800000;
	fma.rn.f32 	%f480, %f145, 0fC0400000, %f57;
	setp.ge.f32 	%p86, %f480, 0f00000000;
	add.f32 	%f481, %f478, 0f3F800000;
	selp.f32 	%f755, %f481, %f478, %p86;
$L__BB0_45:                             // %__internal_fmodf_fastpath_quot.exit.i.i548
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_50:                             // %__internal_fmodf_kernel.exit.i567
	shr.u32 	%r85, %r1, 1;
	abs.f32 	%f495, %f757;
	setp.gtu.f32 	%p93, %f495, 0f7F800000;
	@%p93 bra 	$L__BB0_52;
// %bb.51:
	mov.b32 	%r253, %f54;
	and.b32  	%r254, %r253, -2147483648;
	mov.b32 	%r255, %f757;
	or.b32  	%r256, %r254, %r255;
	mov.b32 	%f757, %r256;
$L__BB0_52:                             // %__nv_fmodf.exit568
	bfe.u32 	%r271, %r1, 2, 1;
	shr.u32 	%r32, %r1, 3;
	and.b32  	%r33, %r32, 2;
	or.b32  	%r272, %r271, %r33;
	and.b32  	%r34, %r85, 4;
	or.b32  	%r35, %r272, %r34;
	mul.lo.s32 	%r273, %r86, %r35;
	shl.b32 	%r274, %r273, 1;
	neg.s32 	%r275, %r274;
	cvt.rn.f32.s32 	%f528, %r275;
	div.approx.f32 	%f71, %f528, %f177;
	abs.f32 	%f761, %f71;
	setp.lt.f32 	%p101, %f761, 0f40000000;
	@%p101 bra 	$L__BB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f761, 0f4B800000;
	@%p102 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_54;
$L__BB0_60:
	mov.b32 	%r37, %f761;
	and.b32  	%r276, %r37, 8388607;
	or.b32  	%r1348, %r276, 1065353216;
	mov.b32 	%f760, %r1348;
	add.s32 	%r277, %r37, -1073741824;
	and.b32  	%r1349, %r277, -8388608;
	setp.eq.s32 	%p108, %r1349, 0;
	@%p108 bra 	$L__BB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i593.preheader
	mov.f32 	%f539, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f538,%f539;
	// end inline asm
$L__BB0_62:                             // %__nv_fmaf_rn.exit4.i.i.i593
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r278, %r1349, 192937984;
	add.s32 	%r279, %r1348, %r278;
	mov.b32 	%f540, %r279;
	mul.f32 	%f541, %f538, %f540;
	sub.f32 	%f542, %f540, %f541;
	fma.rn.f32 	%f543, %f542, %f538, %f541;
	sub.f32 	%f544, %f540, %f543;
	fma.rz.f32 	%f545, %f544, %f538, %f543;
	cvt.rzi.f32.f32 	%f546, %f545;
	sub.f32 	%f760, %f540, %f546;
	sub.s32 	%r1349, %r1349, %r278;
	mov.b32 	%r1348, %f760;
	setp.ne.s32 	%p109, %r1349, 0;
	setp.ne.s32 	%p110, %r1348, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_62;
$L__BB0_63:                             // %__internal_fmodf_slowpath_mod.exit.i.i595
	setp.gt.u32 	%p112, %r37, 2139095039;
	selp.f32 	%f547, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f548, %f760, 0f34000000;
	mul.f32 	%f761, %f547, %f548;
	bra.uni 	$L__BB0_64;
$L__BB0_54:                             // %__nv_fast_fdividef.exit.i.i.i572
	div.approx.f32 	%f531, %f761, %f145;
	cvt.rzi.f32.f32 	%f759, %f531;
	fma.rn.f32 	%f74, %f759, 0fC0000000, %f761;
	mov.b32 	%r36, %f74;
	setp.lt.u32 	%p103, %r36, 1073741824;
	@%p103 bra 	$L__BB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r36, -2147483647;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	add.f32 	%f536, %f759, 0fBF800000;
	setp.lt.f32 	%p107, %f74, 0fC0000000;
	add.f32 	%f537, %f536, 0fBF800000;
	selp.f32 	%f759, %f537, %f536, %p107;
	bra.uni 	$L__BB0_59;
$L__BB0_57:
	add.f32 	%f759, %f759, 0f3F800000;
	setp.ltu.f32 	%p105, %f74, 0f40800000;
	@%p105 bra 	$L__BB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i576
	add.f32 	%f532, %f759, 0f3F800000;
	fma.rn.f32 	%f534, %f145, 0fC0400000, %f74;
	setp.ge.f32 	%p106, %f534, 0f00000000;
	add.f32 	%f535, %f532, 0f3F800000;
	selp.f32 	%f759, %f535, %f532, %p106;
$L__BB0_59:                             // %__internal_fmodf_fastpath_quot.exit.i.i579
	fma.rn.f32 	%f761, %f759, 0fC0000000, %f761;
$L__BB0_64:                             // %__internal_fmodf_kernel.exit.i598
	abs.f32 	%f549, %f761;
	setp.gtu.f32 	%p113, %f549, 0f7F800000;
	@%p113 bra 	$L__BB0_66;
// %bb.65:
	mov.b32 	%r280, %f71;
	and.b32  	%r281, %r280, -2147483648;
	mov.b32 	%r282, %f761;
	or.b32  	%r283, %r281, %r282;
	mov.b32 	%f761, %r283;
$L__BB0_66:                             // %__nv_fmodf.exit599
	shl.b32 	%r44, %r1, 1;
	and.b32  	%r292, %r44, 6;
	mov.u32 	%r293, -8;
	sub.s32 	%r294, %r293, %r292;
	mul.lo.s32 	%r295, %r35, %r294;
	cvt.rn.f32.s32 	%f580, %r295;
	div.approx.f32 	%f90, %f580, %f177;
	abs.f32 	%f765, %f90;
	setp.lt.f32 	%p121, %f765, 0f40000000;
	@%p121 bra 	$L__BB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f765, 0f4B800000;
	@%p122 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_68;
$L__BB0_74:
	mov.b32 	%r46, %f765;
	and.b32  	%r296, %r46, 8388607;
	or.b32  	%r1350, %r296, 1065353216;
	mov.b32 	%f764, %r1350;
	add.s32 	%r297, %r46, -1073741824;
	and.b32  	%r1351, %r297, -8388608;
	setp.eq.s32 	%p128, %r1351, 0;
	@%p128 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i624.preheader
	mov.f32 	%f591, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f590,%f591;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i624
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r298, %r1351, 192937984;
	add.s32 	%r299, %r1350, %r298;
	mov.b32 	%f592, %r299;
	mul.f32 	%f593, %f590, %f592;
	sub.f32 	%f594, %f592, %f593;
	fma.rn.f32 	%f595, %f594, %f590, %f593;
	sub.f32 	%f596, %f592, %f595;
	fma.rz.f32 	%f597, %f596, %f590, %f595;
	cvt.rzi.f32.f32 	%f598, %f597;
	sub.f32 	%f764, %f592, %f598;
	sub.s32 	%r1351, %r1351, %r298;
	mov.b32 	%r1350, %f764;
	setp.ne.s32 	%p129, %r1351, 0;
	setp.ne.s32 	%p130, %r1350, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i626
	setp.gt.u32 	%p132, %r46, 2139095039;
	selp.f32 	%f599, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f600, %f764, 0f34000000;
	mul.f32 	%f765, %f599, %f600;
	bra.uni 	$L__BB0_78;
$L__BB0_68:                             // %__nv_fast_fdividef.exit.i.i.i603
	div.approx.f32 	%f583, %f765, %f145;
	cvt.rzi.f32.f32 	%f763, %f583;
	fma.rn.f32 	%f93, %f763, 0fC0000000, %f765;
	mov.b32 	%r45, %f93;
	setp.lt.u32 	%p123, %r45, 1073741824;
	@%p123 bra 	$L__BB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r45, -2147483647;
	@%p124 bra 	$L__BB0_71;
// %bb.70:
	add.f32 	%f588, %f763, 0fBF800000;
	setp.lt.f32 	%p127, %f93, 0fC0000000;
	add.f32 	%f589, %f588, 0fBF800000;
	selp.f32 	%f763, %f589, %f588, %p127;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f763, %f763, 0f3F800000;
	setp.ltu.f32 	%p125, %f93, 0f40800000;
	@%p125 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i607
	add.f32 	%f584, %f763, 0f3F800000;
	fma.rn.f32 	%f586, %f145, 0fC0400000, %f93;
	setp.ge.f32 	%p126, %f586, 0f00000000;
	add.f32 	%f587, %f584, 0f3F800000;
	selp.f32 	%f763, %f587, %f584, %p126;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i610
	fma.rn.f32 	%f765, %f763, 0fC0000000, %f765;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i629
	mov.f32 	%f174, 0f00000000;
	abs.f32 	%f601, %f765;
	setp.gtu.f32 	%p133, %f601, 0f7F800000;
	@%p133 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r300, %f90;
	and.b32  	%r301, %r300, -2147483648;
	mov.b32 	%r302, %f765;
	or.b32  	%r303, %r301, %r302;
	mov.b32 	%f765, %r303;
$L__BB0_80:                             // %__nv_fmodf.exit630
	mov.f32 	%f634, 0f3F800000;
	div.approx.f32 	%f107, %f174, %f634;
	abs.f32 	%f769, %f107;
	setp.lt.f32 	%p141, %f769, 0f40000000;
	setp.gtu.f32 	%p245, %f769, 0f4B800000;
	mov.f32 	%f773, %f769;
	@%p141 bra 	$L__BB0_111;
// %bb.81:
	@%p245 bra 	$L__BB0_107;
	bra.uni 	$L__BB0_82;
$L__BB0_107:
	mov.b32 	%r89, %f769;
	and.b32  	%r324, %r89, 8388607;
	or.b32  	%r1358, %r324, 1065353216;
	mov.b32 	%f772, %r1358;
	add.s32 	%r325, %r89, -1073741824;
	and.b32  	%r1359, %r325, -8388608;
	setp.eq.s32 	%p148, %r1359, 0;
	@%p148 bra 	$L__BB0_110;
// %bb.108:                             // %__nv_fmaf_rn.exit4.i.i.i686.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f643,%f634;
	// end inline asm
$L__BB0_109:                            // %__nv_fmaf_rn.exit4.i.i.i686
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r326, %r1359, 192937984;
	add.s32 	%r327, %r1358, %r326;
	mov.b32 	%f645, %r327;
	mul.f32 	%f646, %f643, %f645;
	sub.f32 	%f647, %f645, %f646;
	fma.rn.f32 	%f648, %f647, %f643, %f646;
	sub.f32 	%f649, %f645, %f648;
	fma.rz.f32 	%f650, %f649, %f643, %f648;
	cvt.rzi.f32.f32 	%f651, %f650;
	sub.f32 	%f772, %f645, %f651;
	sub.s32 	%r1359, %r1359, %r326;
	mov.b32 	%r1358, %f772;
	setp.ne.s32 	%p149, %r1359, 0;
	setp.ne.s32 	%p150, %r1358, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_109;
$L__BB0_110:                            // %__internal_fmodf_slowpath_mod.exit.i.i688
	setp.gt.u32 	%p152, %r89, 2139095039;
	selp.f32 	%f652, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f653, %f772, 0f34000000;
	mul.f32 	%f773, %f652, %f653;
	bra.uni 	$L__BB0_111;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i665
	div.approx.f32 	%f636, %f769, %f145;
	cvt.rzi.f32.f32 	%f771, %f636;
	fma.rn.f32 	%f128, %f771, 0fC0000000, %f769;
	mov.b32 	%r88, %f128;
	setp.lt.u32 	%p143, %r88, 1073741824;
	@%p143 bra 	$L__BB0_106;
// %bb.83:
	setp.lt.u32 	%p144, %r88, -2147483647;
	@%p144 bra 	$L__BB0_104;
// %bb.84:
	add.f32 	%f641, %f771, 0fBF800000;
	setp.lt.f32 	%p147, %f128, 0fC0000000;
	add.f32 	%f642, %f641, 0fBF800000;
	selp.f32 	%f771, %f642, %f641, %p147;
	bra.uni 	$L__BB0_106;
$L__BB0_104:
	add.f32 	%f771, %f771, 0f3F800000;
	setp.ltu.f32 	%p145, %f128, 0f40800000;
	@%p145 bra 	$L__BB0_106;
// %bb.105:                             // %__nv_fmaf_rn.exit.i.i.i669
	add.f32 	%f637, %f771, 0f3F800000;
	fma.rn.f32 	%f639, %f145, 0fC0400000, %f128;
	setp.ge.f32 	%p146, %f639, 0f00000000;
	add.f32 	%f640, %f637, 0f3F800000;
	selp.f32 	%f771, %f640, %f637, %p146;
$L__BB0_106:                            // %__internal_fmodf_fastpath_quot.exit.i.i672
	fma.rn.f32 	%f773, %f771, 0fC0000000, %f769;
$L__BB0_111:                            // %__internal_fmodf_kernel.exit.i691
	abs.f32 	%f654, %f773;
	setp.gtu.f32 	%p153, %f654, 0f7F800000;
	mov.b32 	%r328, %f107;
	and.b32  	%r96, %r328, -2147483648;
	@%p153 bra 	$L__BB0_113;
// %bb.112:
	mov.b32 	%r329, %f773;
	or.b32  	%r330, %r96, %r329;
	mov.b32 	%f773, %r330;
$L__BB0_113:                            // %__nv_fmodf.exit692
	@%p141 bra 	$L__BB0_96;
// %bb.85:
	@%p245 bra 	$L__BB0_92;
	bra.uni 	$L__BB0_86;
$L__BB0_92:
	mov.b32 	%r60, %f769;
	and.b32  	%r339, %r60, 8388607;
	or.b32  	%r1352, %r339, 1065353216;
	mov.b32 	%f768, %r1352;
	add.s32 	%r340, %r60, -1073741824;
	and.b32  	%r1353, %r340, -8388608;
	setp.eq.s32 	%p169, %r1353, 0;
	@%p169 bra 	$L__BB0_95;
// %bb.93:                              // %__nv_fmaf_rn.exit4.i.i.i655.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f696,%f634;
	// end inline asm
$L__BB0_94:                             // %__nv_fmaf_rn.exit4.i.i.i655
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r341, %r1353, 192937984;
	add.s32 	%r342, %r1352, %r341;
	mov.b32 	%f698, %r342;
	mul.f32 	%f699, %f696, %f698;
	sub.f32 	%f700, %f698, %f699;
	fma.rn.f32 	%f701, %f700, %f696, %f699;
	sub.f32 	%f702, %f698, %f701;
	fma.rz.f32 	%f703, %f702, %f696, %f701;
	cvt.rzi.f32.f32 	%f704, %f703;
	sub.f32 	%f768, %f698, %f704;
	sub.s32 	%r1353, %r1353, %r341;
	mov.b32 	%r1352, %f768;
	setp.ne.s32 	%p170, %r1353, 0;
	setp.ne.s32 	%p171, %r1352, 0;
	and.pred  	%p172, %p170, %p171;
	@%p172 bra 	$L__BB0_94;
$L__BB0_95:                             // %__internal_fmodf_slowpath_mod.exit.i.i657
	setp.gt.u32 	%p173, %r60, 2139095039;
	selp.f32 	%f705, 0f7FFFFFFF, 0f4B800000, %p173;
	mul.f32 	%f706, %f768, 0f34000000;
	mul.f32 	%f769, %f705, %f706;
	bra.uni 	$L__BB0_96;
$L__BB0_86:                             // %__nv_fast_fdividef.exit.i.i.i634
	div.approx.f32 	%f689, %f769, %f145;
	cvt.rzi.f32.f32 	%f767, %f689;
	fma.rn.f32 	%f110, %f767, 0fC0000000, %f769;
	mov.b32 	%r59, %f110;
	setp.lt.u32 	%p164, %r59, 1073741824;
	@%p164 bra 	$L__BB0_91;
// %bb.87:
	setp.lt.u32 	%p165, %r59, -2147483647;
	@%p165 bra 	$L__BB0_89;
// %bb.88:
	add.f32 	%f694, %f767, 0fBF800000;
	setp.lt.f32 	%p168, %f110, 0fC0000000;
	add.f32 	%f695, %f694, 0fBF800000;
	selp.f32 	%f767, %f695, %f694, %p168;
	bra.uni 	$L__BB0_91;
$L__BB0_89:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p166, %f110, 0f40800000;
	@%p166 bra 	$L__BB0_91;
// %bb.90:                              // %__nv_fmaf_rn.exit.i.i.i638
	add.f32 	%f690, %f767, 0f3F800000;
	fma.rn.f32 	%f692, %f145, 0fC0400000, %f110;
	setp.ge.f32 	%p167, %f692, 0f00000000;
	add.f32 	%f693, %f690, 0f3F800000;
	selp.f32 	%f767, %f693, %f690, %p167;
$L__BB0_91:                             // %__internal_fmodf_fastpath_quot.exit.i.i641
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_96:                             // %__internal_fmodf_kernel.exit.i660
	abs.f32 	%f707, %f769;
	setp.gtu.f32 	%p174, %f707, 0f7F800000;
	@%p174 bra 	$L__BB0_98;
// %bb.97:
	mov.b32 	%r343, %f769;
	or.b32  	%r344, %r96, %r343;
	mov.b32 	%f769, %r344;
$L__BB0_98:                             // %__nv_fmodf.exit661
	setp.le.s32 	%p183, %r144, %r143;
	mov.u32 	%r1342, 0;
	@%p183 bra 	$L__BB0_122;
// %bb.99:                              // %L1259.lr.ph
	mov.f32 	%f149, 0f42040000;
	div.approx.f32 	%f150, %f148, %f149;
	div.approx.f32 	%f184, %f182, %f149;
	div.approx.f32 	%f219, %f217, %f149;
	div.approx.f32 	%f253, %f251, %f149;
	div.approx.f32 	%f288, %f286, %f149;
	div.approx.f32 	%f322, %f320, %f149;
	div.approx.f32 	%f357, %f355, %f149;
	div.approx.f32 	%f391, %f389, %f149;
	abs.f32 	%f151, %f150;
	abs.f32 	%f185, %f184;
	abs.f32 	%f220, %f219;
	abs.f32 	%f254, %f253;
	abs.f32 	%f289, %f288;
	abs.f32 	%f323, %f322;
	abs.f32 	%f358, %f357;
	abs.f32 	%f392, %f391;
	setp.gt.f32 	%p13, %f151, 0f4B800000;
	mul.f32 	%f152, %f150, 0f00000000;
	setp.gt.f32 	%p19, %f185, 0f4B800000;
	mul.f32 	%f186, %f184, 0f00000000;
	setp.gt.f32 	%p25, %f220, 0f4B800000;
	mul.f32 	%f221, %f219, 0f00000000;
	setp.gt.f32 	%p31, %f254, 0f4B800000;
	mul.f32 	%f255, %f253, 0f00000000;
	setp.gt.f32 	%p37, %f289, 0f4B800000;
	mul.f32 	%f290, %f288, 0f00000000;
	setp.gt.f32 	%p43, %f323, 0f4B800000;
	mul.f32 	%f324, %f322, 0f00000000;
	setp.gt.f32 	%p49, %f358, 0f4B800000;
	mul.f32 	%f359, %f357, 0f00000000;
	setp.gt.f32 	%p55, %f392, 0f4B800000;
	mul.f32 	%f393, %f391, 0f00000000;
	selp.f32 	%f153, %f152, %f150, %p13;
	selp.f32 	%f187, %f186, %f184, %p19;
	selp.f32 	%f222, %f221, %f219, %p25;
	selp.f32 	%f256, %f255, %f253, %p31;
	selp.f32 	%f291, %f290, %f288, %p37;
	selp.f32 	%f325, %f324, %f322, %p43;
	selp.f32 	%f360, %f359, %f357, %p49;
	selp.f32 	%f394, %f393, %f391, %p55;
	add.f32 	%f550, %f761, %f761;
	add.f32 	%f602, %f765, %f765;
	add.f32 	%f154, %f153, %f153;
	add.f32 	%f188, %f187, %f187;
	add.f32 	%f223, %f222, %f222;
	add.f32 	%f257, %f256, %f256;
	add.f32 	%f292, %f291, %f291;
	add.f32 	%f326, %f325, %f325;
	add.f32 	%f361, %f360, %f360;
	add.f32 	%f395, %f394, %f394;
	add.f32 	%f444, %f753, %f753;
	add.f32 	%f496, %f757, %f757;
	mov.b32 	%r284, %f550;
	mov.b32 	%r316, %f602;
	mov.b32 	%r161, %f154;
	mov.b32 	%r168, %f188;
	mov.b32 	%r179, %f223;
	mov.b32 	%r186, %f257;
	mov.b32 	%r197, %f292;
	mov.b32 	%r204, %f326;
	mov.b32 	%r215, %f361;
	mov.b32 	%r222, %f395;
	mov.b32 	%r240, %f444;
	mov.b32 	%r263, %f496;
	and.b32  	%r285, %r284, -2147483648;
	and.b32  	%r317, %r316, -2147483648;
	add.f32 	%f655, %f773, %f773;
	and.b32  	%r162, %r161, -2147483648;
	and.b32  	%r169, %r168, -2147483648;
	and.b32  	%r180, %r179, -2147483648;
	and.b32  	%r187, %r186, -2147483648;
	and.b32  	%r198, %r197, -2147483648;
	and.b32  	%r205, %r204, -2147483648;
	and.b32  	%r216, %r215, -2147483648;
	and.b32  	%r223, %r222, -2147483648;
	and.b32  	%r241, %r240, -2147483648;
	and.b32  	%r264, %r263, -2147483648;
	or.b32  	%r286, %r285, 1056964608;
	or.b32  	%r318, %r317, 1056964608;
	mov.b32 	%r331, %f655;
	or.b32  	%r163, %r162, 1056964608;
	or.b32  	%r170, %r169, 1056964608;
	or.b32  	%r181, %r180, 1056964608;
	or.b32  	%r188, %r187, 1056964608;
	or.b32  	%r199, %r198, 1056964608;
	or.b32  	%r206, %r205, 1056964608;
	or.b32  	%r217, %r216, 1056964608;
	or.b32  	%r224, %r223, 1056964608;
	or.b32  	%r242, %r241, 1056964608;
	or.b32  	%r265, %r264, 1056964608;
	mov.b32 	%f551, %r286;
	mov.b32 	%f603, %r318;
	and.b32  	%r332, %r331, -2147483648;
	mov.b32 	%f155, %r163;
	mov.b32 	%f189, %r170;
	mov.b32 	%f224, %r181;
	mov.b32 	%f258, %r188;
	mov.b32 	%f293, %r199;
	mov.b32 	%f327, %r206;
	mov.b32 	%f362, %r217;
	mov.b32 	%f396, %r224;
	mov.b32 	%f445, %r242;
	mov.b32 	%f497, %r265;
	add.f32 	%f552, %f550, %f551;
	abs.f32 	%f554, %f550;
	add.f32 	%f604, %f602, %f603;
	abs.f32 	%f606, %f602;
	or.b32  	%r333, %r332, 1056964608;
	add.f32 	%f156, %f154, %f155;
	abs.f32 	%f158, %f154;
	add.f32 	%f190, %f188, %f189;
	abs.f32 	%f192, %f188;
	add.f32 	%f225, %f223, %f224;
	abs.f32 	%f227, %f223;
	add.f32 	%f259, %f257, %f258;
	abs.f32 	%f261, %f257;
	add.f32 	%f294, %f292, %f293;
	abs.f32 	%f296, %f292;
	add.f32 	%f328, %f326, %f327;
	abs.f32 	%f330, %f326;
	add.f32 	%f363, %f361, %f362;
	abs.f32 	%f365, %f361;
	add.f32 	%f397, %f395, %f396;
	abs.f32 	%f399, %f395;
	add.f32 	%f446, %f444, %f445;
	abs.f32 	%f448, %f444;
	add.f32 	%f498, %f496, %f497;
	abs.f32 	%f500, %f496;
	cvt.rzi.f32.f32 	%f553, %f552;
	setp.gt.f32 	%p114, %f554, 0f4B000000;
	cvt.rzi.f32.f32 	%f605, %f604;
	setp.gt.f32 	%p134, %f606, 0f4B000000;
	cvt.u16.u32 	%rs1, %r1;
	mov.b32 	%f656, %r333;
	cvt.rzi.f32.f32 	%f157, %f156;
	setp.gt.f32 	%p14, %f158, 0f4B000000;
	cvt.rzi.f32.f32 	%f191, %f190;
	setp.gt.f32 	%p20, %f192, 0f4B000000;
	cvt.rzi.f32.f32 	%f226, %f225;
	setp.gt.f32 	%p26, %f227, 0f4B000000;
	cvt.rzi.f32.f32 	%f260, %f259;
	setp.gt.f32 	%p32, %f261, 0f4B000000;
	cvt.rzi.f32.f32 	%f295, %f294;
	setp.gt.f32 	%p38, %f296, 0f4B000000;
	cvt.rzi.f32.f32 	%f329, %f328;
	setp.gt.f32 	%p44, %f330, 0f4B000000;
	cvt.rzi.f32.f32 	%f364, %f363;
	setp.gt.f32 	%p50, %f365, 0f4B000000;
	cvt.rzi.f32.f32 	%f398, %f397;
	setp.gt.f32 	%p56, %f399, 0f4B000000;
	cvt.rzi.f32.f32 	%f447, %f446;
	setp.gt.f32 	%p74, %f448, 0f4B000000;
	cvt.rzi.f32.f32 	%f499, %f498;
	setp.gt.f32 	%p94, %f500, 0f4B000000;
	selp.f32 	%f555, %f550, %f553, %p114;
	cvt.rzi.f32.f32 	%f556, %f550;
	setp.lt.f32 	%p115, %f554, 0f3F000000;
	selp.f32 	%f607, %f602, %f605, %p134;
	cvt.rzi.f32.f32 	%f608, %f602;
	setp.lt.f32 	%p135, %f606, 0f3F000000;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	add.f32 	%f657, %f655, %f656;
	abs.f32 	%f659, %f655;
	selp.f32 	%f159, %f154, %f157, %p14;
	cvt.rzi.f32.f32 	%f160, %f154;
	setp.lt.f32 	%p15, %f158, 0f3F000000;
	selp.f32 	%f193, %f188, %f191, %p20;
	cvt.rzi.f32.f32 	%f194, %f188;
	setp.lt.f32 	%p21, %f192, 0f3F000000;
	selp.f32 	%f228, %f223, %f226, %p26;
	cvt.rzi.f32.f32 	%f229, %f223;
	setp.lt.f32 	%p27, %f227, 0f3F000000;
	selp.f32 	%f262, %f257, %f260, %p32;
	cvt.rzi.f32.f32 	%f263, %f257;
	setp.lt.f32 	%p33, %f261, 0f3F000000;
	selp.f32 	%f297, %f292, %f295, %p38;
	cvt.rzi.f32.f32 	%f298, %f292;
	setp.lt.f32 	%p39, %f296, 0f3F000000;
	selp.f32 	%f331, %f326, %f329, %p44;
	cvt.rzi.f32.f32 	%f332, %f326;
	setp.lt.f32 	%p45, %f330, 0f3F000000;
	selp.f32 	%f366, %f361, %f364, %p50;
	cvt.rzi.f32.f32 	%f367, %f361;
	setp.lt.f32 	%p51, %f365, 0f3F000000;
	selp.f32 	%f400, %f395, %f398, %p56;
	cvt.rzi.f32.f32 	%f401, %f395;
	setp.lt.f32 	%p57, %f399, 0f3F000000;
	selp.f32 	%f449, %f444, %f447, %p74;
	cvt.rzi.f32.f32 	%f450, %f444;
	setp.lt.f32 	%p75, %f448, 0f3F000000;
	selp.f32 	%f501, %f496, %f499, %p94;
	cvt.rzi.f32.f32 	%f502, %f496;
	setp.lt.f32 	%p95, %f500, 0f3F000000;
	selp.f32 	%f557, %f556, %f555, %p115;
	selp.f32 	%f609, %f608, %f607, %p135;
	or.b16  	%rs4, %rs3, %rs2;
	cvt.rzi.f32.f32 	%f658, %f657;
	setp.gt.f32 	%p156, %f659, 0f4B000000;
	selp.f32 	%f161, %f160, %f159, %p15;
	selp.f32 	%f195, %f194, %f193, %p21;
	selp.f32 	%f230, %f229, %f228, %p27;
	selp.f32 	%f264, %f263, %f262, %p33;
	selp.f32 	%f299, %f298, %f297, %p39;
	selp.f32 	%f333, %f332, %f331, %p45;
	selp.f32 	%f368, %f367, %f366, %p51;
	selp.f32 	%f402, %f401, %f400, %p57;
	selp.f32 	%f451, %f450, %f449, %p75;
	selp.f32 	%f503, %f502, %f501, %p95;
	fma.rn.f32 	%f558, %f557, 0fBF000000, %f761;
	fma.rn.f32 	%f610, %f609, 0fBF000000, %f765;
	shr.u16 	%rs6, %rs4, 4;
	selp.f32 	%f660, %f655, %f658, %p156;
	cvt.rzi.f32.f32 	%f661, %f655;
	setp.lt.f32 	%p157, %f659, 0f3F000000;
	fma.rn.f32 	%f162, %f161, 0fBF000000, %f153;
	fma.rn.f32 	%f196, %f195, 0fBF000000, %f187;
	fma.rn.f32 	%f231, %f230, 0fBF000000, %f222;
	fma.rn.f32 	%f265, %f264, 0fBF000000, %f256;
	fma.rn.f32 	%f300, %f299, 0fBF000000, %f291;
	fma.rn.f32 	%f334, %f333, 0fBF000000, %f325;
	fma.rn.f32 	%f369, %f368, 0fBF000000, %f360;
	fma.rn.f32 	%f403, %f402, 0fBF000000, %f394;
	fma.rn.f32 	%f452, %f451, 0fBF000000, %f753;
	fma.rn.f32 	%f504, %f503, 0fBF000000, %f757;
	mul.f32 	%f559, %f558, %f558;
	mul.f32 	%f611, %f610, %f610;
	shl.b16 	%rs5, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	selp.f32 	%f662, %f661, %f660, %p157;
	mul.f32 	%f163, %f162, %f162;
	mul.f32 	%f197, %f196, %f196;
	mul.f32 	%f232, %f231, %f231;
	mul.f32 	%f266, %f265, %f265;
	mul.f32 	%f301, %f300, %f300;
	mul.f32 	%f335, %f334, %f334;
	mul.f32 	%f370, %f369, %f369;
	mul.f32 	%f404, %f403, %f403;
	mul.f32 	%f453, %f452, %f452;
	mul.f32 	%f505, %f504, %f504;
	fma.rn.f32 	%f560, %f559, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f561, %f559, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f612, %f611, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f613, %f611, 0f3E684E12, 0fBFAAD2E0;
	or.b16  	%rs8, %rs7, %rs5;
	fma.rn.f32 	%f663, %f662, 0fBF000000, %f773;
	cvt.rzi.s32.f32 	%r164, %f161;
	fma.rn.f32 	%f164, %f163, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f165, %f163, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r171, %f195;
	fma.rn.f32 	%f198, %f197, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f199, %f197, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r182, %f230;
	fma.rn.f32 	%f233, %f232, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f234, %f232, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r189, %f264;
	fma.rn.f32 	%f267, %f266, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f268, %f266, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r200, %f299;
	fma.rn.f32 	%f302, %f301, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f303, %f301, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r207, %f333;
	fma.rn.f32 	%f336, %f335, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f337, %f335, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r218, %f368;
	fma.rn.f32 	%f371, %f370, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f372, %f370, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r225, %f402;
	fma.rn.f32 	%f405, %f404, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f406, %f404, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f454, %f453, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f455, %f453, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f506, %f505, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f507, %f505, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r287, %f557;
	fma.rn.f32 	%f562, %f560, %f559, 0fC0A55DF6;
	fma.rn.f32 	%f563, %f561, %f559, 0f4081E0CF;
	fma.rn.f32 	%f564, %f559, %f558, 0f00000000;
	cvt.rzi.s32.f32 	%r319, %f609;
	fma.rn.f32 	%f614, %f612, %f611, 0fC0A55DF6;
	fma.rn.f32 	%f615, %f613, %f611, 0f4081E0CF;
	fma.rn.f32 	%f616, %f611, %f610, 0f00000000;
	and.b16  	%rs9, %rs8, 13107;
	shr.u16 	%rs11, %rs8, 2;
	mul.f32 	%f664, %f663, %f663;
	add.s32 	%r165, %r164, 1;
	fma.rn.f32 	%f166, %f164, %f163, 0fC0A55DF6;
	fma.rn.f32 	%f167, %f165, %f163, 0f4081E0CF;
	fma.rn.f32 	%f168, %f163, %f162, 0f00000000;
	add.s32 	%r172, %r171, 1;
	fma.rn.f32 	%f200, %f198, %f197, 0fC0A55DF6;
	fma.rn.f32 	%f201, %f199, %f197, 0f4081E0CF;
	fma.rn.f32 	%f202, %f197, %f196, 0f00000000;
	add.s32 	%r183, %r182, 1;
	fma.rn.f32 	%f235, %f233, %f232, 0fC0A55DF6;
	fma.rn.f32 	%f236, %f234, %f232, 0f4081E0CF;
	fma.rn.f32 	%f237, %f232, %f231, 0f00000000;
	add.s32 	%r190, %r189, 1;
	fma.rn.f32 	%f269, %f267, %f266, 0fC0A55DF6;
	fma.rn.f32 	%f270, %f268, %f266, 0f4081E0CF;
	fma.rn.f32 	%f271, %f266, %f265, 0f00000000;
	add.s32 	%r201, %r200, 1;
	fma.rn.f32 	%f304, %f302, %f301, 0fC0A55DF6;
	fma.rn.f32 	%f305, %f303, %f301, 0f4081E0CF;
	fma.rn.f32 	%f306, %f301, %f300, 0f00000000;
	add.s32 	%r208, %r207, 1;
	fma.rn.f32 	%f338, %f336, %f335, 0fC0A55DF6;
	fma.rn.f32 	%f339, %f337, %f335, 0f4081E0CF;
	fma.rn.f32 	%f340, %f335, %f334, 0f00000000;
	add.s32 	%r219, %r218, 1;
	fma.rn.f32 	%f373, %f371, %f370, 0fC0A55DF6;
	fma.rn.f32 	%f374, %f372, %f370, 0f4081E0CF;
	fma.rn.f32 	%f375, %f370, %f369, 0f00000000;
	add.s32 	%r226, %r225, 1;
	fma.rn.f32 	%f407, %f405, %f404, 0fC0A55DF6;
	fma.rn.f32 	%f408, %f406, %f404, 0f4081E0CF;
	fma.rn.f32 	%f409, %f404, %f403, 0f00000000;
	cvt.rzi.s32.f32 	%r243, %f451;
	fma.rn.f32 	%f456, %f454, %f453, 0fC0A55DF6;
	fma.rn.f32 	%f457, %f455, %f453, 0f4081E0CF;
	fma.rn.f32 	%f458, %f453, %f452, 0f00000000;
	cvt.rzi.s32.f32 	%r266, %f503;
	fma.rn.f32 	%f508, %f506, %f505, 0fC0A55DF6;
	fma.rn.f32 	%f509, %f507, %f505, 0f4081E0CF;
	fma.rn.f32 	%f510, %f505, %f504, 0f00000000;
	fma.rn.f32 	%f565, %f563, %f559, 0fC09DE9E6;
	fma.rn.f32 	%f566, %f562, %f564, 0f00000000;
	and.b32  	%r288, %r287, 1;
	fma.rn.f32 	%f617, %f615, %f611, 0fC09DE9E6;
	fma.rn.f32 	%f618, %f614, %f616, 0f00000000;
	and.b32  	%r320, %r319, 1;
	shl.b16 	%rs10, %rs9, 2;
	and.b16  	%rs12, %rs11, 13107;
	fma.rn.f32 	%f665, %f664, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f666, %f664, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f169, %f167, %f163, 0fC09DE9E6;
	fma.rn.f32 	%f170, %f166, %f168, 0f00000000;
	and.b32  	%r166, %r165, 1;
	fma.rn.f32 	%f203, %f201, %f197, 0fC09DE9E6;
	fma.rn.f32 	%f204, %f200, %f202, 0f00000000;
	and.b32  	%r173, %r172, 1;
	fma.rn.f32 	%f238, %f236, %f232, 0fC09DE9E6;
	fma.rn.f32 	%f239, %f235, %f237, 0f00000000;
	and.b32  	%r184, %r183, 1;
	fma.rn.f32 	%f272, %f270, %f266, 0fC09DE9E6;
	fma.rn.f32 	%f273, %f269, %f271, 0f00000000;
	and.b32  	%r191, %r190, 1;
	fma.rn.f32 	%f307, %f305, %f301, 0fC09DE9E6;
	fma.rn.f32 	%f308, %f304, %f306, 0f00000000;
	and.b32  	%r202, %r201, 1;
	fma.rn.f32 	%f341, %f339, %f335, 0fC09DE9E6;
	fma.rn.f32 	%f342, %f338, %f340, 0f00000000;
	and.b32  	%r209, %r208, 1;
	fma.rn.f32 	%f376, %f374, %f370, 0fC09DE9E6;
	fma.rn.f32 	%f377, %f373, %f375, 0f00000000;
	and.b32  	%r220, %r219, 1;
	fma.rn.f32 	%f410, %f408, %f404, 0fC09DE9E6;
	fma.rn.f32 	%f411, %f407, %f409, 0f00000000;
	and.b32  	%r227, %r226, 1;
	fma.rn.f32 	%f459, %f457, %f453, 0fC09DE9E6;
	fma.rn.f32 	%f460, %f456, %f458, 0f00000000;
	and.b32  	%r244, %r243, 1;
	fma.rn.f32 	%f511, %f509, %f505, 0fC09DE9E6;
	fma.rn.f32 	%f512, %f508, %f510, 0f00000000;
	and.b32  	%r267, %r266, 1;
	fma.rn.f32 	%f567, %f565, %f559, 0f3F800000;
	fma.rn.f32 	%f568, %f558, 0f40490FDB, %f566;
	setp.eq.b32 	%p116, %r288, 1;
	fma.rn.f32 	%f619, %f617, %f611, 0f3F800000;
	fma.rn.f32 	%f620, %f610, 0f40490FDB, %f618;
	setp.eq.b32 	%p136, %r320, 1;
	or.b16  	%rs13, %rs12, %rs10;
	cvt.rzi.s32.f32 	%r334, %f662;
	fma.rn.f32 	%f667, %f665, %f664, 0fC0A55DF6;
	fma.rn.f32 	%f668, %f666, %f664, 0f4081E0CF;
	fma.rn.f32 	%f669, %f664, %f663, 0f00000000;
	shl.b32 	%r156, %r2, 1;
	fma.rn.f32 	%f171, %f169, %f163, 0f3F800000;
	fma.rn.f32 	%f172, %f162, 0f40490FDB, %f170;
	setp.eq.b32 	%p16, %r166, 1;
	fma.rn.f32 	%f205, %f203, %f197, 0f3F800000;
	fma.rn.f32 	%f206, %f196, 0f40490FDB, %f204;
	setp.eq.b32 	%p22, %r173, 1;
	fma.rn.f32 	%f240, %f238, %f232, 0f3F800000;
	fma.rn.f32 	%f241, %f231, 0f40490FDB, %f239;
	setp.eq.b32 	%p28, %r184, 1;
	fma.rn.f32 	%f274, %f272, %f266, 0f3F800000;
	fma.rn.f32 	%f275, %f265, 0f40490FDB, %f273;
	setp.eq.b32 	%p34, %r191, 1;
	fma.rn.f32 	%f309, %f307, %f301, 0f3F800000;
	fma.rn.f32 	%f310, %f300, 0f40490FDB, %f308;
	setp.eq.b32 	%p40, %r202, 1;
	fma.rn.f32 	%f343, %f341, %f335, 0f3F800000;
	fma.rn.f32 	%f344, %f334, 0f40490FDB, %f342;
	setp.eq.b32 	%p46, %r209, 1;
	fma.rn.f32 	%f378, %f376, %f370, 0f3F800000;
	fma.rn.f32 	%f379, %f369, 0f40490FDB, %f377;
	setp.eq.b32 	%p52, %r220, 1;
	fma.rn.f32 	%f412, %f410, %f404, 0f3F800000;
	fma.rn.f32 	%f413, %f403, 0f40490FDB, %f411;
	setp.eq.b32 	%p58, %r227, 1;
	fma.rn.f32 	%f461, %f459, %f453, 0f3F800000;
	fma.rn.f32 	%f462, %f452, 0f40490FDB, %f460;
	setp.eq.b32 	%p76, %r244, 1;
	fma.rn.f32 	%f513, %f511, %f505, 0f3F800000;
	fma.rn.f32 	%f514, %f504, 0f40490FDB, %f512;
	setp.eq.b32 	%p96, %r267, 1;
	selp.f32 	%f569, %f567, %f568, %p116;
	and.b32  	%r289, %r287, 2;
	selp.f32 	%f621, %f619, %f620, %p136;
	and.b32  	%r321, %r319, 2;
	and.b16  	%rs14, %rs13, 20480;
	shr.u16 	%rs16, %rs13, 1;
	fma.rn.f32 	%f670, %f668, %f664, 0fC09DE9E6;
	fma.rn.f32 	%f671, %f667, %f669, 0f00000000;
	and.b32  	%r335, %r334, 1;
	and.b32  	%r81, %r1, 2;
	and.b32  	%r82, %r156, 504;
	shl.b32 	%r83, %r1, 2;
	selp.f32 	%f173, %f171, %f172, %p16;
	and.b32  	%r167, %r165, 2;
	selp.f32 	%f207, %f205, %f206, %p22;
	and.b32  	%r174, %r172, 2;
	selp.f32 	%f242, %f240, %f241, %p28;
	and.b32  	%r185, %r183, 2;
	selp.f32 	%f276, %f274, %f275, %p34;
	and.b32  	%r192, %r190, 2;
	selp.f32 	%f311, %f309, %f310, %p40;
	and.b32  	%r203, %r201, 2;
	selp.f32 	%f345, %f343, %f344, %p46;
	and.b32  	%r210, %r208, 2;
	selp.f32 	%f380, %f378, %f379, %p52;
	and.b32  	%r221, %r219, 2;
	selp.f32 	%f414, %f412, %f413, %p58;
	and.b32  	%r228, %r226, 2;
	selp.f32 	%f463, %f461, %f462, %p76;
	and.b32  	%r245, %r243, 2;
	selp.f32 	%f515, %f513, %f514, %p96;
	and.b32  	%r268, %r266, 2;
	setp.eq.s32 	%p117, %r289, 0;
	neg.f32 	%f571, %f569;
	add.s32 	%r290, %r287, 1;
	cvt.rzi.f32.f32 	%f576, %f761;
	setp.eq.s32 	%p137, %r321, 0;
	neg.f32 	%f623, %f621;
	add.s32 	%r322, %r319, 1;
	cvt.rzi.f32.f32 	%f628, %f765;
	shl.b16 	%rs15, %rs14, 1;
	and.b16  	%rs17, %rs16, 16384;
	fma.rn.f32 	%f672, %f670, %f664, 0f3F800000;
	fma.rn.f32 	%f673, %f663, 0f40490FDB, %f671;
	setp.eq.b32 	%p158, %r335, 1;
	or.b32  	%r157, %r82, %r81;
	and.b32  	%r158, %r83, 4;
	setp.eq.s32 	%p17, %r167, 0;
	sub.f32 	%f175, %f174, %f173;
	setp.eq.s32 	%p23, %r174, 0;
	sub.f32 	%f209, %f174, %f207;
	setp.eq.s32 	%p29, %r185, 0;
	sub.f32 	%f244, %f174, %f242;
	setp.eq.s32 	%p35, %r192, 0;
	sub.f32 	%f278, %f174, %f276;
	setp.eq.s32 	%p41, %r203, 0;
	sub.f32 	%f313, %f174, %f311;
	setp.eq.s32 	%p47, %r210, 0;
	sub.f32 	%f347, %f174, %f345;
	setp.eq.s32 	%p53, %r221, 0;
	sub.f32 	%f382, %f174, %f380;
	setp.eq.s32 	%p59, %r228, 0;
	sub.f32 	%f416, %f174, %f414;
	setp.eq.s32 	%p77, %r245, 0;
	neg.f32 	%f465, %f463;
	add.s32 	%r246, %r243, 1;
	cvt.rzi.f32.f32 	%f470, %f753;
	setp.eq.s32 	%p97, %r268, 0;
	neg.f32 	%f517, %f515;
	add.s32 	%r269, %r266, 1;
	cvt.rzi.f32.f32 	%f522, %f757;
	selp.f32 	%f570, %f568, %f567, %p116;
	selp.f32 	%f572, %f569, %f571, %p117;
	and.b32  	%r291, %r290, 2;
	setp.eq.f32 	%p119, %f576, %f761;
	mul.f32 	%f577, %f761, 0f00000000;
	selp.f32 	%f622, %f620, %f619, %p136;
	selp.f32 	%f624, %f621, %f623, %p137;
	and.b32  	%r323, %r322, 2;
	setp.eq.f32 	%p139, %f628, %f765;
	mul.f32 	%f629, %f765, 0f00000000;
	or.b16  	%rs18, %rs17, %rs15;
	selp.f32 	%f674, %f672, %f673, %p158;
	and.b32  	%r336, %r334, 2;
	or.b32  	%r159, %r157, %r158;
	selp.f32 	%f176, %f173, %f175, %p17;
	selp.f32 	%f210, %f207, %f209, %p23;
	selp.f32 	%f245, %f242, %f244, %p29;
	selp.f32 	%f279, %f276, %f278, %p35;
	selp.f32 	%f314, %f311, %f313, %p41;
	selp.f32 	%f348, %f345, %f347, %p47;
	selp.f32 	%f383, %f380, %f382, %p53;
	selp.f32 	%f417, %f414, %f416, %p59;
	selp.f32 	%f464, %f462, %f461, %p76;
	selp.f32 	%f466, %f463, %f465, %p77;
	and.b32  	%r247, %r246, 2;
	setp.eq.f32 	%p79, %f470, %f753;
	mul.f32 	%f471, %f753, 0f00000000;
	selp.f32 	%f516, %f514, %f513, %p96;
	selp.f32 	%f518, %f515, %f517, %p97;
	and.b32  	%r270, %r269, 2;
	setp.eq.f32 	%p99, %f522, %f757;
	mul.f32 	%f523, %f757, 0f00000000;
	setp.eq.s32 	%p118, %r291, 0;
	sub.f32 	%f574, %f174, %f570;
	selp.f32 	%f88, %f577, %f572, %p119;
	abs.f32 	%f578, %f761;
	setp.eq.s32 	%p138, %r323, 0;
	sub.f32 	%f626, %f174, %f622;
	selp.f32 	%f630, %f629, %f624, %p139;
	abs.f32 	%f631, %f765;
	shr.u16 	%rs19, %rs18, 13;
	setp.eq.s32 	%p159, %r336, 0;
	neg.f32 	%f676, %f674;
	add.s32 	%r337, %r334, 1;
	cvt.rzi.f32.f32 	%f681, %f773;
	shr.u32 	%r160, %r159, 1;
	mul.f32 	%f125, %f176, %f176;
	mul.f32 	%f4, %f210, %f210;
	mul.f32 	%f8, %f245, %f245;
	mul.f32 	%f13, %f279, %f279;
	mul.f32 	%f17, %f314, %f314;
	mul.f32 	%f22, %f348, %f348;
	mul.f32 	%f26, %f383, %f383;
	mul.f32 	%f31, %f417, %f417;
	setp.eq.s32 	%p78, %r247, 0;
	sub.f32 	%f468, %f174, %f464;
	selp.f32 	%f52, %f471, %f466, %p79;
	abs.f32 	%f472, %f753;
	setp.eq.s32 	%p98, %r270, 0;
	sub.f32 	%f520, %f174, %f516;
	selp.f32 	%f524, %f523, %f518, %p99;
	abs.f32 	%f525, %f757;
	selp.f32 	%f575, %f570, %f574, %p118;
	setp.gt.f32 	%p120, %f578, 0f4B800000;
	add.f32 	%f579, %f88, 0f3F800000;
	selp.f32 	%f627, %f622, %f626, %p138;
	setp.gt.f32 	%p140, %f631, 0f4B800000;
	add.f32 	%f632, %f630, 0f3F800000;
	and.b16  	%rs20, %rs19, 6;
	selp.f32 	%f675, %f673, %f672, %p158;
	selp.f32 	%f677, %f674, %f676, %p159;
	and.b32  	%r338, %r337, 2;
	setp.eq.f32 	%p161, %f681, %f773;
	mul.f32 	%f682, %f773, 0f00000000;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd54, %r160, 4;
	mul.f32 	%f180, %f125, 0f3D87E86B;
	mul.f32 	%f214, %f4, 0f3D87E86B;
	mul.f32 	%f249, %f8, 0f3D87E86B;
	mul.f32 	%f283, %f13, 0f3D87E86B;
	mul.f32 	%f318, %f17, 0f3D87E86B;
	mul.f32 	%f352, %f22, 0f3D87E86B;
	mul.f32 	%f387, %f26, 0f3D87E86B;
	mul.f32 	%f420, %f31, 0f3D87E86B;
	selp.f32 	%f469, %f464, %f468, %p78;
	setp.gt.f32 	%p80, %f472, 0f4B800000;
	add.f32 	%f473, %f52, 0f3F800000;
	selp.f32 	%f521, %f516, %f520, %p98;
	setp.gt.f32 	%p100, %f525, 0f4B800000;
	add.f32 	%f526, %f524, 0f3F800000;
	selp.f32 	%f89, %f579, %f575, %p120;
	selp.f32 	%f633, %f632, %f627, %p140;
	cvt.u32.u16 	%r57, %rs20;
	setp.eq.s32 	%p160, %r338, 0;
	sub.f32 	%f679, %f174, %f675;
	selp.f32 	%f683, %f682, %f677, %p161;
	abs.f32 	%f684, %f773;
	add.s64 	%rd55, %rd1, %rd54;
	mul.f32 	%f3, %f180, %f743;
	mul.f32 	%f215, %f214, %f744;
	mul.f32 	%f12, %f249, %f745;
	mul.f32 	%f284, %f283, %f746;
	mul.f32 	%f21, %f318, %f747;
	mul.f32 	%f353, %f352, %f748;
	mul.f32 	%f30, %f387, %f749;
	mul.f32 	%f421, %f420, %f750;
	selp.f32 	%f53, %f473, %f469, %p80;
	selp.f32 	%f527, %f526, %f521, %p100;
	mov.b32 	%r306, %f633;
	mov.b32 	%r305, %f89;
	mov.b32 	%r312, %f630;
	mov.b32 	%r311, %f88;
	setp.eq.s32 	%p155, %r35, %r57;
	selp.f32 	%f680, %f675, %f679, %p160;
	setp.gt.f32 	%p162, %f684, 0f4B800000;
	add.f32 	%f685, %f683, 0f3F800000;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.global.u32 	%r84, [%rd55];
	mov.b32 	%r177, %f215;
	mov.b32 	%r176, %f3;
	mov.b32 	%r195, %f284;
	mov.b32 	%r194, %f12;
	mov.b32 	%r213, %f353;
	mov.b32 	%r212, %f21;
	mov.b32 	%r231, %f421;
	mov.b32 	%r230, %f30;
	mov.b32 	%r259, %f527;
	mov.b32 	%r258, %f53;
	mov.b32 	%r262, %f524;
	mov.b32 	%r261, %f52;
	xor.b32  	%r309, %r312, -2147483648;
	xor.b32  	%r308, %r311, -2147483648;
	or.b16  	%rs21, %rs19, 1;
	selp.f32 	%f686, %f685, %f680, %p162;
	selp.f32 	%f687, 0f3F800000, 0f00000000, %p155;
	// begin inline asm
	cvt.rn.f16x2.f32 %r175, %r177, %r176;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r193, %r195, %r194;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r211, %r213, %r212;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r229, %r231, %r230;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r257, %r259, %r258;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r260, %r262, %r261;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r304, %r306, %r305;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r307, %r309, %r308;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r310, %r312, %r311;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r313, %r306, %r305;
	// end inline asm
	cvt.u32.u16 	%r58, %rs21;
	mul.f32 	%f142, %f686, %f687;
	mul.f32 	%f143, %f683, %f687;
	setp.eq.s32 	%p175, %r35, %r58;
	add.f32 	%f708, %f769, %f769;
	mov.b32 	%r357, %f708;
	and.b32  	%r358, %r357, -2147483648;
	or.b32  	%r359, %r358, 1056964608;
	mov.b32 	%f709, %r359;
	add.f32 	%f710, %f708, %f709;
	cvt.rzi.f32.f32 	%f711, %f710;
	abs.f32 	%f712, %f708;
	setp.gt.f32 	%p176, %f712, 0f4B000000;
	selp.f32 	%f713, %f708, %f711, %p176;
	cvt.rzi.f32.f32 	%f714, %f708;
	setp.lt.f32 	%p177, %f712, 0f3F000000;
	selp.f32 	%f715, %f714, %f713, %p177;
	cvt.rzi.s32.f32 	%r360, %f715;
	fma.rn.f32 	%f716, %f715, 0fBF000000, %f769;
	mul.f32 	%f717, %f716, %f716;
	fma.rn.f32 	%f718, %f717, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f719, %f717, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f720, %f718, %f717, 0fC0A55DF6;
	fma.rn.f32 	%f721, %f719, %f717, 0f4081E0CF;
	fma.rn.f32 	%f722, %f717, %f716, 0f00000000;
	fma.rn.f32 	%f723, %f721, %f717, 0fC09DE9E6;
	fma.rn.f32 	%f724, %f720, %f722, 0f00000000;
	fma.rn.f32 	%f725, %f723, %f717, 0f3F800000;
	fma.rn.f32 	%f726, %f716, 0f40490FDB, %f724;
	and.b32  	%r361, %r360, 1;
	setp.eq.b32 	%p178, %r361, 1;
	selp.f32 	%f727, %f725, %f726, %p178;
	selp.f32 	%f728, %f726, %f725, %p178;
	and.b32  	%r362, %r360, 2;
	setp.eq.s32 	%p179, %r362, 0;
	neg.f32 	%f729, %f727;
	selp.f32 	%f730, %f727, %f729, %p179;
	add.s32 	%r363, %r360, 1;
	and.b32  	%r364, %r363, 2;
	setp.eq.s32 	%p180, %r364, 0;
	sub.f32 	%f732, %f174, %f728;
	selp.f32 	%f733, %f728, %f732, %p180;
	cvt.rzi.f32.f32 	%f734, %f769;
	setp.eq.f32 	%p181, %f734, %f769;
	mul.f32 	%f735, %f769, 0f00000000;
	selp.f32 	%f736, %f735, %f730, %p181;
	abs.f32 	%f737, %f769;
	setp.gt.f32 	%p182, %f737, 0f4B800000;
	add.f32 	%f738, %f736, 0f3F800000;
	selp.f32 	%f739, %f738, %f733, %p182;
	selp.f32 	%f740, 0f3F800000, 0f00000000, %p175;
	mul.f32 	%f741, %f739, %f740;
	mul.f32 	%f742, %f736, %f740;
	mov.b32 	%r347, %f741;
	mov.b32 	%r346, %f142;
	// begin inline asm
	cvt.rn.f16x2.f32 %r345, %r347, %r346;
	// end inline asm
	mov.b32 	%r353, %f742;
	xor.b32  	%r350, %r353, -2147483648;
	mov.b32 	%r352, %f143;
	xor.b32  	%r349, %r352, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r348, %r350, %r349;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r351, %r353, %r352;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r354, %r347, %r346;
	// end inline asm
	shl.b32 	%r366, %r143, 13;
	shl.b32 	%r367, %r2, 5;
	and.b32  	%r368, %r83, 28;
	and.b32  	%r369, %r367, 32;
	or.b32  	%r370, %r369, %r368;
	and.b32  	%r371, %r367, 64;
	and.b32  	%r372, %r4, 1;
	neg.s32 	%r373, %r372;
	or.b32  	%r374, %r372, %r34;
	shl.b32 	%r375, %r4, 2;
	and.b32  	%r71, %r375, 24;
	or.b32  	%r376, %r71, %r374;
	or.b32  	%r72, %r33, %r376;
	or.b32  	%r377, %r371, %r370;
	and.b32  	%r378, %r3, 7168;
	or.b32  	%r379, %r366, %r378;
	or.b32  	%r73, %r379, %r377;
	and.b32  	%r74, %r1, 8;
	shl.b32 	%r380, %r1, 4;
	or.b32  	%r381, %r74, %r380;
	shr.u32 	%r382, %r381, 2;
	and.b32  	%r383, %r382, 30;
	shl.b32 	%r384, %r4, 1;
	shl.b32 	%r385, %r1, 3;
	and.b32  	%r386, %r385, 64;
	or.b32  	%r387, %r386, %r384;
	and.b32  	%r388, %r44, 32;
	or.b32  	%r389, %r387, %r388;
	and.b32  	%r390, %r83, 16;
	or.b32  	%r391, %r389, %r390;
	shr.u32 	%r392, %r391, 2;
	and.b32  	%r393, %r5, 32;
	or.b32  	%r394, %r392, %r393;
	or.b32  	%r395, %r83, %r81;
	bfe.u32 	%r396, %r395, 1, 2;
	mad.lo.s32 	%r397, %r396, 65, %r393;
	add.s32 	%r398, %r397, %r392;
	shr.u32 	%r399, %r1, 4;
	and.b32  	%r75, %r4, 6;
	shl.b32 	%r400, %r145, 16;
	add.s32 	%r401, %r400, -196608;
	and.b32  	%r402, %r375, 4;
	or.b32  	%r403, %r402, %r32;
	or.b32  	%r404, %r403, %r82;
	shl.b32 	%r405, %r404, 7;
	or.b32  	%r406, %r405, %r370;
	or.b32  	%r76, %r406, %r371;
	cvt.s64.s32 	%rd5, %r401;
	shr.u32 	%r407, %r86, 1;
	shr.u32 	%r408, %r4, 1;
	setp.gt.u32 	%p184, %r1, 15;
	or.b32  	%r409, %r408, 4;
	or.b32  	%r410, %r408, 8;
	or.b32  	%r411, %r408, 12;
	or.b32  	%r412, %r408, 16;
	or.b32  	%r413, %r408, 20;
	or.b32  	%r414, %r408, 24;
	or.b32  	%r415, %r408, 28;
	setp.eq.s32 	%p185, %r372, 0;
	and.b32  	%r416, %r373, 130;
	mul.lo.s32 	%r417, %r408, 289;
	selp.b32 	%r418, 65, 0, %p184;
	add.s32 	%r419, %r416, %r383;
	add.s32 	%r420, %r419, %r417;
	add.s32 	%r421, %r420, %r418;
	mul.wide.u32 	%rd56, %r421, 4;
	mov.u64 	%rd57, shmem;
	add.s64 	%rd6, %rd57, %rd56;
	selp.b64 	%rd58, 65, 0, %p184;
	cvt.u64.u32 	%rd59, %r417;
	selp.b64 	%rd60, 0, 130, %p185;
	cvt.u64.u32 	%rd61, %r383;
	add.s64 	%rd62, %rd61, %rd60;
	add.s64 	%rd63, %rd62, %rd59;
	add.s64 	%rd64, %rd63, %rd58;
	shl.b64 	%rd65, %rd64, 2;
	add.s64 	%rd7, %rd57, %rd65;
	mul.lo.s32 	%r422, %r409, 289;
	add.s32 	%r423, %r419, %r422;
	add.s32 	%r424, %r423, %r418;
	mul.wide.u32 	%rd66, %r424, 4;
	add.s64 	%rd8, %rd57, %rd66;
	cvt.u64.u32 	%rd67, %r422;
	add.s64 	%rd68, %rd62, %rd67;
	add.s64 	%rd69, %rd68, %rd58;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd9, %rd57, %rd70;
	mul.lo.s32 	%r425, %r410, 289;
	add.s32 	%r426, %r419, %r425;
	add.s32 	%r427, %r426, %r418;
	mul.wide.u32 	%rd71, %r427, 4;
	add.s64 	%rd10, %rd57, %rd71;
	cvt.u64.u32 	%rd72, %r425;
	add.s64 	%rd73, %rd62, %rd72;
	add.s64 	%rd74, %rd73, %rd58;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd11, %rd57, %rd75;
	mul.lo.s32 	%r428, %r411, 289;
	add.s32 	%r429, %r419, %r428;
	add.s32 	%r430, %r429, %r418;
	mul.wide.u32 	%rd76, %r430, 4;
	add.s64 	%rd12, %rd57, %rd76;
	cvt.u64.u32 	%rd77, %r428;
	add.s64 	%rd78, %rd62, %rd77;
	add.s64 	%rd79, %rd78, %rd58;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd13, %rd57, %rd80;
	mul.lo.s32 	%r431, %r412, 289;
	add.s32 	%r432, %r419, %r431;
	add.s32 	%r433, %r432, %r418;
	mul.wide.u32 	%rd81, %r433, 4;
	add.s64 	%rd14, %rd57, %rd81;
	cvt.u64.u32 	%rd82, %r431;
	add.s64 	%rd83, %rd62, %rd82;
	add.s64 	%rd84, %rd83, %rd58;
	shl.b64 	%rd85, %rd84, 2;
	add.s64 	%rd15, %rd57, %rd85;
	mul.lo.s32 	%r434, %r413, 289;
	add.s32 	%r435, %r419, %r434;
	add.s32 	%r436, %r435, %r418;
	mul.wide.u32 	%rd86, %r436, 4;
	add.s64 	%rd16, %rd57, %rd86;
	cvt.u64.u32 	%rd87, %r434;
	add.s64 	%rd88, %rd62, %rd87;
	add.s64 	%rd89, %rd88, %rd58;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd17, %rd57, %rd90;
	mul.lo.s32 	%r437, %r414, 289;
	add.s32 	%r438, %r419, %r437;
	add.s32 	%r439, %r438, %r418;
	mul.wide.u32 	%rd91, %r439, 4;
	add.s64 	%rd18, %rd57, %rd91;
	cvt.u64.u32 	%rd92, %r437;
	add.s64 	%rd93, %rd62, %rd92;
	add.s64 	%rd94, %rd93, %rd58;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd19, %rd57, %rd95;
	mul.lo.s32 	%r440, %r415, 289;
	add.s32 	%r441, %r419, %r440;
	add.s32 	%r442, %r441, %r418;
	mul.wide.u32 	%rd96, %r442, 4;
	add.s64 	%rd20, %rd57, %rd96;
	cvt.u64.u32 	%rd97, %r440;
	add.s64 	%rd98, %rd62, %rd97;
	add.s64 	%rd99, %rd98, %rd58;
	shl.b64 	%rd100, %rd99, 2;
	add.s64 	%rd21, %rd57, %rd100;
	and.b32  	%r443, %r1, 1;
	neg.s32 	%r444, %r443;
	and.b32  	%r445, %r444, 130;
	and.b32  	%r446, %r384, 2;
	or.b32  	%r447, %r446, %r399;
	mul.lo.s32 	%r448, %r447, 65;
	add.s32 	%r449, %r383, %r448;
	add.s32 	%r450, %r449, %r417;
	mul.wide.u32 	%rd101, %r450, 4;
	add.s64 	%rd22, %rd57, %rd101;
	cvt.u64.u32 	%rd102, %r448;
	add.s64 	%rd103, %rd102, %rd61;
	add.s64 	%rd104, %rd103, %rd59;
	shl.b64 	%rd105, %rd104, 2;
	add.s64 	%rd23, %rd57, %rd105;
	add.s32 	%r451, %r449, %r422;
	mul.wide.u32 	%rd106, %r451, 4;
	add.s64 	%rd24, %rd57, %rd106;
	add.s64 	%rd107, %rd103, %rd67;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd25, %rd57, %rd108;
	add.s32 	%r452, %r449, %r425;
	mul.wide.u32 	%rd109, %r452, 4;
	add.s64 	%rd26, %rd57, %rd109;
	add.s64 	%rd110, %rd103, %rd72;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd27, %rd57, %rd111;
	add.s32 	%r453, %r449, %r428;
	mul.wide.u32 	%rd112, %r453, 4;
	add.s64 	%rd28, %rd57, %rd112;
	add.s64 	%rd113, %rd103, %rd77;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd29, %rd57, %rd114;
	add.s32 	%r454, %r449, %r431;
	mul.wide.u32 	%rd115, %r454, 4;
	add.s64 	%rd30, %rd57, %rd115;
	add.s64 	%rd116, %rd103, %rd82;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd31, %rd57, %rd117;
	add.s32 	%r455, %r449, %r434;
	mul.wide.u32 	%rd118, %r455, 4;
	add.s64 	%rd32, %rd57, %rd118;
	add.s64 	%rd119, %rd103, %rd87;
	shl.b64 	%rd120, %rd119, 2;
	add.s64 	%rd33, %rd57, %rd120;
	add.s32 	%r456, %r449, %r437;
	mul.wide.u32 	%rd121, %r456, 4;
	add.s64 	%rd34, %rd57, %rd121;
	add.s64 	%rd122, %rd103, %rd92;
	shl.b64 	%rd123, %rd122, 2;
	add.s64 	%rd35, %rd57, %rd123;
	add.s32 	%r457, %r449, %r440;
	mul.wide.u32 	%rd124, %r457, 4;
	add.s64 	%rd36, %rd57, %rd124;
	add.s64 	%rd125, %rd103, %rd97;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd37, %rd57, %rd126;
	mul.wide.u32 	%rd127, %r398, 4;
	add.s64 	%rd38, %rd57, %rd127;
	add.s32 	%r458, %r445, %r394;
	mad.lo.s32 	%r459, %r407, 65, %r458;
	mul.wide.u32 	%rd128, %r459, 4;
	add.s64 	%rd39, %rd57, %rd128;
	setp.eq.s32 	%p186, %r74, 0;
	mov.u16 	%rs87, 25600;
	mov.u16 	%rs61, 21504;
	mov.u16 	%rs95, 18432;
	mov.u16 	%rs83, -14592;
	setp.eq.s32 	%p212, %r75, 6;
	mov.u32 	%r1354, %r1342;
	mov.u32 	%r1362, %r1342;
	mov.u32 	%r1361, %r1342;
	mov.u32 	%r80, %r1342;
	bra.uni 	$L__BB0_100;
$L__BB0_121:                            // %pass13145
                                        //   in Loop: Header=BB0_100 Depth=1
	or.b32  	%r1338, %r1364, 1835008;
	cvt.s64.s32 	%rd229, %r1338;
	add.s64 	%rd230, %rd229, %rd5;
	shr.u64 	%rd231, %rd230, 35;
	add.s64 	%rd232, %rd230, %rd231;
	shr.s64 	%rd233, %rd232, 29;
	setp.lt.s64 	%p239, %rd230, 0;
	and.b64  	%rd234, %rd232, -536870912;
	setp.ne.s64 	%p240, %rd234, %rd230;
	and.pred  	%p241, %p239, %p240;
	selp.u64 	%rd235, 1, 0, %p241;
	sub.s64 	%rd236, %rd235, %rd233;
	shl.b64 	%rd237, %rd236, 29;
	add.s64 	%rd238, %rd237, %rd230;
	shl.b64 	%rd239, %rd238, 2;
	add.s64 	%rd240, %rd3, %rd239;
	st.global.v4.u32 	[%rd240], {%r137, %r139, %r138, %r140};
	setp.ne.s32 	%p242, %r80, 65280;
	add.s32 	%r80, %r80, 256;
	add.s32 	%r1339, %r80, %r143;
	setp.lt.s32 	%p243, %r1339, %r144;
	and.pred  	%p244, %p242, %p243;
	@%p244 bra 	$L__BB0_100;
	bra.uni 	$L__BB0_122;
$L__BB0_100:                            // %L1259
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_101 Depth 2
	or.b32  	%r589, %r80, %r72;
	shl.b32 	%r590, %r589, 13;
	add.s32 	%r591, %r73, %r590;
	shr.s32 	%r592, %r591, 31;
	shr.u32 	%r593, %r592, 3;
	add.s32 	%r594, %r591, %r593;
	shr.s32 	%r595, %r594, 29;
	setp.lt.s32 	%p187, %r591, 0;
	and.b32  	%r596, %r594, -536870912;
	setp.ne.s32 	%p188, %r596, %r591;
	and.pred  	%p189, %p187, %p188;
	selp.u32 	%r597, 1, 0, %p189;
	sub.s32 	%r598, %r597, %r595;
	shl.b32 	%r599, %r598, 29;
	or.b32  	%r600, %r591, 1;
	add.s32 	%r601, %r600, %r599;
	mul.wide.s32 	%rd129, %r601, 4;
	add.s64 	%rd130, %rd2, %rd129;
	ld.global.v4.u32 	{%r602, %r603, %r604, %r605}, [%rd130+-4];
	or.b32  	%r606, %r590, 262144;
	add.s32 	%r607, %r73, %r606;
	shr.s32 	%r608, %r607, 31;
	shr.u32 	%r609, %r608, 3;
	add.s32 	%r610, %r607, %r609;
	shr.s32 	%r611, %r610, 29;
	setp.lt.s32 	%p190, %r607, 0;
	and.b32  	%r612, %r610, -536870912;
	setp.ne.s32 	%p191, %r612, %r607;
	and.pred  	%p192, %p190, %p191;
	selp.u32 	%r613, 1, 0, %p192;
	sub.s32 	%r614, %r613, %r611;
	shl.b32 	%r615, %r614, 29;
	or.b32  	%r616, %r607, 1;
	add.s32 	%r617, %r616, %r615;
	mul.wide.s32 	%rd131, %r617, 4;
	add.s64 	%rd132, %rd2, %rd131;
	ld.global.v4.u32 	{%r618, %r619, %r620, %r621}, [%rd132+-4];
	or.b32  	%r622, %r590, 524288;
	add.s32 	%r623, %r73, %r622;
	shr.s32 	%r624, %r623, 31;
	shr.u32 	%r625, %r624, 3;
	add.s32 	%r626, %r623, %r625;
	shr.s32 	%r627, %r626, 29;
	setp.lt.s32 	%p193, %r623, 0;
	and.b32  	%r628, %r626, -536870912;
	setp.ne.s32 	%p194, %r628, %r623;
	and.pred  	%p195, %p193, %p194;
	selp.u32 	%r629, 1, 0, %p195;
	sub.s32 	%r630, %r629, %r627;
	shl.b32 	%r631, %r630, 29;
	or.b32  	%r632, %r623, 1;
	add.s32 	%r633, %r632, %r631;
	mul.wide.s32 	%rd133, %r633, 4;
	add.s64 	%rd134, %rd2, %rd133;
	ld.global.v4.u32 	{%r634, %r635, %r636, %r637}, [%rd134+-4];
	or.b32  	%r638, %r590, 786432;
	add.s32 	%r639, %r73, %r638;
	shr.s32 	%r640, %r639, 31;
	shr.u32 	%r641, %r640, 3;
	add.s32 	%r642, %r639, %r641;
	shr.s32 	%r643, %r642, 29;
	setp.lt.s32 	%p196, %r639, 0;
	and.b32  	%r644, %r642, -536870912;
	setp.ne.s32 	%p197, %r644, %r639;
	and.pred  	%p198, %p196, %p197;
	selp.u32 	%r645, 1, 0, %p198;
	sub.s32 	%r646, %r645, %r643;
	shl.b32 	%r647, %r646, 29;
	or.b32  	%r648, %r639, 1;
	add.s32 	%r649, %r648, %r647;
	mul.wide.s32 	%rd135, %r649, 4;
	add.s64 	%rd136, %rd2, %rd135;
	ld.global.v4.u32 	{%r650, %r651, %r652, %r653}, [%rd136+-4];
	or.b32  	%r654, %r590, 1048576;
	add.s32 	%r655, %r73, %r654;
	shr.s32 	%r656, %r655, 31;
	shr.u32 	%r657, %r656, 3;
	add.s32 	%r658, %r655, %r657;
	shr.s32 	%r659, %r658, 29;
	setp.lt.s32 	%p199, %r655, 0;
	and.b32  	%r660, %r658, -536870912;
	setp.ne.s32 	%p200, %r660, %r655;
	and.pred  	%p201, %p199, %p200;
	selp.u32 	%r661, 1, 0, %p201;
	sub.s32 	%r662, %r661, %r659;
	shl.b32 	%r663, %r662, 29;
	or.b32  	%r664, %r655, 1;
	add.s32 	%r665, %r664, %r663;
	mul.wide.s32 	%rd137, %r665, 4;
	add.s64 	%rd138, %rd2, %rd137;
	ld.global.v4.u32 	{%r666, %r667, %r668, %r669}, [%rd138+-4];
	or.b32  	%r670, %r590, 1310720;
	add.s32 	%r671, %r73, %r670;
	shr.s32 	%r672, %r671, 31;
	shr.u32 	%r673, %r672, 3;
	add.s32 	%r674, %r671, %r673;
	shr.s32 	%r675, %r674, 29;
	setp.lt.s32 	%p202, %r671, 0;
	and.b32  	%r676, %r674, -536870912;
	setp.ne.s32 	%p203, %r676, %r671;
	and.pred  	%p204, %p202, %p203;
	selp.u32 	%r677, 1, 0, %p204;
	sub.s32 	%r678, %r677, %r675;
	shl.b32 	%r679, %r678, 29;
	or.b32  	%r680, %r671, 1;
	add.s32 	%r681, %r680, %r679;
	mul.wide.s32 	%rd139, %r681, 4;
	add.s64 	%rd140, %rd2, %rd139;
	ld.global.v4.u32 	{%r682, %r683, %r684, %r685}, [%rd140+-4];
	or.b32  	%r686, %r590, 1572864;
	add.s32 	%r687, %r73, %r686;
	shr.s32 	%r688, %r687, 31;
	shr.u32 	%r689, %r688, 3;
	add.s32 	%r690, %r687, %r689;
	shr.s32 	%r691, %r690, 29;
	setp.lt.s32 	%p205, %r687, 0;
	and.b32  	%r692, %r690, -536870912;
	setp.ne.s32 	%p206, %r692, %r687;
	and.pred  	%p207, %p205, %p206;
	selp.u32 	%r693, 1, 0, %p207;
	sub.s32 	%r694, %r693, %r691;
	shl.b32 	%r695, %r694, 29;
	or.b32  	%r696, %r687, 1;
	add.s32 	%r697, %r696, %r695;
	mul.wide.s32 	%rd141, %r697, 4;
	add.s64 	%rd142, %rd2, %rd141;
	ld.global.v4.u32 	{%r698, %r699, %r700, %r701}, [%rd142+-4];
	or.b32  	%r702, %r590, 1835008;
	add.s32 	%r703, %r73, %r702;
	shr.s32 	%r704, %r703, 31;
	shr.u32 	%r705, %r704, 3;
	add.s32 	%r706, %r703, %r705;
	shr.s32 	%r707, %r706, 29;
	setp.lt.s32 	%p208, %r703, 0;
	and.b32  	%r708, %r706, -536870912;
	setp.ne.s32 	%p209, %r708, %r703;
	and.pred  	%p210, %p208, %p209;
	selp.u32 	%r709, 1, 0, %p210;
	sub.s32 	%r710, %r709, %r707;
	shl.b32 	%r711, %r710, 29;
	or.b32  	%r712, %r703, 1;
	add.s32 	%r713, %r712, %r711;
	mul.wide.s32 	%rd143, %r713, 4;
	add.s64 	%rd144, %rd2, %rd143;
	ld.global.v4.u32 	{%r714, %r715, %r716, %r717}, [%rd144+-4];
	selp.b32 	%r718, %r604, %r602, %p186;
	shfl.sync.bfly.b32	%r719, %r718, 8, 31, -1;
	selp.b32 	%r461, %r602, %r719, %p186;
	selp.b32 	%r462, %r719, %r604, %p186;
	selp.b32 	%r720, %r605, %r603, %p186;
	shfl.sync.bfly.b32	%r721, %r720, 8, 31, -1;
	selp.b32 	%r469, %r603, %r721, %p186;
	selp.b32 	%r470, %r721, %r605, %p186;
	selp.b32 	%r722, %r620, %r618, %p186;
	shfl.sync.bfly.b32	%r723, %r722, 8, 31, -1;
	selp.b32 	%r477, %r618, %r723, %p186;
	selp.b32 	%r478, %r723, %r620, %p186;
	selp.b32 	%r724, %r621, %r619, %p186;
	shfl.sync.bfly.b32	%r725, %r724, 8, 31, -1;
	selp.b32 	%r485, %r619, %r725, %p186;
	selp.b32 	%r486, %r725, %r621, %p186;
	selp.b32 	%r726, %r636, %r634, %p186;
	shfl.sync.bfly.b32	%r727, %r726, 8, 31, -1;
	selp.b32 	%r493, %r634, %r727, %p186;
	selp.b32 	%r494, %r727, %r636, %p186;
	selp.b32 	%r728, %r637, %r635, %p186;
	shfl.sync.bfly.b32	%r729, %r728, 8, 31, -1;
	selp.b32 	%r501, %r635, %r729, %p186;
	selp.b32 	%r502, %r729, %r637, %p186;
	selp.b32 	%r730, %r652, %r650, %p186;
	shfl.sync.bfly.b32	%r731, %r730, 8, 31, -1;
	selp.b32 	%r509, %r650, %r731, %p186;
	selp.b32 	%r510, %r731, %r652, %p186;
	selp.b32 	%r732, %r653, %r651, %p186;
	shfl.sync.bfly.b32	%r733, %r732, 8, 31, -1;
	selp.b32 	%r517, %r651, %r733, %p186;
	selp.b32 	%r518, %r733, %r653, %p186;
	selp.b32 	%r734, %r668, %r666, %p186;
	shfl.sync.bfly.b32	%r735, %r734, 8, 31, -1;
	selp.b32 	%r525, %r666, %r735, %p186;
	selp.b32 	%r526, %r735, %r668, %p186;
	selp.b32 	%r736, %r669, %r667, %p186;
	shfl.sync.bfly.b32	%r737, %r736, 8, 31, -1;
	selp.b32 	%r533, %r667, %r737, %p186;
	selp.b32 	%r534, %r737, %r669, %p186;
	selp.b32 	%r738, %r684, %r682, %p186;
	shfl.sync.bfly.b32	%r739, %r738, 8, 31, -1;
	selp.b32 	%r541, %r682, %r739, %p186;
	selp.b32 	%r542, %r739, %r684, %p186;
	selp.b32 	%r740, %r685, %r683, %p186;
	shfl.sync.bfly.b32	%r741, %r740, 8, 31, -1;
	selp.b32 	%r549, %r683, %r741, %p186;
	selp.b32 	%r550, %r741, %r685, %p186;
	selp.b32 	%r742, %r700, %r698, %p186;
	shfl.sync.bfly.b32	%r743, %r742, 8, 31, -1;
	selp.b32 	%r557, %r698, %r743, %p186;
	selp.b32 	%r558, %r743, %r700, %p186;
	selp.b32 	%r744, %r701, %r699, %p186;
	shfl.sync.bfly.b32	%r745, %r744, 8, 31, -1;
	selp.b32 	%r565, %r699, %r745, %p186;
	selp.b32 	%r566, %r745, %r701, %p186;
	selp.b32 	%r746, %r716, %r714, %p186;
	shfl.sync.bfly.b32	%r747, %r746, 8, 31, -1;
	selp.b32 	%r573, %r714, %r747, %p186;
	selp.b32 	%r574, %r747, %r716, %p186;
	selp.b32 	%r748, %r717, %r715, %p186;
	shfl.sync.bfly.b32	%r749, %r748, 8, 31, -1;
	selp.b32 	%r581, %r715, %r749, %p186;
	selp.b32 	%r582, %r749, %r717, %p186;
	mov.u32 	%r583, 21520;
	// begin inline asm
	prmt.b32 %r460, %r461, %r462, %r583;
	// end inline asm
	mov.u32 	%r587, 30258;
	// begin inline asm
	prmt.b32 %r464, %r461, %r462, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r468, %r469, %r470, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r472, %r469, %r470, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r476, %r477, %r478, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r480, %r477, %r478, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r484, %r485, %r486, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r488, %r485, %r486, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r492, %r493, %r494, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r496, %r493, %r494, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r500, %r501, %r502, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r504, %r501, %r502, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r508, %r509, %r510, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r512, %r509, %r510, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r516, %r517, %r518, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r520, %r517, %r518, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r524, %r525, %r526, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r528, %r525, %r526, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r532, %r533, %r534, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r536, %r533, %r534, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r540, %r541, %r542, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r544, %r541, %r542, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r548, %r549, %r550, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r552, %r549, %r550, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r556, %r557, %r558, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r560, %r557, %r558, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r564, %r565, %r566, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r568, %r565, %r566, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r572, %r573, %r574, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r576, %r573, %r574, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r580, %r581, %r582, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r584, %r581, %r582, %r587;
	// end inline asm
	st.shared.u32 	[%rd6], %r460;
	st.shared.u32 	[%rd7+128], %r464;
	st.shared.u32 	[%rd7+4], %r468;
	st.shared.u32 	[%rd7+132], %r472;
	st.shared.u32 	[%rd8], %r476;
	st.shared.u32 	[%rd9+128], %r480;
	st.shared.u32 	[%rd9+4], %r484;
	st.shared.u32 	[%rd9+132], %r488;
	st.shared.u32 	[%rd10], %r492;
	st.shared.u32 	[%rd11+128], %r496;
	st.shared.u32 	[%rd11+4], %r500;
	st.shared.u32 	[%rd11+132], %r504;
	st.shared.u32 	[%rd12], %r508;
	st.shared.u32 	[%rd13+128], %r512;
	st.shared.u32 	[%rd13+4], %r516;
	st.shared.u32 	[%rd13+132], %r520;
	st.shared.u32 	[%rd14], %r524;
	st.shared.u32 	[%rd15+128], %r528;
	st.shared.u32 	[%rd15+4], %r532;
	st.shared.u32 	[%rd15+132], %r536;
	st.shared.u32 	[%rd16], %r540;
	st.shared.u32 	[%rd17+128], %r544;
	st.shared.u32 	[%rd17+4], %r548;
	st.shared.u32 	[%rd17+132], %r552;
	st.shared.u32 	[%rd18], %r556;
	st.shared.u32 	[%rd19+128], %r560;
	st.shared.u32 	[%rd19+4], %r564;
	st.shared.u32 	[%rd19+132], %r568;
	st.shared.u32 	[%rd20], %r572;
	st.shared.u32 	[%rd21+128], %r576;
	st.shared.u32 	[%rd21+4], %r580;
	st.shared.u32 	[%rd21+132], %r584;
	bar.sync 	0;
	mov.u32 	%r1360, 256;
	mov.u64 	%rd243, %rd39;
	mov.u64 	%rd244, %rd38;
	mov.u32 	%r1363, %r1354;
$L__BB0_101:                            // %pass7764
                                        //   Parent Loop BB0_100 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1354, %r1362;
	mov.u32 	%r1362, %r1361;
	ld.shared.u32 	%r1361, [%rd243];
	// begin inline asm
	mov.b32 %r755, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r766, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r754, %r1361, -2004318072;
	mov.u32 	%r753, 983055;
	// begin inline asm
	lop3.b32 %r752, %r753, %r754, %r755, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r756, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r757, %r755, %r756;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r760, %r752, %r757;
	// end inline asm
	mov.u32 	%r764, 15728880;
	// begin inline asm
	lop3.b32 %r763, %r764, %r754, %r766, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r767, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r768, %r766, %r767;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r771, %r763, %r768;
	// end inline asm
	shr.u32 	%r776, %r754, 8;
	// begin inline asm
	lop3.b32 %r774, %r753, %r776, %r755, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r778, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r779, %r755, %r778;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r782, %r774, %r779;
	// end inline asm
	// begin inline asm
	lop3.b32 %r785, %r764, %r776, %r766, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r789, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r790, %r766, %r789;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r793, %r785, %r790;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r796, %r229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r798, %r796, %r760;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r801, %r229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r803, %r801, %r771;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r806, %r229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r808, %r806, %r782;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r811, %r229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r813, %r811, %r793;
	// end inline asm
	// begin inline asm
	mov.b32 %r821, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r832, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r820, %r1363, -2004318072;
	// begin inline asm
	lop3.b32 %r818, %r753, %r820, %r821, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r822, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r823, %r821, %r822;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r826, %r818, %r823;
	// end inline asm
	// begin inline asm
	lop3.b32 %r829, %r764, %r820, %r832, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r833, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r834, %r832, %r833;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r837, %r829, %r834;
	// end inline asm
	shr.u32 	%r842, %r820, 8;
	// begin inline asm
	lop3.b32 %r840, %r753, %r842, %r821, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r844, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r845, %r821, %r844;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r848, %r840, %r845;
	// end inline asm
	// begin inline asm
	lop3.b32 %r851, %r764, %r842, %r832, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r855, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r856, %r832, %r855;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r859, %r851, %r856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r862, %r175, %r826, %r798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r866, %r175, %r837, %r803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r870, %r175, %r848, %r808;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r874, %r175, %r859, %r813;
	// end inline asm
	// begin inline asm
	mov.b32 %r883, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r894, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r882, %r1354, -2004318072;
	// begin inline asm
	lop3.b32 %r880, %r753, %r882, %r883, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r884, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r885, %r883, %r884;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r888, %r880, %r885;
	// end inline asm
	// begin inline asm
	lop3.b32 %r891, %r764, %r882, %r894, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r895, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r896, %r894, %r895;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r899, %r891, %r896;
	// end inline asm
	shr.u32 	%r904, %r882, 8;
	// begin inline asm
	lop3.b32 %r902, %r753, %r904, %r883, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r906, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r907, %r883, %r906;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r910, %r902, %r907;
	// end inline asm
	// begin inline asm
	lop3.b32 %r913, %r764, %r904, %r894, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r917, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r918, %r894, %r917;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r921, %r913, %r918;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r924, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r926, %r924, %r888, %r862;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r930, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r932, %r930, %r899, %r866;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r936, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r938, %r936, %r910, %r870;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r942, %r193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r944, %r942, %r921, %r874;
	// end inline asm
	// begin inline asm
	mov.b32 %r953, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r964, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r952, %r1362, -2004318072;
	// begin inline asm
	lop3.b32 %r950, %r753, %r952, %r953, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r954, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r955, %r953, %r954;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r958, %r950, %r955;
	// end inline asm
	// begin inline asm
	lop3.b32 %r961, %r764, %r952, %r964, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r965, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r966, %r964, %r965;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r969, %r961, %r966;
	// end inline asm
	shr.u32 	%r974, %r952, 8;
	// begin inline asm
	lop3.b32 %r972, %r753, %r974, %r953, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r976, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r977, %r953, %r976;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r980, %r972, %r977;
	// end inline asm
	// begin inline asm
	lop3.b32 %r983, %r764, %r974, %r964, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r987, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r988, %r964, %r987;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r991, %r983, %r988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1017, %r211, %r958, %r926;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1014, %r211, %r969, %r932;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1026, %r211, %r980, %r938;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1023, %r211, %r991, %r944;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1010, %r260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1012, %r1010, %r1014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1015, %r257, %r1017, %r1012;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1019, %r260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1021, %r1019, %r1023;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1024, %r257, %r1026, %r1021;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1028, %r260, %r1017;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1031, %r257, %r1014, %r1028;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1035, %r260, %r1026;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1038, %r257, %r1023, %r1035;
	// end inline asm
	mov.u32 	%r1050, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1042, %r1043}, {%r304, %r310, %r307, %r313}, {%r1015, %r1031}, {%r1050, %r1050};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1052, %r1053}, {%r304, %r310, %r307, %r313}, {%r1024, %r1038}, {%r1050, %r1050};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1062, %r1063}, {%r345, %r351, %r348, %r354}, {%r1042, %r1043}, {%r1050, %r1050};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1072, %r1073}, {%r345, %r351, %r348, %r354}, {%r1052, %r1053}, {%r1050, %r1050};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1082, %r84, %r1062;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1085, %r84, %r1063;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1088, %r84, %r1072;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1091, %r84, %r1073;
	// end inline asm
	// begin inline asm
	mov.b32 %r1094, {%rs83, %rs83};
	// end inline asm
	mov.u16 	%rs72, 18176;
	// begin inline asm
	mov.b32 %r1095, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1096, %r1082, %r1094;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1099, %r1096, %r1095;
	// end inline asm
	// begin inline asm
	mov.b32 %r1102, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1103, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1104, %r1085, %r1102;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1107, %r1104, %r1103;
	// end inline asm
	// begin inline asm
	mov.b32 %r1110, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1111, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1112, %r1088, %r1110;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1115, %r1112, %r1111;
	// end inline asm
	// begin inline asm
	mov.b32 %r1118, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1119, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1120, %r1091, %r1118;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1123, %r1120, %r1119;
	// end inline asm
	// begin inline asm
	mov.b32 %r1129, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1127, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1128, %r1129, %r1127;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1131, %r1099, %r1128;
	// end inline asm
	// begin inline asm
	mov.b32 %r1134, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1135, %r1129, %r1134;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1138, %r1107, %r1135;
	// end inline asm
	// begin inline asm
	mov.b32 %r1141, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1142, %r1129, %r1141;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1145, %r1115, %r1142;
	// end inline asm
	// begin inline asm
	mov.b32 %r1148, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1149, %r1129, %r1148;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1152, %r1123, %r1149;
	// end inline asm
	mov.u32 	%r1158, 25152;
	// begin inline asm
	prmt.b32 %r1155, %r1131, %r1145, %r1158;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1159, %r1138, %r1152, %r1158;
	// end inline asm
	shl.b32 	%r1166, %r1159, 4;
	mov.u32 	%r1164, 252645135;
	// begin inline asm
	lop3.b32 %r1163, %r1164, %r1155, %r1166, 202;
	// end inline asm
	xor.b32  	%r1167, %r1163, -2004318072;
	st.shared.u32 	[%rd244], %r1167;
	add.s32 	%r1360, %r1360, -8;
	add.s64 	%rd244, %rd244, 1156;
	add.s64 	%rd243, %rd243, 1156;
	setp.eq.s32 	%p211, %r1360, 0;
	mov.u32 	%r1363, %r1354;
	@%p211 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_101;
$L__BB0_102:                            // %guard_exit13322
                                        //   in Loop: Header=BB0_100 Depth=1
	bar.sync 	0;
	or.b32  	%r106, %r80, %r71;
	ld.shared.u32 	%r1173, [%rd22];
	ld.shared.u32 	%r1174, [%rd23+128];
	ld.shared.u32 	%r1181, [%rd23+4];
	ld.shared.u32 	%r1182, [%rd23+132];
	ld.shared.u32 	%r1189, [%rd24];
	ld.shared.u32 	%r1190, [%rd25+128];
	ld.shared.u32 	%r1197, [%rd25+4];
	ld.shared.u32 	%r1198, [%rd25+132];
	ld.shared.u32 	%r1205, [%rd26];
	ld.shared.u32 	%r1206, [%rd27+128];
	ld.shared.u32 	%r1213, [%rd27+4];
	ld.shared.u32 	%r1214, [%rd27+132];
	ld.shared.u32 	%r1221, [%rd28];
	ld.shared.u32 	%r1222, [%rd29+128];
	ld.shared.u32 	%r1229, [%rd29+4];
	ld.shared.u32 	%r1230, [%rd29+132];
	ld.shared.u32 	%r1237, [%rd30];
	ld.shared.u32 	%r1238, [%rd31+128];
	ld.shared.u32 	%r1245, [%rd31+4];
	ld.shared.u32 	%r1246, [%rd31+132];
	ld.shared.u32 	%r1253, [%rd32];
	ld.shared.u32 	%r1254, [%rd33+128];
	ld.shared.u32 	%r1261, [%rd33+4];
	ld.shared.u32 	%r1262, [%rd33+132];
	ld.shared.u32 	%r1269, [%rd34];
	ld.shared.u32 	%r1270, [%rd35+128];
	ld.shared.u32 	%r1277, [%rd35+4];
	ld.shared.u32 	%r1278, [%rd35+132];
	ld.shared.u32 	%r1285, [%rd36];
	ld.shared.u32 	%r1286, [%rd37+128];
	ld.shared.u32 	%r1293, [%rd37+4];
	ld.shared.u32 	%r1294, [%rd37+132];
	// begin inline asm
	prmt.b32 %r1168, %r1173, %r1174, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1172, %r1173, %r1174, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1176, %r1181, %r1182, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1180, %r1181, %r1182, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1184, %r1189, %r1190, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1188, %r1189, %r1190, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1192, %r1197, %r1198, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1196, %r1197, %r1198, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1200, %r1205, %r1206, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1204, %r1205, %r1206, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1208, %r1213, %r1214, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1212, %r1213, %r1214, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1216, %r1221, %r1222, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1220, %r1221, %r1222, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1224, %r1229, %r1230, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1228, %r1229, %r1230, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1232, %r1237, %r1238, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1236, %r1237, %r1238, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1240, %r1245, %r1246, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1244, %r1245, %r1246, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1248, %r1253, %r1254, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1252, %r1253, %r1254, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1256, %r1261, %r1262, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1260, %r1261, %r1262, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1264, %r1269, %r1270, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1268, %r1269, %r1270, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1272, %r1277, %r1278, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1276, %r1277, %r1278, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1280, %r1285, %r1286, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1284, %r1285, %r1286, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1288, %r1293, %r1294, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1292, %r1293, %r1294, %r587;
	// end inline asm
	selp.b32 	%r1296, %r1172, %r1168, %p186;
	shfl.sync.bfly.b32	%r111, %r1296, 8, 31, -1;
	selp.b32 	%r1297, %r1180, %r1176, %p186;
	shfl.sync.bfly.b32	%r112, %r1297, 8, 31, -1;
	selp.b32 	%r1298, %r1188, %r1184, %p186;
	shfl.sync.bfly.b32	%r1299, %r1298, 8, 31, -1;
	selp.b32 	%r113, %r1184, %r1299, %p186;
	selp.b32 	%r114, %r1299, %r1188, %p186;
	selp.b32 	%r1300, %r1196, %r1192, %p186;
	shfl.sync.bfly.b32	%r1301, %r1300, 8, 31, -1;
	selp.b32 	%r115, %r1192, %r1301, %p186;
	selp.b32 	%r116, %r1301, %r1196, %p186;
	selp.b32 	%r1302, %r1204, %r1200, %p186;
	shfl.sync.bfly.b32	%r1303, %r1302, 8, 31, -1;
	selp.b32 	%r1304, %r1212, %r1208, %p186;
	shfl.sync.bfly.b32	%r1305, %r1304, 8, 31, -1;
	selp.b32 	%r1306, %r1220, %r1216, %p186;
	shfl.sync.bfly.b32	%r1307, %r1306, 8, 31, -1;
	selp.b32 	%r1308, %r1228, %r1224, %p186;
	shfl.sync.bfly.b32	%r1309, %r1308, 8, 31, -1;
	selp.b32 	%r1310, %r1236, %r1232, %p186;
	shfl.sync.bfly.b32	%r1311, %r1310, 8, 31, -1;
	selp.b32 	%r1312, %r1244, %r1240, %p186;
	shfl.sync.bfly.b32	%r1313, %r1312, 8, 31, -1;
	selp.b32 	%r1314, %r1252, %r1248, %p186;
	shfl.sync.bfly.b32	%r1315, %r1314, 8, 31, -1;
	selp.b32 	%r1316, %r1260, %r1256, %p186;
	shfl.sync.bfly.b32	%r1317, %r1316, 8, 31, -1;
	selp.b32 	%r1318, %r1268, %r1264, %p186;
	shfl.sync.bfly.b32	%r1319, %r1318, 8, 31, -1;
	selp.b32 	%r1320, %r1276, %r1272, %p186;
	shfl.sync.bfly.b32	%r1321, %r1320, 8, 31, -1;
	selp.b32 	%r1322, %r1284, %r1280, %p186;
	shfl.sync.bfly.b32	%r1323, %r1322, 8, 31, -1;
	selp.b32 	%r1324, %r1292, %r1288, %p186;
	shfl.sync.bfly.b32	%r1325, %r1324, 8, 31, -1;
	shl.b32 	%r1343, %r106, 13;
	@%p212 bra 	$L__BB0_114;
	bra.uni 	$L__BB0_103;
$L__BB0_114:                            // %pass12326
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r1327, %r112, %r1180, %p186;
	selp.b32 	%r1328, %r1176, %r112, %p186;
	selp.b32 	%r1329, %r111, %r1172, %p186;
	selp.b32 	%r1330, %r1168, %r111, %p186;
	or.b32  	%r1364, %r1343, %r76;
	cvt.s64.s32 	%rd145, %r1364;
	add.s64 	%rd146, %rd145, %rd5;
	shr.u64 	%rd147, %rd146, 35;
	add.s64 	%rd148, %rd146, %rd147;
	shr.s64 	%rd149, %rd148, 29;
	setp.lt.s64 	%p215, %rd146, 0;
	and.b64  	%rd150, %rd148, -536870912;
	setp.ne.s64 	%p216, %rd150, %rd146;
	and.pred  	%p217, %p215, %p216;
	selp.u64 	%rd151, 1, 0, %p217;
	sub.s64 	%rd152, %rd151, %rd149;
	shl.b64 	%rd153, %rd152, 29;
	add.s64 	%rd154, %rd153, %rd146;
	shl.b64 	%rd155, %rd154, 2;
	add.s64 	%rd156, %rd3, %rd155;
	st.global.v4.u32 	[%rd156], {%r1330, %r1328, %r1329, %r1327};
	bra.uni 	$L__BB0_115;
$L__BB0_103:                            // %guard_exit13322.pass12443_crit_edge
                                        //   in Loop: Header=BB0_100 Depth=1
	or.b32  	%r1364, %r1343, %r76;
$L__BB0_115:                            // %pass12443
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r121, %r1216, %r1307, %p186;
	selp.b32 	%r122, %r1307, %r1220, %p186;
	selp.b32 	%r123, %r1224, %r1309, %p186;
	selp.b32 	%r124, %r1309, %r1228, %p186;
	setp.ne.s32 	%p218, %r75, 6;
	or.b32  	%r1332, %r1364, 262144;
	cvt.s64.s32 	%rd157, %r1332;
	add.s64 	%rd158, %rd157, %rd5;
	shr.u64 	%rd159, %rd158, 35;
	add.s64 	%rd160, %rd158, %rd159;
	shr.s64 	%rd161, %rd160, 29;
	setp.lt.s64 	%p219, %rd158, 0;
	and.b64  	%rd162, %rd160, -536870912;
	setp.ne.s64 	%p220, %rd162, %rd158;
	and.pred  	%p221, %p219, %p220;
	selp.u64 	%rd163, 1, 0, %p221;
	sub.s64 	%rd164, %rd163, %rd161;
	shl.b64 	%rd165, %rd164, 29;
	add.s64 	%rd166, %rd165, %rd158;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd168, %rd3, %rd167;
	st.global.v4.u32 	[%rd168], {%r113, %r115, %r114, %r116};
	@%p218 bra 	$L__BB0_117;
// %bb.116:                             // %pass12560
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r117, %r1200, %r1303, %p186;
	selp.b32 	%r118, %r1303, %r1204, %p186;
	selp.b32 	%r119, %r1208, %r1305, %p186;
	selp.b32 	%r120, %r1305, %r1212, %p186;
	or.b32  	%r1333, %r1364, 524288;
	cvt.s64.s32 	%rd169, %r1333;
	add.s64 	%rd170, %rd169, %rd5;
	shr.u64 	%rd171, %rd170, 35;
	add.s64 	%rd172, %rd170, %rd171;
	shr.s64 	%rd173, %rd172, 29;
	setp.lt.s64 	%p222, %rd170, 0;
	and.b64  	%rd174, %rd172, -536870912;
	setp.ne.s64 	%p223, %rd174, %rd170;
	and.pred  	%p224, %p222, %p223;
	selp.u64 	%rd175, 1, 0, %p224;
	sub.s64 	%rd176, %rd175, %rd173;
	shl.b64 	%rd177, %rd176, 29;
	add.s64 	%rd178, %rd177, %rd170;
	shl.b64 	%rd179, %rd178, 2;
	add.s64 	%rd180, %rd3, %rd179;
	st.global.v4.u32 	[%rd180], {%r117, %r119, %r118, %r120};
$L__BB0_117:                            // %pass12677
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r129, %r1248, %r1315, %p186;
	selp.b32 	%r130, %r1315, %r1252, %p186;
	selp.b32 	%r131, %r1256, %r1317, %p186;
	selp.b32 	%r132, %r1317, %r1260, %p186;
	or.b32  	%r1334, %r1364, 786432;
	cvt.s64.s32 	%rd181, %r1334;
	add.s64 	%rd182, %rd181, %rd5;
	shr.u64 	%rd183, %rd182, 35;
	add.s64 	%rd184, %rd182, %rd183;
	shr.s64 	%rd185, %rd184, 29;
	setp.lt.s64 	%p226, %rd182, 0;
	and.b64  	%rd186, %rd184, -536870912;
	setp.ne.s64 	%p227, %rd186, %rd182;
	and.pred  	%p228, %p226, %p227;
	selp.u64 	%rd187, 1, 0, %p228;
	sub.s64 	%rd188, %rd187, %rd185;
	shl.b64 	%rd189, %rd188, 29;
	add.s64 	%rd190, %rd189, %rd182;
	shl.b64 	%rd191, %rd190, 2;
	add.s64 	%rd192, %rd3, %rd191;
	st.global.v4.u32 	[%rd192], {%r121, %r123, %r122, %r124};
	@%p218 bra 	$L__BB0_119;
// %bb.118:                             // %pass12794
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r125, %r1232, %r1311, %p186;
	selp.b32 	%r126, %r1311, %r1236, %p186;
	selp.b32 	%r127, %r1240, %r1313, %p186;
	selp.b32 	%r128, %r1313, %r1244, %p186;
	or.b32  	%r1335, %r1364, 1048576;
	cvt.s64.s32 	%rd193, %r1335;
	add.s64 	%rd194, %rd193, %rd5;
	shr.u64 	%rd195, %rd194, 35;
	add.s64 	%rd196, %rd194, %rd195;
	shr.s64 	%rd197, %rd196, 29;
	setp.lt.s64 	%p229, %rd194, 0;
	and.b64  	%rd198, %rd196, -536870912;
	setp.ne.s64 	%p230, %rd198, %rd194;
	and.pred  	%p231, %p229, %p230;
	selp.u64 	%rd199, 1, 0, %p231;
	sub.s64 	%rd200, %rd199, %rd197;
	shl.b64 	%rd201, %rd200, 29;
	add.s64 	%rd202, %rd201, %rd194;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd204, %rd3, %rd203;
	st.global.v4.u32 	[%rd204], {%r125, %r127, %r126, %r128};
$L__BB0_119:                            // %pass12911
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r137, %r1280, %r1323, %p186;
	selp.b32 	%r138, %r1323, %r1284, %p186;
	selp.b32 	%r139, %r1288, %r1325, %p186;
	selp.b32 	%r140, %r1325, %r1292, %p186;
	or.b32  	%r1336, %r1364, 1310720;
	cvt.s64.s32 	%rd205, %r1336;
	add.s64 	%rd206, %rd205, %rd5;
	shr.u64 	%rd207, %rd206, 35;
	add.s64 	%rd208, %rd206, %rd207;
	shr.s64 	%rd209, %rd208, 29;
	setp.lt.s64 	%p233, %rd206, 0;
	and.b64  	%rd210, %rd208, -536870912;
	setp.ne.s64 	%p234, %rd210, %rd206;
	and.pred  	%p235, %p233, %p234;
	selp.u64 	%rd211, 1, 0, %p235;
	sub.s64 	%rd212, %rd211, %rd209;
	shl.b64 	%rd213, %rd212, 29;
	add.s64 	%rd214, %rd213, %rd206;
	shl.b64 	%rd215, %rd214, 2;
	add.s64 	%rd216, %rd3, %rd215;
	st.global.v4.u32 	[%rd216], {%r129, %r131, %r130, %r132};
	@%p218 bra 	$L__BB0_121;
// %bb.120:                             // %pass13028
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r133, %r1264, %r1319, %p186;
	selp.b32 	%r134, %r1319, %r1268, %p186;
	selp.b32 	%r135, %r1272, %r1321, %p186;
	selp.b32 	%r136, %r1321, %r1276, %p186;
	or.b32  	%r1337, %r1364, 1572864;
	cvt.s64.s32 	%rd217, %r1337;
	add.s64 	%rd218, %rd217, %rd5;
	shr.u64 	%rd219, %rd218, 35;
	add.s64 	%rd220, %rd218, %rd219;
	shr.s64 	%rd221, %rd220, 29;
	setp.lt.s64 	%p236, %rd218, 0;
	and.b64  	%rd222, %rd220, -536870912;
	setp.ne.s64 	%p237, %rd222, %rd218;
	and.pred  	%p238, %p236, %p237;
	selp.u64 	%rd223, 1, 0, %p238;
	sub.s64 	%rd224, %rd223, %rd221;
	shl.b64 	%rd225, %rd224, 29;
	add.s64 	%rd226, %rd225, %rd218;
	shl.b64 	%rd227, %rd226, 2;
	add.s64 	%rd228, %rd3, %rd227;
	st.global.v4.u32 	[%rd228], {%r133, %r135, %r134, %r136};
	bra.uni 	$L__BB0_121;
$L__BB0_122:                            // %L29819
	st.global.u32 	[%rd4], %r1342;
	ret;
$L__BB0_7:                              // %L157
	mov.u32 	%r1341, 2;
	st.global.u32 	[%rd4], %r1341;
	mov.u64 	%rd241, exception2667;
	cvta.global.u64 	%rd242, %rd241;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd242;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r142;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r142;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
