{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574861031904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574861031905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 22:23:51 2019 " "Processing started: Wed Nov 27 22:23:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574861031905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574861031905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574861031905 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_3_900mv_100c_slow.vho /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_3_900mv_100c_slow.vho in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574861032507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_3_900mv_-40c_slow.vho /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_3_900mv_-40c_slow.vho in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574861032556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_min_900mv_-40c_fast.vho /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_min_900mv_-40c_fast.vho in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574861032602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj.vho /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj.vho in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574861032651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_3_900mv_100c_vhd_slow.sdo /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_3_900mv_100c_vhd_slow.sdo in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574861032693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_3_900mv_-40c_vhd_slow.sdo /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_3_900mv_-40c_vhd_slow.sdo in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574861032732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_min_900mv_-40c_vhd_fast.sdo /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_min_900mv_-40c_vhd_fast.sdo in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574861032772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_vhd.sdo /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_vhd.sdo in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574861032811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574861032856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 22:23:52 2019 " "Processing ended: Wed Nov 27 22:23:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574861032856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574861032856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574861032856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574861032856 ""}
