read -sv run_verilog_mid/adder_32b_9_61_f6e1bea655fe5db21d150b9b5ad910cd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_61_f6e1bea655fe5db21d150b9b5ad910cd_yosys.v
