Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/Mcompar_CLK_1HzOut_cmp_lt0000_lut<10
   : 0> on block top_clock is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 83988 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to top_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_clock.edif ...
ngc2edif: Total memory usage is 84184 kilobytes

