module mux4_1(i0,i1,i2,i3,s1,s0,f);
input i0,i1,i2,i3;
input s1,s0;
output f;
assign f=s1?(s0?i3:i2):(s0?i1:i0);
endmodule
module tb;
reg i0,i1,i2,i3,s1,s0;
wire f;
mux4_1 uut(.i0(i0),.i1(i1),.i2(i2),.i3(i3),.s1(s1),.s0(s0),.f(f));
initial
begin
i0=1;i1=0;i2=1;i3=0;
 $display("time s1 s0 | f");
 $monitor("%4t   %b  %b | %b", $time, s1, s0, f);
s1=0;s0=1;#5
s1=1;s0=0;#5
s1=0;s0=0;#5
s1=1;s0=1;#5
$finish;
end
endmodule
