<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="project_39" solutionName="solution1" date="2023-07-01T12:55:53.719+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos&lt;float>' to 'sin_or_cos_float_s'." projectName="project_39" solutionName="solution1" date="2023-07-01T12:55:39.025+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:552:88)" projectName="project_39" solutionName="solution1" date="2023-07-01T12:55:31.345+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="project_39" solutionName="solution1" date="2023-07-01T13:03:17.343+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...&#xD;&#xA;Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg&#xD;&#xA;Compiling package floating_point_v7_1_15.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package floating_point_v7_1_15.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_15.vt2mcomps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_sin_or_...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_mul_80s...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_mux_83_...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_mux_164...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_mul_23s...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_mul_30s...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_mul_mul...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_sin_or_...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(a_w=64,a_fw=53,o...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling module unisims_ver.x_lut1_mux2&#xD;&#xA;Compiling module unisims_ver.LUT1&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_fptrunc...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=45,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=34,length=0)\]&#xD;&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xD;&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17)\]&#xD;&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=38,length=0)\]&#xD;&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xD;&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynqu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynqu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_dmul_64...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=52)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=53,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=55)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=19,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=19)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=18,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=18,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=18,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily=&quot;zynqup...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_ddiv_64...&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=32,dist...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_sitodp_...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_flow_co...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls_zadoff_...&#xD;&#xA;Compiling module xil_defaultlib.zadoff_chu_generator_hls&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=139,WIDTH=64)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_out_stream&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_tlast&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_zadoff_chu_generator_hls_t...&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot zadoff_chu_generator_hls&#xD;&#xA;&#xD;&#xA;****** xsim v2022.2 (64-bit)&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/zadoff_chu_generator_hls/xsim_script.tcl&#xD;&#xA;# xsim {zadoff_chu_generator_hls} -autoloadwcfg -tclbatch {zadoff_chu_generator_hls.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source zadoff_chu_generator_hls.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;2105000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2165 ns : File &quot;C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39/solution1/sim/verilog/zadoff_chu_generator_hls.autotb.v&quot; Line 379&#xD;&#xA;## quit" projectName="project_39" solutionName="solution1" date="2023-07-01T13:03:15.832+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="project_39" solutionName="solution1" date="2023-07-01T13:01:36.740+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="project_39" solutionName="solution1" date="2023-07-01T13:01:34.734+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="project_39" solutionName="solution1" date="2023-07-01T13:01:32.723+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;&#xD;&#xA;create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 465.797 ; gain = 71.434&#xD;" projectName="project_39" solutionName="solution1" date="2023-07-01T13:01:30.725+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="project_39" solutionName="solution1" date="2023-07-01T12:59:49.781+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="project_39" solutionName="solution1" date="2023-07-01T16:31:46.477+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="project_39" solutionName="solution1" date="2023-07-01T16:31:45.819+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="project_39" solutionName="solution1" date="2023-07-01T16:31:43.816+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;&#xD;&#xA;create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 465.398 ; gain = 70.809&#xD;" projectName="project_39" solutionName="solution1" date="2023-07-01T16:31:35.954+0530" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
