%!PS-Adobe-3.0
%%Creator: Model Technology ModelSim - INTEL FPGA STARTER EDITION vsim 10.5b Simulator 2016.10 Oct  5 2016
%%Title: wave.ps
%%CreationDate: 2024-02-25 10:38:30 pm
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%PageOrder: ascend
%%Pages: 1
%%EndComments
%%BeginSetup
%%BeginFeature: *PageSize 3.3464566929133857x4.3307086614173231
<< /PageSize [240.94488188976376 311.81102362204729]
/ImagingBBox null
>> setpagedevice
%%EndFeature
%%EndSetup
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def/LC {1 index stringwidth pop lt {pop ()} if} def
/SW {stringwidth pop} def
/ESTR {   dup 3 add string   /CurrentStr exch def   exch 0 2 index getinterval   0 1 3 index 1 sub {     dup     2 index exch get exch     CurrentStr exch 3 -1 roll put   } for   pop   dup 1 2 2 index add {     CurrentStr exch 46 put   } for   pop} def
/LC {   exch  dup dup /CurrentStr exch def   SW 2 index gt {     CurrentStr length     dup     {       2 div cvi       3 index       CurrentStr SW       sub       dup 0 lt {         1 index         4 -1 roll         exch sub         3 1 roll       }       {         dup 5 index gt {           1 index 4 -1 roll add 3 1 roll         }         {           exit         } ifelse       } ifelse       3 index 2 index ESTR       1 index 0 eq {         exit       } if       pop     } loop     pop pop pop pop pop     CurrentStr   }   {     CurrentStr   } ifelse} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 118 def/LEdge 896 def/REdge 2243 def/LabelWidth 859 def
/Helvetica findfont [66 0 0 -66 0 0] makefont setfont
/originOffset   currentfont   /FontBBox get 1 get   currentfont  /FontMatrix get 3 get   mul   currentfont   /FontType get   42 eq {     1000000 div   } {     neg   } ifelse def
(/testbench/invec) MLW
(/testbench/outvec) MLW
% draw waveform shading
0 0 0 CL
(00000000000000100000000000000000) 1436 LC 931 175 WT pop 0 originOffset 33 add RSS
[] 0 SD
3 setlinewidth
0 setlinejoin
2 setlinecap
896 175 MT 896 175 LT 903 139 LT 2402 139 LT ST
896 175 MT 896 175 LT 903 211 LT 2402 211 LT ST
(00000001) 1436 LC 931 294 WT pop 0 originOffset 33 add RSS
896 294 MT 896 294 LT 903 258 LT 2402 258 LT ST
896 294 MT 896 294 LT 903 330 LT 2402 330 LT ST
% draw timeline
(0 ns) 9999 LC 896 1754 WT TS RSS
904 1646 MT 904 1683 LS
903 1665 MT 905 1665 LS
(+30 ) 9999 LC 904 1754 WT TS RSS
926 1646 MT 926 1683 LS
956 1646 MT 956 1683 LS
986 1646 MT 986 1683 LS
1017 1646 MT 1017 1683 LS
1047 1646 MT 1047 1683 LS
1077 1646 MT 1077 1683 LS
1107 1646 MT 1107 1683 LS
1137 1646 MT 1137 1683 LS
1167 1646 MT 1167 1683 LS
1197 1619 MT 1197 1683 LS
1227 1646 MT 1227 1683 LS
1257 1646 MT 1257 1683 LS
1287 1646 MT 1287 1683 LS
1318 1646 MT 1318 1683 LS
1348 1646 MT 1348 1683 LS
1378 1646 MT 1378 1683 LS
1408 1646 MT 1408 1683 LS
1438 1646 MT 1438 1683 LS
1468 1646 MT 1468 1683 LS
1498 1619 MT 1498 1683 LS
(200 ns) 9999 LC 1498 1754 WT TS RSS
1528 1646 MT 1528 1683 LS
1558 1646 MT 1558 1683 LS
1588 1646 MT 1588 1683 LS
1619 1646 MT 1619 1683 LS
1649 1646 MT 1649 1683 LS
1679 1646 MT 1679 1683 LS
1709 1646 MT 1709 1683 LS
1739 1646 MT 1739 1683 LS
1769 1646 MT 1769 1683 LS
1800 1619 MT 1800 1683 LS
1830 1646 MT 1830 1683 LS
1860 1646 MT 1860 1683 LS
1890 1646 MT 1890 1683 LS
1921 1646 MT 1921 1683 LS
1951 1646 MT 1951 1683 LS
1981 1646 MT 1981 1683 LS
2011 1646 MT 2011 1683 LS
2041 1646 MT 2041 1683 LS
2071 1646 MT 2071 1683 LS
2101 1619 MT 2101 1683 LS
(400 ns) 9999 LC 2101 1754 WT TS RSS
2131 1646 MT 2131 1683 LS
2161 1646 MT 2161 1683 LS
2191 1646 MT 2191 1683 LS
2222 1646 MT 2222 1683 LS
2252 1646 MT 2252 1683 LS
2282 1646 MT 2282 1683 LS
2312 1646 MT 2312 1683 LS
2342 1646 MT 2342 1683 LS
2372 1646 MT 2372 1683 LS
2402 1619 MT 2402 1683 LS
2432 1646 MT 2432 1683 LS
2462 1646 MT 2462 1683 LS
2492 1646 MT 2492 1683 LS
2523 1646 MT 2523 1683 LS
2553 1646 MT 2553 1683 LS
2583 1646 MT 2583 1683 LS
2613 1646 MT 2613 1683 LS
2643 1646 MT 2643 1683 LS
2673 1646 MT 2673 1683 LS
% draw grid
1197 118 MT 1197 1619 LS
1498 118 MT 1498 1619 LS
1800 118 MT 1800 1619 LS
2101 118 MT 2101 1619 LS
2402 118 MT 2402 1619 LS
% draw waveforms
(/testbench/invec) 9999 LC 859 210 WT TSE RSS
1190 118 MT 1204 118 LS
1491 118 MT 1505 118 LS
1793 118 MT 1807 118 LS
2094 118 MT 2108 118 LS
2395 118 MT 2409 118 LS
(00000000000000100000000000000000) 1436 LC 931 175 WT pop 0 originOffset 33 add RSS
896 175 MT 896 175 LT 903 139 LT 2402 139 LT ST
896 175 MT 896 175 LT 903 211 LT 2402 211 LT ST
(/testbench/outvec) 9999 LC 859 329 WT TSE RSS
1190 237 MT 1204 237 LS
1491 237 MT 1505 237 LS
1793 237 MT 1807 237 LS
2094 237 MT 2108 237 LS
2395 237 MT 2409 237 LS
(00000001) 1436 LC 931 294 WT pop 0 originOffset 33 add RSS
896 294 MT 896 294 LT 903 258 LT 2402 258 LT ST
896 294 MT 896 294 LT 903 330 LT 2402 330 LT ST
% draw footer
(Entity:testbench  Architecture:stimulus  Date: Sun Feb 25 22:38:30 ART 2024   Row: 1 Page: 1) 9999 LC 118 1888 WT TSW RSS
grestore
showpage
%%EOF
