;redcode
;assert 1
	SPL 0, <-792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @31, #230
	CMP <11, 10
	CMP @31, @230
	SUB @121, 106
	JMP @12, #200
	ADD #-130, 9
	CMP @121, 103
	MOV @-13, 0
	SUB @31, @230
	MOV -7, <-20
	ADD 210, 60
	MOV -1, <-20
	ADD 210, 60
	SUB @121, 106
	SLT #-130, 9
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
	SUB @127, 106
	SUB @127, 106
	SUB <0, @2
	DJN -1, @-20
	SUB <0, @2
	SUB @121, 106
	SLT 290, 31
	ADD #-190, 79
	SLT 290, 31
	SLT 290, 31
	ADD #-130, 9
	SLT 290, 31
	MOV 213, 30
	MOV 213, 30
	ADD 730, 9
	SUB 730, 9
	SPL 0, <-792
	MOV -7, <-20
	CMP @31, @230
	SPL 0, <-792
	SUB <0, @2
	SUB @127, 100
	SPL 0, <-792
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-24
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
