<stg><name>softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config12></name>


<trans_list>

<trans id="274" from="1" to="2">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="2" to="3">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="3" to="4">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="4" to="5">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="5" to="6">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="6" to="7">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="7" to="8">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="8" to="9">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="9" to="10">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="10" to="11">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="11" to="12">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="12" to="13">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="13" to="14">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="14" to="15">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="15" to="16">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="16" to="17">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="17" to="18">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="18" to="19">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="19" to="20">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:1  %data_V_addr = getelementptr [6 x i16]* %data_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:2  %data_V_load = load i16* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:3  %data_V_addr_109 = getelementptr [6 x i16]* %data_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_V_addr_109"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:4  %data_V_load_100 = load i16* %data_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_100"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:2  %data_V_load = load i16* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:4  %data_V_load_100 = load i16* %data_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_100"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:10  %data_V_addr_110 = getelementptr [6 x i16]* %data_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_V_addr_110"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:11  %data_V_load_101 = load i16* %data_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_101"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:12  %data_V_addr_111 = getelementptr [6 x i16]* %data_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_V_addr_111"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:13  %data_V_load_102 = load i16* %data_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_102"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:11  %data_V_load_101 = load i16* %data_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_101"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:13  %data_V_load_102 = load i16* %data_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_102"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:25  %data_V_addr_112 = getelementptr [6 x i16]* %data_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_V_addr_112"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:26  %data_V_load_103 = load i16* %data_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_103"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:27  %data_V_addr_113 = getelementptr [6 x i16]* %data_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_V_addr_113"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:28  %data_V_load_104 = load i16* %data_V_addr_113, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_104"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:5  %tmp_i_i_i_i = icmp slt i16 %data_V_load, %data_V_load_100

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:6  %agg_result_i_i_i_i = zext i1 %tmp_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="agg_result_i_i_i_i"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:8  %data_V_addr_114 = getelementptr [6 x i16]* %data_V, i64 0, i64 %agg_result_i_i_i_i

]]></Node>
<StgValue><ssdm name="data_V_addr_114"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:9  %data_V_load_105 = load i16* %data_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_105"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:14  %tmp_i_i7_i_i = icmp slt i16 %data_V_load_101, %data_V_load_102

]]></Node>
<StgValue><ssdm name="tmp_i_i7_i_i"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:16  %agg_result_i_i8_i_i_cast_cast = select i1 %tmp_i_i7_i_i, i64 3, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_i_i8_i_i_cast_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:17  %data_V_addr_115 = getelementptr [6 x i16]* %data_V, i64 0, i64 %agg_result_i_i8_i_i_cast_cast

]]></Node>
<StgValue><ssdm name="data_V_addr_115"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:18  %data_V_load_106 = load i16* %data_V_addr_115, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_106"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:26  %data_V_load_103 = load i16* %data_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_103"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:28  %data_V_load_104 = load i16* %data_V_addr_113, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_104"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:7  %agg_result_i_i_i_i_cast = zext i1 %tmp_i_i_i_i to i2

]]></Node>
<StgValue><ssdm name="agg_result_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:9  %data_V_load_105 = load i16* %data_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_105"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop1.preheader_ifconv:15  %agg_result_i_i8_i_i = select i1 %tmp_i_i7_i_i, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="agg_result_i_i8_i_i"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:18  %data_V_load_106 = load i16* %data_V_addr_115, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_106"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:19  %tmp_i_i_i = icmp slt i16 %data_V_load_105, %data_V_load_106

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop1.preheader_ifconv:20  %agg_result_i_i_i = select i1 %tmp_i_i_i, i2 %agg_result_i_i8_i_i, i2 %agg_result_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="agg_result_i_i_i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="2">
<![CDATA[
arrayctor.loop1.preheader_ifconv:22  %agg_result_i_i_i_cast = zext i2 %agg_result_i_i_i to i64

]]></Node>
<StgValue><ssdm name="agg_result_i_i_i_cast"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:23  %data_V_addr_116 = getelementptr [6 x i16]* %data_V, i64 0, i64 %agg_result_i_i_i_cast

]]></Node>
<StgValue><ssdm name="data_V_addr_116"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:24  %data_V_load_107 = load i16* %data_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_107"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:29  %tmp_i_i4_i = icmp slt i16 %data_V_load_103, %data_V_load_104

]]></Node>
<StgValue><ssdm name="tmp_i_i4_i"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:31  %agg_result_i_i5_i_cast_cast = select i1 %tmp_i_i4_i, i64 5, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_i_i5_i_cast_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:32  %data_V_addr_117 = getelementptr [6 x i16]* %data_V, i64 0, i64 %agg_result_i_i5_i_cast_cast

]]></Node>
<StgValue><ssdm name="data_V_addr_117"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:33  %data_V_load_108 = load i16* %data_V_addr_117, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_108"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="2">
<![CDATA[
arrayctor.loop1.preheader_ifconv:21  %agg_result_i_i_i_cast8 = zext i2 %agg_result_i_i_i to i3

]]></Node>
<StgValue><ssdm name="agg_result_i_i_i_cast8"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:24  %data_V_load_107 = load i16* %data_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_107"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:30  %agg_result_i_i5_i = select i1 %tmp_i_i4_i, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="agg_result_i_i5_i"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:33  %data_V_load_108 = load i16* %data_V_addr_117, align 2

]]></Node>
<StgValue><ssdm name="data_V_load_108"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:34  %tmp_i_i = icmp slt i16 %data_V_load_107, %data_V_load_108

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:35  %x_max_V = select i1 %tmp_i_i, i3 %agg_result_i_i5_i, i3 %agg_result_i_i_i_cast8

]]></Node>
<StgValue><ssdm name="x_max_V"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:36  %x_max_V_cast = zext i3 %x_max_V to i64

]]></Node>
<StgValue><ssdm name="x_max_V_cast"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:37  %data_V_addr_118 = getelementptr [6 x i16]* %data_V, i64 0, i64 %x_max_V_cast

]]></Node>
<StgValue><ssdm name="data_V_addr_118"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:38  %x_max_V_2 = load i16* %data_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="x_max_V_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:38  %x_max_V_2 = load i16* %data_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="x_max_V_2"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:39  %tmp_14 = sext i16 %data_V_load to i17

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:40  %tmp_15 = sext i16 %x_max_V_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:41  %p_Val2_4 = sub i17 %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:42  %tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:43  %tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:44  %tmp_20 = xor i1 %tmp_748, true

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:45  %underflow = and i1 %tmp_747, %tmp_20

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:46  %brmerge_i_i = xor i1 %tmp_747, %tmp_748

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:47  %p_Result_0_not = xor i1 %tmp_747, true

]]></Node>
<StgValue><ssdm name="p_Result_0_not"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:48  %brmerge = or i1 %tmp_748, %p_Result_0_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:49  %tmp_14_1 = sext i16 %data_V_load_100 to i17

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:50  %p_Val2_4_1 = sub i17 %tmp_14_1, %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_4_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:51  %tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:52  %tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:53  %tmp_20_1 = xor i1 %tmp_750, true

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:54  %underflow_1 = and i1 %tmp_749, %tmp_20_1

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:55  %brmerge_i_i_1 = xor i1 %tmp_749, %tmp_750

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:56  %p_Result_1_not = xor i1 %tmp_749, true

]]></Node>
<StgValue><ssdm name="p_Result_1_not"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:57  %brmerge1 = or i1 %tmp_750, %p_Result_1_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:58  %tmp_14_2 = sext i16 %data_V_load_101 to i17

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:59  %p_Val2_4_2 = sub i17 %tmp_14_2, %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_4_2"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:60  %tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:61  %tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:62  %tmp_20_2 = xor i1 %tmp_752, true

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:63  %underflow_2 = and i1 %tmp_751, %tmp_20_2

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:64  %brmerge_i_i_2 = xor i1 %tmp_751, %tmp_752

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:65  %p_Result_2_not = xor i1 %tmp_751, true

]]></Node>
<StgValue><ssdm name="p_Result_2_not"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:66  %brmerge2 = or i1 %tmp_752, %p_Result_2_not

]]></Node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:67  %tmp_14_3 = sext i16 %data_V_load_102 to i17

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:68  %p_Val2_4_3 = sub i17 %tmp_14_3, %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_4_3"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:69  %tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:70  %tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:71  %tmp_20_3 = xor i1 %tmp_754, true

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:72  %underflow_3 = and i1 %tmp_753, %tmp_20_3

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:73  %brmerge_i_i_3 = xor i1 %tmp_753, %tmp_754

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:74  %p_Result_3_not = xor i1 %tmp_753, true

]]></Node>
<StgValue><ssdm name="p_Result_3_not"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:75  %brmerge3 = or i1 %tmp_754, %p_Result_3_not

]]></Node>
<StgValue><ssdm name="brmerge3"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:76  %tmp_14_4 = sext i16 %data_V_load_103 to i17

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:77  %p_Val2_4_4 = sub i17 %tmp_14_4, %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_4_4"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:78  %tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:79  %tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:80  %tmp_20_4 = xor i1 %tmp_756, true

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:81  %underflow_4 = and i1 %tmp_755, %tmp_20_4

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:82  %brmerge_i_i_4 = xor i1 %tmp_755, %tmp_756

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:83  %p_Result_4_not = xor i1 %tmp_755, true

]]></Node>
<StgValue><ssdm name="p_Result_4_not"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:84  %brmerge4 = or i1 %tmp_756, %p_Result_4_not

]]></Node>
<StgValue><ssdm name="brmerge4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:85  %tmp_14_5 = sext i16 %data_V_load_104 to i17

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:86  %p_Val2_4_5 = sub i17 %tmp_14_5, %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_4_5"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:87  %tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:88  %tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_4_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:89  %tmp_20_5 = xor i1 %tmp_758, true

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:90  %underflow_5 = and i1 %tmp_757, %tmp_20_5

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:91  %brmerge_i_i_5 = xor i1 %tmp_757, %tmp_758

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:92  %p_Result_511_not = xor i1 %tmp_757, true

]]></Node>
<StgValue><ssdm name="p_Result_511_not"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:93  %brmerge5 = or i1 %tmp_758, %p_Result_511_not

]]></Node>
<StgValue><ssdm name="brmerge5"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:94  %tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:95  %tmp_s = select i1 %brmerge_i_i, i10 511, i10 %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:96  %tmp_165 = select i1 %underflow, i10 -512, i10 %tmp

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:97  %y_V = select i1 %brmerge, i10 %tmp_s, i10 %tmp_165

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:98  %tmp_24 = zext i10 %y_V to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:99  %exp_table4_addr = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="exp_table4_addr"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:100  %exp_res_0_V = load i17* %exp_table4_addr, align 4

]]></Node>
<StgValue><ssdm name="exp_res_0_V"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:101  %tmp_166 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_1, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:102  %tmp_167 = select i1 %brmerge_i_i_1, i10 511, i10 %tmp_166

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:103  %tmp_168 = select i1 %underflow_1, i10 -512, i10 %tmp_166

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:104  %y_V_1 = select i1 %brmerge1, i10 %tmp_167, i10 %tmp_168

]]></Node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:108  %tmp_169 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_2, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:109  %tmp_170 = select i1 %brmerge_i_i_2, i10 511, i10 %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:110  %tmp_171 = select i1 %underflow_2, i10 -512, i10 %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:111  %y_V_2 = select i1 %brmerge2, i10 %tmp_170, i10 %tmp_171

]]></Node>
<StgValue><ssdm name="y_V_2"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:115  %tmp_172 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_3, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:116  %tmp_173 = select i1 %brmerge_i_i_3, i10 511, i10 %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:117  %tmp_174 = select i1 %underflow_3, i10 -512, i10 %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:118  %y_V_3 = select i1 %brmerge3, i10 %tmp_173, i10 %tmp_174

]]></Node>
<StgValue><ssdm name="y_V_3"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:122  %tmp_175 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_4, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:123  %tmp_176 = select i1 %brmerge_i_i_4, i10 511, i10 %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:124  %tmp_177 = select i1 %underflow_4, i10 -512, i10 %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:125  %y_V_4 = select i1 %brmerge4, i10 %tmp_176, i10 %tmp_177

]]></Node>
<StgValue><ssdm name="y_V_4"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:129  %tmp_178 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_4_5, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:130  %tmp_179 = select i1 %brmerge_i_i_5, i10 511, i10 %tmp_178

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:131  %tmp_180 = select i1 %underflow_5, i10 -512, i10 %tmp_178

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:132  %y_V_5 = select i1 %brmerge5, i10 %tmp_179, i10 %tmp_180

]]></Node>
<StgValue><ssdm name="y_V_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:100  %exp_res_0_V = load i17* %exp_table4_addr, align 4

]]></Node>
<StgValue><ssdm name="exp_res_0_V"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:105  %tmp_24_1 = zext i10 %y_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:106  %exp_table4_addr_1 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="exp_table4_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:107  %exp_res_1_V = load i17* %exp_table4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="exp_res_1_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:107  %exp_res_1_V = load i17* %exp_table4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="exp_res_1_V"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:112  %tmp_24_2 = zext i10 %y_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:113  %exp_table4_addr_2 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_2

]]></Node>
<StgValue><ssdm name="exp_table4_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:114  %exp_res_2_V = load i17* %exp_table4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="exp_res_2_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:114  %exp_res_2_V = load i17* %exp_table4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="exp_res_2_V"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:119  %tmp_24_3 = zext i10 %y_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:120  %exp_table4_addr_3 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_3

]]></Node>
<StgValue><ssdm name="exp_table4_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:121  %exp_res_3_V = load i17* %exp_table4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="exp_res_3_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:121  %exp_res_3_V = load i17* %exp_table4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="exp_res_3_V"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:126  %tmp_24_4 = zext i10 %y_V_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_4"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:127  %exp_table4_addr_4 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_4

]]></Node>
<StgValue><ssdm name="exp_table4_addr_4"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:128  %exp_res_4_V = load i17* %exp_table4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="exp_res_4_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="168" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:128  %exp_res_4_V = load i17* %exp_table4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="exp_res_4_V"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:133  %tmp_24_5 = zext i10 %y_V_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_5"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:134  %exp_table4_addr_5 = getelementptr [1024 x i17]* @exp_table4, i64 0, i64 %tmp_24_5

]]></Node>
<StgValue><ssdm name="exp_table4_addr_5"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:135  %exp_res_5_V = load i17* %exp_table4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="exp_res_5_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="172" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:135  %exp_res_5_V = load i17* %exp_table4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="exp_res_5_V"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:136  %p_Val2_9 = zext i17 %exp_res_0_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:137  %p_Val2_23 = zext i17 %exp_res_1_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:138  %p_Val2_24 = add i18 %p_Val2_9, %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:139  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_24, i32 17)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:140  %p_Val2_25 = select i1 %newsignbit, i18 131071, i18 %p_Val2_24

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:141  %p_Val2_1 = zext i17 %exp_res_2_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:142  %p_Val2_2 = zext i17 %exp_res_3_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:143  %p_Val2_5 = add i18 %p_Val2_1, %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:144  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)

]]></Node>
<StgValue><ssdm name="newsignbit_1"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:145  %p_Val2_26 = select i1 %newsignbit_1, i18 131071, i18 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:146  %tmp_i_i_i5 = sext i18 %p_Val2_25 to i19

]]></Node>
<StgValue><ssdm name="tmp_i_i_i5"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:147  %tmp_i_i_i_28 = sext i18 %p_Val2_26 to i19

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_28"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayctor.loop1.preheader_ifconv:148  %p_Val2_27 = add i19 %tmp_i_i_i_28, %tmp_i_i_i5

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:149  %isneg = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_27, i32 18)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:150  %p_Val2_28 = add i18 %p_Val2_25, %p_Val2_26

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:151  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_28, i32 17)

]]></Node>
<StgValue><ssdm name="newsignbit_2"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:152  %tmp_45_i_i_i = xor i1 %newsignbit_2, true

]]></Node>
<StgValue><ssdm name="tmp_45_i_i_i"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:153  %underflow_6 = and i1 %isneg, %tmp_45_i_i_i

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:154  %brmerge_i_i_i_i_i = xor i1 %isneg, %newsignbit_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_i_i"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:155  %p_Result_not_i_i_i = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="p_Result_not_i_i_i"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:156  %brmerge_i_i_i = or i1 %newsignbit_2, %p_Result_not_i_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:157  %p_Val2_21_mux_i_i_i = select i1 %brmerge_i_i_i_i_i, i18 131071, i18 %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_Val2_21_mux_i_i_i"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:158  %p_Val2_i_i_i = select i1 %underflow_6, i18 -131072, i18 %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:159  %p_Val2_29 = select i1 %brmerge_i_i_i, i18 %p_Val2_21_mux_i_i_i, i18 %p_Val2_i_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:160  %p_Val2_8 = zext i17 %exp_res_4_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:161  %p_Val2_3 = zext i17 %exp_res_5_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:162  %p_Val2_6 = add i18 %p_Val2_3, %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:163  %newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)

]]></Node>
<StgValue><ssdm name="newsignbit_3"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:164  %p_Val2_30 = select i1 %newsignbit_3, i18 131071, i18 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:165  %tmp_i_i6 = sext i18 %p_Val2_29 to i19

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:166  %tmp_i_i_29 = sext i18 %p_Val2_30 to i19

]]></Node>
<StgValue><ssdm name="tmp_i_i_29"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayctor.loop1.preheader_ifconv:167  %p_Val2_31 = add i19 %tmp_i_i_29, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:168  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_31, i32 18)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:169  %p_Val2_32 = add i18 %p_Val2_29, %p_Val2_30

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:170  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_32, i32 17)

]]></Node>
<StgValue><ssdm name="newsignbit_4"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:171  %tmp_45_i_i = xor i1 %newsignbit_4, true

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:172  %underflow_7 = and i1 %isneg_1, %tmp_45_i_i

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:173  %brmerge_i_i_i2_i = xor i1 %isneg_1, %newsignbit_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_i"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:174  %p_Result_not_i_i = xor i1 %isneg_1, true

]]></Node>
<StgValue><ssdm name="p_Result_not_i_i"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:175  %brmerge_i_i7 = or i1 %newsignbit_4, %p_Result_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i7"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:176  %tmp_181 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_32, i32 8, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:177  %tmp_182 = select i1 %brmerge_i_i_i2_i, i10 511, i10 %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:178  %tmp_183 = select i1 %underflow_7, i10 -512, i10 %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:179  %y_V_6 = select i1 %brmerge_i_i7, i10 %tmp_182, i10 %tmp_183

]]></Node>
<StgValue><ssdm name="y_V_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:180  %tmp_1 = zext i10 %y_V_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:181  %invert_table5_addr = getelementptr [1024 x i18]* @invert_table5, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="invert_table5_addr"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:182  %inv_exp_sum_V = load i18* %invert_table5_addr, align 4

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="220" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:182  %inv_exp_sum_V = load i18* %invert_table5_addr, align 4

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:183  %OP2_V_cast = sext i18 %inv_exp_sum_V to i26

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:184  %OP1_V_cast = zext i17 %exp_res_0_V to i26

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader_ifconv:185  %p_Val2_7 = mul i26 %OP2_V_cast, %OP1_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:186  %tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:187  %res_V_addr = getelementptr [6 x i16]* %res_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:188  store i16 %tmp_28, i16* %res_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:189  %OP1_V_1_cast = zext i17 %exp_res_1_V to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader_ifconv:190  %p_Val2_7_1 = mul i26 %OP2_V_cast, %OP1_V_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:191  %tmp_28_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:192  %res_V_addr_108 = getelementptr [6 x i16]* %res_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_V_addr_108"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:193  store i16 %tmp_28_1, i16* %res_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:194  %OP1_V_2_cast = zext i17 %exp_res_2_V to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader_ifconv:195  %p_Val2_7_2 = mul i26 %OP2_V_cast, %OP1_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:196  %tmp_28_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:197  %res_V_addr_109 = getelementptr [6 x i16]* %res_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_V_addr_109"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:198  store i16 %tmp_28_2, i16* %res_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:199  %OP1_V_3_cast = zext i17 %exp_res_3_V to i26

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader_ifconv:200  %p_Val2_7_3 = mul i26 %OP2_V_cast, %OP1_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7_3"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:201  %tmp_28_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:202  %res_V_addr_110 = getelementptr [6 x i16]* %res_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_V_addr_110"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:203  store i16 %tmp_28_3, i16* %res_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:204  %OP1_V_4_cast = zext i17 %exp_res_4_V to i26

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader_ifconv:205  %p_Val2_7_4 = mul i26 %OP2_V_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7_4"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:206  %tmp_28_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:207  %res_V_addr_111 = getelementptr [6 x i16]* %res_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_V_addr_111"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:208  store i16 %tmp_28_4, i16* %res_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="26" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:209  %OP1_V_5_cast = zext i17 %exp_res_5_V to i26

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader_ifconv:210  %p_Val2_7_5 = mul i26 %OP2_V_cast, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7_5"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:211  %tmp_28_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_7_5, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:212  %res_V_addr_112 = getelementptr [6 x i16]* %res_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_V_addr_112"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader_ifconv:213  store i16 %tmp_28_5, i16* %res_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0">
<![CDATA[
arrayctor.loop1.preheader_ifconv:214  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
