Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 18 12:51:12 2017
| Host         : CHRISTIANAG1660 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_example_timing_summary_routed.rpt -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.945        0.000                      0                  461        0.081        0.000                      0                  461        3.000        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            14.945        0.000                      0                  461        0.081        0.000                      0                  461       11.520        0.000                       0                   171  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       14.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.945ns  (required time - arrival time)
  Source:                 endx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 4.036ns (41.722%)  route 5.637ns (58.278%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 30.750 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.567     6.104    pclk
    SLICE_X10Y10         FDRE                                         r  endx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     6.622 r  endx_reg[1]/Q
                         net (fo=4, routed)           0.597     7.219    my_linedraw/endx_reg[7][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  my_linedraw/deltax_carry_i_3/O
                         net (fo=1, routed)           0.000     7.343    my_linedraw/deltax_carry_i_3_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.983 r  my_linedraw/deltax_carry/O[3]
                         net (fo=6, routed)           1.639     9.622    my_linedraw/deltax[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I0_O)        0.335     9.957 r  my_linedraw/err_next0_carry_i_8/O
                         net (fo=5, routed)           0.690    10.647    my_linedraw/err_next0_carry_i_8_n_0
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.331    10.978 r  my_linedraw/e2_lt_dx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.978    my_linedraw/e2_lt_dx1_carry_i_7_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  my_linedraw/e2_lt_dx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.511    my_linedraw/e2_lt_dx1_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.765 r  my_linedraw/e2_lt_dx1_carry__0/CO[0]
                         net (fo=15, routed)          0.995    12.760    my_linedraw/e2_lt_dx
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.367    13.127 r  my_linedraw/err20__0_carry_i_2/O
                         net (fo=2, routed)           0.684    13.811    my_linedraw/err20__0_carry_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.209 r  my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.209    my_linedraw/err20__0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.448 r  my_linedraw/err20__0_carry__0/O[2]
                         net (fo=1, routed)           0.558    15.006    my_linedraw/err2[6]
    SLICE_X15Y13         LUT4 (Prop_lut4_I0_O)        0.297    15.303 r  my_linedraw/err[6]_i_1/O
                         net (fo=1, routed)           0.475    15.778    my_linedraw/err_next[6]
    SLICE_X15Y13         FDRE                                         r  my_linedraw/err_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.445    30.750    my_linedraw/pclk
    SLICE_X15Y13         FDRE                                         r  my_linedraw/err_reg[6]/C
                         clock pessimism              0.312    31.062    
                         clock uncertainty           -0.085    30.978    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)       -0.255    30.723    my_linedraw/err_reg[6]
  -------------------------------------------------------------------
                         required time                         30.723    
                         arrival time                         -15.778    
  -------------------------------------------------------------------
                         slack                                 14.945    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 endx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 4.021ns (42.337%)  route 5.477ns (57.663%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 30.751 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.567     6.104    pclk
    SLICE_X10Y10         FDRE                                         r  endx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     6.622 r  endx_reg[1]/Q
                         net (fo=4, routed)           0.597     7.219    my_linedraw/endx_reg[7][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  my_linedraw/deltax_carry_i_3/O
                         net (fo=1, routed)           0.000     7.343    my_linedraw/deltax_carry_i_3_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.983 r  my_linedraw/deltax_carry/O[3]
                         net (fo=6, routed)           1.639     9.622    my_linedraw/deltax[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I0_O)        0.335     9.957 r  my_linedraw/err_next0_carry_i_8/O
                         net (fo=5, routed)           0.690    10.647    my_linedraw/err_next0_carry_i_8_n_0
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.331    10.978 r  my_linedraw/e2_lt_dx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.978    my_linedraw/e2_lt_dx1_carry_i_7_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  my_linedraw/e2_lt_dx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.511    my_linedraw/e2_lt_dx1_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.765 r  my_linedraw/e2_lt_dx1_carry__0/CO[0]
                         net (fo=15, routed)          0.995    12.760    my_linedraw/e2_lt_dx
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.367    13.127 r  my_linedraw/err20__0_carry_i_2/O
                         net (fo=2, routed)           0.684    13.811    my_linedraw/err20__0_carry_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.209 r  my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.209    my_linedraw/err20__0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.431 r  my_linedraw/err20__0_carry__0/O[0]
                         net (fo=1, routed)           0.872    15.303    my_linedraw/err2[4]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.299    15.602 r  my_linedraw/err[4]_i_1/O
                         net (fo=1, routed)           0.000    15.602    my_linedraw/err_next[4]
    SLICE_X14Y12         FDRE                                         r  my_linedraw/err_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.446    30.751    my_linedraw/pclk
    SLICE_X14Y12         FDRE                                         r  my_linedraw/err_reg[4]/C
                         clock pessimism              0.312    31.063    
                         clock uncertainty           -0.085    30.979    
    SLICE_X14Y12         FDRE (Setup_fdre_C_D)        0.081    31.060    my_linedraw/err_reg[4]
  -------------------------------------------------------------------
                         required time                         31.060    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.729ns  (required time - arrival time)
  Source:                 endx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 4.137ns (45.095%)  route 5.037ns (54.905%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 30.750 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.567     6.104    pclk
    SLICE_X10Y10         FDRE                                         r  endx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     6.622 r  endx_reg[1]/Q
                         net (fo=4, routed)           0.597     7.219    my_linedraw/endx_reg[7][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  my_linedraw/deltax_carry_i_3/O
                         net (fo=1, routed)           0.000     7.343    my_linedraw/deltax_carry_i_3_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.983 r  my_linedraw/deltax_carry/O[3]
                         net (fo=6, routed)           1.639     9.622    my_linedraw/deltax[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I0_O)        0.335     9.957 r  my_linedraw/err_next0_carry_i_8/O
                         net (fo=5, routed)           0.690    10.647    my_linedraw/err_next0_carry_i_8_n_0
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.331    10.978 r  my_linedraw/e2_lt_dx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.978    my_linedraw/e2_lt_dx1_carry_i_7_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  my_linedraw/e2_lt_dx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.511    my_linedraw/e2_lt_dx1_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.765 r  my_linedraw/e2_lt_dx1_carry__0/CO[0]
                         net (fo=15, routed)          0.995    12.760    my_linedraw/e2_lt_dx
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.367    13.127 r  my_linedraw/err20__0_carry_i_2/O
                         net (fo=2, routed)           0.684    13.811    my_linedraw/err20__0_carry_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.209 r  my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.209    my_linedraw/err20__0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.543 r  my_linedraw/err20__0_carry__0/O[1]
                         net (fo=1, routed)           0.432    14.975    my_linedraw/err2[5]
    SLICE_X15Y13         LUT4 (Prop_lut4_I0_O)        0.303    15.278 r  my_linedraw/err[5]_i_1/O
                         net (fo=1, routed)           0.000    15.278    my_linedraw/err_next[5]
    SLICE_X15Y13         FDRE                                         r  my_linedraw/err_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.445    30.750    my_linedraw/pclk
    SLICE_X15Y13         FDRE                                         r  my_linedraw/err_reg[5]/C
                         clock pessimism              0.312    31.062    
                         clock uncertainty           -0.085    30.978    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)        0.029    31.007    my_linedraw/err_reg[5]
  -------------------------------------------------------------------
                         required time                         31.007    
                         arrival time                         -15.278    
  -------------------------------------------------------------------
                         slack                                 15.729    

Slack (MET) :             15.753ns  (required time - arrival time)
  Source:                 endx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 4.119ns (45.010%)  route 5.032ns (54.990%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 30.750 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.567     6.104    pclk
    SLICE_X10Y10         FDRE                                         r  endx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     6.622 r  endx_reg[1]/Q
                         net (fo=4, routed)           0.597     7.219    my_linedraw/endx_reg[7][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  my_linedraw/deltax_carry_i_3/O
                         net (fo=1, routed)           0.000     7.343    my_linedraw/deltax_carry_i_3_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.983 r  my_linedraw/deltax_carry/O[3]
                         net (fo=6, routed)           1.639     9.622    my_linedraw/deltax[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I0_O)        0.335     9.957 r  my_linedraw/err_next0_carry_i_8/O
                         net (fo=5, routed)           0.690    10.647    my_linedraw/err_next0_carry_i_8_n_0
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.331    10.978 r  my_linedraw/e2_lt_dx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.978    my_linedraw/e2_lt_dx1_carry_i_7_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  my_linedraw/e2_lt_dx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.511    my_linedraw/e2_lt_dx1_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.765 r  my_linedraw/e2_lt_dx1_carry__0/CO[0]
                         net (fo=15, routed)          0.995    12.760    my_linedraw/e2_lt_dx
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.367    13.127 r  my_linedraw/err20__0_carry_i_2/O
                         net (fo=2, routed)           0.684    13.811    my_linedraw/err20__0_carry_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.209 r  my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.209    my_linedraw/err20__0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.522 r  my_linedraw/err20__0_carry__0/O[3]
                         net (fo=1, routed)           0.427    14.950    my_linedraw/err2[7]
    SLICE_X15Y14         LUT4 (Prop_lut4_I0_O)        0.306    15.256 r  my_linedraw/err[7]_i_1/O
                         net (fo=1, routed)           0.000    15.256    my_linedraw/err_next[7]
    SLICE_X15Y14         FDRE                                         r  my_linedraw/err_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.445    30.750    my_linedraw/pclk
    SLICE_X15Y14         FDRE                                         r  my_linedraw/err_reg[7]/C
                         clock pessimism              0.312    31.062    
                         clock uncertainty           -0.085    30.978    
    SLICE_X15Y14         FDRE (Setup_fdre_C_D)        0.031    31.009    my_linedraw/err_reg[7]
  -------------------------------------------------------------------
                         required time                         31.009    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                 15.753    

Slack (MET) :             16.037ns  (required time - arrival time)
  Source:                 endx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 3.776ns (42.350%)  route 5.140ns (57.650%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.567     6.104    pclk
    SLICE_X10Y10         FDRE                                         r  endx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     6.622 r  endx_reg[1]/Q
                         net (fo=4, routed)           0.597     7.219    my_linedraw/endx_reg[7][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  my_linedraw/deltax_carry_i_3/O
                         net (fo=1, routed)           0.000     7.343    my_linedraw/deltax_carry_i_3_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.983 r  my_linedraw/deltax_carry/O[3]
                         net (fo=6, routed)           1.639     9.622    my_linedraw/deltax[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I0_O)        0.335     9.957 r  my_linedraw/err_next0_carry_i_8/O
                         net (fo=5, routed)           0.690    10.647    my_linedraw/err_next0_carry_i_8_n_0
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.331    10.978 r  my_linedraw/e2_lt_dx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.978    my_linedraw/e2_lt_dx1_carry_i_7_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  my_linedraw/e2_lt_dx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.511    my_linedraw/e2_lt_dx1_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.765 r  my_linedraw/e2_lt_dx1_carry__0/CO[0]
                         net (fo=15, routed)          0.995    12.760    my_linedraw/e2_lt_dx
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.367    13.127 r  my_linedraw/err20__0_carry_i_2/O
                         net (fo=2, routed)           0.555    13.682    my_linedraw/err20__0_carry_i_2_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.806 r  my_linedraw/err20__0_carry_i_5/O
                         net (fo=1, routed)           0.000    13.806    my_linedraw/err20__0_carry_i_5_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.054 r  my_linedraw/err20__0_carry/O[2]
                         net (fo=1, routed)           0.665    14.718    my_linedraw/err2[2]
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.302    15.020 r  my_linedraw/err[2]_i_1/O
                         net (fo=1, routed)           0.000    15.020    my_linedraw/err_next[2]
    SLICE_X12Y15         FDRE                                         r  my_linedraw/err_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.444    30.749    my_linedraw/pclk
    SLICE_X12Y15         FDRE                                         r  my_linedraw/err_reg[2]/C
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.081    31.058    my_linedraw/err_reg[2]
  -------------------------------------------------------------------
                         required time                         31.058    
                         arrival time                         -15.020    
  -------------------------------------------------------------------
                         slack                                 16.037    

Slack (MET) :             16.194ns  (required time - arrival time)
  Source:                 endx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 3.846ns (43.917%)  route 4.911ns (56.083%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.567     6.104    pclk
    SLICE_X10Y10         FDRE                                         r  endx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     6.622 r  endx_reg[1]/Q
                         net (fo=4, routed)           0.597     7.219    my_linedraw/endx_reg[7][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.343 r  my_linedraw/deltax_carry_i_3/O
                         net (fo=1, routed)           0.000     7.343    my_linedraw/deltax_carry_i_3_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.983 r  my_linedraw/deltax_carry/O[3]
                         net (fo=6, routed)           1.639     9.622    my_linedraw/deltax[3]
    SLICE_X14Y12         LUT5 (Prop_lut5_I0_O)        0.335     9.957 r  my_linedraw/err_next0_carry_i_8/O
                         net (fo=5, routed)           0.690    10.647    my_linedraw/err_next0_carry_i_8_n_0
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.331    10.978 r  my_linedraw/e2_lt_dx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.978    my_linedraw/e2_lt_dx1_carry_i_7_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.511 r  my_linedraw/e2_lt_dx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.511    my_linedraw/e2_lt_dx1_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.765 r  my_linedraw/e2_lt_dx1_carry__0/CO[0]
                         net (fo=15, routed)          0.995    12.760    my_linedraw/e2_lt_dx
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.367    13.127 r  my_linedraw/err20__0_carry_i_2/O
                         net (fo=2, routed)           0.684    13.811    my_linedraw/err20__0_carry_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.249 r  my_linedraw/err20__0_carry/O[3]
                         net (fo=1, routed)           0.307    14.556    my_linedraw/err2[3]
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.306    14.862 r  my_linedraw/err[3]_i_1/O
                         net (fo=1, routed)           0.000    14.862    my_linedraw/err_next[3]
    SLICE_X12Y15         FDRE                                         r  my_linedraw/err_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.444    30.749    my_linedraw/pclk
    SLICE_X12Y15         FDRE                                         r  my_linedraw/err_reg[3]/C
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.079    31.056    my_linedraw/err_reg[3]
  -------------------------------------------------------------------
                         required time                         31.056    
                         arrival time                         -14.862    
  -------------------------------------------------------------------
                         slack                                 16.194    

Slack (MET) :             16.262ns  (required time - arrival time)
  Source:                 my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 2.928ns (34.923%)  route 5.456ns (65.077%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 30.796 - 25.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.613     6.150    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.604 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.365    10.969    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.146    11.115 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=7, routed)           0.849    11.964    framebuffer_pixelpair_out[3]
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.328    12.292 r  my_framebuffer_i_19/O
                         net (fo=2, routed)           2.242    14.534    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.491    30.796    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.326    31.122    
                         clock uncertainty           -0.085    31.037    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    30.796    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.796    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                 16.262    

Slack (MET) :             16.459ns  (required time - arrival time)
  Source:                 my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 2.954ns (35.957%)  route 5.261ns (64.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 30.799 - 25.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.613     6.150    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.604 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.463    11.067    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5[1]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.152    11.219 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=7, routed)           0.848    12.067    framebuffer_pixelpair_out[7]
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.348    12.415 r  my_framebuffer_i_13/O
                         net (fo=2, routed)           1.950    14.365    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X1Y1          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.494    30.799    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.351    31.150    
                         clock uncertainty           -0.085    31.065    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    30.824    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.824    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                 16.459    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.928ns (36.956%)  route 4.995ns (63.044%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 30.799 - 25.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.610     6.147    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.601 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.143    10.744    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.146    10.890 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=7, routed)           1.043    11.933    framebuffer_pixelpair_out[1]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.328    12.261 r  my_framebuffer_i_17/O
                         net (fo=2, routed)           1.809    14.070    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y1          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.494    30.799    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.326    31.125    
                         clock uncertainty           -0.085    31.040    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    30.799    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.799    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.786ns  (required time - arrival time)
  Source:                 my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 2.954ns (37.583%)  route 4.906ns (62.417%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 30.796 - 25.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.613     6.150    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.604 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.463    11.067    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5[1]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.152    11.219 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=7, routed)           0.470    11.689    framebuffer_pixelpair_out[7]
    SLICE_X8Y17          LUT6 (Prop_lut6_I3_O)        0.348    12.037 r  my_framebuffer_i_15/O
                         net (fo=2, routed)           1.973    14.010    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X1Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.491    30.796    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.326    31.122    
                         clock uncertainty           -0.085    31.037    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    30.796    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.796    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                 16.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 my_linedraw/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.414%)  route 0.199ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.563     1.791    my_linedraw/pclk
    SLICE_X11Y12         FDRE                                         r  my_linedraw/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  my_linedraw/x_reg[6]/Q
                         net (fo=11, routed)          0.199     2.132    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.873     2.379    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.051    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 safe_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  safe_start_reg[0]/Q
                         net (fo=1, routed)           0.056     1.572    safe_start[0]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.450    safe_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_linedraw/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.986%)  route 0.251ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.563     1.791    my_linedraw/pclk
    SLICE_X11Y12         FDRE                                         r  my_linedraw/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  my_linedraw/x_reg[2]/Q
                         net (fo=12, routed)          0.251     2.183    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.873     2.379    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.051    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_linedraw/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.851%)  route 0.252ns (64.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.563     1.791    my_linedraw/pclk
    SLICE_X11Y12         FDRE                                         r  my_linedraw/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  my_linedraw/x_reg[1]/Q
                         net (fo=10, routed)          0.252     2.184    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.873     2.379    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.051    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 prng_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prng_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.565     1.793    pclk
    SLICE_X9Y9           FDRE                                         r  prng_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.934 r  prng_reg[1]/Q
                         net (fo=2, routed)           0.068     2.002    prng[1]
    SLICE_X9Y9           FDRE                                         r  prng_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.835     2.340    pclk
    SLICE_X9Y9           FDRE                                         r  prng_reg[2]/C
                         clock pessimism             -0.547     1.793    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.075     1.868    prng_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 my_linedraw/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.402%)  route 0.236ns (62.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.563     1.791    my_linedraw/pclk
    SLICE_X9Y12          FDRE                                         r  my_linedraw/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  my_linedraw/x_reg[7]/Q
                         net (fo=10, routed)          0.236     2.168    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.873     2.379    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.531     1.848    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.031    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 my_linedraw/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.563     1.791    my_linedraw/pclk
    SLICE_X11Y12         FDRE                                         r  my_linedraw/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  my_linedraw/x_reg[4]/Q
                         net (fo=12, routed)          0.264     2.197    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.873     2.379    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.051    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 my_timing/hPixles_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.726%)  route 0.265ns (65.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.556     1.784    my_timing/pclk
    SLICE_X11Y21         FDRE                                         r  my_timing/hPixles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.925 r  my_timing/hPixles_reg[2]/Q
                         net (fo=15, routed)          0.265     2.190    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y4          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.866     2.372    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.861    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.044    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 stax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.374%)  route 0.112ns (37.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.564     1.792    pclk
    SLICE_X11Y11         FDRE                                         r  stax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  stax_reg[3]/Q
                         net (fo=3, routed)           0.112     2.045    my_linedraw/stax_reg[7][3]
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.045     2.090 r  my_linedraw/x[3]_i_1/O
                         net (fo=1, routed)           0.000     2.090    my_linedraw/next_x[3]
    SLICE_X10Y11         FDRE                                         r  my_linedraw/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.834     2.339    my_linedraw/pclk
    SLICE_X10Y11         FDRE                                         r  my_linedraw/x_reg[3]/C
                         clock pessimism             -0.534     1.805    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.121     1.926    my_linedraw/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 prng_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            prng_reg[13]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.678%)  route 0.182ns (56.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.565     1.793    pclk
    SLICE_X9Y9           FDRE                                         r  prng_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.934 r  prng_reg[8]/Q
                         net (fo=2, routed)           0.182     2.116    prng[8]
    SLICE_X10Y9          SRL16E                                       r  prng_reg[13]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.835     2.340    pclk
    SLICE_X10Y9          SRL16E                                       r  prng_reg[13]_srl5/CLK
                         clock pessimism             -0.511     1.829    
    SLICE_X10Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.946    prng_reg[13]_srl5
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y3      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y3      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y9      prng_reg[13]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y9      prng_reg[16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y9      prng_reg[13]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y9      prng_reg[16]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y24      b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y24      b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y24      b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y24      b_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y25      g_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y25      g_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y9      prng_reg[13]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y9      prng_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y9      prng_reg[13]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y9      prng_reg[16]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y22      b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y22      b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y22     framebuffer_pixelpair_out_ena_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y22     my_timing/vPixles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y22     my_timing/vPixles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y22     my_timing/vPixles_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT



