# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Mux_8x1.srcs/sources_1/new/Mux_8x1.vhd" \
"../../../../Mux_8x1.srcs/sources_1/imports/Practical/Practical 2/and_4input/and_4input.srcs/sources_1/new/and_4input.vhd" \
"../../../../Mux_8x1.srcs/sources_1/imports/new/not_gate.vhd" \
"../../../../Mux_8x1.srcs/sources_1/imports/new/or_gate.vhd" \
"../../../../Mux_8x1.srcs/sim_1/new/Tb_Mux_8x1.vhd" \

# Do not sort compile order
nosort
