#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jul  2 11:45:51 2021
# Process ID: 18936
# Current directory: C:/Users/admin/Desktop/model_com
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13692 C:\Users\admin\Desktop\model_com\model_com.xpr
# Log file: C:/Users/admin/Desktop/model_com/vivado.log
# Journal file: C:/Users/admin/Desktop/model_com\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/model_com/model_com.xpr
INFO: [Project 1-313] Project file moved from 'D:/Study/Homework/COexp/model_com' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 959.625 ; gain = 71.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'select' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6155] done synthesizing module 'select' (3#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'signex' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signex' (5#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (6#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'irom' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'irom' (7#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v:23]
INFO: [Synth 8-6157] synthesizing module 'ireg' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ireg' (8#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v:39]
WARNING: [Synth 8-3848] Net sa in module/entity controller does not have driver. [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v:27]
INFO: [Synth 8-6155] done synthesizing module 'controller' (9#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'cm' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm' (10#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v:23]
INFO: [Synth 8-6157] synthesizing module 'mireg' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mireg' (11#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design mireg has unconnected port minst[20]
WARNING: [Synth 8-3331] design controller has unconnected port sa[4]
WARNING: [Synth 8-3331] design controller has unconnected port sa[3]
WARNING: [Synth 8-3331] design controller has unconnected port sa[2]
WARNING: [Synth 8-3331] design controller has unconnected port sa[1]
WARNING: [Synth 8-3331] design controller has unconnected port sa[0]
WARNING: [Synth 8-3331] design irom has unconnected port address[31]
WARNING: [Synth 8-3331] design irom has unconnected port address[30]
WARNING: [Synth 8-3331] design irom has unconnected port address[29]
WARNING: [Synth 8-3331] design irom has unconnected port address[28]
WARNING: [Synth 8-3331] design irom has unconnected port address[27]
WARNING: [Synth 8-3331] design irom has unconnected port address[26]
WARNING: [Synth 8-3331] design irom has unconnected port address[25]
WARNING: [Synth 8-3331] design irom has unconnected port address[24]
WARNING: [Synth 8-3331] design irom has unconnected port address[23]
WARNING: [Synth 8-3331] design irom has unconnected port address[22]
WARNING: [Synth 8-3331] design irom has unconnected port address[21]
WARNING: [Synth 8-3331] design irom has unconnected port address[20]
WARNING: [Synth 8-3331] design irom has unconnected port address[19]
WARNING: [Synth 8-3331] design irom has unconnected port address[18]
WARNING: [Synth 8-3331] design irom has unconnected port address[17]
WARNING: [Synth 8-3331] design irom has unconnected port address[16]
WARNING: [Synth 8-3331] design irom has unconnected port address[15]
WARNING: [Synth 8-3331] design irom has unconnected port address[14]
WARNING: [Synth 8-3331] design irom has unconnected port address[13]
WARNING: [Synth 8-3331] design irom has unconnected port address[12]
WARNING: [Synth 8-3331] design irom has unconnected port address[11]
WARNING: [Synth 8-3331] design irom has unconnected port address[10]
WARNING: [Synth 8-3331] design irom has unconnected port address[9]
WARNING: [Synth 8-3331] design irom has unconnected port address[8]
WARNING: [Synth 8-3331] design irom has unconnected port address[7]
WARNING: [Synth 8-3331] design irom has unconnected port address[1]
WARNING: [Synth 8-3331] design irom has unconnected port address[0]
WARNING: [Synth 8-3331] design irom has unconnected port oe
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.809 ; gain = 117.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.809 ; gain = 117.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.809 ; gain = 117.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1564.602 ; gain = 676.602
30 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1564.602 ; gain = 676.602
write_schematic -format pdf -orientation portrait D:/Study/Homework/COexp/schematic.pdf
D:/Study/Homework/COexp/schematic.pdf
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.492 ; gain = 18.891
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 150 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 100 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v w ]
add_files C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-851] illegal output port connection to addr_sel [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v:174]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 25 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 25 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 75 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1663.387 ; gain = 25.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'select' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6155] done synthesizing module 'select' (3#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'signex' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signex' (5#1) [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v:23]
ERROR: [Synth 8-434] mixed level sensitive and edge triggered event controls are not supported for synthesis [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v:30]
ERROR: [Synth 8-6156] failed synthesizing module 'pc' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1706.957 ; gain = 69.141
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1706.957 ; gain = 69.141
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  2 13:46:35 2021...
