# NYU-6463-RV321
Implementation of a subset of the open source RISCV architecture on an FPGA to create a functional CPU
