
NucleoShield Arcade.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000622c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  080063fc  080063fc  000073fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800666c  0800666c  000080fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800666c  0800666c  0000766c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006674  08006674  000080fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006674  08006674  00007674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006678  08006678  00007678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  0800667c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  200000fc  08006778  000080fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08006778  0000842c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100f9  00000000  00000000  0000812c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cc8  00000000  00000000  00018225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  0001aef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b2a  00000000  00000000  0001bd50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e33  00000000  00000000  0001c87a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014127  00000000  00000000  000406ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cefd2  00000000  00000000  000547d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001237a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044e4  00000000  00000000  001237ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00127cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000fc 	.word	0x200000fc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080063e4 	.word	0x080063e4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000100 	.word	0x20000100
 800020c:	080063e4 	.word	0x080063e4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f001 fc17 	bl	8001e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f821 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fa:	f000 f91b 	bl	8000834 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005fe:	f000 f8ef 	bl	80007e0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000602:	f000 f8b7 	bl	8000774 <MX_SPI2_Init>
  MX_I2C1_Init();
 8000606:	f000 f887 	bl	8000718 <MX_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 800060a:	2300      	movs	r3, #0
 800060c:	71fb      	strb	r3, [r7, #7]
 800060e:	e00c      	b.n	800062a <main+0x3e>
	  	debounceFSM_update(&buttons[i]);
 8000610:	79fa      	ldrb	r2, [r7, #7]
 8000612:	4613      	mov	r3, r2
 8000614:	005b      	lsls	r3, r3, #1
 8000616:	4413      	add	r3, r2
 8000618:	00db      	lsls	r3, r3, #3
 800061a:	4a07      	ldr	r2, [pc, #28]	@ (8000638 <main+0x4c>)
 800061c:	4413      	add	r3, r2
 800061e:	4618      	mov	r0, r3
 8000620:	f001 f964 	bl	80018ec <debounceFSM_update>
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	3301      	adds	r3, #1
 8000628:	71fb      	strb	r3, [r7, #7]
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	2b05      	cmp	r3, #5
 800062e:	d9ef      	bls.n	8000610 <main+0x24>
	  }

	  arcadeFSM();
 8000630:	f000 fd34 	bl	800109c <arcadeFSM>
	  for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 8000634:	e7e9      	b.n	800060a <main+0x1e>
 8000636:	bf00      	nop
 8000638:	20000008 	.word	0x20000008

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	@ 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 031c 	add.w	r3, r7, #28
 8000646:	2234      	movs	r2, #52	@ 0x34
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f004 fe7b 	bl	8005346 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 0308 	add.w	r3, r7, #8
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	4b2a      	ldr	r3, [pc, #168]	@ (8000710 <SystemClock_Config+0xd4>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000668:	4a29      	ldr	r2, [pc, #164]	@ (8000710 <SystemClock_Config+0xd4>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000670:	4b27      	ldr	r3, [pc, #156]	@ (8000710 <SystemClock_Config+0xd4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800067c:	2300      	movs	r3, #0
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	4b24      	ldr	r3, [pc, #144]	@ (8000714 <SystemClock_Config+0xd8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000688:	4a22      	ldr	r2, [pc, #136]	@ (8000714 <SystemClock_Config+0xd8>)
 800068a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800068e:	6013      	str	r3, [r2, #0]
 8000690:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <SystemClock_Config+0xd8>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000698:	603b      	str	r3, [r7, #0]
 800069a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800069c:	2302      	movs	r3, #2
 800069e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	2301      	movs	r3, #1
 80006a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a4:	2310      	movs	r3, #16
 80006a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	2302      	movs	r3, #2
 80006aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ac:	2300      	movs	r3, #0
 80006ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006b0:	2310      	movs	r3, #16
 80006b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ba:	2304      	movs	r3, #4
 80006bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006be:	2302      	movs	r3, #2
 80006c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c2:	2302      	movs	r3, #2
 80006c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c6:	f107 031c 	add.w	r3, r7, #28
 80006ca:	4618      	mov	r0, r3
 80006cc:	f003 fbac 	bl	8003e28 <HAL_RCC_OscConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006d6:	f000 f957 	bl	8000988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006da:	230f      	movs	r3, #15
 80006dc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006de:	2302      	movs	r3, #2
 80006e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e2:	2300      	movs	r3, #0
 80006e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f0:	f107 0308 	add.w	r3, r7, #8
 80006f4:	2102      	movs	r1, #2
 80006f6:	4618      	mov	r0, r3
 80006f8:	f003 f84c 	bl	8003794 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000702:	f000 f941 	bl	8000988 <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	@ 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800071c:	4b12      	ldr	r3, [pc, #72]	@ (8000768 <MX_I2C1_Init+0x50>)
 800071e:	4a13      	ldr	r2, [pc, #76]	@ (800076c <MX_I2C1_Init+0x54>)
 8000720:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000722:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000724:	4a12      	ldr	r2, [pc, #72]	@ (8000770 <MX_I2C1_Init+0x58>)
 8000726:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <MX_I2C1_Init+0x50>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000730:	2200      	movs	r2, #0
 8000732:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000734:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000736:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800073a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800073c:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <MX_I2C1_Init+0x50>)
 800073e:	2200      	movs	r2, #0
 8000740:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000742:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000748:	4b07      	ldr	r3, [pc, #28]	@ (8000768 <MX_I2C1_Init+0x50>)
 800074a:	2200      	movs	r2, #0
 800074c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074e:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000750:	2200      	movs	r2, #0
 8000752:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000754:	4804      	ldr	r0, [pc, #16]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000756:	f001 fef5 	bl	8002544 <HAL_I2C_Init>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000760:	f000 f912 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000764:	bf00      	nop
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000118 	.word	0x20000118
 800076c:	40005400 	.word	0x40005400
 8000770:	000186a0 	.word	0x000186a0

08000774 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000778:	4b17      	ldr	r3, [pc, #92]	@ (80007d8 <MX_SPI2_Init+0x64>)
 800077a:	4a18      	ldr	r2, [pc, #96]	@ (80007dc <MX_SPI2_Init+0x68>)
 800077c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800077e:	4b16      	ldr	r3, [pc, #88]	@ (80007d8 <MX_SPI2_Init+0x64>)
 8000780:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000784:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000786:	4b14      	ldr	r3, [pc, #80]	@ (80007d8 <MX_SPI2_Init+0x64>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800078c:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <MX_SPI2_Init+0x64>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <MX_SPI2_Init+0x64>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000798:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_SPI2_Init+0x64>)
 800079a:	2200      	movs	r2, #0
 800079c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <MX_SPI2_Init+0x64>)
 80007a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007a4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007a6:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_SPI2_Init+0x64>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <MX_SPI2_Init+0x64>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_SPI2_Init+0x64>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <MX_SPI2_Init+0x64>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_SPI2_Init+0x64>)
 80007c0:	220a      	movs	r2, #10
 80007c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80007c4:	4804      	ldr	r0, [pc, #16]	@ (80007d8 <MX_SPI2_Init+0x64>)
 80007c6:	f003 fdcd 	bl	8004364 <HAL_SPI_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80007d0:	f000 f8da 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	2000016c 	.word	0x2000016c
 80007dc:	40003800 	.word	0x40003800

080007e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 80007e6:	4a12      	ldr	r2, [pc, #72]	@ (8000830 <MX_USART2_UART_Init+0x50>)
 80007e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 80007ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 8000806:	220c      	movs	r2, #12
 8000808:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 8000818:	f004 f96c 	bl	8004af4 <HAL_UART_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000822:	f000 f8b1 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200001c4 	.word	0x200001c4
 8000830:	40004400 	.word	0x40004400

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08a      	sub	sp, #40	@ 0x28
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
 800084e:	4b4a      	ldr	r3, [pc, #296]	@ (8000978 <MX_GPIO_Init+0x144>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a49      	ldr	r2, [pc, #292]	@ (8000978 <MX_GPIO_Init+0x144>)
 8000854:	f043 0304 	orr.w	r3, r3, #4
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b47      	ldr	r3, [pc, #284]	@ (8000978 <MX_GPIO_Init+0x144>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	4b43      	ldr	r3, [pc, #268]	@ (8000978 <MX_GPIO_Init+0x144>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a42      	ldr	r2, [pc, #264]	@ (8000978 <MX_GPIO_Init+0x144>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b40      	ldr	r3, [pc, #256]	@ (8000978 <MX_GPIO_Init+0x144>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b3c      	ldr	r3, [pc, #240]	@ (8000978 <MX_GPIO_Init+0x144>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	4a3b      	ldr	r2, [pc, #236]	@ (8000978 <MX_GPIO_Init+0x144>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6313      	str	r3, [r2, #48]	@ 0x30
 8000892:	4b39      	ldr	r3, [pc, #228]	@ (8000978 <MX_GPIO_Init+0x144>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b35      	ldr	r3, [pc, #212]	@ (8000978 <MX_GPIO_Init+0x144>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a34      	ldr	r2, [pc, #208]	@ (8000978 <MX_GPIO_Init+0x144>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b32      	ldr	r3, [pc, #200]	@ (8000978 <MX_GPIO_Init+0x144>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2120      	movs	r1, #32
 80008be:	482f      	ldr	r0, [pc, #188]	@ (800097c <MX_GPIO_Init+0x148>)
 80008c0:	f001 fe26 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008ca:	482d      	ldr	r0, [pc, #180]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008cc:	f001 fe20 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4619      	mov	r1, r3
 80008e6:	4826      	ldr	r0, [pc, #152]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008e8:	f001 fc66 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008ec:	2320      	movs	r3, #32
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	4619      	mov	r1, r3
 8000902:	481e      	ldr	r0, [pc, #120]	@ (800097c <MX_GPIO_Init+0x148>)
 8000904:	f001 fc58 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000908:	2380      	movs	r3, #128	@ 0x80
 800090a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090c:	2300      	movs	r3, #0
 800090e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000914:	f107 0314 	add.w	r3, r7, #20
 8000918:	4619      	mov	r1, r3
 800091a:	4819      	ldr	r0, [pc, #100]	@ (8000980 <MX_GPIO_Init+0x14c>)
 800091c:	f001 fc4c 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000920:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000926:	2300      	movs	r3, #0
 8000928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	4619      	mov	r1, r3
 8000934:	4811      	ldr	r0, [pc, #68]	@ (800097c <MX_GPIO_Init+0x148>)
 8000936:	f001 fc3f 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800093a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800093e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000940:	2301      	movs	r3, #1
 8000942:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000948:	2300      	movs	r3, #0
 800094a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094c:	f107 0314 	add.w	r3, r7, #20
 8000950:	4619      	mov	r1, r3
 8000952:	480b      	ldr	r0, [pc, #44]	@ (8000980 <MX_GPIO_Init+0x14c>)
 8000954:	f001 fc30 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000958:	2370      	movs	r3, #112	@ 0x70
 800095a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095c:	2300      	movs	r3, #0
 800095e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	4619      	mov	r1, r3
 800096a:	4806      	ldr	r0, [pc, #24]	@ (8000984 <MX_GPIO_Init+0x150>)
 800096c:	f001 fc24 	bl	80021b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000970:	bf00      	nop
 8000972:	3728      	adds	r7, #40	@ 0x28
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40023800 	.word	0x40023800
 800097c:	40020000 	.word	0x40020000
 8000980:	40020800 	.word	0x40020800
 8000984:	40020400 	.word	0x40020400

08000988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800098c:	b672      	cpsid	i
}
 800098e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000990:	bf00      	nop
 8000992:	e7fd      	b.n	8000990 <Error_Handler+0x8>

08000994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	607b      	str	r3, [r7, #4]
 800099e:	4b10      	ldr	r3, [pc, #64]	@ (80009e0 <HAL_MspInit+0x4c>)
 80009a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a2:	4a0f      	ldr	r2, [pc, #60]	@ (80009e0 <HAL_MspInit+0x4c>)
 80009a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80009aa:	4b0d      	ldr	r3, [pc, #52]	@ (80009e0 <HAL_MspInit+0x4c>)
 80009ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009b2:	607b      	str	r3, [r7, #4]
 80009b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	603b      	str	r3, [r7, #0]
 80009ba:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <HAL_MspInit+0x4c>)
 80009bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009be:	4a08      	ldr	r2, [pc, #32]	@ (80009e0 <HAL_MspInit+0x4c>)
 80009c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009c6:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <HAL_MspInit+0x4c>)
 80009c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ce:	603b      	str	r3, [r7, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009d2:	2007      	movs	r0, #7
 80009d4:	f001 fb8c 	bl	80020f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009d8:	bf00      	nop
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40023800 	.word	0x40023800

080009e4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08a      	sub	sp, #40	@ 0x28
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a19      	ldr	r2, [pc, #100]	@ (8000a68 <HAL_I2C_MspInit+0x84>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d12c      	bne.n	8000a60 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a17      	ldr	r2, [pc, #92]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000a22:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a28:	2312      	movs	r3, #18
 8000a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a30:	2303      	movs	r3, #3
 8000a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a34:	2304      	movs	r3, #4
 8000a36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <HAL_I2C_MspInit+0x8c>)
 8000a40:	f001 fbba 	bl	80021b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a44:	2300      	movs	r3, #0
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4c:	4a07      	ldr	r2, [pc, #28]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a54:	4b05      	ldr	r3, [pc, #20]	@ (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000a60:	bf00      	nop
 8000a62:	3728      	adds	r7, #40	@ 0x28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40005400 	.word	0x40005400
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40020400 	.word	0x40020400

08000a74 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	@ 0x28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a2c      	ldr	r2, [pc, #176]	@ (8000b44 <HAL_SPI_MspInit+0xd0>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d152      	bne.n	8000b3c <HAL_SPI_MspInit+0xc8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9e:	4a2a      	ldr	r2, [pc, #168]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000aa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa6:	4b28      	ldr	r3, [pc, #160]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	4b24      	ldr	r3, [pc, #144]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	4a23      	ldr	r2, [pc, #140]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac2:	4b21      	ldr	r3, [pc, #132]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
 8000ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a1c      	ldr	r2, [pc, #112]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000ad8:	f043 0302 	orr.w	r3, r3, #2
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b1a      	ldr	r3, [pc, #104]	@ (8000b48 <HAL_SPI_MspInit+0xd4>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0302 	and.w	r3, r3, #2
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000aea:	2302      	movs	r3, #2
 8000aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aee:	2302      	movs	r3, #2
 8000af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af6:	2303      	movs	r3, #3
 8000af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8000afa:	2307      	movs	r3, #7
 8000afc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afe:	f107 0314 	add.w	r3, r7, #20
 8000b02:	4619      	mov	r1, r3
 8000b04:	4811      	ldr	r0, [pc, #68]	@ (8000b4c <HAL_SPI_MspInit+0xd8>)
 8000b06:	f001 fb57 	bl	80021b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b10:	2302      	movs	r3, #2
 8000b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b1c:	2305      	movs	r3, #5
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b20:	f107 0314 	add.w	r3, r7, #20
 8000b24:	4619      	mov	r1, r3
 8000b26:	480a      	ldr	r0, [pc, #40]	@ (8000b50 <HAL_SPI_MspInit+0xdc>)
 8000b28:	f001 fb46 	bl	80021b8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2024      	movs	r0, #36	@ 0x24
 8000b32:	f001 fae8 	bl	8002106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000b36:	2024      	movs	r0, #36	@ 0x24
 8000b38:	f001 fb01 	bl	800213e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000b3c:	bf00      	nop
 8000b3e:	3728      	adds	r7, #40	@ 0x28
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40003800 	.word	0x40003800
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40020800 	.word	0x40020800
 8000b50:	40020400 	.word	0x40020400

08000b54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08a      	sub	sp, #40	@ 0x28
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]
 8000b68:	60da      	str	r2, [r3, #12]
 8000b6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a19      	ldr	r2, [pc, #100]	@ (8000bd8 <HAL_UART_MspInit+0x84>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d12b      	bne.n	8000bce <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	613b      	str	r3, [r7, #16]
 8000b7a:	4b18      	ldr	r3, [pc, #96]	@ (8000bdc <HAL_UART_MspInit+0x88>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7e:	4a17      	ldr	r2, [pc, #92]	@ (8000bdc <HAL_UART_MspInit+0x88>)
 8000b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b86:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <HAL_UART_MspInit+0x88>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <HAL_UART_MspInit+0x88>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	4a10      	ldr	r2, [pc, #64]	@ (8000bdc <HAL_UART_MspInit+0x88>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <HAL_UART_MspInit+0x88>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bae:	230c      	movs	r3, #12
 8000bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bba:	2303      	movs	r3, #3
 8000bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bbe:	2307      	movs	r3, #7
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc2:	f107 0314 	add.w	r3, r7, #20
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4805      	ldr	r0, [pc, #20]	@ (8000be0 <HAL_UART_MspInit+0x8c>)
 8000bca:	f001 faf5 	bl	80021b8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bce:	bf00      	nop
 8000bd0:	3728      	adds	r7, #40	@ 0x28
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40004400 	.word	0x40004400
 8000bdc:	40023800 	.word	0x40023800
 8000be0:	40020000 	.word	0x40020000

08000be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <NMI_Handler+0x4>

08000bec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf0:	bf00      	nop
 8000bf2:	e7fd      	b.n	8000bf0 <HardFault_Handler+0x4>

08000bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <MemManage_Handler+0x4>

08000bfc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <BusFault_Handler+0x4>

08000c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <UsageFault_Handler+0x4>

08000c0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c36:	b580      	push	{r7, lr}
 8000c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c3a:	f001 f945 	bl	8001ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
	...

08000c44 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000c48:	4802      	ldr	r0, [pc, #8]	@ (8000c54 <SPI2_IRQHandler+0x10>)
 8000c4a:	f003 fd59 	bl	8004700 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2000016c 	.word	0x2000016c

08000c58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  return 1;
 8000c5c:	2301      	movs	r3, #1
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <_kill>:

int _kill(int pid, int sig)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c72:	f004 fbb7 	bl	80053e4 <__errno>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2216      	movs	r2, #22
 8000c7a:	601a      	str	r2, [r3, #0]
  return -1;
 8000c7c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <_exit>:

void _exit (int status)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c90:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff ffe7 	bl	8000c68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c9a:	bf00      	nop
 8000c9c:	e7fd      	b.n	8000c9a <_exit+0x12>

08000c9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b086      	sub	sp, #24
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	60f8      	str	r0, [r7, #12]
 8000ca6:	60b9      	str	r1, [r7, #8]
 8000ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	e00a      	b.n	8000cc6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cb0:	f3af 8000 	nop.w
 8000cb4:	4601      	mov	r1, r0
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	1c5a      	adds	r2, r3, #1
 8000cba:	60ba      	str	r2, [r7, #8]
 8000cbc:	b2ca      	uxtb	r2, r1
 8000cbe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	617b      	str	r3, [r7, #20]
 8000cc6:	697a      	ldr	r2, [r7, #20]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	dbf0      	blt.n	8000cb0 <_read+0x12>
  }

  return len;
 8000cce:	687b      	ldr	r3, [r7, #4]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	60f8      	str	r0, [r7, #12]
 8000ce0:	60b9      	str	r1, [r7, #8]
 8000ce2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	617b      	str	r3, [r7, #20]
 8000ce8:	e009      	b.n	8000cfe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cea:	68bb      	ldr	r3, [r7, #8]
 8000cec:	1c5a      	adds	r2, r3, #1
 8000cee:	60ba      	str	r2, [r7, #8]
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	617b      	str	r3, [r7, #20]
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	dbf1      	blt.n	8000cea <_write+0x12>
  }
  return len;
 8000d06:	687b      	ldr	r3, [r7, #4]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <_close>:

int _close(int file)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d38:	605a      	str	r2, [r3, #4]
  return 0;
 8000d3a:	2300      	movs	r3, #0
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <_isatty>:

int _isatty(int file)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d50:	2301      	movs	r3, #1
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr

08000d5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b085      	sub	sp, #20
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	60f8      	str	r0, [r7, #12]
 8000d66:	60b9      	str	r1, [r7, #8]
 8000d68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d6a:	2300      	movs	r3, #0
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3714      	adds	r7, #20
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d80:	4a14      	ldr	r2, [pc, #80]	@ (8000dd4 <_sbrk+0x5c>)
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <_sbrk+0x60>)
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d8c:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d94:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <_sbrk+0x64>)
 8000d96:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <_sbrk+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da8:	f004 fb1c 	bl	80053e4 <__errno>
 8000dac:	4603      	mov	r3, r0
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000db6:	e009      	b.n	8000dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <_sbrk+0x64>)
 8000dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dca:	68fb      	ldr	r3, [r7, #12]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20020000 	.word	0x20020000
 8000dd8:	00000400 	.word	0x00000400
 8000ddc:	2000020c 	.word	0x2000020c
 8000de0:	20000430 	.word	0x20000430

08000de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <SystemInit+0x20>)
 8000dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dee:	4a05      	ldr	r2, [pc, #20]	@ (8000e04 <SystemInit+0x20>)
 8000df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e0c:	f7ff ffea 	bl	8000de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e10:	480c      	ldr	r0, [pc, #48]	@ (8000e44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e12:	490d      	ldr	r1, [pc, #52]	@ (8000e48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e14:	4a0d      	ldr	r2, [pc, #52]	@ (8000e4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e18:	e002      	b.n	8000e20 <LoopCopyDataInit>

08000e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e1e:	3304      	adds	r3, #4

08000e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e24:	d3f9      	bcc.n	8000e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e26:	4a0a      	ldr	r2, [pc, #40]	@ (8000e50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e28:	4c0a      	ldr	r4, [pc, #40]	@ (8000e54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e2c:	e001      	b.n	8000e32 <LoopFillZerobss>

08000e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e30:	3204      	adds	r2, #4

08000e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e34:	d3fb      	bcc.n	8000e2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e36:	f004 fadb 	bl	80053f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e3a:	f7ff fbd7 	bl	80005ec <main>
  bx  lr    
 8000e3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e48:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8000e4c:	0800667c 	.word	0x0800667c
  ldr r2, =_sbss
 8000e50:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8000e54:	2000042c 	.word	0x2000042c

08000e58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e58:	e7fe      	b.n	8000e58 <ADC_IRQHandler>

08000e5a <saveScore>:
#include "At24c256.h"

void saveScore(uint16_t score) {
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b082      	sub	sp, #8
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	4603      	mov	r3, r0
 8000e62:	80fb      	strh	r3, [r7, #6]
    EEPROM_Write(score);
 8000e64:	88fb      	ldrh	r3, [r7, #6]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f000 f80c 	bl	8000e84 <EEPROM_Write>
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <loadScore>:

uint16_t loadScore(void) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
    return EEPROM_Read();
 8000e78:	f000 f838 	bl	8000eec <EEPROM_Read>
 8000e7c:	4603      	mov	r3, r0
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <EEPROM_Write>:
 #include "At24c256_port_stm32.h"


void EEPROM_Write(uint16_t num) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af02      	add	r7, sp, #8
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    data[0] = (uint8_t)(num >> 8);   // byte alto
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	0a1b      	lsrs	r3, r3, #8
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	753b      	strb	r3, [r7, #20]
    data[1] = (uint8_t)(num & 0xFF); // byte bajo
 8000e98:	88fb      	ldrh	r3, [r7, #6]
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	757b      	strb	r3, [r7, #21]

    uint8_t addr[2];
    addr[0] = (uint8_t)(SCORE_ADDR >> 8);
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	743b      	strb	r3, [r7, #16]
    addr[1] = (uint8_t)(SCORE_ADDR & 0xFF);
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	747b      	strb	r3, [r7, #17]

    uint8_t tx[4] = {addr[0], addr[1], data[0], data[1]};
 8000ea6:	7c3b      	ldrb	r3, [r7, #16]
 8000ea8:	733b      	strb	r3, [r7, #12]
 8000eaa:	7c7b      	ldrb	r3, [r7, #17]
 8000eac:	737b      	strb	r3, [r7, #13]
 8000eae:	7d3b      	ldrb	r3, [r7, #20]
 8000eb0:	73bb      	strb	r3, [r7, #14]
 8000eb2:	7d7b      	ldrb	r3, [r7, #21]
 8000eb4:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(&hi2c1, AT24C256_ADDR << 1, tx, 4, HAL_MAX_DELAY);
 8000eb6:	f107 020c 	add.w	r2, r7, #12
 8000eba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	2304      	movs	r3, #4
 8000ec2:	21a0      	movs	r1, #160	@ 0xa0
 8000ec4:	4808      	ldr	r0, [pc, #32]	@ (8000ee8 <EEPROM_Write+0x64>)
 8000ec6:	f001 fc81 	bl	80027cc <HAL_I2C_Master_Transmit>

    // Esperar hasta que termine de escribir (polling ACK)
    while (HAL_I2C_IsDeviceReady(&hi2c1, AT24C256_ADDR << 1, 1, 100) != HAL_OK);
 8000eca:	bf00      	nop
 8000ecc:	2364      	movs	r3, #100	@ 0x64
 8000ece:	2201      	movs	r2, #1
 8000ed0:	21a0      	movs	r1, #160	@ 0xa0
 8000ed2:	4805      	ldr	r0, [pc, #20]	@ (8000ee8 <EEPROM_Write+0x64>)
 8000ed4:	f001 ffaa 	bl	8002e2c <HAL_I2C_IsDeviceReady>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1f6      	bne.n	8000ecc <EEPROM_Write+0x48>
}
 8000ede:	bf00      	nop
 8000ee0:	bf00      	nop
 8000ee2:	3718      	adds	r7, #24
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000118 	.word	0x20000118

08000eec <EEPROM_Read>:

uint16_t EEPROM_Read(void) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af02      	add	r7, sp, #8
    uint8_t addr[2];
    uint8_t data[2];
    addr[0] = (uint8_t)(SCORE_ADDR >> 8);
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	713b      	strb	r3, [r7, #4]
    addr[1] = (uint8_t)(SCORE_ADDR & 0xFF);
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	717b      	strb	r3, [r7, #5]

    HAL_I2C_Master_Transmit(&hi2c1, AT24C256_ADDR << 1, addr, 2, HAL_MAX_DELAY);
 8000efa:	1d3a      	adds	r2, r7, #4
 8000efc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	2302      	movs	r3, #2
 8000f04:	21a0      	movs	r1, #160	@ 0xa0
 8000f06:	480c      	ldr	r0, [pc, #48]	@ (8000f38 <EEPROM_Read+0x4c>)
 8000f08:	f001 fc60 	bl	80027cc <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, AT24C256_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8000f0c:	463a      	mov	r2, r7
 8000f0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2302      	movs	r3, #2
 8000f16:	21a0      	movs	r1, #160	@ 0xa0
 8000f18:	4807      	ldr	r0, [pc, #28]	@ (8000f38 <EEPROM_Read+0x4c>)
 8000f1a:	f001 fd55 	bl	80029c8 <HAL_I2C_Master_Receive>

    return ((uint16_t)data[0] << 8) | data[1];
 8000f1e:	783b      	ldrb	r3, [r7, #0]
 8000f20:	b21b      	sxth	r3, r3
 8000f22:	021b      	lsls	r3, r3, #8
 8000f24:	b21a      	sxth	r2, r3
 8000f26:	787b      	ldrb	r3, [r7, #1]
 8000f28:	b21b      	sxth	r3, r3
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	b21b      	sxth	r3, r3
 8000f2e:	b29b      	uxth	r3, r3
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000118 	.word	0x20000118

08000f3c <board_gpio_init>:
#include "boardConfig.h"

void board_gpio_init(void){
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08a      	sub	sp, #40	@ 0x28
 8000f40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
 8000f56:	4b4d      	ldr	r3, [pc, #308]	@ (800108c <board_gpio_init+0x150>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a4c      	ldr	r2, [pc, #304]	@ (800108c <board_gpio_init+0x150>)
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b4a      	ldr	r3, [pc, #296]	@ (800108c <board_gpio_init+0x150>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	613b      	str	r3, [r7, #16]
 8000f6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	4b46      	ldr	r3, [pc, #280]	@ (800108c <board_gpio_init+0x150>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a45      	ldr	r2, [pc, #276]	@ (800108c <board_gpio_init+0x150>)
 8000f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b43      	ldr	r3, [pc, #268]	@ (800108c <board_gpio_init+0x150>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	4b3f      	ldr	r3, [pc, #252]	@ (800108c <board_gpio_init+0x150>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a3e      	ldr	r2, [pc, #248]	@ (800108c <board_gpio_init+0x150>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b3c      	ldr	r3, [pc, #240]	@ (800108c <board_gpio_init+0x150>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	4b38      	ldr	r3, [pc, #224]	@ (800108c <board_gpio_init+0x150>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a37      	ldr	r2, [pc, #220]	@ (800108c <board_gpio_init+0x150>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b35      	ldr	r3, [pc, #212]	@ (800108c <board_gpio_init+0x150>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2120      	movs	r1, #32
 8000fc6:	4832      	ldr	r0, [pc, #200]	@ (8001090 <board_gpio_init+0x154>)
 8000fc8:	f001 faa2 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fd2:	4830      	ldr	r0, [pc, #192]	@ (8001094 <board_gpio_init+0x158>)
 8000fd4:	f001 fa9c 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fd8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fde:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fe2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fe8:	f107 0314 	add.w	r3, r7, #20
 8000fec:	4619      	mov	r1, r3
 8000fee:	4829      	ldr	r0, [pc, #164]	@ (8001094 <board_gpio_init+0x158>)
 8000ff0:	f001 f8e2 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ff4:	2320      	movs	r3, #32
 8000ff6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001000:	2300      	movs	r3, #0
 8001002:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	4619      	mov	r1, r3
 800100a:	4821      	ldr	r0, [pc, #132]	@ (8001090 <board_gpio_init+0x154>)
 800100c:	f001 f8d4 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001010:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001016:	2301      	movs	r3, #1
 8001018:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101e:	2300      	movs	r3, #0
 8001020:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	481a      	ldr	r0, [pc, #104]	@ (8001094 <board_gpio_init+0x158>)
 800102a:	f001 f8c5 	bl	80021b8 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_SET);
 800102e:	2201      	movs	r2, #1
 8001030:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001034:	4817      	ldr	r0, [pc, #92]	@ (8001094 <board_gpio_init+0x158>)
 8001036:	f001 fa6b 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800103a:	2380      	movs	r3, #128	@ 0x80
 800103c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103e:	2300      	movs	r3, #0
 8001040:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001042:	2301      	movs	r3, #1
 8001044:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	4619      	mov	r1, r3
 800104c:	4811      	ldr	r0, [pc, #68]	@ (8001094 <board_gpio_init+0x158>)
 800104e:	f001 f8b3 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001052:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001058:	2300      	movs	r3, #0
 800105a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800105c:	2301      	movs	r3, #1
 800105e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	4619      	mov	r1, r3
 8001066:	480a      	ldr	r0, [pc, #40]	@ (8001090 <board_gpio_init+0x154>)
 8001068:	f001 f8a6 	bl	80021b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800106c:	2370      	movs	r3, #112	@ 0x70
 800106e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001070:	2300      	movs	r3, #0
 8001072:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001074:	2301      	movs	r3, #1
 8001076:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	4619      	mov	r1, r3
 800107e:	4806      	ldr	r0, [pc, #24]	@ (8001098 <board_gpio_init+0x15c>)
 8001080:	f001 f89a 	bl	80021b8 <HAL_GPIO_Init>


}
 8001084:	bf00      	nop
 8001086:	3728      	adds	r7, #40	@ 0x28
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40023800 	.word	0x40023800
 8001090:	40020000 	.word	0x40020000
 8001094:	40020800 	.word	0x40020800
 8001098:	40020400 	.word	0x40020400

0800109c <arcadeFSM>:

ArcadeState_t arcadeState = BOOT;


void arcadeFSM(void)
{
 800109c:	b5b0      	push	{r4, r5, r7, lr}
 800109e:	b0aa      	sub	sp, #168	@ 0xa8
 80010a0:	af02      	add	r7, sp, #8
    switch (arcadeState){
 80010a2:	4b79      	ldr	r3, [pc, #484]	@ (8001288 <arcadeFSM+0x1ec>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b05      	cmp	r3, #5
 80010a8:	f200 80dc 	bhi.w	8001264 <arcadeFSM+0x1c8>
 80010ac:	a201      	add	r2, pc, #4	@ (adr r2, 80010b4 <arcadeFSM+0x18>)
 80010ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b2:	bf00      	nop
 80010b4:	080010cd 	.word	0x080010cd
 80010b8:	080010dd 	.word	0x080010dd
 80010bc:	08001149 	.word	0x08001149
 80010c0:	0800118d 	.word	0x0800118d
 80010c4:	080011d7 	.word	0x080011d7
 80010c8:	08001221 	.word	0x08001221

        case BOOT:

        startScreen();
 80010cc:	f000 f8f8 	bl	80012c0 <startScreen>
		systemInit();
 80010d0:	f000 f8ee 	bl	80012b0 <systemInit>
		arcadeState = MENU;
 80010d4:	4b6c      	ldr	r3, [pc, #432]	@ (8001288 <arcadeFSM+0x1ec>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	701a      	strb	r2, [r3, #0]

            break;
 80010da:	e0d0      	b.n	800127e <arcadeFSM+0x1e2>

        case MENU:
        	char text1[] = "NUCLEO ARCADE SHIELD VO1";
 80010dc:	4b6b      	ldr	r3, [pc, #428]	@ (800128c <arcadeFSM+0x1f0>)
 80010de:	f107 0484 	add.w	r4, r7, #132	@ 0x84
 80010e2:	461d      	mov	r5, r3
 80010e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010ec:	c403      	stmia	r4!, {r0, r1}
 80010ee:	7022      	strb	r2, [r4, #0]
        	char text2[] = "PRESIONE START PARA COMENZAR";
 80010f0:	4b67      	ldr	r3, [pc, #412]	@ (8001290 <arcadeFSM+0x1f4>)
 80010f2:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 80010f6:	461d      	mov	r5, r3
 80010f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010fc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001100:	c407      	stmia	r4!, {r0, r1, r2}
 8001102:	7023      	strb	r3, [r4, #0]
        	scrollTextDual(0, text1, 8, text2,false);
 8001104:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001108:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 800110c:	2200      	movs	r2, #0
 800110e:	9200      	str	r2, [sp, #0]
 8001110:	2208      	movs	r2, #8
 8001112:	2000      	movs	r0, #0
 8001114:	f000 faaa 	bl	800166c <scrollTextDual>
        	if (readKey(1)){
 8001118:	2001      	movs	r0, #1
 800111a:	f000 fc89 	bl	8001a30 <readKey>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d004      	beq.n	800112e <arcadeFSM+0x92>
        		arcadeState = PLAYING;
 8001124:	4b58      	ldr	r3, [pc, #352]	@ (8001288 <arcadeFSM+0x1ec>)
 8001126:	2202      	movs	r2, #2
 8001128:	701a      	strb	r2, [r3, #0]
        		snakeInit();
 800112a:	f000 fcf7 	bl	8001b1c <snakeInit>
        	}
        	if (readKey(0)){
 800112e:	2000      	movs	r0, #0
 8001130:	f000 fc7e 	bl	8001a30 <readKey>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	f000 8098 	beq.w	800126c <arcadeFSM+0x1d0>
        		arcadeState = HSCORE;
 800113c:	4b52      	ldr	r3, [pc, #328]	@ (8001288 <arcadeFSM+0x1ec>)
 800113e:	2205      	movs	r2, #5
 8001140:	701a      	strb	r2, [r3, #0]
        		snakeInit();
 8001142:	f000 fceb 	bl	8001b1c <snakeInit>
        	}
            break;
 8001146:	e091      	b.n	800126c <arcadeFSM+0x1d0>

        case PLAYING:

        	if(snakeUpdate() == false){
 8001148:	f000 fe0a 	bl	8001d60 <snakeUpdate>
 800114c:	4603      	mov	r3, r0
 800114e:	f083 0301 	eor.w	r3, r3, #1
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	d00f      	beq.n	8001178 <arcadeFSM+0xdc>
        		if(currentScore > loadScore()){
 8001158:	f7ff fe8c 	bl	8000e74 <loadScore>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	4b4c      	ldr	r3, [pc, #304]	@ (8001294 <arcadeFSM+0x1f8>)
 8001162:	881b      	ldrh	r3, [r3, #0]
 8001164:	429a      	cmp	r2, r3
 8001166:	d204      	bcs.n	8001172 <arcadeFSM+0xd6>
        			saveScore(currentScore);
 8001168:	4b4a      	ldr	r3, [pc, #296]	@ (8001294 <arcadeFSM+0x1f8>)
 800116a:	881b      	ldrh	r3, [r3, #0]
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff fe74 	bl	8000e5a <saveScore>
        		}
        		arcadeState = GAME_OVER;
 8001172:	4b45      	ldr	r3, [pc, #276]	@ (8001288 <arcadeFSM+0x1ec>)
 8001174:	2204      	movs	r2, #4
 8001176:	701a      	strb	r2, [r3, #0]
        	}
        	if (readKey(0)){
 8001178:	2000      	movs	r0, #0
 800117a:	f000 fc59 	bl	8001a30 <readKey>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d075      	beq.n	8001270 <arcadeFSM+0x1d4>
        		arcadeState = PAUSED;
 8001184:	4b40      	ldr	r3, [pc, #256]	@ (8001288 <arcadeFSM+0x1ec>)
 8001186:	2203      	movs	r2, #3
 8001188:	701a      	strb	r2, [r3, #0]
        	}

            break;
 800118a:	e071      	b.n	8001270 <arcadeFSM+0x1d4>

        case PAUSED:

        	char text5[] = "PAUSA";
 800118c:	4a42      	ldr	r2, [pc, #264]	@ (8001298 <arcadeFSM+0x1fc>)
 800118e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001192:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001196:	6018      	str	r0, [r3, #0]
 8001198:	3304      	adds	r3, #4
 800119a:	8019      	strh	r1, [r3, #0]
        	char text6[] = "     PAUSA";
 800119c:	4a3f      	ldr	r2, [pc, #252]	@ (800129c <arcadeFSM+0x200>)
 800119e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80011a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80011a4:	c303      	stmia	r3!, {r0, r1}
 80011a6:	801a      	strh	r2, [r3, #0]
 80011a8:	3302      	adds	r3, #2
 80011aa:	0c12      	lsrs	r2, r2, #16
 80011ac:	701a      	strb	r2, [r3, #0]
        	scrollTextDual(0, text5, 8, text6,true);
 80011ae:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80011b2:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 80011b6:	2201      	movs	r2, #1
 80011b8:	9200      	str	r2, [sp, #0]
 80011ba:	2208      	movs	r2, #8
 80011bc:	2000      	movs	r0, #0
 80011be:	f000 fa55 	bl	800166c <scrollTextDual>
        	if (readKey(1)){
 80011c2:	2001      	movs	r0, #1
 80011c4:	f000 fc34 	bl	8001a30 <readKey>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d052      	beq.n	8001274 <arcadeFSM+0x1d8>
        		arcadeState = PLAYING;
 80011ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001288 <arcadeFSM+0x1ec>)
 80011d0:	2202      	movs	r2, #2
 80011d2:	701a      	strb	r2, [r3, #0]
        	}

            break;
 80011d4:	e04e      	b.n	8001274 <arcadeFSM+0x1d8>

        case GAME_OVER:
        	char text3[40];
        	sprintf(text3,"ACTUAL %u", currentScore);
 80011d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001294 <arcadeFSM+0x1f8>)
 80011d8:	881b      	ldrh	r3, [r3, #0]
 80011da:	461a      	mov	r2, r3
 80011dc:	463b      	mov	r3, r7
 80011de:	4930      	ldr	r1, [pc, #192]	@ (80012a0 <arcadeFSM+0x204>)
 80011e0:	4618      	mov	r0, r3
 80011e2:	f004 f84b 	bl	800527c <siprintf>
        	char text4[40];
        	sprintf(text4,"MAX %u", loadScore());
 80011e6:	f7ff fe45 	bl	8000e74 <loadScore>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f2:	492c      	ldr	r1, [pc, #176]	@ (80012a4 <arcadeFSM+0x208>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f004 f841 	bl	800527c <siprintf>
        	scrollTextDual(0, text3, 8, text4,true);
 80011fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011fe:	4639      	mov	r1, r7
 8001200:	2201      	movs	r2, #1
 8001202:	9200      	str	r2, [sp, #0]
 8001204:	2208      	movs	r2, #8
 8001206:	2000      	movs	r0, #0
 8001208:	f000 fa30 	bl	800166c <scrollTextDual>
            if (readKey(1)) {
 800120c:	2001      	movs	r0, #1
 800120e:	f000 fc0f 	bl	8001a30 <readKey>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d02f      	beq.n	8001278 <arcadeFSM+0x1dc>
                arcadeState = MENU;
 8001218:	4b1b      	ldr	r3, [pc, #108]	@ (8001288 <arcadeFSM+0x1ec>)
 800121a:	2201      	movs	r2, #1
 800121c:	701a      	strb	r2, [r3, #0]
            }

            break;
 800121e:	e02b      	b.n	8001278 <arcadeFSM+0x1dc>

        case HSCORE:

           	char text7[40];
			sprintf(text7,"HIGHSCORE");
 8001220:	463b      	mov	r3, r7
 8001222:	4921      	ldr	r1, [pc, #132]	@ (80012a8 <arcadeFSM+0x20c>)
 8001224:	4618      	mov	r0, r3
 8001226:	f004 f829 	bl	800527c <siprintf>
			char text8[40];
			sprintf(text8,"       %u", loadScore());
 800122a:	f7ff fe23 	bl	8000e74 <loadScore>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001236:	491d      	ldr	r1, [pc, #116]	@ (80012ac <arcadeFSM+0x210>)
 8001238:	4618      	mov	r0, r3
 800123a:	f004 f81f 	bl	800527c <siprintf>
			scrollTextDual(0, text7, 8, text8,true);
 800123e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001242:	4639      	mov	r1, r7
 8001244:	2201      	movs	r2, #1
 8001246:	9200      	str	r2, [sp, #0]
 8001248:	2208      	movs	r2, #8
 800124a:	2000      	movs	r0, #0
 800124c:	f000 fa0e 	bl	800166c <scrollTextDual>
            if (readKey(1)) {
 8001250:	2001      	movs	r0, #1
 8001252:	f000 fbed 	bl	8001a30 <readKey>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d00f      	beq.n	800127c <arcadeFSM+0x1e0>
                arcadeState = MENU;
 800125c:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <arcadeFSM+0x1ec>)
 800125e:	2201      	movs	r2, #1
 8001260:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001262:	e00b      	b.n	800127c <arcadeFSM+0x1e0>

        default:
            arcadeState = BOOT;
 8001264:	4b08      	ldr	r3, [pc, #32]	@ (8001288 <arcadeFSM+0x1ec>)
 8001266:	2200      	movs	r2, #0
 8001268:	701a      	strb	r2, [r3, #0]
            break;
 800126a:	e008      	b.n	800127e <arcadeFSM+0x1e2>
            break;
 800126c:	bf00      	nop
 800126e:	e006      	b.n	800127e <arcadeFSM+0x1e2>
            break;
 8001270:	bf00      	nop
 8001272:	e004      	b.n	800127e <arcadeFSM+0x1e2>
            break;
 8001274:	bf00      	nop
 8001276:	e002      	b.n	800127e <arcadeFSM+0x1e2>
            break;
 8001278:	bf00      	nop
 800127a:	e000      	b.n	800127e <arcadeFSM+0x1e2>
            break;
 800127c:	bf00      	nop
    }
}
 800127e:	bf00      	nop
 8001280:	37a0      	adds	r7, #160	@ 0xa0
 8001282:	46bd      	mov	sp, r7
 8001284:	bdb0      	pop	{r4, r5, r7, pc}
 8001286:	bf00      	nop
 8001288:	20000210 	.word	0x20000210
 800128c:	08006428 	.word	0x08006428
 8001290:	08006444 	.word	0x08006444
 8001294:	200002d8 	.word	0x200002d8
 8001298:	08006464 	.word	0x08006464
 800129c:	0800646c 	.word	0x0800646c
 80012a0:	080063fc 	.word	0x080063fc
 80012a4:	08006408 	.word	0x08006408
 80012a8:	08006410 	.word	0x08006410
 80012ac:	0800641c 	.word	0x0800641c

080012b0 <systemInit>:

void systemInit(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
    // Inicializa el hardware necesario
	board_gpio_init();
 80012b4:	f7ff fe42 	bl	8000f3c <board_gpio_init>
	MAX7219_InitAll();
 80012b8:	f000 f82e 	bl	8001318 <MAX7219_InitAll>
}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}

080012c0 <startScreen>:

void startScreen(void){
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0

    fill16(0);
 80012c6:	2000      	movs	r0, #0
 80012c8:	f000 f9ba 	bl	8001640 <fill16>
    updateDisplay16();
 80012cc:	f000 f90a 	bl	80014e4 <updateDisplay16>

    for (uint8_t x = 0; x < 16; x++) {
 80012d0:	2300      	movs	r3, #0
 80012d2:	71fb      	strb	r3, [r7, #7]
 80012d4:	e016      	b.n	8001304 <startScreen+0x44>
        for (uint8_t y = 0; y < 16; y++) {
 80012d6:	2300      	movs	r3, #0
 80012d8:	71bb      	strb	r3, [r7, #6]
 80012da:	e008      	b.n	80012ee <startScreen+0x2e>
            setPixel16(x, y, 1);
 80012dc:	79b9      	ldrb	r1, [r7, #6]
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	2201      	movs	r2, #1
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f870 	bl	80013c8 <setPixel16>
        for (uint8_t y = 0; y < 16; y++) {
 80012e8:	79bb      	ldrb	r3, [r7, #6]
 80012ea:	3301      	adds	r3, #1
 80012ec:	71bb      	strb	r3, [r7, #6]
 80012ee:	79bb      	ldrb	r3, [r7, #6]
 80012f0:	2b0f      	cmp	r3, #15
 80012f2:	d9f3      	bls.n	80012dc <startScreen+0x1c>
        }
        updateDisplay16();
 80012f4:	f000 f8f6 	bl	80014e4 <updateDisplay16>
        HAL_Delay(50);
 80012f8:	2032      	movs	r0, #50	@ 0x32
 80012fa:	f000 fe05 	bl	8001f08 <HAL_Delay>
    for (uint8_t x = 0; x < 16; x++) {
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	3301      	adds	r3, #1
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	2b0f      	cmp	r3, #15
 8001308:	d9e5      	bls.n	80012d6 <startScreen+0x16>
    }
    HAL_Delay(100);
 800130a:	2064      	movs	r0, #100	@ 0x64
 800130c:	f000 fdfc 	bl	8001f08 <HAL_Delay>
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <MAX7219_InitAll>:
static uint8_t frameBuffer16[DISPLAY_ROWS][DISPLAY_COLS/8]; // representacion del display en RAM

// Se inicializan los 4 displays

void MAX7219_InitAll(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af02      	add	r7, sp, #8

    MAX7219_WriteRowAll(MAX7219_SHUTDOWN, 0x01, 0x01, 0x01, 0x01); // 0x0C -> Shutdown | 0x01 -> Operacion Normal
 800131e:	2301      	movs	r3, #1
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	2301      	movs	r3, #1
 8001324:	2201      	movs	r2, #1
 8001326:	2101      	movs	r1, #1
 8001328:	200c      	movs	r0, #12
 800132a:	f000 fa63 	bl	80017f4 <MAX7219_WriteRowAll>

    MAX7219_WriteRowAll(MAX7219_SCAN, 0x07, 0x07, 0x07, 0x07); // 0x0B -> Escaneo del Display (filas) | 0x07 -> Habilita las 8 filas
 800132e:	2307      	movs	r3, #7
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2307      	movs	r3, #7
 8001334:	2207      	movs	r2, #7
 8001336:	2107      	movs	r1, #7
 8001338:	200b      	movs	r0, #11
 800133a:	f000 fa5b 	bl	80017f4 <MAX7219_WriteRowAll>

    MAX7219_WriteRowAll(MAX7219_MODE, 0x00, 0x00, 0x00, 0x00); // 0x09 -> Modo del Display (Matriz, 7 segmentos) | 0x00 -> Sin Decode (Matriz)
 800133e:	2300      	movs	r3, #0
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	2300      	movs	r3, #0
 8001344:	2200      	movs	r2, #0
 8001346:	2100      	movs	r1, #0
 8001348:	2009      	movs	r0, #9
 800134a:	f000 fa53 	bl	80017f4 <MAX7219_WriteRowAll>

    MAX7219_WriteRowAll(MAX7219_BRIGHTNESS, 0x02, 0x02, 0x02, 0x02); // 0x0A -> Brillo del Display | 0x02 -> Configurable de 0 a 15 (PWM)
 800134e:	2302      	movs	r3, #2
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2302      	movs	r3, #2
 8001354:	2202      	movs	r2, #2
 8001356:	2102      	movs	r1, #2
 8001358:	200a      	movs	r0, #10
 800135a:	f000 fa4b 	bl	80017f4 <MAX7219_WriteRowAll>

    MAX7219_WriteRowAll(MAX7219_TEST, 0x00, 0x00, 0x00, 0x00); // 0x0F -> Test del Display | 0x00 -> Test Apagado
 800135e:	2300      	movs	r3, #0
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2300      	movs	r3, #0
 8001364:	2200      	movs	r2, #0
 8001366:	2100      	movs	r1, #0
 8001368:	200f      	movs	r0, #15
 800136a:	f000 fa43 	bl	80017f4 <MAX7219_WriteRowAll>

    // Limpia la pantalla
    for (uint8_t row = 1; row <= MAX7219_ROWS; row++) {
 800136e:	2301      	movs	r3, #1
 8001370:	71fb      	strb	r3, [r7, #7]
 8001372:	e00a      	b.n	800138a <MAX7219_InitAll+0x72>
        MAX7219_WriteRowAll(row, 0xFF, 0xFF, 0xFF, 0xFF);
 8001374:	79f8      	ldrb	r0, [r7, #7]
 8001376:	23ff      	movs	r3, #255	@ 0xff
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	23ff      	movs	r3, #255	@ 0xff
 800137c:	22ff      	movs	r2, #255	@ 0xff
 800137e:	21ff      	movs	r1, #255	@ 0xff
 8001380:	f000 fa38 	bl	80017f4 <MAX7219_WriteRowAll>
    for (uint8_t row = 1; row <= MAX7219_ROWS; row++) {
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	3301      	adds	r3, #1
 8001388:	71fb      	strb	r3, [r7, #7]
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	2b08      	cmp	r3, #8
 800138e:	d9f1      	bls.n	8001374 <MAX7219_InitAll+0x5c>
    }

    // Limpia el frameBuffer
    for (uint8_t row = 0; row < DISPLAY_ROWS ; row++){
 8001390:	2300      	movs	r3, #0
 8001392:	71bb      	strb	r3, [r7, #6]
 8001394:	e00d      	b.n	80013b2 <MAX7219_InitAll+0x9a>
    	frameBuffer16[row][0] = 0;
 8001396:	79bb      	ldrb	r3, [r7, #6]
 8001398:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <MAX7219_InitAll+0xac>)
 800139a:	2100      	movs	r1, #0
 800139c:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
    	frameBuffer16[row][1] = 0;
 80013a0:	79bb      	ldrb	r3, [r7, #6]
 80013a2:	4a08      	ldr	r2, [pc, #32]	@ (80013c4 <MAX7219_InitAll+0xac>)
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	4413      	add	r3, r2
 80013a8:	2200      	movs	r2, #0
 80013aa:	705a      	strb	r2, [r3, #1]
    for (uint8_t row = 0; row < DISPLAY_ROWS ; row++){
 80013ac:	79bb      	ldrb	r3, [r7, #6]
 80013ae:	3301      	adds	r3, #1
 80013b0:	71bb      	strb	r3, [r7, #6]
 80013b2:	79bb      	ldrb	r3, [r7, #6]
 80013b4:	2b0f      	cmp	r3, #15
 80013b6:	d9ee      	bls.n	8001396 <MAX7219_InitAll+0x7e>
    }
}
 80013b8:	bf00      	nop
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000214 	.word	0x20000214

080013c8 <setPixel16>:


// enciende o apaga un pixel de la matriz
void setPixel16(uint8_t x, uint8_t y, bool on) {
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
 80013d2:	460b      	mov	r3, r1
 80013d4:	71bb      	strb	r3, [r7, #6]
 80013d6:	4613      	mov	r3, r2
 80013d8:	717b      	strb	r3, [r7, #5]
    if (x >= DISPLAY_COLS || y >= DISPLAY_ROWS) return;  // fuera de rango
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	2b0f      	cmp	r3, #15
 80013de:	d840      	bhi.n	8001462 <setPixel16+0x9a>
 80013e0:	79bb      	ldrb	r3, [r7, #6]
 80013e2:	2b0f      	cmp	r3, #15
 80013e4:	d83d      	bhi.n	8001462 <setPixel16+0x9a>

    uint8_t byteIndex = x / 8;       // 0 o 1
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	08db      	lsrs	r3, r3, #3
 80013ea:	73fb      	strb	r3, [r7, #15]
    uint8_t bitIndex  = x % 8;       // 0 a 7
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	73bb      	strb	r3, [r7, #14]

    if (on)
 80013f4:	797b      	ldrb	r3, [r7, #5]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d018      	beq.n	800142c <setPixel16+0x64>
        frameBuffer16[y][byteIndex] |=  (1 << bitIndex);
 80013fa:	79ba      	ldrb	r2, [r7, #6]
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	491c      	ldr	r1, [pc, #112]	@ (8001470 <setPixel16+0xa8>)
 8001400:	0052      	lsls	r2, r2, #1
 8001402:	440a      	add	r2, r1
 8001404:	4413      	add	r3, r2
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b25a      	sxtb	r2, r3
 800140a:	7bbb      	ldrb	r3, [r7, #14]
 800140c:	2101      	movs	r1, #1
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	b25b      	sxtb	r3, r3
 8001414:	4313      	orrs	r3, r2
 8001416:	b259      	sxtb	r1, r3
 8001418:	79ba      	ldrb	r2, [r7, #6]
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	b2c8      	uxtb	r0, r1
 800141e:	4914      	ldr	r1, [pc, #80]	@ (8001470 <setPixel16+0xa8>)
 8001420:	0052      	lsls	r2, r2, #1
 8001422:	440a      	add	r2, r1
 8001424:	4413      	add	r3, r2
 8001426:	4602      	mov	r2, r0
 8001428:	701a      	strb	r2, [r3, #0]
 800142a:	e01b      	b.n	8001464 <setPixel16+0x9c>
    else
        frameBuffer16[y][byteIndex] &= ~(1 << bitIndex);
 800142c:	79ba      	ldrb	r2, [r7, #6]
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	490f      	ldr	r1, [pc, #60]	@ (8001470 <setPixel16+0xa8>)
 8001432:	0052      	lsls	r2, r2, #1
 8001434:	440a      	add	r2, r1
 8001436:	4413      	add	r3, r2
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	b25a      	sxtb	r2, r3
 800143c:	7bbb      	ldrb	r3, [r7, #14]
 800143e:	2101      	movs	r1, #1
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	b25b      	sxtb	r3, r3
 8001446:	43db      	mvns	r3, r3
 8001448:	b25b      	sxtb	r3, r3
 800144a:	4013      	ands	r3, r2
 800144c:	b259      	sxtb	r1, r3
 800144e:	79ba      	ldrb	r2, [r7, #6]
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	b2c8      	uxtb	r0, r1
 8001454:	4906      	ldr	r1, [pc, #24]	@ (8001470 <setPixel16+0xa8>)
 8001456:	0052      	lsls	r2, r2, #1
 8001458:	440a      	add	r2, r1
 800145a:	4413      	add	r3, r2
 800145c:	4602      	mov	r2, r0
 800145e:	701a      	strb	r2, [r3, #0]
 8001460:	e000      	b.n	8001464 <setPixel16+0x9c>
    if (x >= DISPLAY_COLS || y >= DISPLAY_ROWS) return;  // fuera de rango
 8001462:	bf00      	nop
}
 8001464:	3714      	adds	r7, #20
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	20000214 	.word	0x20000214

08001474 <reverseBits>:

// funcion auxiliar para "dar vuelta" los displays de abajo
static uint8_t reverseBits(uint8_t b) {
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	091b      	lsrs	r3, r3, #4
 8001482:	b2db      	uxtb	r3, r3
 8001484:	b25a      	sxtb	r2, r3
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	b25b      	sxtb	r3, r3
 800148e:	4313      	orrs	r3, r2
 8001490:	b25b      	sxtb	r3, r3
 8001492:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	109b      	asrs	r3, r3, #2
 8001498:	b25b      	sxtb	r3, r3
 800149a:	f003 0333 	and.w	r3, r3, #51	@ 0x33
 800149e:	b25a      	sxtb	r2, r3
 80014a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	b25b      	sxtb	r3, r3
 80014a8:	f023 0333 	bic.w	r3, r3, #51	@ 0x33
 80014ac:	b25b      	sxtb	r3, r3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b25b      	sxtb	r3, r3
 80014b2:	71fb      	strb	r3, [r7, #7]
    b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	105b      	asrs	r3, r3, #1
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	f003 0355 	and.w	r3, r3, #85	@ 0x55
 80014be:	b25a      	sxtb	r2, r3
 80014c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	b25b      	sxtb	r3, r3
 80014c8:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 80014cc:	b25b      	sxtb	r3, r3
 80014ce:	4313      	orrs	r3, r2
 80014d0:	b25b      	sxtb	r3, r3
 80014d2:	71fb      	strb	r3, [r7, #7]
    return b;
 80014d4:	79fb      	ldrb	r3, [r7, #7]
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
	...

080014e4 <updateDisplay16>:

// actualiza el display con lo que hay en el frameBuffer
void updateDisplay16(void)
{
 80014e4:	b590      	push	{r4, r7, lr}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af02      	add	r7, sp, #8
    for (uint8_t y = 0; y < 8; y++) {
 80014ea:	2300      	movs	r3, #0
 80014ec:	71fb      	strb	r3, [r7, #7]
 80014ee:	e02f      	b.n	8001550 <updateDisplay16+0x6c>
        uint8_t TL = frameBuffer16[y][1];
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001560 <updateDisplay16+0x7c>)
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	785b      	ldrb	r3, [r3, #1]
 80014fa:	71bb      	strb	r3, [r7, #6]
        uint8_t TR = frameBuffer16[y][0];
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	4a18      	ldr	r2, [pc, #96]	@ (8001560 <updateDisplay16+0x7c>)
 8001500:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001504:	717b      	strb	r3, [r7, #5]
        uint8_t BL = reverseBits(frameBuffer16[15-y][1]);
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	f1c3 030f 	rsb	r3, r3, #15
 800150c:	4a14      	ldr	r2, [pc, #80]	@ (8001560 <updateDisplay16+0x7c>)
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	4413      	add	r3, r2
 8001512:	785b      	ldrb	r3, [r3, #1]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ffad 	bl	8001474 <reverseBits>
 800151a:	4603      	mov	r3, r0
 800151c:	713b      	strb	r3, [r7, #4]
        uint8_t BR = reverseBits(frameBuffer16[15-y][0]);
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	f1c3 030f 	rsb	r3, r3, #15
 8001524:	4a0e      	ldr	r2, [pc, #56]	@ (8001560 <updateDisplay16+0x7c>)
 8001526:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff ffa2 	bl	8001474 <reverseBits>
 8001530:	4603      	mov	r3, r0
 8001532:	70fb      	strb	r3, [r7, #3]

        MAX7219_WriteRowAll(y + 1, TR, TL, BL, BR);
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	3301      	adds	r3, #1
 8001538:	b2d8      	uxtb	r0, r3
 800153a:	793c      	ldrb	r4, [r7, #4]
 800153c:	79ba      	ldrb	r2, [r7, #6]
 800153e:	7979      	ldrb	r1, [r7, #5]
 8001540:	78fb      	ldrb	r3, [r7, #3]
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	4623      	mov	r3, r4
 8001546:	f000 f955 	bl	80017f4 <MAX7219_WriteRowAll>
    for (uint8_t y = 0; y < 8; y++) {
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	3301      	adds	r3, #1
 800154e:	71fb      	strb	r3, [r7, #7]
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2b07      	cmp	r3, #7
 8001554:	d9cc      	bls.n	80014f0 <updateDisplay16+0xc>
    }
}
 8001556:	bf00      	nop
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bd90      	pop	{r4, r7, pc}
 8001560:	20000214 	.word	0x20000214

08001564 <findChar>:


// funcion auxiliar que busca un caracter en la lista de caracteres y devuelve un puntero a ese caracter
static const Chars5x7* findChar(char character){
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]

	for(uint8_t k = 0 ; k < sizeof(font5x7) / sizeof(font5x7[0]) ; k++){
 800156e:	2300      	movs	r3, #0
 8001570:	73fb      	strb	r3, [r7, #15]
 8001572:	e015      	b.n	80015a0 <findChar+0x3c>
		if(font5x7[k].ch == character){
 8001574:	7bfa      	ldrb	r2, [r7, #15]
 8001576:	490f      	ldr	r1, [pc, #60]	@ (80015b4 <findChar+0x50>)
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	440b      	add	r3, r1
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	79fa      	ldrb	r2, [r7, #7]
 8001586:	429a      	cmp	r2, r3
 8001588:	d107      	bne.n	800159a <findChar+0x36>
			return &font5x7[k];
 800158a:	7bfa      	ldrb	r2, [r7, #15]
 800158c:	4613      	mov	r3, r2
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	4413      	add	r3, r2
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	4a07      	ldr	r2, [pc, #28]	@ (80015b4 <findChar+0x50>)
 8001596:	4413      	add	r3, r2
 8001598:	e006      	b.n	80015a8 <findChar+0x44>
	for(uint8_t k = 0 ; k < sizeof(font5x7) / sizeof(font5x7[0]) ; k++){
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	3301      	adds	r3, #1
 800159e:	73fb      	strb	r3, [r7, #15]
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	2b27      	cmp	r3, #39	@ 0x27
 80015a4:	d9e6      	bls.n	8001574 <findChar+0x10>
		}
	}
	return &font5x7[0];
 80015a6:	4b03      	ldr	r3, [pc, #12]	@ (80015b4 <findChar+0x50>)
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	0800649c 	.word	0x0800649c

080015b8 <drawChar16>:

// dibuja un caracter con la esquina superior izquierda ubicada en (x,y)

static void drawChar16(uint8_t x, uint8_t y, char character) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
 80015c2:	460b      	mov	r3, r1
 80015c4:	71bb      	strb	r3, [r7, #6]
 80015c6:	4613      	mov	r3, r2
 80015c8:	717b      	strb	r3, [r7, #5]

	const Chars5x7* symbol = findChar(character);
 80015ca:	797b      	ldrb	r3, [r7, #5]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ffc9 	bl	8001564 <findChar>
 80015d2:	6138      	str	r0, [r7, #16]

    for (uint8_t column = 0; column < 5; column++) {
 80015d4:	2300      	movs	r3, #0
 80015d6:	75fb      	strb	r3, [r7, #23]
 80015d8:	e029      	b.n	800162e <drawChar16+0x76>
        uint8_t columnBits = symbol->col[column];
 80015da:	7dfb      	ldrb	r3, [r7, #23]
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	4413      	add	r3, r2
 80015e0:	785b      	ldrb	r3, [r3, #1]
 80015e2:	73fb      	strb	r3, [r7, #15]

        for (uint8_t row = 0; row < 7; row++) {
 80015e4:	2300      	movs	r3, #0
 80015e6:	75bb      	strb	r3, [r7, #22]
 80015e8:	e01b      	b.n	8001622 <drawChar16+0x6a>
            bool on = columnBits & (1 << row);
 80015ea:	7bfa      	ldrb	r2, [r7, #15]
 80015ec:	7dbb      	ldrb	r3, [r7, #22]
 80015ee:	2101      	movs	r1, #1
 80015f0:	fa01 f303 	lsl.w	r3, r1, r3
 80015f4:	4013      	ands	r3, r2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	bf14      	ite	ne
 80015fa:	2301      	movne	r3, #1
 80015fc:	2300      	moveq	r3, #0
 80015fe:	73bb      	strb	r3, [r7, #14]
            setPixel16(x + (4- column), y + row, on);
 8001600:	79fa      	ldrb	r2, [r7, #7]
 8001602:	7dfb      	ldrb	r3, [r7, #23]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	b2db      	uxtb	r3, r3
 8001608:	3304      	adds	r3, #4
 800160a:	b2d8      	uxtb	r0, r3
 800160c:	79ba      	ldrb	r2, [r7, #6]
 800160e:	7dbb      	ldrb	r3, [r7, #22]
 8001610:	4413      	add	r3, r2
 8001612:	b2db      	uxtb	r3, r3
 8001614:	7bba      	ldrb	r2, [r7, #14]
 8001616:	4619      	mov	r1, r3
 8001618:	f7ff fed6 	bl	80013c8 <setPixel16>
        for (uint8_t row = 0; row < 7; row++) {
 800161c:	7dbb      	ldrb	r3, [r7, #22]
 800161e:	3301      	adds	r3, #1
 8001620:	75bb      	strb	r3, [r7, #22]
 8001622:	7dbb      	ldrb	r3, [r7, #22]
 8001624:	2b06      	cmp	r3, #6
 8001626:	d9e0      	bls.n	80015ea <drawChar16+0x32>
    for (uint8_t column = 0; column < 5; column++) {
 8001628:	7dfb      	ldrb	r3, [r7, #23]
 800162a:	3301      	adds	r3, #1
 800162c:	75fb      	strb	r3, [r7, #23]
 800162e:	7dfb      	ldrb	r3, [r7, #23]
 8001630:	2b04      	cmp	r3, #4
 8001632:	d9d2      	bls.n	80015da <drawChar16+0x22>
        }
    }
}
 8001634:	bf00      	nop
 8001636:	bf00      	nop
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <fill16>:

void fill16(bool on)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]
    memset(frameBuffer16, on ? 0xFF : 0x00, sizeof(frameBuffer16)); // llena el buffer con 0 o con 1
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <fill16+0x14>
 8001650:	23ff      	movs	r3, #255	@ 0xff
 8001652:	e000      	b.n	8001656 <fill16+0x16>
 8001654:	2300      	movs	r3, #0
 8001656:	2220      	movs	r2, #32
 8001658:	4619      	mov	r1, r3
 800165a:	4803      	ldr	r0, [pc, #12]	@ (8001668 <fill16+0x28>)
 800165c:	f003 fe73 	bl	8005346 <memset>
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000214 	.word	0x20000214

0800166c <scrollTextDual>:


void scrollTextDual(uint8_t y1, char *text1, uint8_t y2, char *text2, bool reset) {
 800166c:	b590      	push	{r4, r7, lr}
 800166e:	b08b      	sub	sp, #44	@ 0x2c
 8001670:	af00      	add	r7, sp, #0
 8001672:	60b9      	str	r1, [r7, #8]
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4603      	mov	r3, r0
 8001678:	73fb      	strb	r3, [r7, #15]
 800167a:	4613      	mov	r3, r2
 800167c:	73bb      	strb	r3, [r7, #14]

    static int16_t offset = -16;     // posicin inicial (fuera de la pantalla)
    static delay_t scrollDelay;
    static bool initialized = false;

    if (!initialized) {
 800167e:	4b4e      	ldr	r3, [pc, #312]	@ (80017b8 <scrollTextDual+0x14c>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	f083 0301 	eor.w	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <scrollTextDual+0x2e>
        delayInit(&scrollDelay, 80);  // velocidad del scroll
 800168c:	2150      	movs	r1, #80	@ 0x50
 800168e:	484b      	ldr	r0, [pc, #300]	@ (80017bc <scrollTextDual+0x150>)
 8001690:	f000 f8e2 	bl	8001858 <delayInit>
        initialized = true;
 8001694:	4b48      	ldr	r3, [pc, #288]	@ (80017b8 <scrollTextDual+0x14c>)
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
    }

    if (delayRead(&scrollDelay)) {
 800169a:	4848      	ldr	r0, [pc, #288]	@ (80017bc <scrollTextDual+0x150>)
 800169c:	f000 f8ed 	bl	800187a <delayRead>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f000 8083 	beq.w	80017ae <scrollTextDual+0x142>
        fill16(0);
 80016a8:	2000      	movs	r0, #0
 80016aa:	f7ff ffc9 	bl	8001640 <fill16>

        // --- Primera lnea ---
        int len1 = strlen(text1);
 80016ae:	68b8      	ldr	r0, [r7, #8]
 80016b0:	f7fe fdae 	bl	8000210 <strlen>
 80016b4:	4603      	mov	r3, r0
 80016b6:	61fb      	str	r3, [r7, #28]
        for (int i = 0; i < len1; i++) {
 80016b8:	2300      	movs	r3, #0
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80016bc:	e01a      	b.n	80016f4 <scrollTextDual+0x88>
            // Como X crece hacia la izquierda, restamos el avance
            int16_t x = offset - i * 6;
 80016be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	461a      	mov	r2, r3
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	4b3c      	ldr	r3, [pc, #240]	@ (80017c0 <scrollTextDual+0x154>)
 80016ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	4413      	add	r3, r2
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	823b      	strh	r3, [r7, #16]
            drawChar16(x, y1, text1[i]);
 80016da:	8a3b      	ldrh	r3, [r7, #16]
 80016dc:	b2d8      	uxtb	r0, r3
 80016de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	4413      	add	r3, r2
 80016e4:	781a      	ldrb	r2, [r3, #0]
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	4619      	mov	r1, r3
 80016ea:	f7ff ff65 	bl	80015b8 <drawChar16>
        for (int i = 0; i < len1; i++) {
 80016ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f0:	3301      	adds	r3, #1
 80016f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80016f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	dbe0      	blt.n	80016be <scrollTextDual+0x52>
        }

        // --- Segunda lnea ---
        int len2 = strlen(text2);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7fe fd87 	bl	8000210 <strlen>
 8001702:	4603      	mov	r3, r0
 8001704:	61bb      	str	r3, [r7, #24]
        for (int i = 0; i < len2; i++) {
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]
 800170a:	e01a      	b.n	8001742 <scrollTextDual+0xd6>
            int16_t x = offset - i * 6;
 800170c:	6a3b      	ldr	r3, [r7, #32]
 800170e:	b29b      	uxth	r3, r3
 8001710:	461a      	mov	r2, r3
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	b29a      	uxth	r2, r3
 800171a:	4b29      	ldr	r3, [pc, #164]	@ (80017c0 <scrollTextDual+0x154>)
 800171c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001720:	b29b      	uxth	r3, r3
 8001722:	4413      	add	r3, r2
 8001724:	b29b      	uxth	r3, r3
 8001726:	827b      	strh	r3, [r7, #18]
            drawChar16(x, y2, text2[i]);
 8001728:	8a7b      	ldrh	r3, [r7, #18]
 800172a:	b2d8      	uxtb	r0, r3
 800172c:	6a3b      	ldr	r3, [r7, #32]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	781a      	ldrb	r2, [r3, #0]
 8001734:	7bbb      	ldrb	r3, [r7, #14]
 8001736:	4619      	mov	r1, r3
 8001738:	f7ff ff3e 	bl	80015b8 <drawChar16>
        for (int i = 0; i < len2; i++) {
 800173c:	6a3b      	ldr	r3, [r7, #32]
 800173e:	3301      	adds	r3, #1
 8001740:	623b      	str	r3, [r7, #32]
 8001742:	6a3a      	ldr	r2, [r7, #32]
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	429a      	cmp	r2, r3
 8001748:	dbe0      	blt.n	800170c <scrollTextDual+0xa0>
        }

        updateDisplay16();
 800174a:	f7ff fecb 	bl	80014e4 <updateDisplay16>

        // En tu sistema, para moverse hacia la izquierda visual hay que sumar
        offset++;
 800174e:	4b1c      	ldr	r3, [pc, #112]	@ (80017c0 <scrollTextDual+0x154>)
 8001750:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001754:	b29b      	uxth	r3, r3
 8001756:	3301      	adds	r3, #1
 8001758:	b29b      	uxth	r3, r3
 800175a:	b21a      	sxth	r2, r3
 800175c:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <scrollTextDual+0x154>)
 800175e:	801a      	strh	r2, [r3, #0]

        // cuando el texto sali completamente del display, reinicia
        int textWidth = (strlen(text1) > strlen(text2) ? strlen(text1) : strlen(text2)) * 6;
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	f7fe fd55 	bl	8000210 <strlen>
 8001766:	4604      	mov	r4, r0
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f7fe fd51 	bl	8000210 <strlen>
 800176e:	4603      	mov	r3, r0
 8001770:	429c      	cmp	r4, r3
 8001772:	d908      	bls.n	8001786 <scrollTextDual+0x11a>
 8001774:	68b8      	ldr	r0, [r7, #8]
 8001776:	f7fe fd4b 	bl	8000210 <strlen>
 800177a:	4602      	mov	r2, r0
 800177c:	4613      	mov	r3, r2
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	4413      	add	r3, r2
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	e007      	b.n	8001796 <scrollTextDual+0x12a>
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f7fe fd42 	bl	8000210 <strlen>
 800178c:	4602      	mov	r2, r0
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	617b      	str	r3, [r7, #20]
        if (offset > textWidth) offset = -16;
 8001798:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <scrollTextDual+0x154>)
 800179a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800179e:	461a      	mov	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	4293      	cmp	r3, r2
 80017a4:	da03      	bge.n	80017ae <scrollTextDual+0x142>
 80017a6:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <scrollTextDual+0x154>)
 80017a8:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 80017ac:	801a      	strh	r2, [r3, #0]
    }
}
 80017ae:	bf00      	nop
 80017b0:	372c      	adds	r7, #44	@ 0x2c
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd90      	pop	{r4, r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000234 	.word	0x20000234
 80017bc:	20000238 	.word	0x20000238
 80017c0:	20000004 	.word	0x20000004

080017c4 <MAX7219_Select>:
#include "max7219_port_stm32.h"
#include "boardConfig.h"

static void MAX7219_Select(void)   { HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_RESET); }
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	2200      	movs	r2, #0
 80017ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ce:	4802      	ldr	r0, [pc, #8]	@ (80017d8 <MAX7219_Select+0x14>)
 80017d0:	f000 fe9e 	bl	8002510 <HAL_GPIO_WritePin>
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40020800 	.word	0x40020800

080017dc <MAX7219_Deselect>:
static void MAX7219_Deselect(void) { HAL_GPIO_WritePin(MAX7219_CS_GPIO_Port, MAX7219_CS_Pin, GPIO_PIN_SET); }
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
 80017e0:	2201      	movs	r2, #1
 80017e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017e6:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <MAX7219_Deselect+0x14>)
 80017e8:	f000 fe92 	bl	8002510 <HAL_GPIO_WritePin>
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40020800 	.word	0x40020800

080017f4 <MAX7219_WriteRowAll>:

void MAX7219_WriteRowAll(uint8_t row, uint8_t TR, uint8_t TL, uint8_t BL, uint8_t BR)
{
 80017f4:	b590      	push	{r4, r7, lr}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4604      	mov	r4, r0
 80017fc:	4608      	mov	r0, r1
 80017fe:	4611      	mov	r1, r2
 8001800:	461a      	mov	r2, r3
 8001802:	4623      	mov	r3, r4
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	4603      	mov	r3, r0
 8001808:	71bb      	strb	r3, [r7, #6]
 800180a:	460b      	mov	r3, r1
 800180c:	717b      	strb	r3, [r7, #5]
 800180e:	4613      	mov	r3, r2
 8001810:	713b      	strb	r3, [r7, #4]
    // Record: el primer par de bytes que mandamos termina en el mdulo ms LEJANO (BL)
    uint8_t frame[8] = {
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	723b      	strb	r3, [r7, #8]
 8001816:	f897 3020 	ldrb.w	r3, [r7, #32]
 800181a:	727b      	strb	r3, [r7, #9]
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	72bb      	strb	r3, [r7, #10]
 8001820:	793b      	ldrb	r3, [r7, #4]
 8001822:	72fb      	strb	r3, [r7, #11]
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	733b      	strb	r3, [r7, #12]
 8001828:	797b      	ldrb	r3, [r7, #5]
 800182a:	737b      	strb	r3, [r7, #13]
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	73bb      	strb	r3, [r7, #14]
 8001830:	79bb      	ldrb	r3, [r7, #6]
 8001832:	73fb      	strb	r3, [r7, #15]
        row, BL,   // Display 3
        row, TL,   // Display 2
        row, TR    // Display 1 (ms cercano al micro)
    };

    MAX7219_Select();
 8001834:	f7ff ffc6 	bl	80017c4 <MAX7219_Select>
    HAL_SPI_Transmit(&hspi2, frame, sizeof(frame), HAL_MAX_DELAY);
 8001838:	f107 0108 	add.w	r1, r7, #8
 800183c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001840:	2208      	movs	r2, #8
 8001842:	4804      	ldr	r0, [pc, #16]	@ (8001854 <MAX7219_WriteRowAll+0x60>)
 8001844:	f002 fe17 	bl	8004476 <HAL_SPI_Transmit>
    MAX7219_Deselect();
 8001848:	f7ff ffc8 	bl	80017dc <MAX7219_Deselect>
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	bd90      	pop	{r4, r7, pc}
 8001854:	2000016c 	.word	0x2000016c

08001858 <delayInit>:

static bool_t delayIsRunning(delay_t * delay){
	return delay->running;
}

void delayInit(delay_t * delay, tick_t duration){
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]

	delay->duration = duration;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	605a      	str	r2, [r3, #4]
	delay->running = false;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	721a      	strb	r2, [r3, #8]

}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <delayRead>:

bool_t delayRead(delay_t * delay){
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]

	if (delay->running == false){
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	7a1b      	ldrb	r3, [r3, #8]
 8001886:	f083 0301 	eor.w	r3, r3, #1
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b00      	cmp	r3, #0
 800188e:	d007      	beq.n	80018a0 <delayRead+0x26>
		delay->startTime = HAL_GetTick();
 8001890:	f000 fb2e 	bl	8001ef0 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	601a      	str	r2, [r3, #0]
		delay->running = true;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2201      	movs	r2, #1
 800189e:	721a      	strb	r2, [r3, #8]
	}

	if ((delay->running == true) && (HAL_GetTick() - delay->startTime > delay->duration)){
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	7a1b      	ldrb	r3, [r3, #8]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d00e      	beq.n	80018c6 <delayRead+0x4c>
 80018a8:	f000 fb22 	bl	8001ef0 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	1ad2      	subs	r2, r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d904      	bls.n	80018c6 <delayRead+0x4c>

		delay->running = false;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	721a      	strb	r2, [r3, #8]
		return true; //si paso el tiempo devuelve "true"
 80018c2:	2301      	movs	r3, #1
 80018c4:	e000      	b.n	80018c8 <delayRead+0x4e>

	}else{
		return false; //si aun no paso el tiempo devuelve "false"
 80018c6:	2300      	movs	r3, #0
	}
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <debounceFSM_init>:
		delay->duration = duration;
	}
}

// debounceFSM_init carga el estado inicial en BUTTON_UP
void debounceFSM_init(button_t * btn){
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	btn -> state = BUTTON_UP;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	719a      	strb	r2, [r3, #6]
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
	...

080018ec <debounceFSM_update>:

// debounceFSM_update maneja los cambios de estado
void debounceFSM_update(button_t * btn){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]

	bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin); // lee el estado del pin
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	889b      	ldrh	r3, [r3, #4]
 80018fc:	4619      	mov	r1, r3
 80018fe:	4610      	mov	r0, r2
 8001900:	f000 fdee 	bl	80024e0 <HAL_GPIO_ReadPin>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	bf14      	ite	ne
 800190a:	2301      	movne	r3, #1
 800190c:	2300      	moveq	r3, #0
 800190e:	73fb      	strb	r3, [r7, #15]

	switch(btn -> state){
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	799b      	ldrb	r3, [r3, #6]
 8001914:	2b03      	cmp	r3, #3
 8001916:	d87c      	bhi.n	8001a12 <debounceFSM_update+0x126>
 8001918:	a201      	add	r2, pc, #4	@ (adr r2, 8001920 <debounceFSM_update+0x34>)
 800191a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191e:	bf00      	nop
 8001920:	08001931 	.word	0x08001931
 8001924:	0800195d 	.word	0x0800195d
 8001928:	080019ab 	.word	0x080019ab
 800192c:	080019d1 	.word	0x080019d1
		case BUTTON_UP:

			if(!pin){
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	f083 0301 	eor.w	r3, r3, #1
 8001936:	b2db      	uxtb	r3, r3
 8001938:	2b00      	cmp	r3, #0
 800193a:	d06e      	beq.n	8001a1a <debounceFSM_update+0x12e>
				btn -> state = BUTTON_FALLING;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2201      	movs	r2, #1
 8001940:	719a      	strb	r2, [r3, #6]
				delayInit(&btn->delay,debounceDelay);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3308      	adds	r3, #8
 8001946:	221e      	movs	r2, #30
 8001948:	4611      	mov	r1, r2
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff ff84 	bl	8001858 <delayInit>
				delayRead(&btn->delay);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3308      	adds	r3, #8
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff90 	bl	800187a <delayRead>
			}
			break;
 800195a:	e05e      	b.n	8001a1a <debounceFSM_update+0x12e>

		case BUTTON_FALLING:

			if(delayRead(&btn->delay)==true){
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3308      	adds	r3, #8
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff8a 	bl	800187a <delayRead>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d058      	beq.n	8001a1e <debounceFSM_update+0x132>
				bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	889b      	ldrh	r3, [r3, #4]
 8001974:	4619      	mov	r1, r3
 8001976:	4610      	mov	r0, r2
 8001978:	f000 fdb2 	bl	80024e0 <HAL_GPIO_ReadPin>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	bf14      	ite	ne
 8001982:	2301      	movne	r3, #1
 8001984:	2300      	moveq	r3, #0
 8001986:	737b      	strb	r3, [r7, #13]
				if(!pin){										// si paso el tiempo y el boton continua apretado, se enciende el LED y cambia al estado BUTTON_DOWN
 8001988:	7b7b      	ldrb	r3, [r7, #13]
 800198a:	f083 0301 	eor.w	r3, r3, #1
 800198e:	b2db      	uxtb	r3, r3
 8001990:	2b00      	cmp	r3, #0
 8001992:	d006      	beq.n	80019a2 <debounceFSM_update+0xb6>
					btn->pressed = true; 						// buttonState se hace true cuando se confirma que el boton esta presionado
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	751a      	strb	r2, [r3, #20]
					btn -> state = BUTTON_DOWN;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2202      	movs	r2, #2
 800199e:	719a      	strb	r2, [r3, #6]
				}else{btn -> state = BUTTON_UP;}
			}

			break;
 80019a0:	e03d      	b.n	8001a1e <debounceFSM_update+0x132>
				}else{btn -> state = BUTTON_UP;}
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	719a      	strb	r2, [r3, #6]
			break;
 80019a8:	e039      	b.n	8001a1e <debounceFSM_update+0x132>

		case BUTTON_DOWN:

			if(pin){
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d038      	beq.n	8001a22 <debounceFSM_update+0x136>
				btn -> state = BUTTON_RAISING;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2203      	movs	r2, #3
 80019b4:	719a      	strb	r2, [r3, #6]
				delayInit(&btn->delay,debounceDelay);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	3308      	adds	r3, #8
 80019ba:	221e      	movs	r2, #30
 80019bc:	4611      	mov	r1, r2
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff ff4a 	bl	8001858 <delayInit>
				delayRead(&btn->delay);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3308      	adds	r3, #8
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ff56 	bl	800187a <delayRead>
			}

			break;
 80019ce:	e028      	b.n	8001a22 <debounceFSM_update+0x136>

		case BUTTON_RAISING:

			if(delayRead(&btn->delay)==true){
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3308      	adds	r3, #8
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff ff50 	bl	800187a <delayRead>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d022      	beq.n	8001a26 <debounceFSM_update+0x13a>
				bool pin = HAL_GPIO_ReadPin(btn -> port, btn -> pin);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	889b      	ldrh	r3, [r3, #4]
 80019e8:	4619      	mov	r1, r3
 80019ea:	4610      	mov	r0, r2
 80019ec:	f000 fd78 	bl	80024e0 <HAL_GPIO_ReadPin>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	bf14      	ite	ne
 80019f6:	2301      	movne	r3, #1
 80019f8:	2300      	moveq	r3, #0
 80019fa:	73bb      	strb	r3, [r7, #14]
				if(pin){										// si paso el tiempo y el boton continua suelto, se apaga el LED y cambia al estado BUTTON_UP
 80019fc:	7bbb      	ldrb	r3, [r7, #14]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <debounceFSM_update+0x11e>
					btn -> state = BUTTON_UP;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	719a      	strb	r2, [r3, #6]
				}else{
					btn -> state = BUTTON_DOWN;
				}
			}

			break;
 8001a08:	e00d      	b.n	8001a26 <debounceFSM_update+0x13a>
					btn -> state = BUTTON_DOWN;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	719a      	strb	r2, [r3, #6]
			break;
 8001a10:	e009      	b.n	8001a26 <debounceFSM_update+0x13a>

		default:
			debounceFSM_init(btn);
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff ff5c 	bl	80018d0 <debounceFSM_init>
			break;
 8001a18:	e006      	b.n	8001a28 <debounceFSM_update+0x13c>
			break;
 8001a1a:	bf00      	nop
 8001a1c:	e004      	b.n	8001a28 <debounceFSM_update+0x13c>
			break;
 8001a1e:	bf00      	nop
 8001a20:	e002      	b.n	8001a28 <debounceFSM_update+0x13c>
			break;
 8001a22:	bf00      	nop
 8001a24:	e000      	b.n	8001a28 <debounceFSM_update+0x13c>
			break;
 8001a26:	bf00      	nop
	}
}
 8001a28:	bf00      	nop
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <readKey>:

bool readKey(uint8_t i){												// readKey es una funcion publica a la que se le puede consultar por el estado del boton
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
	if(buttons[i].pressed){
 8001a3a:	79fa      	ldrb	r2, [r7, #7]
 8001a3c:	490e      	ldr	r1, [pc, #56]	@ (8001a78 <readKey+0x48>)
 8001a3e:	4613      	mov	r3, r2
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	440b      	add	r3, r1
 8001a48:	3314      	adds	r3, #20
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d00b      	beq.n	8001a68 <readKey+0x38>
		buttons[i].pressed = false;
 8001a50:	79fa      	ldrb	r2, [r7, #7]
 8001a52:	4909      	ldr	r1, [pc, #36]	@ (8001a78 <readKey+0x48>)
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	00db      	lsls	r3, r3, #3
 8001a5c:	440b      	add	r3, r1
 8001a5e:	3314      	adds	r3, #20
 8001a60:	2200      	movs	r2, #0
 8001a62:	701a      	strb	r2, [r3, #0]
		return true;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e000      	b.n	8001a6a <readKey+0x3a>
	}else{
		return false;
 8001a68:	2300      	movs	r3, #0
	}
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	20000008 	.word	0x20000008

08001a7c <spawnFood>:
static Food_t food;
static delay_t snakeSpeed;
uint16_t currentScore;
extern ArcadeState_t arcadeState;

static void spawnFood(void) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
    uint8_t valid = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	71fb      	strb	r3, [r7, #7]
    while (!valid) {
 8001a86:	e03c      	b.n	8001b02 <spawnFood+0x86>
        food.pos.x = rand() % DISPLAY_COLS;
 8001a88:	f003 faf8 	bl	800507c <rand>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	425a      	negs	r2, r3
 8001a90:	f003 030f 	and.w	r3, r3, #15
 8001a94:	f002 020f 	and.w	r2, r2, #15
 8001a98:	bf58      	it	pl
 8001a9a:	4253      	negpl	r3, r2
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001b14 <spawnFood+0x98>)
 8001aa0:	701a      	strb	r2, [r3, #0]
        food.pos.y = rand() % DISPLAY_ROWS;
 8001aa2:	f003 faeb 	bl	800507c <rand>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	425a      	negs	r2, r3
 8001aaa:	f003 030f 	and.w	r3, r3, #15
 8001aae:	f002 020f 	and.w	r2, r2, #15
 8001ab2:	bf58      	it	pl
 8001ab4:	4253      	negpl	r3, r2
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	4b16      	ldr	r3, [pc, #88]	@ (8001b14 <spawnFood+0x98>)
 8001aba:	705a      	strb	r2, [r3, #1]
        valid = 1;
 8001abc:	2301      	movs	r3, #1
 8001abe:	71fb      	strb	r3, [r7, #7]
        for (int i = 0; i < snake.length; i++) {
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	e016      	b.n	8001af4 <spawnFood+0x78>
            if (food.pos.x == snake.body[i].x && food.pos.y == snake.body[i].y) {
 8001ac6:	4b13      	ldr	r3, [pc, #76]	@ (8001b14 <spawnFood+0x98>)
 8001ac8:	781a      	ldrb	r2, [r3, #0]
 8001aca:	4913      	ldr	r1, [pc, #76]	@ (8001b18 <spawnFood+0x9c>)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d10b      	bne.n	8001aee <spawnFood+0x72>
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <spawnFood+0x98>)
 8001ad8:	785a      	ldrb	r2, [r3, #1]
 8001ada:	490f      	ldr	r1, [pc, #60]	@ (8001b18 <spawnFood+0x9c>)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	440b      	add	r3, r1
 8001ae2:	785b      	ldrb	r3, [r3, #1]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d102      	bne.n	8001aee <spawnFood+0x72>
                valid = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	71fb      	strb	r3, [r7, #7]
                break;
 8001aec:	e009      	b.n	8001b02 <spawnFood+0x86>
        for (int i = 0; i < snake.length; i++) {
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	3301      	adds	r3, #1
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	4b08      	ldr	r3, [pc, #32]	@ (8001b18 <spawnFood+0x9c>)
 8001af6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001afa:	461a      	mov	r2, r3
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	4293      	cmp	r3, r2
 8001b00:	dbe1      	blt.n	8001ac6 <spawnFood+0x4a>
    while (!valid) {
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d0bf      	beq.n	8001a88 <spawnFood+0xc>
            }
        }
    }
}
 8001b08:	bf00      	nop
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200002c8 	.word	0x200002c8
 8001b18:	20000244 	.word	0x20000244

08001b1c <snakeInit>:

//snakeInit inicializa una nueva serpiente
void snakeInit(void) {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0

	delayInit(&snakeSpeed, 120);
 8001b22:	2178      	movs	r1, #120	@ 0x78
 8001b24:	4822      	ldr	r0, [pc, #136]	@ (8001bb0 <snakeInit+0x94>)
 8001b26:	f7ff fe97 	bl	8001858 <delayInit>
    snake.length = 3;
 8001b2a:	4b22      	ldr	r3, [pc, #136]	@ (8001bb4 <snakeInit+0x98>)
 8001b2c:	2203      	movs	r2, #3
 8001b2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    snake.dir = UP;
 8001b32:	4b20      	ldr	r3, [pc, #128]	@ (8001bb4 <snakeInit+0x98>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    snake.snakeStatus = ALIVE;
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb4 <snakeInit+0x98>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    snake.body[0] = (PositionXY_t){8, 8};
 8001b42:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb4 <snakeInit+0x98>)
 8001b44:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb8 <snakeInit+0x9c>)
 8001b46:	881b      	ldrh	r3, [r3, #0]
 8001b48:	8013      	strh	r3, [r2, #0]
    snake.body[1] = (PositionXY_t){7, 8};
 8001b4a:	4a1a      	ldr	r2, [pc, #104]	@ (8001bb4 <snakeInit+0x98>)
 8001b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bbc <snakeInit+0xa0>)
 8001b4e:	881b      	ldrh	r3, [r3, #0]
 8001b50:	8053      	strh	r3, [r2, #2]
    snake.body[2] = (PositionXY_t){6, 8};
 8001b52:	4a18      	ldr	r2, [pc, #96]	@ (8001bb4 <snakeInit+0x98>)
 8001b54:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc0 <snakeInit+0xa4>)
 8001b56:	881b      	ldrh	r3, [r3, #0]
 8001b58:	8093      	strh	r3, [r2, #4]
    currentScore = snake.length;
 8001b5a:	4b16      	ldr	r3, [pc, #88]	@ (8001bb4 <snakeInit+0x98>)
 8001b5c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b18      	ldr	r3, [pc, #96]	@ (8001bc4 <snakeInit+0xa8>)
 8001b64:	801a      	strh	r2, [r3, #0]
    fill16(0);
 8001b66:	2000      	movs	r0, #0
 8001b68:	f7ff fd6a 	bl	8001640 <fill16>
    spawnFood();
 8001b6c:	f7ff ff86 	bl	8001a7c <spawnFood>

    for (int i = 0; i < snake.length; i++) {
 8001b70:	2300      	movs	r3, #0
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	e00f      	b.n	8001b96 <snakeInit+0x7a>
        setPixel16(snake.body[i].x, snake.body[i].y, 1);
 8001b76:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb4 <snakeInit+0x98>)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
 8001b7e:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb4 <snakeInit+0x98>)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	4413      	add	r3, r2
 8001b86:	785b      	ldrb	r3, [r3, #1]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f7ff fc1c 	bl	80013c8 <setPixel16>
    for (int i = 0; i < snake.length; i++) {
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	3301      	adds	r3, #1
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	4b07      	ldr	r3, [pc, #28]	@ (8001bb4 <snakeInit+0x98>)
 8001b98:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	dbe8      	blt.n	8001b76 <snakeInit+0x5a>
    }
    updateDisplay16();
 8001ba4:	f7ff fc9e 	bl	80014e4 <updateDisplay16>

}
 8001ba8:	bf00      	nop
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	200002cc 	.word	0x200002cc
 8001bb4:	20000244 	.word	0x20000244
 8001bb8:	08006478 	.word	0x08006478
 8001bbc:	0800647c 	.word	0x0800647c
 8001bc0:	08006480 	.word	0x08006480
 8001bc4:	200002d8 	.word	0x200002d8

08001bc8 <snakeMove>:

// snakeMove se encarga del movimiento de la serpiente y validar si esta no choca
static void snakeMove(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0

    PositionXY_t nextMove = snake.body[0];     // seteamos nextMove en la "cabeza" de la serpiente
 8001bce:	4b48      	ldr	r3, [pc, #288]	@ (8001cf0 <snakeMove+0x128>)
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	803b      	strh	r3, [r7, #0]
    snake.snakeStatus = ALIVE;
 8001bd4:	4b46      	ldr	r3, [pc, #280]	@ (8001cf0 <snakeMove+0x128>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82

    switch (snake.dir) { // movemos la cabeza segun corresponda
 8001bdc:	4b44      	ldr	r3, [pc, #272]	@ (8001cf0 <snakeMove+0x128>)
 8001bde:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001be2:	2b03      	cmp	r3, #3
 8001be4:	d81e      	bhi.n	8001c24 <snakeMove+0x5c>
 8001be6:	a201      	add	r2, pc, #4	@ (adr r2, 8001bec <snakeMove+0x24>)
 8001be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bec:	08001bfd 	.word	0x08001bfd
 8001bf0:	08001c07 	.word	0x08001c07
 8001bf4:	08001c11 	.word	0x08001c11
 8001bf8:	08001c1b 	.word	0x08001c1b
        case UP:
            nextMove.y--;
 8001bfc:	787b      	ldrb	r3, [r7, #1]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	707b      	strb	r3, [r7, #1]
            break;
 8001c04:	e013      	b.n	8001c2e <snakeMove+0x66>
        case DOWN:
            nextMove.y++;
 8001c06:	787b      	ldrb	r3, [r7, #1]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	707b      	strb	r3, [r7, #1]
            break;
 8001c0e:	e00e      	b.n	8001c2e <snakeMove+0x66>
        case LEFT:
            nextMove.x++;
 8001c10:	783b      	ldrb	r3, [r7, #0]
 8001c12:	3301      	adds	r3, #1
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	703b      	strb	r3, [r7, #0]
            break;
 8001c18:	e009      	b.n	8001c2e <snakeMove+0x66>
        case RIGHT:
            nextMove.x--;
 8001c1a:	783b      	ldrb	r3, [r7, #0]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	703b      	strb	r3, [r7, #0]
            break;
 8001c22:	e004      	b.n	8001c2e <snakeMove+0x66>
        default:
        	snake.dir = UP;
 8001c24:	4b32      	ldr	r3, [pc, #200]	@ (8001cf0 <snakeMove+0x128>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            break;
 8001c2c:	bf00      	nop
    }

    if (nextMove.x < 0 || nextMove.x > 15 || nextMove.y < 0 || nextMove.y > 15) { //validamos que la nueva posicion de la cabeza este dentro del tablero
 8001c2e:	783b      	ldrb	r3, [r7, #0]
 8001c30:	2b0f      	cmp	r3, #15
 8001c32:	d802      	bhi.n	8001c3a <snakeMove+0x72>
 8001c34:	787b      	ldrb	r3, [r7, #1]
 8001c36:	2b0f      	cmp	r3, #15
 8001c38:	d904      	bls.n	8001c44 <snakeMove+0x7c>
    	snake.snakeStatus = DEAD;
 8001c3a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf0 <snakeMove+0x128>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    	return; }
 8001c42:	e052      	b.n	8001cea <snakeMove+0x122>


    for (int i = 1; i < snake.length; i++) { // detecta si choca con sigo misma
 8001c44:	2301      	movs	r3, #1
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	e016      	b.n	8001c78 <snakeMove+0xb0>
        if (snake.body[i].x == nextMove.x && snake.body[i].y == nextMove.y) {
 8001c4a:	4a29      	ldr	r2, [pc, #164]	@ (8001cf0 <snakeMove+0x128>)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001c52:	783b      	ldrb	r3, [r7, #0]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d10c      	bne.n	8001c72 <snakeMove+0xaa>
 8001c58:	4a25      	ldr	r2, [pc, #148]	@ (8001cf0 <snakeMove+0x128>)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	785a      	ldrb	r2, [r3, #1]
 8001c62:	787b      	ldrb	r3, [r7, #1]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d104      	bne.n	8001c72 <snakeMove+0xaa>
        	snake.snakeStatus = DEAD;
 8001c68:	4b21      	ldr	r3, [pc, #132]	@ (8001cf0 <snakeMove+0x128>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
        	return;
 8001c70:	e03b      	b.n	8001cea <snakeMove+0x122>
    for (int i = 1; i < snake.length; i++) { // detecta si choca con sigo misma
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3301      	adds	r3, #1
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf0 <snakeMove+0x128>)
 8001c7a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001c7e:	461a      	mov	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4293      	cmp	r3, r2
 8001c84:	dbe1      	blt.n	8001c4a <snakeMove+0x82>
        }
    }

    if((nextMove.x == food.pos.x) && (nextMove.y == food.pos.y)){ // si pasa por la comida, suma puntos, aumenta la longitud y spawnea una nueva "manzana"
 8001c86:	783a      	ldrb	r2, [r7, #0]
 8001c88:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf4 <snakeMove+0x12c>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d114      	bne.n	8001cba <snakeMove+0xf2>
 8001c90:	787a      	ldrb	r2, [r7, #1]
 8001c92:	4b18      	ldr	r3, [pc, #96]	@ (8001cf4 <snakeMove+0x12c>)
 8001c94:	785b      	ldrb	r3, [r3, #1]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d10f      	bne.n	8001cba <snakeMove+0xf2>
    	snake.length += 1;
 8001c9a:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <snakeMove+0x128>)
 8001c9c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <snakeMove+0x128>)
 8001ca6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    	currentScore += 1;
 8001caa:	4b13      	ldr	r3, [pc, #76]	@ (8001cf8 <snakeMove+0x130>)
 8001cac:	881b      	ldrh	r3, [r3, #0]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b11      	ldr	r3, [pc, #68]	@ (8001cf8 <snakeMove+0x130>)
 8001cb4:	801a      	strh	r2, [r3, #0]
    	spawnFood();
 8001cb6:	f7ff fee1 	bl	8001a7c <spawnFood>
    }


    for (uint8_t k = snake.length - 1; k > 0; k--) { //movemos la serpiente
 8001cba:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf0 <snakeMove+0x128>)
 8001cbc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	70fb      	strb	r3, [r7, #3]
 8001cc4:	e00b      	b.n	8001cde <snakeMove+0x116>
        snake.body[k] = snake.body[k - 1];
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	1e5a      	subs	r2, r3, #1
 8001cca:	78fb      	ldrb	r3, [r7, #3]
 8001ccc:	4908      	ldr	r1, [pc, #32]	@ (8001cf0 <snakeMove+0x128>)
 8001cce:	4808      	ldr	r0, [pc, #32]	@ (8001cf0 <snakeMove+0x128>)
 8001cd0:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8001cd4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t k = snake.length - 1; k > 0; k--) { //movemos la serpiente
 8001cd8:	78fb      	ldrb	r3, [r7, #3]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	70fb      	strb	r3, [r7, #3]
 8001cde:	78fb      	ldrb	r3, [r7, #3]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d1f0      	bne.n	8001cc6 <snakeMove+0xfe>
    }

    snake.body[0] = nextMove; //movemos la cabeza
 8001ce4:	4a02      	ldr	r2, [pc, #8]	@ (8001cf0 <snakeMove+0x128>)
 8001ce6:	883b      	ldrh	r3, [r7, #0]
 8001ce8:	8013      	strh	r3, [r2, #0]
}
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000244 	.word	0x20000244
 8001cf4:	200002c8 	.word	0x200002c8
 8001cf8:	200002d8 	.word	0x200002d8

08001cfc <snakeDraw>:

//dibuja la serpiente en pantalla
static void snakeDraw(void) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0

	fill16(0);
 8001d02:	2000      	movs	r0, #0
 8001d04:	f7ff fc9c 	bl	8001640 <fill16>

    for (int i = 0; i < snake.length; i++) {
 8001d08:	2300      	movs	r3, #0
 8001d0a:	607b      	str	r3, [r7, #4]
 8001d0c:	e00f      	b.n	8001d2e <snakeDraw+0x32>
        setPixel16(snake.body[i].x, snake.body[i].y, 1);
 8001d0e:	4a12      	ldr	r2, [pc, #72]	@ (8001d58 <snakeDraw+0x5c>)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
 8001d16:	4a10      	ldr	r2, [pc, #64]	@ (8001d58 <snakeDraw+0x5c>)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4413      	add	r3, r2
 8001d1e:	785b      	ldrb	r3, [r3, #1]
 8001d20:	2201      	movs	r2, #1
 8001d22:	4619      	mov	r1, r3
 8001d24:	f7ff fb50 	bl	80013c8 <setPixel16>
    for (int i = 0; i < snake.length; i++) {
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d58 <snakeDraw+0x5c>)
 8001d30:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001d34:	461a      	mov	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	dbe8      	blt.n	8001d0e <snakeDraw+0x12>
    }
    setPixel16(food.pos.x, food.pos.y, 1);
 8001d3c:	4b07      	ldr	r3, [pc, #28]	@ (8001d5c <snakeDraw+0x60>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4a06      	ldr	r2, [pc, #24]	@ (8001d5c <snakeDraw+0x60>)
 8001d42:	7851      	ldrb	r1, [r2, #1]
 8001d44:	2201      	movs	r2, #1
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff fb3e 	bl	80013c8 <setPixel16>
    updateDisplay16();
 8001d4c:	f7ff fbca 	bl	80014e4 <updateDisplay16>
}
 8001d50:	bf00      	nop
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000244 	.word	0x20000244
 8001d5c:	200002c8 	.word	0x200002c8

08001d60 <snakeUpdate>:

//snakeUpdate devuelve true si la serpiente sigue viva o false si la serpiente choco.
bool snakeUpdate(void) {
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0

	if (snake.snakeStatus == DEAD){
 8001d64:	4b2d      	ldr	r3, [pc, #180]	@ (8001e1c <snakeUpdate+0xbc>)
 8001d66:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d101      	bne.n	8001d72 <snakeUpdate+0x12>
		return false;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	e051      	b.n	8001e16 <snakeUpdate+0xb6>
	}
// segun el boton que se presione cambia la direccion de la serpiente. Aca se valida que la serpiente no pueda "volver sobre si misma"
    if (readKey(2) && snake.dir != LEFT) snake.dir = RIGHT;
 8001d72:	2002      	movs	r0, #2
 8001d74:	f7ff fe5c 	bl	8001a30 <readKey>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d008      	beq.n	8001d90 <snakeUpdate+0x30>
 8001d7e:	4b27      	ldr	r3, [pc, #156]	@ (8001e1c <snakeUpdate+0xbc>)
 8001d80:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d003      	beq.n	8001d90 <snakeUpdate+0x30>
 8001d88:	4b24      	ldr	r3, [pc, #144]	@ (8001e1c <snakeUpdate+0xbc>)
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (readKey(3) && snake.dir != DOWN) snake.dir = UP;
 8001d90:	2003      	movs	r0, #3
 8001d92:	f7ff fe4d 	bl	8001a30 <readKey>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d008      	beq.n	8001dae <snakeUpdate+0x4e>
 8001d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001e1c <snakeUpdate+0xbc>)
 8001d9e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d003      	beq.n	8001dae <snakeUpdate+0x4e>
 8001da6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e1c <snakeUpdate+0xbc>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (readKey(4) && snake.dir != RIGHT) snake.dir = LEFT;
 8001dae:	2004      	movs	r0, #4
 8001db0:	f7ff fe3e 	bl	8001a30 <readKey>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d008      	beq.n	8001dcc <snakeUpdate+0x6c>
 8001dba:	4b18      	ldr	r3, [pc, #96]	@ (8001e1c <snakeUpdate+0xbc>)
 8001dbc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	d003      	beq.n	8001dcc <snakeUpdate+0x6c>
 8001dc4:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <snakeUpdate+0xbc>)
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (readKey(5) && snake.dir != UP) snake.dir = DOWN;
 8001dcc:	2005      	movs	r0, #5
 8001dce:	f7ff fe2f 	bl	8001a30 <readKey>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d008      	beq.n	8001dea <snakeUpdate+0x8a>
 8001dd8:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <snakeUpdate+0xbc>)
 8001dda:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <snakeUpdate+0x8a>
 8001de2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <snakeUpdate+0xbc>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

//si paso el "Tick" de la serpiente la actualiza
    if ((HAL_GetTick() - snakeSpeed.startTime) >= snakeSpeed.duration) {
 8001dea:	f000 f881 	bl	8001ef0 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e20 <snakeUpdate+0xc0>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	1ad2      	subs	r2, r2, r3
 8001df6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <snakeUpdate+0xc0>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d30a      	bcc.n	8001e14 <snakeUpdate+0xb4>
        snakeSpeed.startTime = HAL_GetTick();
 8001dfe:	f000 f877 	bl	8001ef0 <HAL_GetTick>
 8001e02:	4603      	mov	r3, r0
 8001e04:	4a06      	ldr	r2, [pc, #24]	@ (8001e20 <snakeUpdate+0xc0>)
 8001e06:	6013      	str	r3, [r2, #0]

        snakeMove();
 8001e08:	f7ff fede 	bl	8001bc8 <snakeMove>
        snakeDraw();
 8001e0c:	f7ff ff76 	bl	8001cfc <snakeDraw>
        return true;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e000      	b.n	8001e16 <snakeUpdate+0xb6>

    }
    return true;
 8001e14:	2301      	movs	r3, #1
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000244 	.word	0x20000244
 8001e20:	200002cc 	.word	0x200002cc

08001e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e28:	4b0e      	ldr	r3, [pc, #56]	@ (8001e64 <HAL_Init+0x40>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e64 <HAL_Init+0x40>)
 8001e2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <HAL_Init+0x40>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <HAL_Init+0x40>)
 8001e3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_Init+0x40>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a07      	ldr	r2, [pc, #28]	@ (8001e64 <HAL_Init+0x40>)
 8001e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 f94f 	bl	80020f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	2000      	movs	r0, #0
 8001e54:	f000 f808 	bl	8001e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e58:	f7fe fd9c 	bl	8000994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023c00 	.word	0x40023c00

08001e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e70:	4b12      	ldr	r3, [pc, #72]	@ (8001ebc <HAL_InitTick+0x54>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b12      	ldr	r3, [pc, #72]	@ (8001ec0 <HAL_InitTick+0x58>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 f967 	bl	800215a <HAL_SYSTICK_Config>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00e      	b.n	8001eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b0f      	cmp	r3, #15
 8001e9a:	d80a      	bhi.n	8001eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ea4:	f000 f92f 	bl	8002106 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea8:	4a06      	ldr	r2, [pc, #24]	@ (8001ec4 <HAL_InitTick+0x5c>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	e000      	b.n	8001eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	2000009c 	.word	0x2000009c
 8001ec4:	20000098 	.word	0x20000098

08001ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <HAL_IncTick+0x20>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <HAL_IncTick+0x24>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	4a04      	ldr	r2, [pc, #16]	@ (8001eec <HAL_IncTick+0x24>)
 8001eda:	6013      	str	r3, [r2, #0]
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	2000009c 	.word	0x2000009c
 8001eec:	200002dc 	.word	0x200002dc

08001ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <HAL_GetTick+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	200002dc 	.word	0x200002dc

08001f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f10:	f7ff ffee 	bl	8001ef0 <HAL_GetTick>
 8001f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f20:	d005      	beq.n	8001f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f22:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <HAL_Delay+0x44>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f2e:	bf00      	nop
 8001f30:	f7ff ffde 	bl	8001ef0 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d8f7      	bhi.n	8001f30 <HAL_Delay+0x28>
  {
  }
}
 8001f40:	bf00      	nop
 8001f42:	bf00      	nop
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2000009c 	.word	0x2000009c

08001f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f60:	4b0c      	ldr	r3, [pc, #48]	@ (8001f94 <__NVIC_SetPriorityGrouping+0x44>)
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f82:	4a04      	ldr	r2, [pc, #16]	@ (8001f94 <__NVIC_SetPriorityGrouping+0x44>)
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	60d3      	str	r3, [r2, #12]
}
 8001f88:	bf00      	nop
 8001f8a:	3714      	adds	r7, #20
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	e000ed00 	.word	0xe000ed00

08001f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f9c:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	0a1b      	lsrs	r3, r3, #8
 8001fa2:	f003 0307 	and.w	r3, r3, #7
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	db0b      	blt.n	8001fde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	f003 021f 	and.w	r2, r3, #31
 8001fcc:	4907      	ldr	r1, [pc, #28]	@ (8001fec <__NVIC_EnableIRQ+0x38>)
 8001fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd2:	095b      	lsrs	r3, r3, #5
 8001fd4:	2001      	movs	r0, #1
 8001fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	e000e100 	.word	0xe000e100

08001ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	6039      	str	r1, [r7, #0]
 8001ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002000:	2b00      	cmp	r3, #0
 8002002:	db0a      	blt.n	800201a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	b2da      	uxtb	r2, r3
 8002008:	490c      	ldr	r1, [pc, #48]	@ (800203c <__NVIC_SetPriority+0x4c>)
 800200a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200e:	0112      	lsls	r2, r2, #4
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	440b      	add	r3, r1
 8002014:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002018:	e00a      	b.n	8002030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	b2da      	uxtb	r2, r3
 800201e:	4908      	ldr	r1, [pc, #32]	@ (8002040 <__NVIC_SetPriority+0x50>)
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	f003 030f 	and.w	r3, r3, #15
 8002026:	3b04      	subs	r3, #4
 8002028:	0112      	lsls	r2, r2, #4
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	440b      	add	r3, r1
 800202e:	761a      	strb	r2, [r3, #24]
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	e000e100 	.word	0xe000e100
 8002040:	e000ed00 	.word	0xe000ed00

08002044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002044:	b480      	push	{r7}
 8002046:	b089      	sub	sp, #36	@ 0x24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	f1c3 0307 	rsb	r3, r3, #7
 800205e:	2b04      	cmp	r3, #4
 8002060:	bf28      	it	cs
 8002062:	2304      	movcs	r3, #4
 8002064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	3304      	adds	r3, #4
 800206a:	2b06      	cmp	r3, #6
 800206c:	d902      	bls.n	8002074 <NVIC_EncodePriority+0x30>
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	3b03      	subs	r3, #3
 8002072:	e000      	b.n	8002076 <NVIC_EncodePriority+0x32>
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002078:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43da      	mvns	r2, r3
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	401a      	ands	r2, r3
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800208c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	fa01 f303 	lsl.w	r3, r1, r3
 8002096:	43d9      	mvns	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800209c:	4313      	orrs	r3, r2
         );
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3724      	adds	r7, #36	@ 0x24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
	...

080020ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020bc:	d301      	bcc.n	80020c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020be:	2301      	movs	r3, #1
 80020c0:	e00f      	b.n	80020e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020c2:	4a0a      	ldr	r2, [pc, #40]	@ (80020ec <SysTick_Config+0x40>)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3b01      	subs	r3, #1
 80020c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ca:	210f      	movs	r1, #15
 80020cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020d0:	f7ff ff8e 	bl	8001ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020d4:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <SysTick_Config+0x40>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020da:	4b04      	ldr	r3, [pc, #16]	@ (80020ec <SysTick_Config+0x40>)
 80020dc:	2207      	movs	r2, #7
 80020de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	e000e010 	.word	0xe000e010

080020f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff ff29 	bl	8001f50 <__NVIC_SetPriorityGrouping>
}
 80020fe:	bf00      	nop
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002106:	b580      	push	{r7, lr}
 8002108:	b086      	sub	sp, #24
 800210a:	af00      	add	r7, sp, #0
 800210c:	4603      	mov	r3, r0
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
 8002112:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002118:	f7ff ff3e 	bl	8001f98 <__NVIC_GetPriorityGrouping>
 800211c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	68b9      	ldr	r1, [r7, #8]
 8002122:	6978      	ldr	r0, [r7, #20]
 8002124:	f7ff ff8e 	bl	8002044 <NVIC_EncodePriority>
 8002128:	4602      	mov	r2, r0
 800212a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ff5d 	bl	8001ff0 <__NVIC_SetPriority>
}
 8002136:	bf00      	nop
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	4603      	mov	r3, r0
 8002146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff ff31 	bl	8001fb4 <__NVIC_EnableIRQ>
}
 8002152:	bf00      	nop
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7ff ffa2 	bl	80020ac <SysTick_Config>
 8002168:	4603      	mov	r3, r0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002172:	b480      	push	{r7}
 8002174:	b083      	sub	sp, #12
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d004      	beq.n	8002190 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2280      	movs	r2, #128	@ 0x80
 800218a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e00c      	b.n	80021aa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2205      	movs	r2, #5
 8002194:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f022 0201 	bic.w	r2, r2, #1
 80021a6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b089      	sub	sp, #36	@ 0x24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021ca:	2300      	movs	r3, #0
 80021cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
 80021d2:	e165      	b.n	80024a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021d4:	2201      	movs	r2, #1
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	697a      	ldr	r2, [r7, #20]
 80021e4:	4013      	ands	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	f040 8154 	bne.w	800249a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d005      	beq.n	800220a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002206:	2b02      	cmp	r3, #2
 8002208:	d130      	bne.n	800226c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	2203      	movs	r2, #3
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	43db      	mvns	r3, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4013      	ands	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	68da      	ldr	r2, [r3, #12]
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4313      	orrs	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002240:	2201      	movs	r2, #1
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	091b      	lsrs	r3, r3, #4
 8002256:	f003 0201 	and.w	r2, r3, #1
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	4313      	orrs	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	2b03      	cmp	r3, #3
 8002276:	d017      	beq.n	80022a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	2203      	movs	r2, #3
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4013      	ands	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d123      	bne.n	80022fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	08da      	lsrs	r2, r3, #3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3208      	adds	r2, #8
 80022bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	220f      	movs	r2, #15
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	43db      	mvns	r3, r3
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	4013      	ands	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	08da      	lsrs	r2, r3, #3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3208      	adds	r2, #8
 80022f6:	69b9      	ldr	r1, [r7, #24]
 80022f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	2203      	movs	r2, #3
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4013      	ands	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f003 0203 	and.w	r2, r3, #3
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 80ae 	beq.w	800249a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	4b5d      	ldr	r3, [pc, #372]	@ (80024b8 <HAL_GPIO_Init+0x300>)
 8002344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002346:	4a5c      	ldr	r2, [pc, #368]	@ (80024b8 <HAL_GPIO_Init+0x300>)
 8002348:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800234c:	6453      	str	r3, [r2, #68]	@ 0x44
 800234e:	4b5a      	ldr	r3, [pc, #360]	@ (80024b8 <HAL_GPIO_Init+0x300>)
 8002350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002352:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800235a:	4a58      	ldr	r2, [pc, #352]	@ (80024bc <HAL_GPIO_Init+0x304>)
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	089b      	lsrs	r3, r3, #2
 8002360:	3302      	adds	r3, #2
 8002362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002366:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	220f      	movs	r2, #15
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43db      	mvns	r3, r3
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	4013      	ands	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a4f      	ldr	r2, [pc, #316]	@ (80024c0 <HAL_GPIO_Init+0x308>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d025      	beq.n	80023d2 <HAL_GPIO_Init+0x21a>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a4e      	ldr	r2, [pc, #312]	@ (80024c4 <HAL_GPIO_Init+0x30c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d01f      	beq.n	80023ce <HAL_GPIO_Init+0x216>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a4d      	ldr	r2, [pc, #308]	@ (80024c8 <HAL_GPIO_Init+0x310>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d019      	beq.n	80023ca <HAL_GPIO_Init+0x212>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a4c      	ldr	r2, [pc, #304]	@ (80024cc <HAL_GPIO_Init+0x314>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d013      	beq.n	80023c6 <HAL_GPIO_Init+0x20e>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a4b      	ldr	r2, [pc, #300]	@ (80024d0 <HAL_GPIO_Init+0x318>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d00d      	beq.n	80023c2 <HAL_GPIO_Init+0x20a>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a4a      	ldr	r2, [pc, #296]	@ (80024d4 <HAL_GPIO_Init+0x31c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d007      	beq.n	80023be <HAL_GPIO_Init+0x206>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a49      	ldr	r2, [pc, #292]	@ (80024d8 <HAL_GPIO_Init+0x320>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d101      	bne.n	80023ba <HAL_GPIO_Init+0x202>
 80023b6:	2306      	movs	r3, #6
 80023b8:	e00c      	b.n	80023d4 <HAL_GPIO_Init+0x21c>
 80023ba:	2307      	movs	r3, #7
 80023bc:	e00a      	b.n	80023d4 <HAL_GPIO_Init+0x21c>
 80023be:	2305      	movs	r3, #5
 80023c0:	e008      	b.n	80023d4 <HAL_GPIO_Init+0x21c>
 80023c2:	2304      	movs	r3, #4
 80023c4:	e006      	b.n	80023d4 <HAL_GPIO_Init+0x21c>
 80023c6:	2303      	movs	r3, #3
 80023c8:	e004      	b.n	80023d4 <HAL_GPIO_Init+0x21c>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e002      	b.n	80023d4 <HAL_GPIO_Init+0x21c>
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <HAL_GPIO_Init+0x21c>
 80023d2:	2300      	movs	r3, #0
 80023d4:	69fa      	ldr	r2, [r7, #28]
 80023d6:	f002 0203 	and.w	r2, r2, #3
 80023da:	0092      	lsls	r2, r2, #2
 80023dc:	4093      	lsls	r3, r2
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023e4:	4935      	ldr	r1, [pc, #212]	@ (80024bc <HAL_GPIO_Init+0x304>)
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	089b      	lsrs	r3, r3, #2
 80023ea:	3302      	adds	r3, #2
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023f2:	4b3a      	ldr	r3, [pc, #232]	@ (80024dc <HAL_GPIO_Init+0x324>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	43db      	mvns	r3, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4013      	ands	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	4313      	orrs	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002416:	4a31      	ldr	r2, [pc, #196]	@ (80024dc <HAL_GPIO_Init+0x324>)
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800241c:	4b2f      	ldr	r3, [pc, #188]	@ (80024dc <HAL_GPIO_Init+0x324>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	4313      	orrs	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002440:	4a26      	ldr	r2, [pc, #152]	@ (80024dc <HAL_GPIO_Init+0x324>)
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002446:	4b25      	ldr	r3, [pc, #148]	@ (80024dc <HAL_GPIO_Init+0x324>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	43db      	mvns	r3, r3
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	4013      	ands	r3, r2
 8002454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800246a:	4a1c      	ldr	r2, [pc, #112]	@ (80024dc <HAL_GPIO_Init+0x324>)
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002470:	4b1a      	ldr	r3, [pc, #104]	@ (80024dc <HAL_GPIO_Init+0x324>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	43db      	mvns	r3, r3
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	4013      	ands	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d003      	beq.n	8002494 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	4313      	orrs	r3, r2
 8002492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002494:	4a11      	ldr	r2, [pc, #68]	@ (80024dc <HAL_GPIO_Init+0x324>)
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	3301      	adds	r3, #1
 800249e:	61fb      	str	r3, [r7, #28]
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	2b0f      	cmp	r3, #15
 80024a4:	f67f ae96 	bls.w	80021d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024a8:	bf00      	nop
 80024aa:	bf00      	nop
 80024ac:	3724      	adds	r7, #36	@ 0x24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40023800 	.word	0x40023800
 80024bc:	40013800 	.word	0x40013800
 80024c0:	40020000 	.word	0x40020000
 80024c4:	40020400 	.word	0x40020400
 80024c8:	40020800 	.word	0x40020800
 80024cc:	40020c00 	.word	0x40020c00
 80024d0:	40021000 	.word	0x40021000
 80024d4:	40021400 	.word	0x40021400
 80024d8:	40021800 	.word	0x40021800
 80024dc:	40013c00 	.word	0x40013c00

080024e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691a      	ldr	r2, [r3, #16]
 80024f0:	887b      	ldrh	r3, [r7, #2]
 80024f2:	4013      	ands	r3, r2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d002      	beq.n	80024fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024f8:	2301      	movs	r3, #1
 80024fa:	73fb      	strb	r3, [r7, #15]
 80024fc:	e001      	b.n	8002502 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002502:	7bfb      	ldrb	r3, [r7, #15]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	460b      	mov	r3, r1
 800251a:	807b      	strh	r3, [r7, #2]
 800251c:	4613      	mov	r3, r2
 800251e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002520:	787b      	ldrb	r3, [r7, #1]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002526:	887a      	ldrh	r2, [r7, #2]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800252c:	e003      	b.n	8002536 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800252e:	887b      	ldrh	r3, [r7, #2]
 8002530:	041a      	lsls	r2, r3, #16
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	619a      	str	r2, [r3, #24]
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
	...

08002544 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e12b      	b.n	80027ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d106      	bne.n	8002570 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f7fe fa3a 	bl	80009e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2224      	movs	r2, #36	@ 0x24
 8002574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 0201 	bic.w	r2, r2, #1
 8002586:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002596:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025a8:	f001 f9e6 	bl	8003978 <HAL_RCC_GetPCLK1Freq>
 80025ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	4a81      	ldr	r2, [pc, #516]	@ (80027b8 <HAL_I2C_Init+0x274>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d807      	bhi.n	80025c8 <HAL_I2C_Init+0x84>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4a80      	ldr	r2, [pc, #512]	@ (80027bc <HAL_I2C_Init+0x278>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	bf94      	ite	ls
 80025c0:	2301      	movls	r3, #1
 80025c2:	2300      	movhi	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	e006      	b.n	80025d6 <HAL_I2C_Init+0x92>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4a7d      	ldr	r2, [pc, #500]	@ (80027c0 <HAL_I2C_Init+0x27c>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	bf94      	ite	ls
 80025d0:	2301      	movls	r3, #1
 80025d2:	2300      	movhi	r3, #0
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e0e7      	b.n	80027ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	4a78      	ldr	r2, [pc, #480]	@ (80027c4 <HAL_I2C_Init+0x280>)
 80025e2:	fba2 2303 	umull	r2, r3, r2, r3
 80025e6:	0c9b      	lsrs	r3, r3, #18
 80025e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	430a      	orrs	r2, r1
 80025fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	4a6a      	ldr	r2, [pc, #424]	@ (80027b8 <HAL_I2C_Init+0x274>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d802      	bhi.n	8002618 <HAL_I2C_Init+0xd4>
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	3301      	adds	r3, #1
 8002616:	e009      	b.n	800262c <HAL_I2C_Init+0xe8>
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800261e:	fb02 f303 	mul.w	r3, r2, r3
 8002622:	4a69      	ldr	r2, [pc, #420]	@ (80027c8 <HAL_I2C_Init+0x284>)
 8002624:	fba2 2303 	umull	r2, r3, r2, r3
 8002628:	099b      	lsrs	r3, r3, #6
 800262a:	3301      	adds	r3, #1
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6812      	ldr	r2, [r2, #0]
 8002630:	430b      	orrs	r3, r1
 8002632:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800263e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	495c      	ldr	r1, [pc, #368]	@ (80027b8 <HAL_I2C_Init+0x274>)
 8002648:	428b      	cmp	r3, r1
 800264a:	d819      	bhi.n	8002680 <HAL_I2C_Init+0x13c>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	1e59      	subs	r1, r3, #1
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	fbb1 f3f3 	udiv	r3, r1, r3
 800265a:	1c59      	adds	r1, r3, #1
 800265c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002660:	400b      	ands	r3, r1
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00a      	beq.n	800267c <HAL_I2C_Init+0x138>
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	1e59      	subs	r1, r3, #1
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	fbb1 f3f3 	udiv	r3, r1, r3
 8002674:	3301      	adds	r3, #1
 8002676:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800267a:	e051      	b.n	8002720 <HAL_I2C_Init+0x1dc>
 800267c:	2304      	movs	r3, #4
 800267e:	e04f      	b.n	8002720 <HAL_I2C_Init+0x1dc>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d111      	bne.n	80026ac <HAL_I2C_Init+0x168>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	1e58      	subs	r0, r3, #1
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6859      	ldr	r1, [r3, #4]
 8002690:	460b      	mov	r3, r1
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	440b      	add	r3, r1
 8002696:	fbb0 f3f3 	udiv	r3, r0, r3
 800269a:	3301      	adds	r3, #1
 800269c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf0c      	ite	eq
 80026a4:	2301      	moveq	r3, #1
 80026a6:	2300      	movne	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	e012      	b.n	80026d2 <HAL_I2C_Init+0x18e>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	1e58      	subs	r0, r3, #1
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6859      	ldr	r1, [r3, #4]
 80026b4:	460b      	mov	r3, r1
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	440b      	add	r3, r1
 80026ba:	0099      	lsls	r1, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	fbb0 f3f3 	udiv	r3, r0, r3
 80026c2:	3301      	adds	r3, #1
 80026c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	bf0c      	ite	eq
 80026cc:	2301      	moveq	r3, #1
 80026ce:	2300      	movne	r3, #0
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_I2C_Init+0x196>
 80026d6:	2301      	movs	r3, #1
 80026d8:	e022      	b.n	8002720 <HAL_I2C_Init+0x1dc>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10e      	bne.n	8002700 <HAL_I2C_Init+0x1bc>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	1e58      	subs	r0, r3, #1
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6859      	ldr	r1, [r3, #4]
 80026ea:	460b      	mov	r3, r1
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	440b      	add	r3, r1
 80026f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80026f4:	3301      	adds	r3, #1
 80026f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026fe:	e00f      	b.n	8002720 <HAL_I2C_Init+0x1dc>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	1e58      	subs	r0, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6859      	ldr	r1, [r3, #4]
 8002708:	460b      	mov	r3, r1
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	0099      	lsls	r1, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	fbb0 f3f3 	udiv	r3, r0, r3
 8002716:	3301      	adds	r3, #1
 8002718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800271c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	6809      	ldr	r1, [r1, #0]
 8002724:	4313      	orrs	r3, r2
 8002726:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69da      	ldr	r2, [r3, #28]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	431a      	orrs	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800274e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6911      	ldr	r1, [r2, #16]
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	68d2      	ldr	r2, [r2, #12]
 800275a:	4311      	orrs	r1, r2
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6812      	ldr	r2, [r2, #0]
 8002760:	430b      	orrs	r3, r1
 8002762:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	695a      	ldr	r2, [r3, #20]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	430a      	orrs	r2, r1
 800277e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f042 0201 	orr.w	r2, r2, #1
 800278e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2220      	movs	r2, #32
 800279a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	000186a0 	.word	0x000186a0
 80027bc:	001e847f 	.word	0x001e847f
 80027c0:	003d08ff 	.word	0x003d08ff
 80027c4:	431bde83 	.word	0x431bde83
 80027c8:	10624dd3 	.word	0x10624dd3

080027cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af02      	add	r7, sp, #8
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	607a      	str	r2, [r7, #4]
 80027d6:	461a      	mov	r2, r3
 80027d8:	460b      	mov	r3, r1
 80027da:	817b      	strh	r3, [r7, #10]
 80027dc:	4613      	mov	r3, r2
 80027de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027e0:	f7ff fb86 	bl	8001ef0 <HAL_GetTick>
 80027e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	f040 80e0 	bne.w	80029b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	2319      	movs	r3, #25
 80027fa:	2201      	movs	r2, #1
 80027fc:	4970      	ldr	r1, [pc, #448]	@ (80029c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 fd92 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800280a:	2302      	movs	r3, #2
 800280c:	e0d3      	b.n	80029b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002814:	2b01      	cmp	r3, #1
 8002816:	d101      	bne.n	800281c <HAL_I2C_Master_Transmit+0x50>
 8002818:	2302      	movs	r3, #2
 800281a:	e0cc      	b.n	80029b6 <HAL_I2C_Master_Transmit+0x1ea>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b01      	cmp	r3, #1
 8002830:	d007      	beq.n	8002842 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f042 0201 	orr.w	r2, r2, #1
 8002840:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002850:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2221      	movs	r2, #33	@ 0x21
 8002856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2210      	movs	r2, #16
 800285e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	893a      	ldrh	r2, [r7, #8]
 8002872:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002878:	b29a      	uxth	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	4a50      	ldr	r2, [pc, #320]	@ (80029c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002882:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002884:	8979      	ldrh	r1, [r7, #10]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	6a3a      	ldr	r2, [r7, #32]
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f000 fbfc 	bl	8003088 <I2C_MasterRequestWrite>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e08d      	b.n	80029b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800289a:	2300      	movs	r3, #0
 800289c:	613b      	str	r3, [r7, #16]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	613b      	str	r3, [r7, #16]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	613b      	str	r3, [r7, #16]
 80028ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028b0:	e066      	b.n	8002980 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	6a39      	ldr	r1, [r7, #32]
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 fe50 	bl	800355c <I2C_WaitOnTXEFlagUntilTimeout>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00d      	beq.n	80028de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c6:	2b04      	cmp	r3, #4
 80028c8:	d107      	bne.n	80028da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e06b      	b.n	80029b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e2:	781a      	ldrb	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ee:	1c5a      	adds	r2, r3, #1
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	3b01      	subs	r3, #1
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002906:	3b01      	subs	r3, #1
 8002908:	b29a      	uxth	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	695b      	ldr	r3, [r3, #20]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2b04      	cmp	r3, #4
 800291a:	d11b      	bne.n	8002954 <HAL_I2C_Master_Transmit+0x188>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002920:	2b00      	cmp	r3, #0
 8002922:	d017      	beq.n	8002954 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002928:	781a      	ldrb	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002934:	1c5a      	adds	r2, r3, #1
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293e:	b29b      	uxth	r3, r3
 8002940:	3b01      	subs	r3, #1
 8002942:	b29a      	uxth	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800294c:	3b01      	subs	r3, #1
 800294e:	b29a      	uxth	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	6a39      	ldr	r1, [r7, #32]
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f000 fe47 	bl	80035ec <I2C_WaitOnBTFFlagUntilTimeout>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00d      	beq.n	8002980 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002968:	2b04      	cmp	r3, #4
 800296a:	d107      	bne.n	800297c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800297a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e01a      	b.n	80029b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002984:	2b00      	cmp	r3, #0
 8002986:	d194      	bne.n	80028b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002996:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2220      	movs	r2, #32
 800299c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	e000      	b.n	80029b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029b4:	2302      	movs	r3, #2
  }
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3718      	adds	r7, #24
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	00100002 	.word	0x00100002
 80029c4:	ffff0000 	.word	0xffff0000

080029c8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08c      	sub	sp, #48	@ 0x30
 80029cc:	af02      	add	r7, sp, #8
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	607a      	str	r2, [r7, #4]
 80029d2:	461a      	mov	r2, r3
 80029d4:	460b      	mov	r3, r1
 80029d6:	817b      	strh	r3, [r7, #10]
 80029d8:	4613      	mov	r3, r2
 80029da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029dc:	f7ff fa88 	bl	8001ef0 <HAL_GetTick>
 80029e0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b20      	cmp	r3, #32
 80029ec:	f040 8217 	bne.w	8002e1e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	2319      	movs	r3, #25
 80029f6:	2201      	movs	r2, #1
 80029f8:	497c      	ldr	r1, [pc, #496]	@ (8002bec <HAL_I2C_Master_Receive+0x224>)
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f000 fc94 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002a06:	2302      	movs	r3, #2
 8002a08:	e20a      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d101      	bne.n	8002a18 <HAL_I2C_Master_Receive+0x50>
 8002a14:	2302      	movs	r3, #2
 8002a16:	e203      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d007      	beq.n	8002a3e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f042 0201 	orr.w	r2, r2, #1
 8002a3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a4c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2222      	movs	r2, #34	@ 0x22
 8002a52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2210      	movs	r2, #16
 8002a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	893a      	ldrh	r2, [r7, #8]
 8002a6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	4a5c      	ldr	r2, [pc, #368]	@ (8002bf0 <HAL_I2C_Master_Receive+0x228>)
 8002a7e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a80:	8979      	ldrh	r1, [r7, #10]
 8002a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	f000 fb80 	bl	800318c <I2C_MasterRequestRead>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e1c4      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d113      	bne.n	8002ac6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	623b      	str	r3, [r7, #32]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	623b      	str	r3, [r7, #32]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	623b      	str	r3, [r7, #32]
 8002ab2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	e198      	b.n	8002df8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d11b      	bne.n	8002b06 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002adc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ade:	2300      	movs	r3, #0
 8002ae0:	61fb      	str	r3, [r7, #28]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	695b      	ldr	r3, [r3, #20]
 8002ae8:	61fb      	str	r3, [r7, #28]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	61fb      	str	r3, [r7, #28]
 8002af2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	e178      	b.n	8002df8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d11b      	bne.n	8002b46 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b1c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b2e:	2300      	movs	r3, #0
 8002b30:	61bb      	str	r3, [r7, #24]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	61bb      	str	r3, [r7, #24]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	61bb      	str	r3, [r7, #24]
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	e158      	b.n	8002df8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b56:	2300      	movs	r3, #0
 8002b58:	617b      	str	r3, [r7, #20]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	617b      	str	r3, [r7, #20]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	617b      	str	r3, [r7, #20]
 8002b6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002b6c:	e144      	b.n	8002df8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	f200 80f1 	bhi.w	8002d5a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d123      	bne.n	8002bc8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b82:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 fd79 	bl	800367c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e145      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	691a      	ldr	r2, [r3, #16]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9e:	b2d2      	uxtb	r2, r2
 8002ba0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba6:	1c5a      	adds	r2, r3, #1
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bc6:	e117      	b.n	8002df8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d14e      	bne.n	8002c6e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	4906      	ldr	r1, [pc, #24]	@ (8002bf4 <HAL_I2C_Master_Receive+0x22c>)
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f000 fba4 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d008      	beq.n	8002bf8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e11a      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
 8002bea:	bf00      	nop
 8002bec:	00100002 	.word	0x00100002
 8002bf0:	ffff0000 	.word	0xffff0000
 8002bf4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	691a      	ldr	r2, [r3, #16]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c12:	b2d2      	uxtb	r2, r2
 8002c14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1a:	1c5a      	adds	r2, r3, #1
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c24:	3b01      	subs	r3, #1
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	3b01      	subs	r3, #1
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c44:	b2d2      	uxtb	r2, r2
 8002c46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4c:	1c5a      	adds	r2, r3, #1
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c6c:	e0c4      	b.n	8002df8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c74:	2200      	movs	r2, #0
 8002c76:	496c      	ldr	r1, [pc, #432]	@ (8002e28 <HAL_I2C_Master_Receive+0x460>)
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 fb55 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e0cb      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	691a      	ldr	r2, [r3, #16]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	b29a      	uxth	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	4955      	ldr	r1, [pc, #340]	@ (8002e28 <HAL_I2C_Master_Receive+0x460>)
 8002cd4:	68f8      	ldr	r0, [r7, #12]
 8002cd6:	f000 fb27 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e09d      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cf2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	691a      	ldr	r2, [r3, #16]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfe:	b2d2      	uxtb	r2, r2
 8002d00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d06:	1c5a      	adds	r2, r3, #1
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d10:	3b01      	subs	r3, #1
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	691a      	ldr	r2, [r3, #16]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d30:	b2d2      	uxtb	r2, r2
 8002d32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d38:	1c5a      	adds	r2, r3, #1
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d42:	3b01      	subs	r3, #1
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d58:	e04e      	b.n	8002df8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d5c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d5e:	68f8      	ldr	r0, [r7, #12]
 8002d60:	f000 fc8c 	bl	800367c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e058      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	691a      	ldr	r2, [r3, #16]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	b2d2      	uxtb	r2, r2
 8002d7a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d80:	1c5a      	adds	r2, r3, #1
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	f003 0304 	and.w	r3, r3, #4
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	d124      	bne.n	8002df8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	d107      	bne.n	8002dc6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dc4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	691a      	ldr	r2, [r3, #16]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	b2d2      	uxtb	r2, r2
 8002dd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f47f aeb6 	bne.w	8002b6e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2220      	movs	r2, #32
 8002e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e000      	b.n	8002e20 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002e1e:	2302      	movs	r3, #2
  }
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3728      	adds	r7, #40	@ 0x28
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	00010004 	.word	0x00010004

08002e2c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08a      	sub	sp, #40	@ 0x28
 8002e30:	af02      	add	r7, sp, #8
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	607a      	str	r2, [r7, #4]
 8002e36:	603b      	str	r3, [r7, #0]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002e3c:	f7ff f858 	bl	8001ef0 <HAL_GetTick>
 8002e40:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b20      	cmp	r3, #32
 8002e50:	f040 8111 	bne.w	8003076 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	2319      	movs	r3, #25
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	4988      	ldr	r1, [pc, #544]	@ (8003080 <HAL_I2C_IsDeviceReady+0x254>)
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 fa62 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e104      	b.n	8003078 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d101      	bne.n	8002e7c <HAL_I2C_IsDeviceReady+0x50>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e0fd      	b.n	8003078 <HAL_I2C_IsDeviceReady+0x24c>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d007      	beq.n	8002ea2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f042 0201 	orr.w	r2, r2, #1
 8002ea0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eb0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2224      	movs	r2, #36	@ 0x24
 8002eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4a70      	ldr	r2, [pc, #448]	@ (8003084 <HAL_I2C_IsDeviceReady+0x258>)
 8002ec4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ed4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	9300      	str	r3, [sp, #0]
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ee2:	68f8      	ldr	r0, [r7, #12]
 8002ee4:	f000 fa20 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00d      	beq.n	8002f0a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002efc:	d103      	bne.n	8002f06 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f04:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e0b6      	b.n	8003078 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f0a:	897b      	ldrh	r3, [r7, #10]
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	461a      	mov	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f18:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002f1a:	f7fe ffe9 	bl	8001ef0 <HAL_GetTick>
 8002f1e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	bf0c      	ite	eq
 8002f2e:	2301      	moveq	r3, #1
 8002f30:	2300      	movne	r3, #0
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	695b      	ldr	r3, [r3, #20]
 8002f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f44:	bf0c      	ite	eq
 8002f46:	2301      	moveq	r3, #1
 8002f48:	2300      	movne	r3, #0
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f4e:	e025      	b.n	8002f9c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f50:	f7fe ffce 	bl	8001ef0 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	683a      	ldr	r2, [r7, #0]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d302      	bcc.n	8002f66 <HAL_I2C_IsDeviceReady+0x13a>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d103      	bne.n	8002f6e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	22a0      	movs	r2, #160	@ 0xa0
 8002f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	bf0c      	ite	eq
 8002f7c:	2301      	moveq	r3, #1
 8002f7e:	2300      	movne	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f92:	bf0c      	ite	eq
 8002f94:	2301      	moveq	r3, #1
 8002f96:	2300      	movne	r3, #0
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	2ba0      	cmp	r3, #160	@ 0xa0
 8002fa6:	d005      	beq.n	8002fb4 <HAL_I2C_IsDeviceReady+0x188>
 8002fa8:	7dfb      	ldrb	r3, [r7, #23]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d102      	bne.n	8002fb4 <HAL_I2C_IsDeviceReady+0x188>
 8002fae:	7dbb      	ldrb	r3, [r7, #22]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d0cd      	beq.n	8002f50 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2220      	movs	r2, #32
 8002fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d129      	bne.n	800301e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fd8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fda:	2300      	movs	r3, #0
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	2319      	movs	r3, #25
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	4921      	ldr	r1, [pc, #132]	@ (8003080 <HAL_I2C_IsDeviceReady+0x254>)
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	f000 f994 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e036      	b.n	8003078 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2220      	movs	r2, #32
 800300e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	e02c      	b.n	8003078 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800302c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003036:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	2319      	movs	r3, #25
 800303e:	2201      	movs	r2, #1
 8003040:	490f      	ldr	r1, [pc, #60]	@ (8003080 <HAL_I2C_IsDeviceReady+0x254>)
 8003042:	68f8      	ldr	r0, [r7, #12]
 8003044:	f000 f970 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e012      	b.n	8003078 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	3301      	adds	r3, #1
 8003056:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	429a      	cmp	r2, r3
 800305e:	f4ff af32 	bcc.w	8002ec6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2220      	movs	r2, #32
 8003066:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e000      	b.n	8003078 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003076:	2302      	movs	r3, #2
  }
}
 8003078:	4618      	mov	r0, r3
 800307a:	3720      	adds	r7, #32
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	00100002 	.word	0x00100002
 8003084:	ffff0000 	.word	0xffff0000

08003088 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b088      	sub	sp, #32
 800308c:	af02      	add	r7, sp, #8
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	607a      	str	r2, [r7, #4]
 8003092:	603b      	str	r3, [r7, #0]
 8003094:	460b      	mov	r3, r1
 8003096:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	2b08      	cmp	r3, #8
 80030a2:	d006      	beq.n	80030b2 <I2C_MasterRequestWrite+0x2a>
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d003      	beq.n	80030b2 <I2C_MasterRequestWrite+0x2a>
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80030b0:	d108      	bne.n	80030c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030c0:	601a      	str	r2, [r3, #0]
 80030c2:	e00b      	b.n	80030dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c8:	2b12      	cmp	r3, #18
 80030ca:	d107      	bne.n	80030dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 f91d 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00d      	beq.n	8003110 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003102:	d103      	bne.n	800310c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800310a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e035      	b.n	800317c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	691b      	ldr	r3, [r3, #16]
 8003114:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003118:	d108      	bne.n	800312c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800311a:	897b      	ldrh	r3, [r7, #10]
 800311c:	b2db      	uxtb	r3, r3
 800311e:	461a      	mov	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003128:	611a      	str	r2, [r3, #16]
 800312a:	e01b      	b.n	8003164 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800312c:	897b      	ldrh	r3, [r7, #10]
 800312e:	11db      	asrs	r3, r3, #7
 8003130:	b2db      	uxtb	r3, r3
 8003132:	f003 0306 	and.w	r3, r3, #6
 8003136:	b2db      	uxtb	r3, r3
 8003138:	f063 030f 	orn	r3, r3, #15
 800313c:	b2da      	uxtb	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	490e      	ldr	r1, [pc, #56]	@ (8003184 <I2C_MasterRequestWrite+0xfc>)
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 f966 	bl	800341c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e010      	b.n	800317c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800315a:	897b      	ldrh	r3, [r7, #10]
 800315c:	b2da      	uxtb	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	4907      	ldr	r1, [pc, #28]	@ (8003188 <I2C_MasterRequestWrite+0x100>)
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f000 f956 	bl	800341c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	00010008 	.word	0x00010008
 8003188:	00010002 	.word	0x00010002

0800318c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b088      	sub	sp, #32
 8003190:	af02      	add	r7, sp, #8
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	607a      	str	r2, [r7, #4]
 8003196:	603b      	str	r3, [r7, #0]
 8003198:	460b      	mov	r3, r1
 800319a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031b0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2b08      	cmp	r3, #8
 80031b6:	d006      	beq.n	80031c6 <I2C_MasterRequestRead+0x3a>
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d003      	beq.n	80031c6 <I2C_MasterRequestRead+0x3a>
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031c4:	d108      	bne.n	80031d8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031d4:	601a      	str	r2, [r3, #0]
 80031d6:	e00b      	b.n	80031f0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031dc:	2b11      	cmp	r3, #17
 80031de:	d107      	bne.n	80031f0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 f893 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00d      	beq.n	8003224 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003212:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003216:	d103      	bne.n	8003220 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800321e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e079      	b.n	8003318 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	691b      	ldr	r3, [r3, #16]
 8003228:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800322c:	d108      	bne.n	8003240 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800322e:	897b      	ldrh	r3, [r7, #10]
 8003230:	b2db      	uxtb	r3, r3
 8003232:	f043 0301 	orr.w	r3, r3, #1
 8003236:	b2da      	uxtb	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	611a      	str	r2, [r3, #16]
 800323e:	e05f      	b.n	8003300 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003240:	897b      	ldrh	r3, [r7, #10]
 8003242:	11db      	asrs	r3, r3, #7
 8003244:	b2db      	uxtb	r3, r3
 8003246:	f003 0306 	and.w	r3, r3, #6
 800324a:	b2db      	uxtb	r3, r3
 800324c:	f063 030f 	orn	r3, r3, #15
 8003250:	b2da      	uxtb	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	4930      	ldr	r1, [pc, #192]	@ (8003320 <I2C_MasterRequestRead+0x194>)
 800325e:	68f8      	ldr	r0, [r7, #12]
 8003260:	f000 f8dc 	bl	800341c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e054      	b.n	8003318 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800326e:	897b      	ldrh	r3, [r7, #10]
 8003270:	b2da      	uxtb	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	4929      	ldr	r1, [pc, #164]	@ (8003324 <I2C_MasterRequestRead+0x198>)
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 f8cc 	bl	800341c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e044      	b.n	8003318 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800328e:	2300      	movs	r3, #0
 8003290:	613b      	str	r3, [r7, #16]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	613b      	str	r3, [r7, #16]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	613b      	str	r3, [r7, #16]
 80032a2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032b2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 f831 	bl	8003328 <I2C_WaitOnFlagUntilTimeout>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00d      	beq.n	80032e8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032da:	d103      	bne.n	80032e4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032e2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e017      	b.n	8003318 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80032e8:	897b      	ldrh	r3, [r7, #10]
 80032ea:	11db      	asrs	r3, r3, #7
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	f003 0306 	and.w	r3, r3, #6
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	f063 030e 	orn	r3, r3, #14
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	4907      	ldr	r1, [pc, #28]	@ (8003324 <I2C_MasterRequestRead+0x198>)
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 f888 	bl	800341c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e000      	b.n	8003318 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	00010008 	.word	0x00010008
 8003324:	00010002 	.word	0x00010002

08003328 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	4613      	mov	r3, r2
 8003336:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003338:	e048      	b.n	80033cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003340:	d044      	beq.n	80033cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003342:	f7fe fdd5 	bl	8001ef0 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	429a      	cmp	r2, r3
 8003350:	d302      	bcc.n	8003358 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d139      	bne.n	80033cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	0c1b      	lsrs	r3, r3, #16
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b01      	cmp	r3, #1
 8003360:	d10d      	bne.n	800337e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	43da      	mvns	r2, r3
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	4013      	ands	r3, r2
 800336e:	b29b      	uxth	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	bf0c      	ite	eq
 8003374:	2301      	moveq	r3, #1
 8003376:	2300      	movne	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	461a      	mov	r2, r3
 800337c:	e00c      	b.n	8003398 <I2C_WaitOnFlagUntilTimeout+0x70>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	43da      	mvns	r2, r3
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	4013      	ands	r3, r2
 800338a:	b29b      	uxth	r3, r3
 800338c:	2b00      	cmp	r3, #0
 800338e:	bf0c      	ite	eq
 8003390:	2301      	moveq	r3, #1
 8003392:	2300      	movne	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	461a      	mov	r2, r3
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	429a      	cmp	r2, r3
 800339c:	d116      	bne.n	80033cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2220      	movs	r2, #32
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b8:	f043 0220 	orr.w	r2, r3, #32
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e023      	b.n	8003414 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	0c1b      	lsrs	r3, r3, #16
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d10d      	bne.n	80033f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	695b      	ldr	r3, [r3, #20]
 80033dc:	43da      	mvns	r2, r3
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	4013      	ands	r3, r2
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bf0c      	ite	eq
 80033e8:	2301      	moveq	r3, #1
 80033ea:	2300      	movne	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	461a      	mov	r2, r3
 80033f0:	e00c      	b.n	800340c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	43da      	mvns	r2, r3
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	4013      	ands	r3, r2
 80033fe:	b29b      	uxth	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	bf0c      	ite	eq
 8003404:	2301      	moveq	r3, #1
 8003406:	2300      	movne	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	461a      	mov	r2, r3
 800340c:	79fb      	ldrb	r3, [r7, #7]
 800340e:	429a      	cmp	r2, r3
 8003410:	d093      	beq.n	800333a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800342a:	e071      	b.n	8003510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800343a:	d123      	bne.n	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800344a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003454:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003470:	f043 0204 	orr.w	r2, r3, #4
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e067      	b.n	8003554 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800348a:	d041      	beq.n	8003510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800348c:	f7fe fd30 	bl	8001ef0 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	429a      	cmp	r2, r3
 800349a:	d302      	bcc.n	80034a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d136      	bne.n	8003510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	0c1b      	lsrs	r3, r3, #16
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d10c      	bne.n	80034c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	43da      	mvns	r2, r3
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	4013      	ands	r3, r2
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	bf14      	ite	ne
 80034be:	2301      	movne	r3, #1
 80034c0:	2300      	moveq	r3, #0
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	e00b      	b.n	80034de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	43da      	mvns	r2, r3
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	4013      	ands	r3, r2
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf14      	ite	ne
 80034d8:	2301      	movne	r3, #1
 80034da:	2300      	moveq	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d016      	beq.n	8003510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2220      	movs	r2, #32
 80034ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fc:	f043 0220 	orr.w	r2, r3, #32
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e021      	b.n	8003554 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	0c1b      	lsrs	r3, r3, #16
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b01      	cmp	r3, #1
 8003518:	d10c      	bne.n	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	43da      	mvns	r2, r3
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	4013      	ands	r3, r2
 8003526:	b29b      	uxth	r3, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	bf14      	ite	ne
 800352c:	2301      	movne	r3, #1
 800352e:	2300      	moveq	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	e00b      	b.n	800354c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	43da      	mvns	r2, r3
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	4013      	ands	r3, r2
 8003540:	b29b      	uxth	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	bf14      	ite	ne
 8003546:	2301      	movne	r3, #1
 8003548:	2300      	moveq	r3, #0
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b00      	cmp	r3, #0
 800354e:	f47f af6d 	bne.w	800342c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003568:	e034      	b.n	80035d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f000 f8e3 	bl	8003736 <I2C_IsAcknowledgeFailed>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e034      	b.n	80035e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003580:	d028      	beq.n	80035d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003582:	f7fe fcb5 	bl	8001ef0 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	429a      	cmp	r2, r3
 8003590:	d302      	bcc.n	8003598 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d11d      	bne.n	80035d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a2:	2b80      	cmp	r3, #128	@ 0x80
 80035a4:	d016      	beq.n	80035d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2220      	movs	r2, #32
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c0:	f043 0220 	orr.w	r2, r3, #32
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e007      	b.n	80035e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035de:	2b80      	cmp	r3, #128	@ 0x80
 80035e0:	d1c3      	bne.n	800356a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035f8:	e034      	b.n	8003664 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f89b 	bl	8003736 <I2C_IsAcknowledgeFailed>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e034      	b.n	8003674 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003610:	d028      	beq.n	8003664 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003612:	f7fe fc6d 	bl	8001ef0 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	429a      	cmp	r2, r3
 8003620:	d302      	bcc.n	8003628 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d11d      	bne.n	8003664 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b04      	cmp	r3, #4
 8003634:	d016      	beq.n	8003664 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2220      	movs	r2, #32
 8003640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003650:	f043 0220 	orr.w	r2, r3, #32
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e007      	b.n	8003674 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	f003 0304 	and.w	r3, r3, #4
 800366e:	2b04      	cmp	r3, #4
 8003670:	d1c3      	bne.n	80035fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003688:	e049      	b.n	800371e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	f003 0310 	and.w	r3, r3, #16
 8003694:	2b10      	cmp	r3, #16
 8003696:	d119      	bne.n	80036cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f06f 0210 	mvn.w	r2, #16
 80036a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2220      	movs	r2, #32
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e030      	b.n	800372e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036cc:	f7fe fc10 	bl	8001ef0 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	68ba      	ldr	r2, [r7, #8]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d302      	bcc.n	80036e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d11d      	bne.n	800371e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036ec:	2b40      	cmp	r3, #64	@ 0x40
 80036ee:	d016      	beq.n	800371e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2220      	movs	r2, #32
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370a:	f043 0220 	orr.w	r2, r3, #32
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e007      	b.n	800372e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	695b      	ldr	r3, [r3, #20]
 8003724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003728:	2b40      	cmp	r3, #64	@ 0x40
 800372a:	d1ae      	bne.n	800368a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003748:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800374c:	d11b      	bne.n	8003786 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003756:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2220      	movs	r2, #32
 8003762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003772:	f043 0204 	orr.w	r2, r3, #4
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e000      	b.n	8003788 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d101      	bne.n	80037a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e0cc      	b.n	8003942 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037a8:	4b68      	ldr	r3, [pc, #416]	@ (800394c <HAL_RCC_ClockConfig+0x1b8>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 030f 	and.w	r3, r3, #15
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d90c      	bls.n	80037d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037b6:	4b65      	ldr	r3, [pc, #404]	@ (800394c <HAL_RCC_ClockConfig+0x1b8>)
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037be:	4b63      	ldr	r3, [pc, #396]	@ (800394c <HAL_RCC_ClockConfig+0x1b8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 030f 	and.w	r3, r3, #15
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d001      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e0b8      	b.n	8003942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d020      	beq.n	800381e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0304 	and.w	r3, r3, #4
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d005      	beq.n	80037f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037e8:	4b59      	ldr	r3, [pc, #356]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	4a58      	ldr	r2, [pc, #352]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 80037ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0308 	and.w	r3, r3, #8
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003800:	4b53      	ldr	r3, [pc, #332]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	4a52      	ldr	r2, [pc, #328]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003806:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800380a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800380c:	4b50      	ldr	r3, [pc, #320]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	494d      	ldr	r1, [pc, #308]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 800381a:	4313      	orrs	r3, r2
 800381c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d044      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b01      	cmp	r3, #1
 8003830:	d107      	bne.n	8003842 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003832:	4b47      	ldr	r3, [pc, #284]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d119      	bne.n	8003872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e07f      	b.n	8003942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b02      	cmp	r3, #2
 8003848:	d003      	beq.n	8003852 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800384e:	2b03      	cmp	r3, #3
 8003850:	d107      	bne.n	8003862 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003852:	4b3f      	ldr	r3, [pc, #252]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d109      	bne.n	8003872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e06f      	b.n	8003942 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003862:	4b3b      	ldr	r3, [pc, #236]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e067      	b.n	8003942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003872:	4b37      	ldr	r3, [pc, #220]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f023 0203 	bic.w	r2, r3, #3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	4934      	ldr	r1, [pc, #208]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003880:	4313      	orrs	r3, r2
 8003882:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003884:	f7fe fb34 	bl	8001ef0 <HAL_GetTick>
 8003888:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800388a:	e00a      	b.n	80038a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800388c:	f7fe fb30 	bl	8001ef0 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	f241 3288 	movw	r2, #5000	@ 0x1388
 800389a:	4293      	cmp	r3, r2
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e04f      	b.n	8003942 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038a2:	4b2b      	ldr	r3, [pc, #172]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 020c 	and.w	r2, r3, #12
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d1eb      	bne.n	800388c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038b4:	4b25      	ldr	r3, [pc, #148]	@ (800394c <HAL_RCC_ClockConfig+0x1b8>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 030f 	and.w	r3, r3, #15
 80038bc:	683a      	ldr	r2, [r7, #0]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d20c      	bcs.n	80038dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038c2:	4b22      	ldr	r3, [pc, #136]	@ (800394c <HAL_RCC_ClockConfig+0x1b8>)
 80038c4:	683a      	ldr	r2, [r7, #0]
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ca:	4b20      	ldr	r3, [pc, #128]	@ (800394c <HAL_RCC_ClockConfig+0x1b8>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 030f 	and.w	r3, r3, #15
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d001      	beq.n	80038dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e032      	b.n	8003942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0304 	and.w	r3, r3, #4
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d008      	beq.n	80038fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038e8:	4b19      	ldr	r3, [pc, #100]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	4916      	ldr	r1, [pc, #88]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0308 	and.w	r3, r3, #8
 8003902:	2b00      	cmp	r3, #0
 8003904:	d009      	beq.n	800391a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003906:	4b12      	ldr	r3, [pc, #72]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	490e      	ldr	r1, [pc, #56]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003916:	4313      	orrs	r3, r2
 8003918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800391a:	f000 f855 	bl	80039c8 <HAL_RCC_GetSysClockFreq>
 800391e:	4602      	mov	r2, r0
 8003920:	4b0b      	ldr	r3, [pc, #44]	@ (8003950 <HAL_RCC_ClockConfig+0x1bc>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	091b      	lsrs	r3, r3, #4
 8003926:	f003 030f 	and.w	r3, r3, #15
 800392a:	490a      	ldr	r1, [pc, #40]	@ (8003954 <HAL_RCC_ClockConfig+0x1c0>)
 800392c:	5ccb      	ldrb	r3, [r1, r3]
 800392e:	fa22 f303 	lsr.w	r3, r2, r3
 8003932:	4a09      	ldr	r2, [pc, #36]	@ (8003958 <HAL_RCC_ClockConfig+0x1c4>)
 8003934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003936:	4b09      	ldr	r3, [pc, #36]	@ (800395c <HAL_RCC_ClockConfig+0x1c8>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f7fe fa94 	bl	8001e68 <HAL_InitTick>

  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3710      	adds	r7, #16
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	40023c00 	.word	0x40023c00
 8003950:	40023800 	.word	0x40023800
 8003954:	08006484 	.word	0x08006484
 8003958:	20000000 	.word	0x20000000
 800395c:	20000098 	.word	0x20000098

08003960 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003964:	4b03      	ldr	r3, [pc, #12]	@ (8003974 <HAL_RCC_GetHCLKFreq+0x14>)
 8003966:	681b      	ldr	r3, [r3, #0]
}
 8003968:	4618      	mov	r0, r3
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	20000000 	.word	0x20000000

08003978 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800397c:	f7ff fff0 	bl	8003960 <HAL_RCC_GetHCLKFreq>
 8003980:	4602      	mov	r2, r0
 8003982:	4b05      	ldr	r3, [pc, #20]	@ (8003998 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	0a9b      	lsrs	r3, r3, #10
 8003988:	f003 0307 	and.w	r3, r3, #7
 800398c:	4903      	ldr	r1, [pc, #12]	@ (800399c <HAL_RCC_GetPCLK1Freq+0x24>)
 800398e:	5ccb      	ldrb	r3, [r1, r3]
 8003990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003994:	4618      	mov	r0, r3
 8003996:	bd80      	pop	{r7, pc}
 8003998:	40023800 	.word	0x40023800
 800399c:	08006494 	.word	0x08006494

080039a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039a4:	f7ff ffdc 	bl	8003960 <HAL_RCC_GetHCLKFreq>
 80039a8:	4602      	mov	r2, r0
 80039aa:	4b05      	ldr	r3, [pc, #20]	@ (80039c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	0b5b      	lsrs	r3, r3, #13
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	4903      	ldr	r1, [pc, #12]	@ (80039c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039b6:	5ccb      	ldrb	r3, [r1, r3]
 80039b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039bc:	4618      	mov	r0, r3
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40023800 	.word	0x40023800
 80039c4:	08006494 	.word	0x08006494

080039c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039cc:	b0ae      	sub	sp, #184	@ 0xb8
 80039ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80039dc:	2300      	movs	r3, #0
 80039de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039ee:	4bcb      	ldr	r3, [pc, #812]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 030c 	and.w	r3, r3, #12
 80039f6:	2b0c      	cmp	r3, #12
 80039f8:	f200 8206 	bhi.w	8003e08 <HAL_RCC_GetSysClockFreq+0x440>
 80039fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003a04 <HAL_RCC_GetSysClockFreq+0x3c>)
 80039fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a02:	bf00      	nop
 8003a04:	08003a39 	.word	0x08003a39
 8003a08:	08003e09 	.word	0x08003e09
 8003a0c:	08003e09 	.word	0x08003e09
 8003a10:	08003e09 	.word	0x08003e09
 8003a14:	08003a41 	.word	0x08003a41
 8003a18:	08003e09 	.word	0x08003e09
 8003a1c:	08003e09 	.word	0x08003e09
 8003a20:	08003e09 	.word	0x08003e09
 8003a24:	08003a49 	.word	0x08003a49
 8003a28:	08003e09 	.word	0x08003e09
 8003a2c:	08003e09 	.word	0x08003e09
 8003a30:	08003e09 	.word	0x08003e09
 8003a34:	08003c39 	.word	0x08003c39
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a38:	4bb9      	ldr	r3, [pc, #740]	@ (8003d20 <HAL_RCC_GetSysClockFreq+0x358>)
 8003a3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a3e:	e1e7      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a40:	4bb8      	ldr	r3, [pc, #736]	@ (8003d24 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003a42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a46:	e1e3      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a48:	4bb4      	ldr	r3, [pc, #720]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a54:	4bb1      	ldr	r3, [pc, #708]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d071      	beq.n	8003b44 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a60:	4bae      	ldr	r3, [pc, #696]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	099b      	lsrs	r3, r3, #6
 8003a66:	2200      	movs	r2, #0
 8003a68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a6c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003a70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a86:	4622      	mov	r2, r4
 8003a88:	462b      	mov	r3, r5
 8003a8a:	f04f 0000 	mov.w	r0, #0
 8003a8e:	f04f 0100 	mov.w	r1, #0
 8003a92:	0159      	lsls	r1, r3, #5
 8003a94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a98:	0150      	lsls	r0, r2, #5
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	4621      	mov	r1, r4
 8003aa0:	1a51      	subs	r1, r2, r1
 8003aa2:	6439      	str	r1, [r7, #64]	@ 0x40
 8003aa4:	4629      	mov	r1, r5
 8003aa6:	eb63 0301 	sbc.w	r3, r3, r1
 8003aaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8003aac:	f04f 0200 	mov.w	r2, #0
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003ab8:	4649      	mov	r1, r9
 8003aba:	018b      	lsls	r3, r1, #6
 8003abc:	4641      	mov	r1, r8
 8003abe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ac2:	4641      	mov	r1, r8
 8003ac4:	018a      	lsls	r2, r1, #6
 8003ac6:	4641      	mov	r1, r8
 8003ac8:	1a51      	subs	r1, r2, r1
 8003aca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003acc:	4649      	mov	r1, r9
 8003ace:	eb63 0301 	sbc.w	r3, r3, r1
 8003ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ad4:	f04f 0200 	mov.w	r2, #0
 8003ad8:	f04f 0300 	mov.w	r3, #0
 8003adc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003ae0:	4649      	mov	r1, r9
 8003ae2:	00cb      	lsls	r3, r1, #3
 8003ae4:	4641      	mov	r1, r8
 8003ae6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aea:	4641      	mov	r1, r8
 8003aec:	00ca      	lsls	r2, r1, #3
 8003aee:	4610      	mov	r0, r2
 8003af0:	4619      	mov	r1, r3
 8003af2:	4603      	mov	r3, r0
 8003af4:	4622      	mov	r2, r4
 8003af6:	189b      	adds	r3, r3, r2
 8003af8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003afa:	462b      	mov	r3, r5
 8003afc:	460a      	mov	r2, r1
 8003afe:	eb42 0303 	adc.w	r3, r2, r3
 8003b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b04:	f04f 0200 	mov.w	r2, #0
 8003b08:	f04f 0300 	mov.w	r3, #0
 8003b0c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003b10:	4629      	mov	r1, r5
 8003b12:	024b      	lsls	r3, r1, #9
 8003b14:	4621      	mov	r1, r4
 8003b16:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b1a:	4621      	mov	r1, r4
 8003b1c:	024a      	lsls	r2, r1, #9
 8003b1e:	4610      	mov	r0, r2
 8003b20:	4619      	mov	r1, r3
 8003b22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b26:	2200      	movs	r2, #0
 8003b28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b30:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003b34:	f7fc fbc4 	bl	80002c0 <__aeabi_uldivmod>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b42:	e067      	b.n	8003c14 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b44:	4b75      	ldr	r3, [pc, #468]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	099b      	lsrs	r3, r3, #6
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b50:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003b54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b5e:	2300      	movs	r3, #0
 8003b60:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003b62:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003b66:	4622      	mov	r2, r4
 8003b68:	462b      	mov	r3, r5
 8003b6a:	f04f 0000 	mov.w	r0, #0
 8003b6e:	f04f 0100 	mov.w	r1, #0
 8003b72:	0159      	lsls	r1, r3, #5
 8003b74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b78:	0150      	lsls	r0, r2, #5
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	4621      	mov	r1, r4
 8003b80:	1a51      	subs	r1, r2, r1
 8003b82:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003b84:	4629      	mov	r1, r5
 8003b86:	eb63 0301 	sbc.w	r3, r3, r1
 8003b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b8c:	f04f 0200 	mov.w	r2, #0
 8003b90:	f04f 0300 	mov.w	r3, #0
 8003b94:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003b98:	4649      	mov	r1, r9
 8003b9a:	018b      	lsls	r3, r1, #6
 8003b9c:	4641      	mov	r1, r8
 8003b9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ba2:	4641      	mov	r1, r8
 8003ba4:	018a      	lsls	r2, r1, #6
 8003ba6:	4641      	mov	r1, r8
 8003ba8:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bac:	4649      	mov	r1, r9
 8003bae:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bbe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bc2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bc6:	4692      	mov	sl, r2
 8003bc8:	469b      	mov	fp, r3
 8003bca:	4623      	mov	r3, r4
 8003bcc:	eb1a 0303 	adds.w	r3, sl, r3
 8003bd0:	623b      	str	r3, [r7, #32]
 8003bd2:	462b      	mov	r3, r5
 8003bd4:	eb4b 0303 	adc.w	r3, fp, r3
 8003bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bda:	f04f 0200 	mov.w	r2, #0
 8003bde:	f04f 0300 	mov.w	r3, #0
 8003be2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003be6:	4629      	mov	r1, r5
 8003be8:	028b      	lsls	r3, r1, #10
 8003bea:	4621      	mov	r1, r4
 8003bec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	028a      	lsls	r2, r1, #10
 8003bf4:	4610      	mov	r0, r2
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c00:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c02:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003c06:	f7fc fb5b 	bl	80002c0 <__aeabi_uldivmod>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	4613      	mov	r3, r2
 8003c10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c14:	4b41      	ldr	r3, [pc, #260]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	0c1b      	lsrs	r3, r3, #16
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	3301      	adds	r3, #1
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003c26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c2a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c36:	e0eb      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c38:	4b38      	ldr	r3, [pc, #224]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c44:	4b35      	ldr	r3, [pc, #212]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d06b      	beq.n	8003d28 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c50:	4b32      	ldr	r3, [pc, #200]	@ (8003d1c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	099b      	lsrs	r3, r3, #6
 8003c56:	2200      	movs	r2, #0
 8003c58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c62:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c64:	2300      	movs	r3, #0
 8003c66:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c68:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003c6c:	4622      	mov	r2, r4
 8003c6e:	462b      	mov	r3, r5
 8003c70:	f04f 0000 	mov.w	r0, #0
 8003c74:	f04f 0100 	mov.w	r1, #0
 8003c78:	0159      	lsls	r1, r3, #5
 8003c7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c7e:	0150      	lsls	r0, r2, #5
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	4621      	mov	r1, r4
 8003c86:	1a51      	subs	r1, r2, r1
 8003c88:	61b9      	str	r1, [r7, #24]
 8003c8a:	4629      	mov	r1, r5
 8003c8c:	eb63 0301 	sbc.w	r3, r3, r1
 8003c90:	61fb      	str	r3, [r7, #28]
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	f04f 0300 	mov.w	r3, #0
 8003c9a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003c9e:	4659      	mov	r1, fp
 8003ca0:	018b      	lsls	r3, r1, #6
 8003ca2:	4651      	mov	r1, sl
 8003ca4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ca8:	4651      	mov	r1, sl
 8003caa:	018a      	lsls	r2, r1, #6
 8003cac:	4651      	mov	r1, sl
 8003cae:	ebb2 0801 	subs.w	r8, r2, r1
 8003cb2:	4659      	mov	r1, fp
 8003cb4:	eb63 0901 	sbc.w	r9, r3, r1
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cc4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cc8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ccc:	4690      	mov	r8, r2
 8003cce:	4699      	mov	r9, r3
 8003cd0:	4623      	mov	r3, r4
 8003cd2:	eb18 0303 	adds.w	r3, r8, r3
 8003cd6:	613b      	str	r3, [r7, #16]
 8003cd8:	462b      	mov	r3, r5
 8003cda:	eb49 0303 	adc.w	r3, r9, r3
 8003cde:	617b      	str	r3, [r7, #20]
 8003ce0:	f04f 0200 	mov.w	r2, #0
 8003ce4:	f04f 0300 	mov.w	r3, #0
 8003ce8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003cec:	4629      	mov	r1, r5
 8003cee:	024b      	lsls	r3, r1, #9
 8003cf0:	4621      	mov	r1, r4
 8003cf2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cf6:	4621      	mov	r1, r4
 8003cf8:	024a      	lsls	r2, r1, #9
 8003cfa:	4610      	mov	r0, r2
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d02:	2200      	movs	r2, #0
 8003d04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d06:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003d08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d0c:	f7fc fad8 	bl	80002c0 <__aeabi_uldivmod>
 8003d10:	4602      	mov	r2, r0
 8003d12:	460b      	mov	r3, r1
 8003d14:	4613      	mov	r3, r2
 8003d16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d1a:	e065      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0x420>
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	00f42400 	.word	0x00f42400
 8003d24:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d28:	4b3d      	ldr	r3, [pc, #244]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	099b      	lsrs	r3, r3, #6
 8003d2e:	2200      	movs	r2, #0
 8003d30:	4618      	mov	r0, r3
 8003d32:	4611      	mov	r1, r2
 8003d34:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d38:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d3e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003d42:	4642      	mov	r2, r8
 8003d44:	464b      	mov	r3, r9
 8003d46:	f04f 0000 	mov.w	r0, #0
 8003d4a:	f04f 0100 	mov.w	r1, #0
 8003d4e:	0159      	lsls	r1, r3, #5
 8003d50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d54:	0150      	lsls	r0, r2, #5
 8003d56:	4602      	mov	r2, r0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	4641      	mov	r1, r8
 8003d5c:	1a51      	subs	r1, r2, r1
 8003d5e:	60b9      	str	r1, [r7, #8]
 8003d60:	4649      	mov	r1, r9
 8003d62:	eb63 0301 	sbc.w	r3, r3, r1
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	f04f 0300 	mov.w	r3, #0
 8003d70:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003d74:	4659      	mov	r1, fp
 8003d76:	018b      	lsls	r3, r1, #6
 8003d78:	4651      	mov	r1, sl
 8003d7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d7e:	4651      	mov	r1, sl
 8003d80:	018a      	lsls	r2, r1, #6
 8003d82:	4651      	mov	r1, sl
 8003d84:	1a54      	subs	r4, r2, r1
 8003d86:	4659      	mov	r1, fp
 8003d88:	eb63 0501 	sbc.w	r5, r3, r1
 8003d8c:	f04f 0200 	mov.w	r2, #0
 8003d90:	f04f 0300 	mov.w	r3, #0
 8003d94:	00eb      	lsls	r3, r5, #3
 8003d96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d9a:	00e2      	lsls	r2, r4, #3
 8003d9c:	4614      	mov	r4, r2
 8003d9e:	461d      	mov	r5, r3
 8003da0:	4643      	mov	r3, r8
 8003da2:	18e3      	adds	r3, r4, r3
 8003da4:	603b      	str	r3, [r7, #0]
 8003da6:	464b      	mov	r3, r9
 8003da8:	eb45 0303 	adc.w	r3, r5, r3
 8003dac:	607b      	str	r3, [r7, #4]
 8003dae:	f04f 0200 	mov.w	r2, #0
 8003db2:	f04f 0300 	mov.w	r3, #0
 8003db6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dba:	4629      	mov	r1, r5
 8003dbc:	028b      	lsls	r3, r1, #10
 8003dbe:	4621      	mov	r1, r4
 8003dc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	028a      	lsls	r2, r1, #10
 8003dc8:	4610      	mov	r0, r2
 8003dca:	4619      	mov	r1, r3
 8003dcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dd4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003dd6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003dda:	f7fc fa71 	bl	80002c0 <__aeabi_uldivmod>
 8003dde:	4602      	mov	r2, r0
 8003de0:	460b      	mov	r3, r1
 8003de2:	4613      	mov	r3, r2
 8003de4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003de8:	4b0d      	ldr	r3, [pc, #52]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0x458>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	0f1b      	lsrs	r3, r3, #28
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003df6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003dfa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e06:	e003      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e08:	4b06      	ldr	r3, [pc, #24]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003e0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	37b8      	adds	r7, #184	@ 0xb8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023800 	.word	0x40023800
 8003e24:	00f42400 	.word	0x00f42400

08003e28 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e28d      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 8083 	beq.w	8003f4e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e48:	4b94      	ldr	r3, [pc, #592]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f003 030c 	and.w	r3, r3, #12
 8003e50:	2b04      	cmp	r3, #4
 8003e52:	d019      	beq.n	8003e88 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e54:	4b91      	ldr	r3, [pc, #580]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d106      	bne.n	8003e6e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e60:	4b8e      	ldr	r3, [pc, #568]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e6c:	d00c      	beq.n	8003e88 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e6e:	4b8b      	ldr	r3, [pc, #556]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e76:	2b0c      	cmp	r3, #12
 8003e78:	d112      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e7a:	4b88      	ldr	r3, [pc, #544]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e86:	d10b      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e88:	4b84      	ldr	r3, [pc, #528]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d05b      	beq.n	8003f4c <HAL_RCC_OscConfig+0x124>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d157      	bne.n	8003f4c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e25a      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ea8:	d106      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x90>
 8003eaa:	4b7c      	ldr	r3, [pc, #496]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a7b      	ldr	r2, [pc, #492]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eb4:	6013      	str	r3, [r2, #0]
 8003eb6:	e01d      	b.n	8003ef4 <HAL_RCC_OscConfig+0xcc>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ec0:	d10c      	bne.n	8003edc <HAL_RCC_OscConfig+0xb4>
 8003ec2:	4b76      	ldr	r3, [pc, #472]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a75      	ldr	r2, [pc, #468]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	4b73      	ldr	r3, [pc, #460]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a72      	ldr	r2, [pc, #456]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed8:	6013      	str	r3, [r2, #0]
 8003eda:	e00b      	b.n	8003ef4 <HAL_RCC_OscConfig+0xcc>
 8003edc:	4b6f      	ldr	r3, [pc, #444]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a6e      	ldr	r2, [pc, #440]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ee6:	6013      	str	r3, [r2, #0]
 8003ee8:	4b6c      	ldr	r3, [pc, #432]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a6b      	ldr	r2, [pc, #428]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003eee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d013      	beq.n	8003f24 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fd fff8 	bl	8001ef0 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f04:	f7fd fff4 	bl	8001ef0 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b64      	cmp	r3, #100	@ 0x64
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e21f      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f16:	4b61      	ldr	r3, [pc, #388]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0f0      	beq.n	8003f04 <HAL_RCC_OscConfig+0xdc>
 8003f22:	e014      	b.n	8003f4e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f24:	f7fd ffe4 	bl	8001ef0 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f2c:	f7fd ffe0 	bl	8001ef0 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b64      	cmp	r3, #100	@ 0x64
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e20b      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f3e:	4b57      	ldr	r3, [pc, #348]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1f0      	bne.n	8003f2c <HAL_RCC_OscConfig+0x104>
 8003f4a:	e000      	b.n	8003f4e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d06f      	beq.n	800403a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f5a:	4b50      	ldr	r3, [pc, #320]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 030c 	and.w	r3, r3, #12
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d017      	beq.n	8003f96 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f66:	4b4d      	ldr	r3, [pc, #308]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f003 030c 	and.w	r3, r3, #12
        || \
 8003f6e:	2b08      	cmp	r3, #8
 8003f70:	d105      	bne.n	8003f7e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f72:	4b4a      	ldr	r3, [pc, #296]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00b      	beq.n	8003f96 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f7e:	4b47      	ldr	r3, [pc, #284]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f86:	2b0c      	cmp	r3, #12
 8003f88:	d11c      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f8a:	4b44      	ldr	r3, [pc, #272]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d116      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f96:	4b41      	ldr	r3, [pc, #260]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d005      	beq.n	8003fae <HAL_RCC_OscConfig+0x186>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d001      	beq.n	8003fae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e1d3      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fae:	4b3b      	ldr	r3, [pc, #236]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	4937      	ldr	r1, [pc, #220]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fc2:	e03a      	b.n	800403a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d020      	beq.n	800400e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fcc:	4b34      	ldr	r3, [pc, #208]	@ (80040a0 <HAL_RCC_OscConfig+0x278>)
 8003fce:	2201      	movs	r2, #1
 8003fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd2:	f7fd ff8d 	bl	8001ef0 <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd8:	e008      	b.n	8003fec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fda:	f7fd ff89 	bl	8001ef0 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e1b4      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fec:	4b2b      	ldr	r3, [pc, #172]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0f0      	beq.n	8003fda <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff8:	4b28      	ldr	r3, [pc, #160]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	00db      	lsls	r3, r3, #3
 8004006:	4925      	ldr	r1, [pc, #148]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8004008:	4313      	orrs	r3, r2
 800400a:	600b      	str	r3, [r1, #0]
 800400c:	e015      	b.n	800403a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800400e:	4b24      	ldr	r3, [pc, #144]	@ (80040a0 <HAL_RCC_OscConfig+0x278>)
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004014:	f7fd ff6c 	bl	8001ef0 <HAL_GetTick>
 8004018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800401a:	e008      	b.n	800402e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800401c:	f7fd ff68 	bl	8001ef0 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d901      	bls.n	800402e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e193      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800402e:	4b1b      	ldr	r3, [pc, #108]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1f0      	bne.n	800401c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d036      	beq.n	80040b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d016      	beq.n	800407c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800404e:	4b15      	ldr	r3, [pc, #84]	@ (80040a4 <HAL_RCC_OscConfig+0x27c>)
 8004050:	2201      	movs	r2, #1
 8004052:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004054:	f7fd ff4c 	bl	8001ef0 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800405c:	f7fd ff48 	bl	8001ef0 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e173      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800406e:	4b0b      	ldr	r3, [pc, #44]	@ (800409c <HAL_RCC_OscConfig+0x274>)
 8004070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0x234>
 800407a:	e01b      	b.n	80040b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800407c:	4b09      	ldr	r3, [pc, #36]	@ (80040a4 <HAL_RCC_OscConfig+0x27c>)
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004082:	f7fd ff35 	bl	8001ef0 <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004088:	e00e      	b.n	80040a8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800408a:	f7fd ff31 	bl	8001ef0 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d907      	bls.n	80040a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e15c      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
 800409c:	40023800 	.word	0x40023800
 80040a0:	42470000 	.word	0x42470000
 80040a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040a8:	4b8a      	ldr	r3, [pc, #552]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80040aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1ea      	bne.n	800408a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 8097 	beq.w	80041f0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040c2:	2300      	movs	r3, #0
 80040c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040c6:	4b83      	ldr	r3, [pc, #524]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80040c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10f      	bne.n	80040f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040d2:	2300      	movs	r3, #0
 80040d4:	60bb      	str	r3, [r7, #8]
 80040d6:	4b7f      	ldr	r3, [pc, #508]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040da:	4a7e      	ldr	r2, [pc, #504]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80040dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80040e2:	4b7c      	ldr	r3, [pc, #496]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80040e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ea:	60bb      	str	r3, [r7, #8]
 80040ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040ee:	2301      	movs	r3, #1
 80040f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f2:	4b79      	ldr	r3, [pc, #484]	@ (80042d8 <HAL_RCC_OscConfig+0x4b0>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d118      	bne.n	8004130 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040fe:	4b76      	ldr	r3, [pc, #472]	@ (80042d8 <HAL_RCC_OscConfig+0x4b0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a75      	ldr	r2, [pc, #468]	@ (80042d8 <HAL_RCC_OscConfig+0x4b0>)
 8004104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800410a:	f7fd fef1 	bl	8001ef0 <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004110:	e008      	b.n	8004124 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004112:	f7fd feed 	bl	8001ef0 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e118      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004124:	4b6c      	ldr	r3, [pc, #432]	@ (80042d8 <HAL_RCC_OscConfig+0x4b0>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800412c:	2b00      	cmp	r3, #0
 800412e:	d0f0      	beq.n	8004112 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d106      	bne.n	8004146 <HAL_RCC_OscConfig+0x31e>
 8004138:	4b66      	ldr	r3, [pc, #408]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 800413a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413c:	4a65      	ldr	r2, [pc, #404]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 800413e:	f043 0301 	orr.w	r3, r3, #1
 8004142:	6713      	str	r3, [r2, #112]	@ 0x70
 8004144:	e01c      	b.n	8004180 <HAL_RCC_OscConfig+0x358>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	2b05      	cmp	r3, #5
 800414c:	d10c      	bne.n	8004168 <HAL_RCC_OscConfig+0x340>
 800414e:	4b61      	ldr	r3, [pc, #388]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 8004150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004152:	4a60      	ldr	r2, [pc, #384]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 8004154:	f043 0304 	orr.w	r3, r3, #4
 8004158:	6713      	str	r3, [r2, #112]	@ 0x70
 800415a:	4b5e      	ldr	r3, [pc, #376]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 800415c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800415e:	4a5d      	ldr	r2, [pc, #372]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 8004160:	f043 0301 	orr.w	r3, r3, #1
 8004164:	6713      	str	r3, [r2, #112]	@ 0x70
 8004166:	e00b      	b.n	8004180 <HAL_RCC_OscConfig+0x358>
 8004168:	4b5a      	ldr	r3, [pc, #360]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 800416a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800416c:	4a59      	ldr	r2, [pc, #356]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 800416e:	f023 0301 	bic.w	r3, r3, #1
 8004172:	6713      	str	r3, [r2, #112]	@ 0x70
 8004174:	4b57      	ldr	r3, [pc, #348]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 8004176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004178:	4a56      	ldr	r2, [pc, #344]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 800417a:	f023 0304 	bic.w	r3, r3, #4
 800417e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d015      	beq.n	80041b4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004188:	f7fd feb2 	bl	8001ef0 <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800418e:	e00a      	b.n	80041a6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004190:	f7fd feae 	bl	8001ef0 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800419e:	4293      	cmp	r3, r2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e0d7      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041a6:	4b4b      	ldr	r3, [pc, #300]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80041a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d0ee      	beq.n	8004190 <HAL_RCC_OscConfig+0x368>
 80041b2:	e014      	b.n	80041de <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b4:	f7fd fe9c 	bl	8001ef0 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ba:	e00a      	b.n	80041d2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041bc:	f7fd fe98 	bl	8001ef0 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e0c1      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041d2:	4b40      	ldr	r3, [pc, #256]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80041d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1ee      	bne.n	80041bc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041de:	7dfb      	ldrb	r3, [r7, #23]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d105      	bne.n	80041f0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041e4:	4b3b      	ldr	r3, [pc, #236]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80041e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e8:	4a3a      	ldr	r2, [pc, #232]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80041ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 80ad 	beq.w	8004354 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041fa:	4b36      	ldr	r3, [pc, #216]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 030c 	and.w	r3, r3, #12
 8004202:	2b08      	cmp	r3, #8
 8004204:	d060      	beq.n	80042c8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	2b02      	cmp	r3, #2
 800420c:	d145      	bne.n	800429a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800420e:	4b33      	ldr	r3, [pc, #204]	@ (80042dc <HAL_RCC_OscConfig+0x4b4>)
 8004210:	2200      	movs	r2, #0
 8004212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004214:	f7fd fe6c 	bl	8001ef0 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800421c:	f7fd fe68 	bl	8001ef0 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e093      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800422e:	4b29      	ldr	r3, [pc, #164]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1f0      	bne.n	800421c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	69da      	ldr	r2, [r3, #28]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004248:	019b      	lsls	r3, r3, #6
 800424a:	431a      	orrs	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004250:	085b      	lsrs	r3, r3, #1
 8004252:	3b01      	subs	r3, #1
 8004254:	041b      	lsls	r3, r3, #16
 8004256:	431a      	orrs	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425c:	061b      	lsls	r3, r3, #24
 800425e:	431a      	orrs	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004264:	071b      	lsls	r3, r3, #28
 8004266:	491b      	ldr	r1, [pc, #108]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 8004268:	4313      	orrs	r3, r2
 800426a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800426c:	4b1b      	ldr	r3, [pc, #108]	@ (80042dc <HAL_RCC_OscConfig+0x4b4>)
 800426e:	2201      	movs	r2, #1
 8004270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004272:	f7fd fe3d 	bl	8001ef0 <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004278:	e008      	b.n	800428c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800427a:	f7fd fe39 	bl	8001ef0 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d901      	bls.n	800428c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e064      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800428c:	4b11      	ldr	r3, [pc, #68]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0f0      	beq.n	800427a <HAL_RCC_OscConfig+0x452>
 8004298:	e05c      	b.n	8004354 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429a:	4b10      	ldr	r3, [pc, #64]	@ (80042dc <HAL_RCC_OscConfig+0x4b4>)
 800429c:	2200      	movs	r2, #0
 800429e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a0:	f7fd fe26 	bl	8001ef0 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042a6:	e008      	b.n	80042ba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a8:	f7fd fe22 	bl	8001ef0 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e04d      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ba:	4b06      	ldr	r3, [pc, #24]	@ (80042d4 <HAL_RCC_OscConfig+0x4ac>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d1f0      	bne.n	80042a8 <HAL_RCC_OscConfig+0x480>
 80042c6:	e045      	b.n	8004354 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d107      	bne.n	80042e0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e040      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
 80042d4:	40023800 	.word	0x40023800
 80042d8:	40007000 	.word	0x40007000
 80042dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004360 <HAL_RCC_OscConfig+0x538>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d030      	beq.n	8004350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d129      	bne.n	8004350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004306:	429a      	cmp	r2, r3
 8004308:	d122      	bne.n	8004350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004310:	4013      	ands	r3, r2
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004316:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004318:	4293      	cmp	r3, r2
 800431a:	d119      	bne.n	8004350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004326:	085b      	lsrs	r3, r3, #1
 8004328:	3b01      	subs	r3, #1
 800432a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800432c:	429a      	cmp	r2, r3
 800432e:	d10f      	bne.n	8004350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800433a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800433c:	429a      	cmp	r2, r3
 800433e:	d107      	bne.n	8004350 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800434c:	429a      	cmp	r2, r3
 800434e:	d001      	beq.n	8004354 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e000      	b.n	8004356 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3718      	adds	r7, #24
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	40023800 	.word	0x40023800

08004364 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e07b      	b.n	800446e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437a:	2b00      	cmp	r3, #0
 800437c:	d108      	bne.n	8004390 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004386:	d009      	beq.n	800439c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	61da      	str	r2, [r3, #28]
 800438e:	e005      	b.n	800439c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d106      	bne.n	80043bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7fc fb5c 	bl	8000a74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2202      	movs	r2, #2
 80043c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80043e4:	431a      	orrs	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	431a      	orrs	r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800440c:	431a      	orrs	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004420:	ea42 0103 	orr.w	r1, r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004428:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	430a      	orrs	r2, r1
 8004432:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	0c1b      	lsrs	r3, r3, #16
 800443a:	f003 0104 	and.w	r1, r3, #4
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004442:	f003 0210 	and.w	r2, r3, #16
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	430a      	orrs	r2, r1
 800444c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69da      	ldr	r2, [r3, #28]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800445c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3708      	adds	r7, #8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b088      	sub	sp, #32
 800447a:	af00      	add	r7, sp, #0
 800447c:	60f8      	str	r0, [r7, #12]
 800447e:	60b9      	str	r1, [r7, #8]
 8004480:	603b      	str	r3, [r7, #0]
 8004482:	4613      	mov	r3, r2
 8004484:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004486:	f7fd fd33 	bl	8001ef0 <HAL_GetTick>
 800448a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800448c:	88fb      	ldrh	r3, [r7, #6]
 800448e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b01      	cmp	r3, #1
 800449a:	d001      	beq.n	80044a0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800449c:	2302      	movs	r3, #2
 800449e:	e12a      	b.n	80046f6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d002      	beq.n	80044ac <HAL_SPI_Transmit+0x36>
 80044a6:	88fb      	ldrh	r3, [r7, #6]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d101      	bne.n	80044b0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e122      	b.n	80046f6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d101      	bne.n	80044be <HAL_SPI_Transmit+0x48>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e11b      	b.n	80046f6 <HAL_SPI_Transmit+0x280>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2203      	movs	r2, #3
 80044ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	68ba      	ldr	r2, [r7, #8]
 80044d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	88fa      	ldrh	r2, [r7, #6]
 80044de:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	88fa      	ldrh	r2, [r7, #6]
 80044e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800450c:	d10f      	bne.n	800452e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800451c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800452c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004538:	2b40      	cmp	r3, #64	@ 0x40
 800453a:	d007      	beq.n	800454c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800454a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004554:	d152      	bne.n	80045fc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <HAL_SPI_Transmit+0xee>
 800455e:	8b7b      	ldrh	r3, [r7, #26]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d145      	bne.n	80045f0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004568:	881a      	ldrh	r2, [r3, #0]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004574:	1c9a      	adds	r2, r3, #2
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800457e:	b29b      	uxth	r3, r3
 8004580:	3b01      	subs	r3, #1
 8004582:	b29a      	uxth	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004588:	e032      	b.n	80045f0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b02      	cmp	r3, #2
 8004596:	d112      	bne.n	80045be <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459c:	881a      	ldrh	r2, [r3, #0]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a8:	1c9a      	adds	r2, r3, #2
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	3b01      	subs	r3, #1
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	86da      	strh	r2, [r3, #54]	@ 0x36
 80045bc:	e018      	b.n	80045f0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045be:	f7fd fc97 	bl	8001ef0 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d803      	bhi.n	80045d6 <HAL_SPI_Transmit+0x160>
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045d4:	d102      	bne.n	80045dc <HAL_SPI_Transmit+0x166>
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d109      	bne.n	80045f0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e082      	b.n	80046f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1c7      	bne.n	800458a <HAL_SPI_Transmit+0x114>
 80045fa:	e053      	b.n	80046a4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d002      	beq.n	800460a <HAL_SPI_Transmit+0x194>
 8004604:	8b7b      	ldrh	r3, [r7, #26]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d147      	bne.n	800469a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	330c      	adds	r3, #12
 8004614:	7812      	ldrb	r2, [r2, #0]
 8004616:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	1c5a      	adds	r2, r3, #1
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004626:	b29b      	uxth	r3, r3
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004630:	e033      	b.n	800469a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b02      	cmp	r3, #2
 800463e:	d113      	bne.n	8004668 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	330c      	adds	r3, #12
 800464a:	7812      	ldrb	r2, [r2, #0]
 800464c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004652:	1c5a      	adds	r2, r3, #1
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800465c:	b29b      	uxth	r3, r3
 800465e:	3b01      	subs	r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004666:	e018      	b.n	800469a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004668:	f7fd fc42 	bl	8001ef0 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	429a      	cmp	r2, r3
 8004676:	d803      	bhi.n	8004680 <HAL_SPI_Transmit+0x20a>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800467e:	d102      	bne.n	8004686 <HAL_SPI_Transmit+0x210>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d109      	bne.n	800469a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e02d      	b.n	80046f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800469e:	b29b      	uxth	r3, r3
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1c6      	bne.n	8004632 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046a4:	69fa      	ldr	r2, [r7, #28]
 80046a6:	6839      	ldr	r1, [r7, #0]
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f000 f9cf 	bl	8004a4c <SPI_EndRxTxTransaction>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10a      	bne.n	80046d8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046c2:	2300      	movs	r3, #0
 80046c4:	617b      	str	r3, [r7, #20]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	617b      	str	r3, [r7, #20]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	617b      	str	r3, [r7, #20]
 80046d6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e000      	b.n	80046f6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80046f4:	2300      	movs	r3, #0
  }
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3720      	adds	r7, #32
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	099b      	lsrs	r3, r3, #6
 800471c:	f003 0301 	and.w	r3, r3, #1
 8004720:	2b00      	cmp	r3, #0
 8004722:	d10f      	bne.n	8004744 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00a      	beq.n	8004744 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	099b      	lsrs	r3, r3, #6
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d004      	beq.n	8004744 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	4798      	blx	r3
    return;
 8004742:	e0d7      	b.n	80048f4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	085b      	lsrs	r3, r3, #1
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <HAL_SPI_IRQHandler+0x66>
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	09db      	lsrs	r3, r3, #7
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d004      	beq.n	8004766 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	4798      	blx	r3
    return;
 8004764:	e0c6      	b.n	80048f4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	095b      	lsrs	r3, r3, #5
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10c      	bne.n	800478c <HAL_SPI_IRQHandler+0x8c>
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	099b      	lsrs	r3, r3, #6
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	0a1b      	lsrs	r3, r3, #8
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 80b4 	beq.w	80048f4 <HAL_SPI_IRQHandler+0x1f4>
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 80ad 	beq.w	80048f4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	099b      	lsrs	r3, r3, #6
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d023      	beq.n	80047ee <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d011      	beq.n	80047d6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b6:	f043 0204 	orr.w	r2, r3, #4
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	617b      	str	r3, [r7, #20]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	617b      	str	r3, [r7, #20]
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	e00b      	b.n	80047ee <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047d6:	2300      	movs	r3, #0
 80047d8:	613b      	str	r3, [r7, #16]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	613b      	str	r3, [r7, #16]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	693b      	ldr	r3, [r7, #16]
        return;
 80047ec:	e082      	b.n	80048f4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	095b      	lsrs	r3, r3, #5
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d014      	beq.n	8004824 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fe:	f043 0201 	orr.w	r2, r3, #1
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004806:	2300      	movs	r3, #0
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	60fb      	str	r3, [r7, #12]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004820:	601a      	str	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	0a1b      	lsrs	r3, r3, #8
 8004828:	f003 0301 	and.w	r3, r3, #1
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00c      	beq.n	800484a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004834:	f043 0208 	orr.w	r2, r3, #8
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800483c:	2300      	movs	r3, #0
 800483e:	60bb      	str	r3, [r7, #8]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	60bb      	str	r3, [r7, #8]
 8004848:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800484e:	2b00      	cmp	r3, #0
 8004850:	d04f      	beq.n	80048f2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004860:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d104      	bne.n	800487e <HAL_SPI_IRQHandler+0x17e>
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d034      	beq.n	80048e8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0203 	bic.w	r2, r2, #3
 800488c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004892:	2b00      	cmp	r3, #0
 8004894:	d011      	beq.n	80048ba <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800489a:	4a18      	ldr	r2, [pc, #96]	@ (80048fc <HAL_SPI_IRQHandler+0x1fc>)
 800489c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7fd fc65 	bl	8002172 <HAL_DMA_Abort_IT>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d005      	beq.n	80048ba <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d016      	beq.n	80048f0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048c6:	4a0d      	ldr	r2, [pc, #52]	@ (80048fc <HAL_SPI_IRQHandler+0x1fc>)
 80048c8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7fd fc4f 	bl	8002172 <HAL_DMA_Abort_IT>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00a      	beq.n	80048f0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80048e6:	e003      	b.n	80048f0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f809 	bl	8004900 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80048ee:	e000      	b.n	80048f2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80048f0:	bf00      	nop
    return;
 80048f2:	bf00      	nop
  }
}
 80048f4:	3720      	adds	r7, #32
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	08004915 	.word	0x08004915

08004900 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004920:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f7ff ffe6 	bl	8004900 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004934:	bf00      	nop
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b088      	sub	sp, #32
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	603b      	str	r3, [r7, #0]
 8004948:	4613      	mov	r3, r2
 800494a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800494c:	f7fd fad0 	bl	8001ef0 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004954:	1a9b      	subs	r3, r3, r2
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	4413      	add	r3, r2
 800495a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800495c:	f7fd fac8 	bl	8001ef0 <HAL_GetTick>
 8004960:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004962:	4b39      	ldr	r3, [pc, #228]	@ (8004a48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	015b      	lsls	r3, r3, #5
 8004968:	0d1b      	lsrs	r3, r3, #20
 800496a:	69fa      	ldr	r2, [r7, #28]
 800496c:	fb02 f303 	mul.w	r3, r2, r3
 8004970:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004972:	e055      	b.n	8004a20 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800497a:	d051      	beq.n	8004a20 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800497c:	f7fd fab8 	bl	8001ef0 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	69fa      	ldr	r2, [r7, #28]
 8004988:	429a      	cmp	r2, r3
 800498a:	d902      	bls.n	8004992 <SPI_WaitFlagStateUntilTimeout+0x56>
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d13d      	bne.n	8004a0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685a      	ldr	r2, [r3, #4]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80049a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049aa:	d111      	bne.n	80049d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049b4:	d004      	beq.n	80049c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049be:	d107      	bne.n	80049d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049d8:	d10f      	bne.n	80049fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049e8:	601a      	str	r2, [r3, #0]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e018      	b.n	8004a40 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d102      	bne.n	8004a1a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	61fb      	str	r3, [r7, #28]
 8004a18:	e002      	b.n	8004a20 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	bf0c      	ite	eq
 8004a30:	2301      	moveq	r3, #1
 8004a32:	2300      	movne	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	79fb      	ldrb	r3, [r7, #7]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d19a      	bne.n	8004974 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3720      	adds	r7, #32
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	20000000 	.word	0x20000000

08004a4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b088      	sub	sp, #32
 8004a50:	af02      	add	r7, sp, #8
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	2102      	movs	r1, #2
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	f7ff ff6a 	bl	800493c <SPI_WaitFlagStateUntilTimeout>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d007      	beq.n	8004a7e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a72:	f043 0220 	orr.w	r2, r3, #32
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e032      	b.n	8004ae4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004aec <SPI_EndRxTxTransaction+0xa0>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a1b      	ldr	r2, [pc, #108]	@ (8004af0 <SPI_EndRxTxTransaction+0xa4>)
 8004a84:	fba2 2303 	umull	r2, r3, r2, r3
 8004a88:	0d5b      	lsrs	r3, r3, #21
 8004a8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a8e:	fb02 f303 	mul.w	r3, r2, r3
 8004a92:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a9c:	d112      	bne.n	8004ac4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	2180      	movs	r1, #128	@ 0x80
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f7ff ff47 	bl	800493c <SPI_WaitFlagStateUntilTimeout>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d016      	beq.n	8004ae2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab8:	f043 0220 	orr.w	r2, r3, #32
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e00f      	b.n	8004ae4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00a      	beq.n	8004ae0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	3b01      	subs	r3, #1
 8004ace:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ada:	2b80      	cmp	r3, #128	@ 0x80
 8004adc:	d0f2      	beq.n	8004ac4 <SPI_EndRxTxTransaction+0x78>
 8004ade:	e000      	b.n	8004ae2 <SPI_EndRxTxTransaction+0x96>
        break;
 8004ae0:	bf00      	nop
  }

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3718      	adds	r7, #24
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	20000000 	.word	0x20000000
 8004af0:	165e9f81 	.word	0x165e9f81

08004af4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e042      	b.n	8004b8c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d106      	bne.n	8004b20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7fc f81a 	bl	8000b54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2224      	movs	r2, #36	@ 0x24
 8004b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68da      	ldr	r2, [r3, #12]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f82b 	bl	8004b94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	691a      	ldr	r2, [r3, #16]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	695a      	ldr	r2, [r3, #20]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68da      	ldr	r2, [r3, #12]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2220      	movs	r2, #32
 8004b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3708      	adds	r7, #8
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b98:	b0c0      	sub	sp, #256	@ 0x100
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb0:	68d9      	ldr	r1, [r3, #12]
 8004bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	ea40 0301 	orr.w	r3, r0, r1
 8004bbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	431a      	orrs	r2, r3
 8004bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004bec:	f021 010c 	bic.w	r1, r1, #12
 8004bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004bfa:	430b      	orrs	r3, r1
 8004bfc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c0e:	6999      	ldr	r1, [r3, #24]
 8004c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	ea40 0301 	orr.w	r3, r0, r1
 8004c1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	4b8f      	ldr	r3, [pc, #572]	@ (8004e60 <UART_SetConfig+0x2cc>)
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d005      	beq.n	8004c34 <UART_SetConfig+0xa0>
 8004c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	4b8d      	ldr	r3, [pc, #564]	@ (8004e64 <UART_SetConfig+0x2d0>)
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d104      	bne.n	8004c3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c34:	f7fe feb4 	bl	80039a0 <HAL_RCC_GetPCLK2Freq>
 8004c38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004c3c:	e003      	b.n	8004c46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c3e:	f7fe fe9b 	bl	8003978 <HAL_RCC_GetPCLK1Freq>
 8004c42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c4a:	69db      	ldr	r3, [r3, #28]
 8004c4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c50:	f040 810c 	bne.w	8004e6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004c5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004c62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004c66:	4622      	mov	r2, r4
 8004c68:	462b      	mov	r3, r5
 8004c6a:	1891      	adds	r1, r2, r2
 8004c6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004c6e:	415b      	adcs	r3, r3
 8004c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c76:	4621      	mov	r1, r4
 8004c78:	eb12 0801 	adds.w	r8, r2, r1
 8004c7c:	4629      	mov	r1, r5
 8004c7e:	eb43 0901 	adc.w	r9, r3, r1
 8004c82:	f04f 0200 	mov.w	r2, #0
 8004c86:	f04f 0300 	mov.w	r3, #0
 8004c8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c96:	4690      	mov	r8, r2
 8004c98:	4699      	mov	r9, r3
 8004c9a:	4623      	mov	r3, r4
 8004c9c:	eb18 0303 	adds.w	r3, r8, r3
 8004ca0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ca4:	462b      	mov	r3, r5
 8004ca6:	eb49 0303 	adc.w	r3, r9, r3
 8004caa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004cba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004cbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	18db      	adds	r3, r3, r3
 8004cc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cc8:	4613      	mov	r3, r2
 8004cca:	eb42 0303 	adc.w	r3, r2, r3
 8004cce:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004cd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004cd8:	f7fb faf2 	bl	80002c0 <__aeabi_uldivmod>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	460b      	mov	r3, r1
 8004ce0:	4b61      	ldr	r3, [pc, #388]	@ (8004e68 <UART_SetConfig+0x2d4>)
 8004ce2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ce6:	095b      	lsrs	r3, r3, #5
 8004ce8:	011c      	lsls	r4, r3, #4
 8004cea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004cf4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004cf8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004cfc:	4642      	mov	r2, r8
 8004cfe:	464b      	mov	r3, r9
 8004d00:	1891      	adds	r1, r2, r2
 8004d02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004d04:	415b      	adcs	r3, r3
 8004d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d0c:	4641      	mov	r1, r8
 8004d0e:	eb12 0a01 	adds.w	sl, r2, r1
 8004d12:	4649      	mov	r1, r9
 8004d14:	eb43 0b01 	adc.w	fp, r3, r1
 8004d18:	f04f 0200 	mov.w	r2, #0
 8004d1c:	f04f 0300 	mov.w	r3, #0
 8004d20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d2c:	4692      	mov	sl, r2
 8004d2e:	469b      	mov	fp, r3
 8004d30:	4643      	mov	r3, r8
 8004d32:	eb1a 0303 	adds.w	r3, sl, r3
 8004d36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d3a:	464b      	mov	r3, r9
 8004d3c:	eb4b 0303 	adc.w	r3, fp, r3
 8004d40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004d54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004d58:	460b      	mov	r3, r1
 8004d5a:	18db      	adds	r3, r3, r3
 8004d5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d5e:	4613      	mov	r3, r2
 8004d60:	eb42 0303 	adc.w	r3, r2, r3
 8004d64:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004d6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004d6e:	f7fb faa7 	bl	80002c0 <__aeabi_uldivmod>
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	4611      	mov	r1, r2
 8004d78:	4b3b      	ldr	r3, [pc, #236]	@ (8004e68 <UART_SetConfig+0x2d4>)
 8004d7a:	fba3 2301 	umull	r2, r3, r3, r1
 8004d7e:	095b      	lsrs	r3, r3, #5
 8004d80:	2264      	movs	r2, #100	@ 0x64
 8004d82:	fb02 f303 	mul.w	r3, r2, r3
 8004d86:	1acb      	subs	r3, r1, r3
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004d8e:	4b36      	ldr	r3, [pc, #216]	@ (8004e68 <UART_SetConfig+0x2d4>)
 8004d90:	fba3 2302 	umull	r2, r3, r3, r2
 8004d94:	095b      	lsrs	r3, r3, #5
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004d9c:	441c      	add	r4, r3
 8004d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004da2:	2200      	movs	r2, #0
 8004da4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004da8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004dac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004db0:	4642      	mov	r2, r8
 8004db2:	464b      	mov	r3, r9
 8004db4:	1891      	adds	r1, r2, r2
 8004db6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004db8:	415b      	adcs	r3, r3
 8004dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004dc0:	4641      	mov	r1, r8
 8004dc2:	1851      	adds	r1, r2, r1
 8004dc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8004dc6:	4649      	mov	r1, r9
 8004dc8:	414b      	adcs	r3, r1
 8004dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dcc:	f04f 0200 	mov.w	r2, #0
 8004dd0:	f04f 0300 	mov.w	r3, #0
 8004dd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004dd8:	4659      	mov	r1, fp
 8004dda:	00cb      	lsls	r3, r1, #3
 8004ddc:	4651      	mov	r1, sl
 8004dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004de2:	4651      	mov	r1, sl
 8004de4:	00ca      	lsls	r2, r1, #3
 8004de6:	4610      	mov	r0, r2
 8004de8:	4619      	mov	r1, r3
 8004dea:	4603      	mov	r3, r0
 8004dec:	4642      	mov	r2, r8
 8004dee:	189b      	adds	r3, r3, r2
 8004df0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004df4:	464b      	mov	r3, r9
 8004df6:	460a      	mov	r2, r1
 8004df8:	eb42 0303 	adc.w	r3, r2, r3
 8004dfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004e10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e14:	460b      	mov	r3, r1
 8004e16:	18db      	adds	r3, r3, r3
 8004e18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	eb42 0303 	adc.w	r3, r2, r3
 8004e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004e2a:	f7fb fa49 	bl	80002c0 <__aeabi_uldivmod>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	460b      	mov	r3, r1
 8004e32:	4b0d      	ldr	r3, [pc, #52]	@ (8004e68 <UART_SetConfig+0x2d4>)
 8004e34:	fba3 1302 	umull	r1, r3, r3, r2
 8004e38:	095b      	lsrs	r3, r3, #5
 8004e3a:	2164      	movs	r1, #100	@ 0x64
 8004e3c:	fb01 f303 	mul.w	r3, r1, r3
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	3332      	adds	r3, #50	@ 0x32
 8004e46:	4a08      	ldr	r2, [pc, #32]	@ (8004e68 <UART_SetConfig+0x2d4>)
 8004e48:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4c:	095b      	lsrs	r3, r3, #5
 8004e4e:	f003 0207 	and.w	r2, r3, #7
 8004e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4422      	add	r2, r4
 8004e5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e5c:	e106      	b.n	800506c <UART_SetConfig+0x4d8>
 8004e5e:	bf00      	nop
 8004e60:	40011000 	.word	0x40011000
 8004e64:	40011400 	.word	0x40011400
 8004e68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e70:	2200      	movs	r2, #0
 8004e72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004e7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004e7e:	4642      	mov	r2, r8
 8004e80:	464b      	mov	r3, r9
 8004e82:	1891      	adds	r1, r2, r2
 8004e84:	6239      	str	r1, [r7, #32]
 8004e86:	415b      	adcs	r3, r3
 8004e88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e8e:	4641      	mov	r1, r8
 8004e90:	1854      	adds	r4, r2, r1
 8004e92:	4649      	mov	r1, r9
 8004e94:	eb43 0501 	adc.w	r5, r3, r1
 8004e98:	f04f 0200 	mov.w	r2, #0
 8004e9c:	f04f 0300 	mov.w	r3, #0
 8004ea0:	00eb      	lsls	r3, r5, #3
 8004ea2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ea6:	00e2      	lsls	r2, r4, #3
 8004ea8:	4614      	mov	r4, r2
 8004eaa:	461d      	mov	r5, r3
 8004eac:	4643      	mov	r3, r8
 8004eae:	18e3      	adds	r3, r4, r3
 8004eb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004eb4:	464b      	mov	r3, r9
 8004eb6:	eb45 0303 	adc.w	r3, r5, r3
 8004eba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004eca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	f04f 0300 	mov.w	r3, #0
 8004ed6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004eda:	4629      	mov	r1, r5
 8004edc:	008b      	lsls	r3, r1, #2
 8004ede:	4621      	mov	r1, r4
 8004ee0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ee4:	4621      	mov	r1, r4
 8004ee6:	008a      	lsls	r2, r1, #2
 8004ee8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004eec:	f7fb f9e8 	bl	80002c0 <__aeabi_uldivmod>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	4b60      	ldr	r3, [pc, #384]	@ (8005078 <UART_SetConfig+0x4e4>)
 8004ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8004efa:	095b      	lsrs	r3, r3, #5
 8004efc:	011c      	lsls	r4, r3, #4
 8004efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f02:	2200      	movs	r2, #0
 8004f04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004f0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004f10:	4642      	mov	r2, r8
 8004f12:	464b      	mov	r3, r9
 8004f14:	1891      	adds	r1, r2, r2
 8004f16:	61b9      	str	r1, [r7, #24]
 8004f18:	415b      	adcs	r3, r3
 8004f1a:	61fb      	str	r3, [r7, #28]
 8004f1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f20:	4641      	mov	r1, r8
 8004f22:	1851      	adds	r1, r2, r1
 8004f24:	6139      	str	r1, [r7, #16]
 8004f26:	4649      	mov	r1, r9
 8004f28:	414b      	adcs	r3, r1
 8004f2a:	617b      	str	r3, [r7, #20]
 8004f2c:	f04f 0200 	mov.w	r2, #0
 8004f30:	f04f 0300 	mov.w	r3, #0
 8004f34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f38:	4659      	mov	r1, fp
 8004f3a:	00cb      	lsls	r3, r1, #3
 8004f3c:	4651      	mov	r1, sl
 8004f3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f42:	4651      	mov	r1, sl
 8004f44:	00ca      	lsls	r2, r1, #3
 8004f46:	4610      	mov	r0, r2
 8004f48:	4619      	mov	r1, r3
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	4642      	mov	r2, r8
 8004f4e:	189b      	adds	r3, r3, r2
 8004f50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004f54:	464b      	mov	r3, r9
 8004f56:	460a      	mov	r2, r1
 8004f58:	eb42 0303 	adc.w	r3, r2, r3
 8004f5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	f04f 0300 	mov.w	r3, #0
 8004f74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004f78:	4649      	mov	r1, r9
 8004f7a:	008b      	lsls	r3, r1, #2
 8004f7c:	4641      	mov	r1, r8
 8004f7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f82:	4641      	mov	r1, r8
 8004f84:	008a      	lsls	r2, r1, #2
 8004f86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004f8a:	f7fb f999 	bl	80002c0 <__aeabi_uldivmod>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	460b      	mov	r3, r1
 8004f92:	4611      	mov	r1, r2
 8004f94:	4b38      	ldr	r3, [pc, #224]	@ (8005078 <UART_SetConfig+0x4e4>)
 8004f96:	fba3 2301 	umull	r2, r3, r3, r1
 8004f9a:	095b      	lsrs	r3, r3, #5
 8004f9c:	2264      	movs	r2, #100	@ 0x64
 8004f9e:	fb02 f303 	mul.w	r3, r2, r3
 8004fa2:	1acb      	subs	r3, r1, r3
 8004fa4:	011b      	lsls	r3, r3, #4
 8004fa6:	3332      	adds	r3, #50	@ 0x32
 8004fa8:	4a33      	ldr	r2, [pc, #204]	@ (8005078 <UART_SetConfig+0x4e4>)
 8004faa:	fba2 2303 	umull	r2, r3, r2, r3
 8004fae:	095b      	lsrs	r3, r3, #5
 8004fb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fb4:	441c      	add	r4, r3
 8004fb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fba:	2200      	movs	r2, #0
 8004fbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8004fbe:	677a      	str	r2, [r7, #116]	@ 0x74
 8004fc0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004fc4:	4642      	mov	r2, r8
 8004fc6:	464b      	mov	r3, r9
 8004fc8:	1891      	adds	r1, r2, r2
 8004fca:	60b9      	str	r1, [r7, #8]
 8004fcc:	415b      	adcs	r3, r3
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fd4:	4641      	mov	r1, r8
 8004fd6:	1851      	adds	r1, r2, r1
 8004fd8:	6039      	str	r1, [r7, #0]
 8004fda:	4649      	mov	r1, r9
 8004fdc:	414b      	adcs	r3, r1
 8004fde:	607b      	str	r3, [r7, #4]
 8004fe0:	f04f 0200 	mov.w	r2, #0
 8004fe4:	f04f 0300 	mov.w	r3, #0
 8004fe8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004fec:	4659      	mov	r1, fp
 8004fee:	00cb      	lsls	r3, r1, #3
 8004ff0:	4651      	mov	r1, sl
 8004ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ff6:	4651      	mov	r1, sl
 8004ff8:	00ca      	lsls	r2, r1, #3
 8004ffa:	4610      	mov	r0, r2
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	4603      	mov	r3, r0
 8005000:	4642      	mov	r2, r8
 8005002:	189b      	adds	r3, r3, r2
 8005004:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005006:	464b      	mov	r3, r9
 8005008:	460a      	mov	r2, r1
 800500a:	eb42 0303 	adc.w	r3, r2, r3
 800500e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	663b      	str	r3, [r7, #96]	@ 0x60
 800501a:	667a      	str	r2, [r7, #100]	@ 0x64
 800501c:	f04f 0200 	mov.w	r2, #0
 8005020:	f04f 0300 	mov.w	r3, #0
 8005024:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005028:	4649      	mov	r1, r9
 800502a:	008b      	lsls	r3, r1, #2
 800502c:	4641      	mov	r1, r8
 800502e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005032:	4641      	mov	r1, r8
 8005034:	008a      	lsls	r2, r1, #2
 8005036:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800503a:	f7fb f941 	bl	80002c0 <__aeabi_uldivmod>
 800503e:	4602      	mov	r2, r0
 8005040:	460b      	mov	r3, r1
 8005042:	4b0d      	ldr	r3, [pc, #52]	@ (8005078 <UART_SetConfig+0x4e4>)
 8005044:	fba3 1302 	umull	r1, r3, r3, r2
 8005048:	095b      	lsrs	r3, r3, #5
 800504a:	2164      	movs	r1, #100	@ 0x64
 800504c:	fb01 f303 	mul.w	r3, r1, r3
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	3332      	adds	r3, #50	@ 0x32
 8005056:	4a08      	ldr	r2, [pc, #32]	@ (8005078 <UART_SetConfig+0x4e4>)
 8005058:	fba2 2303 	umull	r2, r3, r2, r3
 800505c:	095b      	lsrs	r3, r3, #5
 800505e:	f003 020f 	and.w	r2, r3, #15
 8005062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4422      	add	r2, r4
 800506a:	609a      	str	r2, [r3, #8]
}
 800506c:	bf00      	nop
 800506e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005072:	46bd      	mov	sp, r7
 8005074:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005078:	51eb851f 	.word	0x51eb851f

0800507c <rand>:
 800507c:	4b16      	ldr	r3, [pc, #88]	@ (80050d8 <rand+0x5c>)
 800507e:	b510      	push	{r4, lr}
 8005080:	681c      	ldr	r4, [r3, #0]
 8005082:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005084:	b9b3      	cbnz	r3, 80050b4 <rand+0x38>
 8005086:	2018      	movs	r0, #24
 8005088:	f000 fa42 	bl	8005510 <malloc>
 800508c:	4602      	mov	r2, r0
 800508e:	6320      	str	r0, [r4, #48]	@ 0x30
 8005090:	b920      	cbnz	r0, 800509c <rand+0x20>
 8005092:	4b12      	ldr	r3, [pc, #72]	@ (80050dc <rand+0x60>)
 8005094:	4812      	ldr	r0, [pc, #72]	@ (80050e0 <rand+0x64>)
 8005096:	2152      	movs	r1, #82	@ 0x52
 8005098:	f000 f9d2 	bl	8005440 <__assert_func>
 800509c:	4911      	ldr	r1, [pc, #68]	@ (80050e4 <rand+0x68>)
 800509e:	4b12      	ldr	r3, [pc, #72]	@ (80050e8 <rand+0x6c>)
 80050a0:	e9c0 1300 	strd	r1, r3, [r0]
 80050a4:	4b11      	ldr	r3, [pc, #68]	@ (80050ec <rand+0x70>)
 80050a6:	6083      	str	r3, [r0, #8]
 80050a8:	230b      	movs	r3, #11
 80050aa:	8183      	strh	r3, [r0, #12]
 80050ac:	2100      	movs	r1, #0
 80050ae:	2001      	movs	r0, #1
 80050b0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80050b4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80050b6:	480e      	ldr	r0, [pc, #56]	@ (80050f0 <rand+0x74>)
 80050b8:	690b      	ldr	r3, [r1, #16]
 80050ba:	694c      	ldr	r4, [r1, #20]
 80050bc:	4a0d      	ldr	r2, [pc, #52]	@ (80050f4 <rand+0x78>)
 80050be:	4358      	muls	r0, r3
 80050c0:	fb02 0004 	mla	r0, r2, r4, r0
 80050c4:	fba3 3202 	umull	r3, r2, r3, r2
 80050c8:	3301      	adds	r3, #1
 80050ca:	eb40 0002 	adc.w	r0, r0, r2
 80050ce:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80050d2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80050d6:	bd10      	pop	{r4, pc}
 80050d8:	200000ac 	.word	0x200000ac
 80050dc:	0800658c 	.word	0x0800658c
 80050e0:	080065a3 	.word	0x080065a3
 80050e4:	abcd330e 	.word	0xabcd330e
 80050e8:	e66d1234 	.word	0xe66d1234
 80050ec:	0005deec 	.word	0x0005deec
 80050f0:	5851f42d 	.word	0x5851f42d
 80050f4:	4c957f2d 	.word	0x4c957f2d

080050f8 <std>:
 80050f8:	2300      	movs	r3, #0
 80050fa:	b510      	push	{r4, lr}
 80050fc:	4604      	mov	r4, r0
 80050fe:	e9c0 3300 	strd	r3, r3, [r0]
 8005102:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005106:	6083      	str	r3, [r0, #8]
 8005108:	8181      	strh	r1, [r0, #12]
 800510a:	6643      	str	r3, [r0, #100]	@ 0x64
 800510c:	81c2      	strh	r2, [r0, #14]
 800510e:	6183      	str	r3, [r0, #24]
 8005110:	4619      	mov	r1, r3
 8005112:	2208      	movs	r2, #8
 8005114:	305c      	adds	r0, #92	@ 0x5c
 8005116:	f000 f916 	bl	8005346 <memset>
 800511a:	4b0d      	ldr	r3, [pc, #52]	@ (8005150 <std+0x58>)
 800511c:	6263      	str	r3, [r4, #36]	@ 0x24
 800511e:	4b0d      	ldr	r3, [pc, #52]	@ (8005154 <std+0x5c>)
 8005120:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005122:	4b0d      	ldr	r3, [pc, #52]	@ (8005158 <std+0x60>)
 8005124:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005126:	4b0d      	ldr	r3, [pc, #52]	@ (800515c <std+0x64>)
 8005128:	6323      	str	r3, [r4, #48]	@ 0x30
 800512a:	4b0d      	ldr	r3, [pc, #52]	@ (8005160 <std+0x68>)
 800512c:	6224      	str	r4, [r4, #32]
 800512e:	429c      	cmp	r4, r3
 8005130:	d006      	beq.n	8005140 <std+0x48>
 8005132:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005136:	4294      	cmp	r4, r2
 8005138:	d002      	beq.n	8005140 <std+0x48>
 800513a:	33d0      	adds	r3, #208	@ 0xd0
 800513c:	429c      	cmp	r4, r3
 800513e:	d105      	bne.n	800514c <std+0x54>
 8005140:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005148:	f000 b976 	b.w	8005438 <__retarget_lock_init_recursive>
 800514c:	bd10      	pop	{r4, pc}
 800514e:	bf00      	nop
 8005150:	080052c1 	.word	0x080052c1
 8005154:	080052e3 	.word	0x080052e3
 8005158:	0800531b 	.word	0x0800531b
 800515c:	0800533f 	.word	0x0800533f
 8005160:	200002e0 	.word	0x200002e0

08005164 <stdio_exit_handler>:
 8005164:	4a02      	ldr	r2, [pc, #8]	@ (8005170 <stdio_exit_handler+0xc>)
 8005166:	4903      	ldr	r1, [pc, #12]	@ (8005174 <stdio_exit_handler+0x10>)
 8005168:	4803      	ldr	r0, [pc, #12]	@ (8005178 <stdio_exit_handler+0x14>)
 800516a:	f000 b869 	b.w	8005240 <_fwalk_sglue>
 800516e:	bf00      	nop
 8005170:	200000a0 	.word	0x200000a0
 8005174:	08005d4d 	.word	0x08005d4d
 8005178:	200000b0 	.word	0x200000b0

0800517c <cleanup_stdio>:
 800517c:	6841      	ldr	r1, [r0, #4]
 800517e:	4b0c      	ldr	r3, [pc, #48]	@ (80051b0 <cleanup_stdio+0x34>)
 8005180:	4299      	cmp	r1, r3
 8005182:	b510      	push	{r4, lr}
 8005184:	4604      	mov	r4, r0
 8005186:	d001      	beq.n	800518c <cleanup_stdio+0x10>
 8005188:	f000 fde0 	bl	8005d4c <_fflush_r>
 800518c:	68a1      	ldr	r1, [r4, #8]
 800518e:	4b09      	ldr	r3, [pc, #36]	@ (80051b4 <cleanup_stdio+0x38>)
 8005190:	4299      	cmp	r1, r3
 8005192:	d002      	beq.n	800519a <cleanup_stdio+0x1e>
 8005194:	4620      	mov	r0, r4
 8005196:	f000 fdd9 	bl	8005d4c <_fflush_r>
 800519a:	68e1      	ldr	r1, [r4, #12]
 800519c:	4b06      	ldr	r3, [pc, #24]	@ (80051b8 <cleanup_stdio+0x3c>)
 800519e:	4299      	cmp	r1, r3
 80051a0:	d004      	beq.n	80051ac <cleanup_stdio+0x30>
 80051a2:	4620      	mov	r0, r4
 80051a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051a8:	f000 bdd0 	b.w	8005d4c <_fflush_r>
 80051ac:	bd10      	pop	{r4, pc}
 80051ae:	bf00      	nop
 80051b0:	200002e0 	.word	0x200002e0
 80051b4:	20000348 	.word	0x20000348
 80051b8:	200003b0 	.word	0x200003b0

080051bc <global_stdio_init.part.0>:
 80051bc:	b510      	push	{r4, lr}
 80051be:	4b0b      	ldr	r3, [pc, #44]	@ (80051ec <global_stdio_init.part.0+0x30>)
 80051c0:	4c0b      	ldr	r4, [pc, #44]	@ (80051f0 <global_stdio_init.part.0+0x34>)
 80051c2:	4a0c      	ldr	r2, [pc, #48]	@ (80051f4 <global_stdio_init.part.0+0x38>)
 80051c4:	601a      	str	r2, [r3, #0]
 80051c6:	4620      	mov	r0, r4
 80051c8:	2200      	movs	r2, #0
 80051ca:	2104      	movs	r1, #4
 80051cc:	f7ff ff94 	bl	80050f8 <std>
 80051d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80051d4:	2201      	movs	r2, #1
 80051d6:	2109      	movs	r1, #9
 80051d8:	f7ff ff8e 	bl	80050f8 <std>
 80051dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80051e0:	2202      	movs	r2, #2
 80051e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051e6:	2112      	movs	r1, #18
 80051e8:	f7ff bf86 	b.w	80050f8 <std>
 80051ec:	20000418 	.word	0x20000418
 80051f0:	200002e0 	.word	0x200002e0
 80051f4:	08005165 	.word	0x08005165

080051f8 <__sfp_lock_acquire>:
 80051f8:	4801      	ldr	r0, [pc, #4]	@ (8005200 <__sfp_lock_acquire+0x8>)
 80051fa:	f000 b91e 	b.w	800543a <__retarget_lock_acquire_recursive>
 80051fe:	bf00      	nop
 8005200:	20000421 	.word	0x20000421

08005204 <__sfp_lock_release>:
 8005204:	4801      	ldr	r0, [pc, #4]	@ (800520c <__sfp_lock_release+0x8>)
 8005206:	f000 b919 	b.w	800543c <__retarget_lock_release_recursive>
 800520a:	bf00      	nop
 800520c:	20000421 	.word	0x20000421

08005210 <__sinit>:
 8005210:	b510      	push	{r4, lr}
 8005212:	4604      	mov	r4, r0
 8005214:	f7ff fff0 	bl	80051f8 <__sfp_lock_acquire>
 8005218:	6a23      	ldr	r3, [r4, #32]
 800521a:	b11b      	cbz	r3, 8005224 <__sinit+0x14>
 800521c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005220:	f7ff bff0 	b.w	8005204 <__sfp_lock_release>
 8005224:	4b04      	ldr	r3, [pc, #16]	@ (8005238 <__sinit+0x28>)
 8005226:	6223      	str	r3, [r4, #32]
 8005228:	4b04      	ldr	r3, [pc, #16]	@ (800523c <__sinit+0x2c>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1f5      	bne.n	800521c <__sinit+0xc>
 8005230:	f7ff ffc4 	bl	80051bc <global_stdio_init.part.0>
 8005234:	e7f2      	b.n	800521c <__sinit+0xc>
 8005236:	bf00      	nop
 8005238:	0800517d 	.word	0x0800517d
 800523c:	20000418 	.word	0x20000418

08005240 <_fwalk_sglue>:
 8005240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005244:	4607      	mov	r7, r0
 8005246:	4688      	mov	r8, r1
 8005248:	4614      	mov	r4, r2
 800524a:	2600      	movs	r6, #0
 800524c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005250:	f1b9 0901 	subs.w	r9, r9, #1
 8005254:	d505      	bpl.n	8005262 <_fwalk_sglue+0x22>
 8005256:	6824      	ldr	r4, [r4, #0]
 8005258:	2c00      	cmp	r4, #0
 800525a:	d1f7      	bne.n	800524c <_fwalk_sglue+0xc>
 800525c:	4630      	mov	r0, r6
 800525e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005262:	89ab      	ldrh	r3, [r5, #12]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d907      	bls.n	8005278 <_fwalk_sglue+0x38>
 8005268:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800526c:	3301      	adds	r3, #1
 800526e:	d003      	beq.n	8005278 <_fwalk_sglue+0x38>
 8005270:	4629      	mov	r1, r5
 8005272:	4638      	mov	r0, r7
 8005274:	47c0      	blx	r8
 8005276:	4306      	orrs	r6, r0
 8005278:	3568      	adds	r5, #104	@ 0x68
 800527a:	e7e9      	b.n	8005250 <_fwalk_sglue+0x10>

0800527c <siprintf>:
 800527c:	b40e      	push	{r1, r2, r3}
 800527e:	b510      	push	{r4, lr}
 8005280:	b09d      	sub	sp, #116	@ 0x74
 8005282:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005284:	9002      	str	r0, [sp, #8]
 8005286:	9006      	str	r0, [sp, #24]
 8005288:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800528c:	480a      	ldr	r0, [pc, #40]	@ (80052b8 <siprintf+0x3c>)
 800528e:	9107      	str	r1, [sp, #28]
 8005290:	9104      	str	r1, [sp, #16]
 8005292:	490a      	ldr	r1, [pc, #40]	@ (80052bc <siprintf+0x40>)
 8005294:	f853 2b04 	ldr.w	r2, [r3], #4
 8005298:	9105      	str	r1, [sp, #20]
 800529a:	2400      	movs	r4, #0
 800529c:	a902      	add	r1, sp, #8
 800529e:	6800      	ldr	r0, [r0, #0]
 80052a0:	9301      	str	r3, [sp, #4]
 80052a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80052a4:	f000 fa46 	bl	8005734 <_svfiprintf_r>
 80052a8:	9b02      	ldr	r3, [sp, #8]
 80052aa:	701c      	strb	r4, [r3, #0]
 80052ac:	b01d      	add	sp, #116	@ 0x74
 80052ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b2:	b003      	add	sp, #12
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	200000ac 	.word	0x200000ac
 80052bc:	ffff0208 	.word	0xffff0208

080052c0 <__sread>:
 80052c0:	b510      	push	{r4, lr}
 80052c2:	460c      	mov	r4, r1
 80052c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c8:	f000 f868 	bl	800539c <_read_r>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	bfab      	itete	ge
 80052d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80052d2:	89a3      	ldrhlt	r3, [r4, #12]
 80052d4:	181b      	addge	r3, r3, r0
 80052d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80052da:	bfac      	ite	ge
 80052dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80052de:	81a3      	strhlt	r3, [r4, #12]
 80052e0:	bd10      	pop	{r4, pc}

080052e2 <__swrite>:
 80052e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e6:	461f      	mov	r7, r3
 80052e8:	898b      	ldrh	r3, [r1, #12]
 80052ea:	05db      	lsls	r3, r3, #23
 80052ec:	4605      	mov	r5, r0
 80052ee:	460c      	mov	r4, r1
 80052f0:	4616      	mov	r6, r2
 80052f2:	d505      	bpl.n	8005300 <__swrite+0x1e>
 80052f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052f8:	2302      	movs	r3, #2
 80052fa:	2200      	movs	r2, #0
 80052fc:	f000 f83c 	bl	8005378 <_lseek_r>
 8005300:	89a3      	ldrh	r3, [r4, #12]
 8005302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005306:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800530a:	81a3      	strh	r3, [r4, #12]
 800530c:	4632      	mov	r2, r6
 800530e:	463b      	mov	r3, r7
 8005310:	4628      	mov	r0, r5
 8005312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005316:	f000 b853 	b.w	80053c0 <_write_r>

0800531a <__sseek>:
 800531a:	b510      	push	{r4, lr}
 800531c:	460c      	mov	r4, r1
 800531e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005322:	f000 f829 	bl	8005378 <_lseek_r>
 8005326:	1c43      	adds	r3, r0, #1
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	bf15      	itete	ne
 800532c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800532e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005332:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005336:	81a3      	strheq	r3, [r4, #12]
 8005338:	bf18      	it	ne
 800533a:	81a3      	strhne	r3, [r4, #12]
 800533c:	bd10      	pop	{r4, pc}

0800533e <__sclose>:
 800533e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005342:	f000 b809 	b.w	8005358 <_close_r>

08005346 <memset>:
 8005346:	4402      	add	r2, r0
 8005348:	4603      	mov	r3, r0
 800534a:	4293      	cmp	r3, r2
 800534c:	d100      	bne.n	8005350 <memset+0xa>
 800534e:	4770      	bx	lr
 8005350:	f803 1b01 	strb.w	r1, [r3], #1
 8005354:	e7f9      	b.n	800534a <memset+0x4>
	...

08005358 <_close_r>:
 8005358:	b538      	push	{r3, r4, r5, lr}
 800535a:	4d06      	ldr	r5, [pc, #24]	@ (8005374 <_close_r+0x1c>)
 800535c:	2300      	movs	r3, #0
 800535e:	4604      	mov	r4, r0
 8005360:	4608      	mov	r0, r1
 8005362:	602b      	str	r3, [r5, #0]
 8005364:	f7fb fcd4 	bl	8000d10 <_close>
 8005368:	1c43      	adds	r3, r0, #1
 800536a:	d102      	bne.n	8005372 <_close_r+0x1a>
 800536c:	682b      	ldr	r3, [r5, #0]
 800536e:	b103      	cbz	r3, 8005372 <_close_r+0x1a>
 8005370:	6023      	str	r3, [r4, #0]
 8005372:	bd38      	pop	{r3, r4, r5, pc}
 8005374:	2000041c 	.word	0x2000041c

08005378 <_lseek_r>:
 8005378:	b538      	push	{r3, r4, r5, lr}
 800537a:	4d07      	ldr	r5, [pc, #28]	@ (8005398 <_lseek_r+0x20>)
 800537c:	4604      	mov	r4, r0
 800537e:	4608      	mov	r0, r1
 8005380:	4611      	mov	r1, r2
 8005382:	2200      	movs	r2, #0
 8005384:	602a      	str	r2, [r5, #0]
 8005386:	461a      	mov	r2, r3
 8005388:	f7fb fce9 	bl	8000d5e <_lseek>
 800538c:	1c43      	adds	r3, r0, #1
 800538e:	d102      	bne.n	8005396 <_lseek_r+0x1e>
 8005390:	682b      	ldr	r3, [r5, #0]
 8005392:	b103      	cbz	r3, 8005396 <_lseek_r+0x1e>
 8005394:	6023      	str	r3, [r4, #0]
 8005396:	bd38      	pop	{r3, r4, r5, pc}
 8005398:	2000041c 	.word	0x2000041c

0800539c <_read_r>:
 800539c:	b538      	push	{r3, r4, r5, lr}
 800539e:	4d07      	ldr	r5, [pc, #28]	@ (80053bc <_read_r+0x20>)
 80053a0:	4604      	mov	r4, r0
 80053a2:	4608      	mov	r0, r1
 80053a4:	4611      	mov	r1, r2
 80053a6:	2200      	movs	r2, #0
 80053a8:	602a      	str	r2, [r5, #0]
 80053aa:	461a      	mov	r2, r3
 80053ac:	f7fb fc77 	bl	8000c9e <_read>
 80053b0:	1c43      	adds	r3, r0, #1
 80053b2:	d102      	bne.n	80053ba <_read_r+0x1e>
 80053b4:	682b      	ldr	r3, [r5, #0]
 80053b6:	b103      	cbz	r3, 80053ba <_read_r+0x1e>
 80053b8:	6023      	str	r3, [r4, #0]
 80053ba:	bd38      	pop	{r3, r4, r5, pc}
 80053bc:	2000041c 	.word	0x2000041c

080053c0 <_write_r>:
 80053c0:	b538      	push	{r3, r4, r5, lr}
 80053c2:	4d07      	ldr	r5, [pc, #28]	@ (80053e0 <_write_r+0x20>)
 80053c4:	4604      	mov	r4, r0
 80053c6:	4608      	mov	r0, r1
 80053c8:	4611      	mov	r1, r2
 80053ca:	2200      	movs	r2, #0
 80053cc:	602a      	str	r2, [r5, #0]
 80053ce:	461a      	mov	r2, r3
 80053d0:	f7fb fc82 	bl	8000cd8 <_write>
 80053d4:	1c43      	adds	r3, r0, #1
 80053d6:	d102      	bne.n	80053de <_write_r+0x1e>
 80053d8:	682b      	ldr	r3, [r5, #0]
 80053da:	b103      	cbz	r3, 80053de <_write_r+0x1e>
 80053dc:	6023      	str	r3, [r4, #0]
 80053de:	bd38      	pop	{r3, r4, r5, pc}
 80053e0:	2000041c 	.word	0x2000041c

080053e4 <__errno>:
 80053e4:	4b01      	ldr	r3, [pc, #4]	@ (80053ec <__errno+0x8>)
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	200000ac 	.word	0x200000ac

080053f0 <__libc_init_array>:
 80053f0:	b570      	push	{r4, r5, r6, lr}
 80053f2:	4d0d      	ldr	r5, [pc, #52]	@ (8005428 <__libc_init_array+0x38>)
 80053f4:	4c0d      	ldr	r4, [pc, #52]	@ (800542c <__libc_init_array+0x3c>)
 80053f6:	1b64      	subs	r4, r4, r5
 80053f8:	10a4      	asrs	r4, r4, #2
 80053fa:	2600      	movs	r6, #0
 80053fc:	42a6      	cmp	r6, r4
 80053fe:	d109      	bne.n	8005414 <__libc_init_array+0x24>
 8005400:	4d0b      	ldr	r5, [pc, #44]	@ (8005430 <__libc_init_array+0x40>)
 8005402:	4c0c      	ldr	r4, [pc, #48]	@ (8005434 <__libc_init_array+0x44>)
 8005404:	f000 ffee 	bl	80063e4 <_init>
 8005408:	1b64      	subs	r4, r4, r5
 800540a:	10a4      	asrs	r4, r4, #2
 800540c:	2600      	movs	r6, #0
 800540e:	42a6      	cmp	r6, r4
 8005410:	d105      	bne.n	800541e <__libc_init_array+0x2e>
 8005412:	bd70      	pop	{r4, r5, r6, pc}
 8005414:	f855 3b04 	ldr.w	r3, [r5], #4
 8005418:	4798      	blx	r3
 800541a:	3601      	adds	r6, #1
 800541c:	e7ee      	b.n	80053fc <__libc_init_array+0xc>
 800541e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005422:	4798      	blx	r3
 8005424:	3601      	adds	r6, #1
 8005426:	e7f2      	b.n	800540e <__libc_init_array+0x1e>
 8005428:	08006674 	.word	0x08006674
 800542c:	08006674 	.word	0x08006674
 8005430:	08006674 	.word	0x08006674
 8005434:	08006678 	.word	0x08006678

08005438 <__retarget_lock_init_recursive>:
 8005438:	4770      	bx	lr

0800543a <__retarget_lock_acquire_recursive>:
 800543a:	4770      	bx	lr

0800543c <__retarget_lock_release_recursive>:
 800543c:	4770      	bx	lr
	...

08005440 <__assert_func>:
 8005440:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005442:	4614      	mov	r4, r2
 8005444:	461a      	mov	r2, r3
 8005446:	4b09      	ldr	r3, [pc, #36]	@ (800546c <__assert_func+0x2c>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4605      	mov	r5, r0
 800544c:	68d8      	ldr	r0, [r3, #12]
 800544e:	b14c      	cbz	r4, 8005464 <__assert_func+0x24>
 8005450:	4b07      	ldr	r3, [pc, #28]	@ (8005470 <__assert_func+0x30>)
 8005452:	9100      	str	r1, [sp, #0]
 8005454:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005458:	4906      	ldr	r1, [pc, #24]	@ (8005474 <__assert_func+0x34>)
 800545a:	462b      	mov	r3, r5
 800545c:	f000 fc9e 	bl	8005d9c <fiprintf>
 8005460:	f000 fce6 	bl	8005e30 <abort>
 8005464:	4b04      	ldr	r3, [pc, #16]	@ (8005478 <__assert_func+0x38>)
 8005466:	461c      	mov	r4, r3
 8005468:	e7f3      	b.n	8005452 <__assert_func+0x12>
 800546a:	bf00      	nop
 800546c:	200000ac 	.word	0x200000ac
 8005470:	080065fb 	.word	0x080065fb
 8005474:	08006608 	.word	0x08006608
 8005478:	08006636 	.word	0x08006636

0800547c <_free_r>:
 800547c:	b538      	push	{r3, r4, r5, lr}
 800547e:	4605      	mov	r5, r0
 8005480:	2900      	cmp	r1, #0
 8005482:	d041      	beq.n	8005508 <_free_r+0x8c>
 8005484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005488:	1f0c      	subs	r4, r1, #4
 800548a:	2b00      	cmp	r3, #0
 800548c:	bfb8      	it	lt
 800548e:	18e4      	addlt	r4, r4, r3
 8005490:	f000 f8e8 	bl	8005664 <__malloc_lock>
 8005494:	4a1d      	ldr	r2, [pc, #116]	@ (800550c <_free_r+0x90>)
 8005496:	6813      	ldr	r3, [r2, #0]
 8005498:	b933      	cbnz	r3, 80054a8 <_free_r+0x2c>
 800549a:	6063      	str	r3, [r4, #4]
 800549c:	6014      	str	r4, [r2, #0]
 800549e:	4628      	mov	r0, r5
 80054a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054a4:	f000 b8e4 	b.w	8005670 <__malloc_unlock>
 80054a8:	42a3      	cmp	r3, r4
 80054aa:	d908      	bls.n	80054be <_free_r+0x42>
 80054ac:	6820      	ldr	r0, [r4, #0]
 80054ae:	1821      	adds	r1, r4, r0
 80054b0:	428b      	cmp	r3, r1
 80054b2:	bf01      	itttt	eq
 80054b4:	6819      	ldreq	r1, [r3, #0]
 80054b6:	685b      	ldreq	r3, [r3, #4]
 80054b8:	1809      	addeq	r1, r1, r0
 80054ba:	6021      	streq	r1, [r4, #0]
 80054bc:	e7ed      	b.n	800549a <_free_r+0x1e>
 80054be:	461a      	mov	r2, r3
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	b10b      	cbz	r3, 80054c8 <_free_r+0x4c>
 80054c4:	42a3      	cmp	r3, r4
 80054c6:	d9fa      	bls.n	80054be <_free_r+0x42>
 80054c8:	6811      	ldr	r1, [r2, #0]
 80054ca:	1850      	adds	r0, r2, r1
 80054cc:	42a0      	cmp	r0, r4
 80054ce:	d10b      	bne.n	80054e8 <_free_r+0x6c>
 80054d0:	6820      	ldr	r0, [r4, #0]
 80054d2:	4401      	add	r1, r0
 80054d4:	1850      	adds	r0, r2, r1
 80054d6:	4283      	cmp	r3, r0
 80054d8:	6011      	str	r1, [r2, #0]
 80054da:	d1e0      	bne.n	800549e <_free_r+0x22>
 80054dc:	6818      	ldr	r0, [r3, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	6053      	str	r3, [r2, #4]
 80054e2:	4408      	add	r0, r1
 80054e4:	6010      	str	r0, [r2, #0]
 80054e6:	e7da      	b.n	800549e <_free_r+0x22>
 80054e8:	d902      	bls.n	80054f0 <_free_r+0x74>
 80054ea:	230c      	movs	r3, #12
 80054ec:	602b      	str	r3, [r5, #0]
 80054ee:	e7d6      	b.n	800549e <_free_r+0x22>
 80054f0:	6820      	ldr	r0, [r4, #0]
 80054f2:	1821      	adds	r1, r4, r0
 80054f4:	428b      	cmp	r3, r1
 80054f6:	bf04      	itt	eq
 80054f8:	6819      	ldreq	r1, [r3, #0]
 80054fa:	685b      	ldreq	r3, [r3, #4]
 80054fc:	6063      	str	r3, [r4, #4]
 80054fe:	bf04      	itt	eq
 8005500:	1809      	addeq	r1, r1, r0
 8005502:	6021      	streq	r1, [r4, #0]
 8005504:	6054      	str	r4, [r2, #4]
 8005506:	e7ca      	b.n	800549e <_free_r+0x22>
 8005508:	bd38      	pop	{r3, r4, r5, pc}
 800550a:	bf00      	nop
 800550c:	20000428 	.word	0x20000428

08005510 <malloc>:
 8005510:	4b02      	ldr	r3, [pc, #8]	@ (800551c <malloc+0xc>)
 8005512:	4601      	mov	r1, r0
 8005514:	6818      	ldr	r0, [r3, #0]
 8005516:	f000 b825 	b.w	8005564 <_malloc_r>
 800551a:	bf00      	nop
 800551c:	200000ac 	.word	0x200000ac

08005520 <sbrk_aligned>:
 8005520:	b570      	push	{r4, r5, r6, lr}
 8005522:	4e0f      	ldr	r6, [pc, #60]	@ (8005560 <sbrk_aligned+0x40>)
 8005524:	460c      	mov	r4, r1
 8005526:	6831      	ldr	r1, [r6, #0]
 8005528:	4605      	mov	r5, r0
 800552a:	b911      	cbnz	r1, 8005532 <sbrk_aligned+0x12>
 800552c:	f000 fc62 	bl	8005df4 <_sbrk_r>
 8005530:	6030      	str	r0, [r6, #0]
 8005532:	4621      	mov	r1, r4
 8005534:	4628      	mov	r0, r5
 8005536:	f000 fc5d 	bl	8005df4 <_sbrk_r>
 800553a:	1c43      	adds	r3, r0, #1
 800553c:	d103      	bne.n	8005546 <sbrk_aligned+0x26>
 800553e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005542:	4620      	mov	r0, r4
 8005544:	bd70      	pop	{r4, r5, r6, pc}
 8005546:	1cc4      	adds	r4, r0, #3
 8005548:	f024 0403 	bic.w	r4, r4, #3
 800554c:	42a0      	cmp	r0, r4
 800554e:	d0f8      	beq.n	8005542 <sbrk_aligned+0x22>
 8005550:	1a21      	subs	r1, r4, r0
 8005552:	4628      	mov	r0, r5
 8005554:	f000 fc4e 	bl	8005df4 <_sbrk_r>
 8005558:	3001      	adds	r0, #1
 800555a:	d1f2      	bne.n	8005542 <sbrk_aligned+0x22>
 800555c:	e7ef      	b.n	800553e <sbrk_aligned+0x1e>
 800555e:	bf00      	nop
 8005560:	20000424 	.word	0x20000424

08005564 <_malloc_r>:
 8005564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005568:	1ccd      	adds	r5, r1, #3
 800556a:	f025 0503 	bic.w	r5, r5, #3
 800556e:	3508      	adds	r5, #8
 8005570:	2d0c      	cmp	r5, #12
 8005572:	bf38      	it	cc
 8005574:	250c      	movcc	r5, #12
 8005576:	2d00      	cmp	r5, #0
 8005578:	4606      	mov	r6, r0
 800557a:	db01      	blt.n	8005580 <_malloc_r+0x1c>
 800557c:	42a9      	cmp	r1, r5
 800557e:	d904      	bls.n	800558a <_malloc_r+0x26>
 8005580:	230c      	movs	r3, #12
 8005582:	6033      	str	r3, [r6, #0]
 8005584:	2000      	movs	r0, #0
 8005586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800558a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005660 <_malloc_r+0xfc>
 800558e:	f000 f869 	bl	8005664 <__malloc_lock>
 8005592:	f8d8 3000 	ldr.w	r3, [r8]
 8005596:	461c      	mov	r4, r3
 8005598:	bb44      	cbnz	r4, 80055ec <_malloc_r+0x88>
 800559a:	4629      	mov	r1, r5
 800559c:	4630      	mov	r0, r6
 800559e:	f7ff ffbf 	bl	8005520 <sbrk_aligned>
 80055a2:	1c43      	adds	r3, r0, #1
 80055a4:	4604      	mov	r4, r0
 80055a6:	d158      	bne.n	800565a <_malloc_r+0xf6>
 80055a8:	f8d8 4000 	ldr.w	r4, [r8]
 80055ac:	4627      	mov	r7, r4
 80055ae:	2f00      	cmp	r7, #0
 80055b0:	d143      	bne.n	800563a <_malloc_r+0xd6>
 80055b2:	2c00      	cmp	r4, #0
 80055b4:	d04b      	beq.n	800564e <_malloc_r+0xea>
 80055b6:	6823      	ldr	r3, [r4, #0]
 80055b8:	4639      	mov	r1, r7
 80055ba:	4630      	mov	r0, r6
 80055bc:	eb04 0903 	add.w	r9, r4, r3
 80055c0:	f000 fc18 	bl	8005df4 <_sbrk_r>
 80055c4:	4581      	cmp	r9, r0
 80055c6:	d142      	bne.n	800564e <_malloc_r+0xea>
 80055c8:	6821      	ldr	r1, [r4, #0]
 80055ca:	1a6d      	subs	r5, r5, r1
 80055cc:	4629      	mov	r1, r5
 80055ce:	4630      	mov	r0, r6
 80055d0:	f7ff ffa6 	bl	8005520 <sbrk_aligned>
 80055d4:	3001      	adds	r0, #1
 80055d6:	d03a      	beq.n	800564e <_malloc_r+0xea>
 80055d8:	6823      	ldr	r3, [r4, #0]
 80055da:	442b      	add	r3, r5
 80055dc:	6023      	str	r3, [r4, #0]
 80055de:	f8d8 3000 	ldr.w	r3, [r8]
 80055e2:	685a      	ldr	r2, [r3, #4]
 80055e4:	bb62      	cbnz	r2, 8005640 <_malloc_r+0xdc>
 80055e6:	f8c8 7000 	str.w	r7, [r8]
 80055ea:	e00f      	b.n	800560c <_malloc_r+0xa8>
 80055ec:	6822      	ldr	r2, [r4, #0]
 80055ee:	1b52      	subs	r2, r2, r5
 80055f0:	d420      	bmi.n	8005634 <_malloc_r+0xd0>
 80055f2:	2a0b      	cmp	r2, #11
 80055f4:	d917      	bls.n	8005626 <_malloc_r+0xc2>
 80055f6:	1961      	adds	r1, r4, r5
 80055f8:	42a3      	cmp	r3, r4
 80055fa:	6025      	str	r5, [r4, #0]
 80055fc:	bf18      	it	ne
 80055fe:	6059      	strne	r1, [r3, #4]
 8005600:	6863      	ldr	r3, [r4, #4]
 8005602:	bf08      	it	eq
 8005604:	f8c8 1000 	streq.w	r1, [r8]
 8005608:	5162      	str	r2, [r4, r5]
 800560a:	604b      	str	r3, [r1, #4]
 800560c:	4630      	mov	r0, r6
 800560e:	f000 f82f 	bl	8005670 <__malloc_unlock>
 8005612:	f104 000b 	add.w	r0, r4, #11
 8005616:	1d23      	adds	r3, r4, #4
 8005618:	f020 0007 	bic.w	r0, r0, #7
 800561c:	1ac2      	subs	r2, r0, r3
 800561e:	bf1c      	itt	ne
 8005620:	1a1b      	subne	r3, r3, r0
 8005622:	50a3      	strne	r3, [r4, r2]
 8005624:	e7af      	b.n	8005586 <_malloc_r+0x22>
 8005626:	6862      	ldr	r2, [r4, #4]
 8005628:	42a3      	cmp	r3, r4
 800562a:	bf0c      	ite	eq
 800562c:	f8c8 2000 	streq.w	r2, [r8]
 8005630:	605a      	strne	r2, [r3, #4]
 8005632:	e7eb      	b.n	800560c <_malloc_r+0xa8>
 8005634:	4623      	mov	r3, r4
 8005636:	6864      	ldr	r4, [r4, #4]
 8005638:	e7ae      	b.n	8005598 <_malloc_r+0x34>
 800563a:	463c      	mov	r4, r7
 800563c:	687f      	ldr	r7, [r7, #4]
 800563e:	e7b6      	b.n	80055ae <_malloc_r+0x4a>
 8005640:	461a      	mov	r2, r3
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	42a3      	cmp	r3, r4
 8005646:	d1fb      	bne.n	8005640 <_malloc_r+0xdc>
 8005648:	2300      	movs	r3, #0
 800564a:	6053      	str	r3, [r2, #4]
 800564c:	e7de      	b.n	800560c <_malloc_r+0xa8>
 800564e:	230c      	movs	r3, #12
 8005650:	6033      	str	r3, [r6, #0]
 8005652:	4630      	mov	r0, r6
 8005654:	f000 f80c 	bl	8005670 <__malloc_unlock>
 8005658:	e794      	b.n	8005584 <_malloc_r+0x20>
 800565a:	6005      	str	r5, [r0, #0]
 800565c:	e7d6      	b.n	800560c <_malloc_r+0xa8>
 800565e:	bf00      	nop
 8005660:	20000428 	.word	0x20000428

08005664 <__malloc_lock>:
 8005664:	4801      	ldr	r0, [pc, #4]	@ (800566c <__malloc_lock+0x8>)
 8005666:	f7ff bee8 	b.w	800543a <__retarget_lock_acquire_recursive>
 800566a:	bf00      	nop
 800566c:	20000420 	.word	0x20000420

08005670 <__malloc_unlock>:
 8005670:	4801      	ldr	r0, [pc, #4]	@ (8005678 <__malloc_unlock+0x8>)
 8005672:	f7ff bee3 	b.w	800543c <__retarget_lock_release_recursive>
 8005676:	bf00      	nop
 8005678:	20000420 	.word	0x20000420

0800567c <__ssputs_r>:
 800567c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005680:	688e      	ldr	r6, [r1, #8]
 8005682:	461f      	mov	r7, r3
 8005684:	42be      	cmp	r6, r7
 8005686:	680b      	ldr	r3, [r1, #0]
 8005688:	4682      	mov	sl, r0
 800568a:	460c      	mov	r4, r1
 800568c:	4690      	mov	r8, r2
 800568e:	d82d      	bhi.n	80056ec <__ssputs_r+0x70>
 8005690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005694:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005698:	d026      	beq.n	80056e8 <__ssputs_r+0x6c>
 800569a:	6965      	ldr	r5, [r4, #20]
 800569c:	6909      	ldr	r1, [r1, #16]
 800569e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056a2:	eba3 0901 	sub.w	r9, r3, r1
 80056a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80056aa:	1c7b      	adds	r3, r7, #1
 80056ac:	444b      	add	r3, r9
 80056ae:	106d      	asrs	r5, r5, #1
 80056b0:	429d      	cmp	r5, r3
 80056b2:	bf38      	it	cc
 80056b4:	461d      	movcc	r5, r3
 80056b6:	0553      	lsls	r3, r2, #21
 80056b8:	d527      	bpl.n	800570a <__ssputs_r+0x8e>
 80056ba:	4629      	mov	r1, r5
 80056bc:	f7ff ff52 	bl	8005564 <_malloc_r>
 80056c0:	4606      	mov	r6, r0
 80056c2:	b360      	cbz	r0, 800571e <__ssputs_r+0xa2>
 80056c4:	6921      	ldr	r1, [r4, #16]
 80056c6:	464a      	mov	r2, r9
 80056c8:	f000 fba4 	bl	8005e14 <memcpy>
 80056cc:	89a3      	ldrh	r3, [r4, #12]
 80056ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80056d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056d6:	81a3      	strh	r3, [r4, #12]
 80056d8:	6126      	str	r6, [r4, #16]
 80056da:	6165      	str	r5, [r4, #20]
 80056dc:	444e      	add	r6, r9
 80056de:	eba5 0509 	sub.w	r5, r5, r9
 80056e2:	6026      	str	r6, [r4, #0]
 80056e4:	60a5      	str	r5, [r4, #8]
 80056e6:	463e      	mov	r6, r7
 80056e8:	42be      	cmp	r6, r7
 80056ea:	d900      	bls.n	80056ee <__ssputs_r+0x72>
 80056ec:	463e      	mov	r6, r7
 80056ee:	6820      	ldr	r0, [r4, #0]
 80056f0:	4632      	mov	r2, r6
 80056f2:	4641      	mov	r1, r8
 80056f4:	f000 fb64 	bl	8005dc0 <memmove>
 80056f8:	68a3      	ldr	r3, [r4, #8]
 80056fa:	1b9b      	subs	r3, r3, r6
 80056fc:	60a3      	str	r3, [r4, #8]
 80056fe:	6823      	ldr	r3, [r4, #0]
 8005700:	4433      	add	r3, r6
 8005702:	6023      	str	r3, [r4, #0]
 8005704:	2000      	movs	r0, #0
 8005706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800570a:	462a      	mov	r2, r5
 800570c:	f000 fb97 	bl	8005e3e <_realloc_r>
 8005710:	4606      	mov	r6, r0
 8005712:	2800      	cmp	r0, #0
 8005714:	d1e0      	bne.n	80056d8 <__ssputs_r+0x5c>
 8005716:	6921      	ldr	r1, [r4, #16]
 8005718:	4650      	mov	r0, sl
 800571a:	f7ff feaf 	bl	800547c <_free_r>
 800571e:	230c      	movs	r3, #12
 8005720:	f8ca 3000 	str.w	r3, [sl]
 8005724:	89a3      	ldrh	r3, [r4, #12]
 8005726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800572a:	81a3      	strh	r3, [r4, #12]
 800572c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005730:	e7e9      	b.n	8005706 <__ssputs_r+0x8a>
	...

08005734 <_svfiprintf_r>:
 8005734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005738:	4698      	mov	r8, r3
 800573a:	898b      	ldrh	r3, [r1, #12]
 800573c:	061b      	lsls	r3, r3, #24
 800573e:	b09d      	sub	sp, #116	@ 0x74
 8005740:	4607      	mov	r7, r0
 8005742:	460d      	mov	r5, r1
 8005744:	4614      	mov	r4, r2
 8005746:	d510      	bpl.n	800576a <_svfiprintf_r+0x36>
 8005748:	690b      	ldr	r3, [r1, #16]
 800574a:	b973      	cbnz	r3, 800576a <_svfiprintf_r+0x36>
 800574c:	2140      	movs	r1, #64	@ 0x40
 800574e:	f7ff ff09 	bl	8005564 <_malloc_r>
 8005752:	6028      	str	r0, [r5, #0]
 8005754:	6128      	str	r0, [r5, #16]
 8005756:	b930      	cbnz	r0, 8005766 <_svfiprintf_r+0x32>
 8005758:	230c      	movs	r3, #12
 800575a:	603b      	str	r3, [r7, #0]
 800575c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005760:	b01d      	add	sp, #116	@ 0x74
 8005762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005766:	2340      	movs	r3, #64	@ 0x40
 8005768:	616b      	str	r3, [r5, #20]
 800576a:	2300      	movs	r3, #0
 800576c:	9309      	str	r3, [sp, #36]	@ 0x24
 800576e:	2320      	movs	r3, #32
 8005770:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005774:	f8cd 800c 	str.w	r8, [sp, #12]
 8005778:	2330      	movs	r3, #48	@ 0x30
 800577a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005918 <_svfiprintf_r+0x1e4>
 800577e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005782:	f04f 0901 	mov.w	r9, #1
 8005786:	4623      	mov	r3, r4
 8005788:	469a      	mov	sl, r3
 800578a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800578e:	b10a      	cbz	r2, 8005794 <_svfiprintf_r+0x60>
 8005790:	2a25      	cmp	r2, #37	@ 0x25
 8005792:	d1f9      	bne.n	8005788 <_svfiprintf_r+0x54>
 8005794:	ebba 0b04 	subs.w	fp, sl, r4
 8005798:	d00b      	beq.n	80057b2 <_svfiprintf_r+0x7e>
 800579a:	465b      	mov	r3, fp
 800579c:	4622      	mov	r2, r4
 800579e:	4629      	mov	r1, r5
 80057a0:	4638      	mov	r0, r7
 80057a2:	f7ff ff6b 	bl	800567c <__ssputs_r>
 80057a6:	3001      	adds	r0, #1
 80057a8:	f000 80a7 	beq.w	80058fa <_svfiprintf_r+0x1c6>
 80057ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057ae:	445a      	add	r2, fp
 80057b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80057b2:	f89a 3000 	ldrb.w	r3, [sl]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f000 809f 	beq.w	80058fa <_svfiprintf_r+0x1c6>
 80057bc:	2300      	movs	r3, #0
 80057be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80057c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057c6:	f10a 0a01 	add.w	sl, sl, #1
 80057ca:	9304      	str	r3, [sp, #16]
 80057cc:	9307      	str	r3, [sp, #28]
 80057ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80057d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80057d4:	4654      	mov	r4, sl
 80057d6:	2205      	movs	r2, #5
 80057d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057dc:	484e      	ldr	r0, [pc, #312]	@ (8005918 <_svfiprintf_r+0x1e4>)
 80057de:	f7fa fd1f 	bl	8000220 <memchr>
 80057e2:	9a04      	ldr	r2, [sp, #16]
 80057e4:	b9d8      	cbnz	r0, 800581e <_svfiprintf_r+0xea>
 80057e6:	06d0      	lsls	r0, r2, #27
 80057e8:	bf44      	itt	mi
 80057ea:	2320      	movmi	r3, #32
 80057ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057f0:	0711      	lsls	r1, r2, #28
 80057f2:	bf44      	itt	mi
 80057f4:	232b      	movmi	r3, #43	@ 0x2b
 80057f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057fa:	f89a 3000 	ldrb.w	r3, [sl]
 80057fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8005800:	d015      	beq.n	800582e <_svfiprintf_r+0xfa>
 8005802:	9a07      	ldr	r2, [sp, #28]
 8005804:	4654      	mov	r4, sl
 8005806:	2000      	movs	r0, #0
 8005808:	f04f 0c0a 	mov.w	ip, #10
 800580c:	4621      	mov	r1, r4
 800580e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005812:	3b30      	subs	r3, #48	@ 0x30
 8005814:	2b09      	cmp	r3, #9
 8005816:	d94b      	bls.n	80058b0 <_svfiprintf_r+0x17c>
 8005818:	b1b0      	cbz	r0, 8005848 <_svfiprintf_r+0x114>
 800581a:	9207      	str	r2, [sp, #28]
 800581c:	e014      	b.n	8005848 <_svfiprintf_r+0x114>
 800581e:	eba0 0308 	sub.w	r3, r0, r8
 8005822:	fa09 f303 	lsl.w	r3, r9, r3
 8005826:	4313      	orrs	r3, r2
 8005828:	9304      	str	r3, [sp, #16]
 800582a:	46a2      	mov	sl, r4
 800582c:	e7d2      	b.n	80057d4 <_svfiprintf_r+0xa0>
 800582e:	9b03      	ldr	r3, [sp, #12]
 8005830:	1d19      	adds	r1, r3, #4
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	9103      	str	r1, [sp, #12]
 8005836:	2b00      	cmp	r3, #0
 8005838:	bfbb      	ittet	lt
 800583a:	425b      	neglt	r3, r3
 800583c:	f042 0202 	orrlt.w	r2, r2, #2
 8005840:	9307      	strge	r3, [sp, #28]
 8005842:	9307      	strlt	r3, [sp, #28]
 8005844:	bfb8      	it	lt
 8005846:	9204      	strlt	r2, [sp, #16]
 8005848:	7823      	ldrb	r3, [r4, #0]
 800584a:	2b2e      	cmp	r3, #46	@ 0x2e
 800584c:	d10a      	bne.n	8005864 <_svfiprintf_r+0x130>
 800584e:	7863      	ldrb	r3, [r4, #1]
 8005850:	2b2a      	cmp	r3, #42	@ 0x2a
 8005852:	d132      	bne.n	80058ba <_svfiprintf_r+0x186>
 8005854:	9b03      	ldr	r3, [sp, #12]
 8005856:	1d1a      	adds	r2, r3, #4
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	9203      	str	r2, [sp, #12]
 800585c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005860:	3402      	adds	r4, #2
 8005862:	9305      	str	r3, [sp, #20]
 8005864:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005928 <_svfiprintf_r+0x1f4>
 8005868:	7821      	ldrb	r1, [r4, #0]
 800586a:	2203      	movs	r2, #3
 800586c:	4650      	mov	r0, sl
 800586e:	f7fa fcd7 	bl	8000220 <memchr>
 8005872:	b138      	cbz	r0, 8005884 <_svfiprintf_r+0x150>
 8005874:	9b04      	ldr	r3, [sp, #16]
 8005876:	eba0 000a 	sub.w	r0, r0, sl
 800587a:	2240      	movs	r2, #64	@ 0x40
 800587c:	4082      	lsls	r2, r0
 800587e:	4313      	orrs	r3, r2
 8005880:	3401      	adds	r4, #1
 8005882:	9304      	str	r3, [sp, #16]
 8005884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005888:	4824      	ldr	r0, [pc, #144]	@ (800591c <_svfiprintf_r+0x1e8>)
 800588a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800588e:	2206      	movs	r2, #6
 8005890:	f7fa fcc6 	bl	8000220 <memchr>
 8005894:	2800      	cmp	r0, #0
 8005896:	d036      	beq.n	8005906 <_svfiprintf_r+0x1d2>
 8005898:	4b21      	ldr	r3, [pc, #132]	@ (8005920 <_svfiprintf_r+0x1ec>)
 800589a:	bb1b      	cbnz	r3, 80058e4 <_svfiprintf_r+0x1b0>
 800589c:	9b03      	ldr	r3, [sp, #12]
 800589e:	3307      	adds	r3, #7
 80058a0:	f023 0307 	bic.w	r3, r3, #7
 80058a4:	3308      	adds	r3, #8
 80058a6:	9303      	str	r3, [sp, #12]
 80058a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058aa:	4433      	add	r3, r6
 80058ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ae:	e76a      	b.n	8005786 <_svfiprintf_r+0x52>
 80058b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80058b4:	460c      	mov	r4, r1
 80058b6:	2001      	movs	r0, #1
 80058b8:	e7a8      	b.n	800580c <_svfiprintf_r+0xd8>
 80058ba:	2300      	movs	r3, #0
 80058bc:	3401      	adds	r4, #1
 80058be:	9305      	str	r3, [sp, #20]
 80058c0:	4619      	mov	r1, r3
 80058c2:	f04f 0c0a 	mov.w	ip, #10
 80058c6:	4620      	mov	r0, r4
 80058c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058cc:	3a30      	subs	r2, #48	@ 0x30
 80058ce:	2a09      	cmp	r2, #9
 80058d0:	d903      	bls.n	80058da <_svfiprintf_r+0x1a6>
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d0c6      	beq.n	8005864 <_svfiprintf_r+0x130>
 80058d6:	9105      	str	r1, [sp, #20]
 80058d8:	e7c4      	b.n	8005864 <_svfiprintf_r+0x130>
 80058da:	fb0c 2101 	mla	r1, ip, r1, r2
 80058de:	4604      	mov	r4, r0
 80058e0:	2301      	movs	r3, #1
 80058e2:	e7f0      	b.n	80058c6 <_svfiprintf_r+0x192>
 80058e4:	ab03      	add	r3, sp, #12
 80058e6:	9300      	str	r3, [sp, #0]
 80058e8:	462a      	mov	r2, r5
 80058ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005924 <_svfiprintf_r+0x1f0>)
 80058ec:	a904      	add	r1, sp, #16
 80058ee:	4638      	mov	r0, r7
 80058f0:	f3af 8000 	nop.w
 80058f4:	1c42      	adds	r2, r0, #1
 80058f6:	4606      	mov	r6, r0
 80058f8:	d1d6      	bne.n	80058a8 <_svfiprintf_r+0x174>
 80058fa:	89ab      	ldrh	r3, [r5, #12]
 80058fc:	065b      	lsls	r3, r3, #25
 80058fe:	f53f af2d 	bmi.w	800575c <_svfiprintf_r+0x28>
 8005902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005904:	e72c      	b.n	8005760 <_svfiprintf_r+0x2c>
 8005906:	ab03      	add	r3, sp, #12
 8005908:	9300      	str	r3, [sp, #0]
 800590a:	462a      	mov	r2, r5
 800590c:	4b05      	ldr	r3, [pc, #20]	@ (8005924 <_svfiprintf_r+0x1f0>)
 800590e:	a904      	add	r1, sp, #16
 8005910:	4638      	mov	r0, r7
 8005912:	f000 f879 	bl	8005a08 <_printf_i>
 8005916:	e7ed      	b.n	80058f4 <_svfiprintf_r+0x1c0>
 8005918:	08006637 	.word	0x08006637
 800591c:	08006641 	.word	0x08006641
 8005920:	00000000 	.word	0x00000000
 8005924:	0800567d 	.word	0x0800567d
 8005928:	0800663d 	.word	0x0800663d

0800592c <_printf_common>:
 800592c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005930:	4616      	mov	r6, r2
 8005932:	4698      	mov	r8, r3
 8005934:	688a      	ldr	r2, [r1, #8]
 8005936:	690b      	ldr	r3, [r1, #16]
 8005938:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800593c:	4293      	cmp	r3, r2
 800593e:	bfb8      	it	lt
 8005940:	4613      	movlt	r3, r2
 8005942:	6033      	str	r3, [r6, #0]
 8005944:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005948:	4607      	mov	r7, r0
 800594a:	460c      	mov	r4, r1
 800594c:	b10a      	cbz	r2, 8005952 <_printf_common+0x26>
 800594e:	3301      	adds	r3, #1
 8005950:	6033      	str	r3, [r6, #0]
 8005952:	6823      	ldr	r3, [r4, #0]
 8005954:	0699      	lsls	r1, r3, #26
 8005956:	bf42      	ittt	mi
 8005958:	6833      	ldrmi	r3, [r6, #0]
 800595a:	3302      	addmi	r3, #2
 800595c:	6033      	strmi	r3, [r6, #0]
 800595e:	6825      	ldr	r5, [r4, #0]
 8005960:	f015 0506 	ands.w	r5, r5, #6
 8005964:	d106      	bne.n	8005974 <_printf_common+0x48>
 8005966:	f104 0a19 	add.w	sl, r4, #25
 800596a:	68e3      	ldr	r3, [r4, #12]
 800596c:	6832      	ldr	r2, [r6, #0]
 800596e:	1a9b      	subs	r3, r3, r2
 8005970:	42ab      	cmp	r3, r5
 8005972:	dc26      	bgt.n	80059c2 <_printf_common+0x96>
 8005974:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005978:	6822      	ldr	r2, [r4, #0]
 800597a:	3b00      	subs	r3, #0
 800597c:	bf18      	it	ne
 800597e:	2301      	movne	r3, #1
 8005980:	0692      	lsls	r2, r2, #26
 8005982:	d42b      	bmi.n	80059dc <_printf_common+0xb0>
 8005984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005988:	4641      	mov	r1, r8
 800598a:	4638      	mov	r0, r7
 800598c:	47c8      	blx	r9
 800598e:	3001      	adds	r0, #1
 8005990:	d01e      	beq.n	80059d0 <_printf_common+0xa4>
 8005992:	6823      	ldr	r3, [r4, #0]
 8005994:	6922      	ldr	r2, [r4, #16]
 8005996:	f003 0306 	and.w	r3, r3, #6
 800599a:	2b04      	cmp	r3, #4
 800599c:	bf02      	ittt	eq
 800599e:	68e5      	ldreq	r5, [r4, #12]
 80059a0:	6833      	ldreq	r3, [r6, #0]
 80059a2:	1aed      	subeq	r5, r5, r3
 80059a4:	68a3      	ldr	r3, [r4, #8]
 80059a6:	bf0c      	ite	eq
 80059a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059ac:	2500      	movne	r5, #0
 80059ae:	4293      	cmp	r3, r2
 80059b0:	bfc4      	itt	gt
 80059b2:	1a9b      	subgt	r3, r3, r2
 80059b4:	18ed      	addgt	r5, r5, r3
 80059b6:	2600      	movs	r6, #0
 80059b8:	341a      	adds	r4, #26
 80059ba:	42b5      	cmp	r5, r6
 80059bc:	d11a      	bne.n	80059f4 <_printf_common+0xc8>
 80059be:	2000      	movs	r0, #0
 80059c0:	e008      	b.n	80059d4 <_printf_common+0xa8>
 80059c2:	2301      	movs	r3, #1
 80059c4:	4652      	mov	r2, sl
 80059c6:	4641      	mov	r1, r8
 80059c8:	4638      	mov	r0, r7
 80059ca:	47c8      	blx	r9
 80059cc:	3001      	adds	r0, #1
 80059ce:	d103      	bne.n	80059d8 <_printf_common+0xac>
 80059d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059d8:	3501      	adds	r5, #1
 80059da:	e7c6      	b.n	800596a <_printf_common+0x3e>
 80059dc:	18e1      	adds	r1, r4, r3
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	2030      	movs	r0, #48	@ 0x30
 80059e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059e6:	4422      	add	r2, r4
 80059e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80059f0:	3302      	adds	r3, #2
 80059f2:	e7c7      	b.n	8005984 <_printf_common+0x58>
 80059f4:	2301      	movs	r3, #1
 80059f6:	4622      	mov	r2, r4
 80059f8:	4641      	mov	r1, r8
 80059fa:	4638      	mov	r0, r7
 80059fc:	47c8      	blx	r9
 80059fe:	3001      	adds	r0, #1
 8005a00:	d0e6      	beq.n	80059d0 <_printf_common+0xa4>
 8005a02:	3601      	adds	r6, #1
 8005a04:	e7d9      	b.n	80059ba <_printf_common+0x8e>
	...

08005a08 <_printf_i>:
 8005a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a0c:	7e0f      	ldrb	r7, [r1, #24]
 8005a0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a10:	2f78      	cmp	r7, #120	@ 0x78
 8005a12:	4691      	mov	r9, r2
 8005a14:	4680      	mov	r8, r0
 8005a16:	460c      	mov	r4, r1
 8005a18:	469a      	mov	sl, r3
 8005a1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a1e:	d807      	bhi.n	8005a30 <_printf_i+0x28>
 8005a20:	2f62      	cmp	r7, #98	@ 0x62
 8005a22:	d80a      	bhi.n	8005a3a <_printf_i+0x32>
 8005a24:	2f00      	cmp	r7, #0
 8005a26:	f000 80d1 	beq.w	8005bcc <_printf_i+0x1c4>
 8005a2a:	2f58      	cmp	r7, #88	@ 0x58
 8005a2c:	f000 80b8 	beq.w	8005ba0 <_printf_i+0x198>
 8005a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a38:	e03a      	b.n	8005ab0 <_printf_i+0xa8>
 8005a3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a3e:	2b15      	cmp	r3, #21
 8005a40:	d8f6      	bhi.n	8005a30 <_printf_i+0x28>
 8005a42:	a101      	add	r1, pc, #4	@ (adr r1, 8005a48 <_printf_i+0x40>)
 8005a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a48:	08005aa1 	.word	0x08005aa1
 8005a4c:	08005ab5 	.word	0x08005ab5
 8005a50:	08005a31 	.word	0x08005a31
 8005a54:	08005a31 	.word	0x08005a31
 8005a58:	08005a31 	.word	0x08005a31
 8005a5c:	08005a31 	.word	0x08005a31
 8005a60:	08005ab5 	.word	0x08005ab5
 8005a64:	08005a31 	.word	0x08005a31
 8005a68:	08005a31 	.word	0x08005a31
 8005a6c:	08005a31 	.word	0x08005a31
 8005a70:	08005a31 	.word	0x08005a31
 8005a74:	08005bb3 	.word	0x08005bb3
 8005a78:	08005adf 	.word	0x08005adf
 8005a7c:	08005b6d 	.word	0x08005b6d
 8005a80:	08005a31 	.word	0x08005a31
 8005a84:	08005a31 	.word	0x08005a31
 8005a88:	08005bd5 	.word	0x08005bd5
 8005a8c:	08005a31 	.word	0x08005a31
 8005a90:	08005adf 	.word	0x08005adf
 8005a94:	08005a31 	.word	0x08005a31
 8005a98:	08005a31 	.word	0x08005a31
 8005a9c:	08005b75 	.word	0x08005b75
 8005aa0:	6833      	ldr	r3, [r6, #0]
 8005aa2:	1d1a      	adds	r2, r3, #4
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6032      	str	r2, [r6, #0]
 8005aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005aac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e09c      	b.n	8005bee <_printf_i+0x1e6>
 8005ab4:	6833      	ldr	r3, [r6, #0]
 8005ab6:	6820      	ldr	r0, [r4, #0]
 8005ab8:	1d19      	adds	r1, r3, #4
 8005aba:	6031      	str	r1, [r6, #0]
 8005abc:	0606      	lsls	r6, r0, #24
 8005abe:	d501      	bpl.n	8005ac4 <_printf_i+0xbc>
 8005ac0:	681d      	ldr	r5, [r3, #0]
 8005ac2:	e003      	b.n	8005acc <_printf_i+0xc4>
 8005ac4:	0645      	lsls	r5, r0, #25
 8005ac6:	d5fb      	bpl.n	8005ac0 <_printf_i+0xb8>
 8005ac8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005acc:	2d00      	cmp	r5, #0
 8005ace:	da03      	bge.n	8005ad8 <_printf_i+0xd0>
 8005ad0:	232d      	movs	r3, #45	@ 0x2d
 8005ad2:	426d      	negs	r5, r5
 8005ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ad8:	4858      	ldr	r0, [pc, #352]	@ (8005c3c <_printf_i+0x234>)
 8005ada:	230a      	movs	r3, #10
 8005adc:	e011      	b.n	8005b02 <_printf_i+0xfa>
 8005ade:	6821      	ldr	r1, [r4, #0]
 8005ae0:	6833      	ldr	r3, [r6, #0]
 8005ae2:	0608      	lsls	r0, r1, #24
 8005ae4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ae8:	d402      	bmi.n	8005af0 <_printf_i+0xe8>
 8005aea:	0649      	lsls	r1, r1, #25
 8005aec:	bf48      	it	mi
 8005aee:	b2ad      	uxthmi	r5, r5
 8005af0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005af2:	4852      	ldr	r0, [pc, #328]	@ (8005c3c <_printf_i+0x234>)
 8005af4:	6033      	str	r3, [r6, #0]
 8005af6:	bf14      	ite	ne
 8005af8:	230a      	movne	r3, #10
 8005afa:	2308      	moveq	r3, #8
 8005afc:	2100      	movs	r1, #0
 8005afe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b02:	6866      	ldr	r6, [r4, #4]
 8005b04:	60a6      	str	r6, [r4, #8]
 8005b06:	2e00      	cmp	r6, #0
 8005b08:	db05      	blt.n	8005b16 <_printf_i+0x10e>
 8005b0a:	6821      	ldr	r1, [r4, #0]
 8005b0c:	432e      	orrs	r6, r5
 8005b0e:	f021 0104 	bic.w	r1, r1, #4
 8005b12:	6021      	str	r1, [r4, #0]
 8005b14:	d04b      	beq.n	8005bae <_printf_i+0x1a6>
 8005b16:	4616      	mov	r6, r2
 8005b18:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b1c:	fb03 5711 	mls	r7, r3, r1, r5
 8005b20:	5dc7      	ldrb	r7, [r0, r7]
 8005b22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b26:	462f      	mov	r7, r5
 8005b28:	42bb      	cmp	r3, r7
 8005b2a:	460d      	mov	r5, r1
 8005b2c:	d9f4      	bls.n	8005b18 <_printf_i+0x110>
 8005b2e:	2b08      	cmp	r3, #8
 8005b30:	d10b      	bne.n	8005b4a <_printf_i+0x142>
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	07df      	lsls	r7, r3, #31
 8005b36:	d508      	bpl.n	8005b4a <_printf_i+0x142>
 8005b38:	6923      	ldr	r3, [r4, #16]
 8005b3a:	6861      	ldr	r1, [r4, #4]
 8005b3c:	4299      	cmp	r1, r3
 8005b3e:	bfde      	ittt	le
 8005b40:	2330      	movle	r3, #48	@ 0x30
 8005b42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b46:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005b4a:	1b92      	subs	r2, r2, r6
 8005b4c:	6122      	str	r2, [r4, #16]
 8005b4e:	f8cd a000 	str.w	sl, [sp]
 8005b52:	464b      	mov	r3, r9
 8005b54:	aa03      	add	r2, sp, #12
 8005b56:	4621      	mov	r1, r4
 8005b58:	4640      	mov	r0, r8
 8005b5a:	f7ff fee7 	bl	800592c <_printf_common>
 8005b5e:	3001      	adds	r0, #1
 8005b60:	d14a      	bne.n	8005bf8 <_printf_i+0x1f0>
 8005b62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b66:	b004      	add	sp, #16
 8005b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	f043 0320 	orr.w	r3, r3, #32
 8005b72:	6023      	str	r3, [r4, #0]
 8005b74:	4832      	ldr	r0, [pc, #200]	@ (8005c40 <_printf_i+0x238>)
 8005b76:	2778      	movs	r7, #120	@ 0x78
 8005b78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	6831      	ldr	r1, [r6, #0]
 8005b80:	061f      	lsls	r7, r3, #24
 8005b82:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b86:	d402      	bmi.n	8005b8e <_printf_i+0x186>
 8005b88:	065f      	lsls	r7, r3, #25
 8005b8a:	bf48      	it	mi
 8005b8c:	b2ad      	uxthmi	r5, r5
 8005b8e:	6031      	str	r1, [r6, #0]
 8005b90:	07d9      	lsls	r1, r3, #31
 8005b92:	bf44      	itt	mi
 8005b94:	f043 0320 	orrmi.w	r3, r3, #32
 8005b98:	6023      	strmi	r3, [r4, #0]
 8005b9a:	b11d      	cbz	r5, 8005ba4 <_printf_i+0x19c>
 8005b9c:	2310      	movs	r3, #16
 8005b9e:	e7ad      	b.n	8005afc <_printf_i+0xf4>
 8005ba0:	4826      	ldr	r0, [pc, #152]	@ (8005c3c <_printf_i+0x234>)
 8005ba2:	e7e9      	b.n	8005b78 <_printf_i+0x170>
 8005ba4:	6823      	ldr	r3, [r4, #0]
 8005ba6:	f023 0320 	bic.w	r3, r3, #32
 8005baa:	6023      	str	r3, [r4, #0]
 8005bac:	e7f6      	b.n	8005b9c <_printf_i+0x194>
 8005bae:	4616      	mov	r6, r2
 8005bb0:	e7bd      	b.n	8005b2e <_printf_i+0x126>
 8005bb2:	6833      	ldr	r3, [r6, #0]
 8005bb4:	6825      	ldr	r5, [r4, #0]
 8005bb6:	6961      	ldr	r1, [r4, #20]
 8005bb8:	1d18      	adds	r0, r3, #4
 8005bba:	6030      	str	r0, [r6, #0]
 8005bbc:	062e      	lsls	r6, r5, #24
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	d501      	bpl.n	8005bc6 <_printf_i+0x1be>
 8005bc2:	6019      	str	r1, [r3, #0]
 8005bc4:	e002      	b.n	8005bcc <_printf_i+0x1c4>
 8005bc6:	0668      	lsls	r0, r5, #25
 8005bc8:	d5fb      	bpl.n	8005bc2 <_printf_i+0x1ba>
 8005bca:	8019      	strh	r1, [r3, #0]
 8005bcc:	2300      	movs	r3, #0
 8005bce:	6123      	str	r3, [r4, #16]
 8005bd0:	4616      	mov	r6, r2
 8005bd2:	e7bc      	b.n	8005b4e <_printf_i+0x146>
 8005bd4:	6833      	ldr	r3, [r6, #0]
 8005bd6:	1d1a      	adds	r2, r3, #4
 8005bd8:	6032      	str	r2, [r6, #0]
 8005bda:	681e      	ldr	r6, [r3, #0]
 8005bdc:	6862      	ldr	r2, [r4, #4]
 8005bde:	2100      	movs	r1, #0
 8005be0:	4630      	mov	r0, r6
 8005be2:	f7fa fb1d 	bl	8000220 <memchr>
 8005be6:	b108      	cbz	r0, 8005bec <_printf_i+0x1e4>
 8005be8:	1b80      	subs	r0, r0, r6
 8005bea:	6060      	str	r0, [r4, #4]
 8005bec:	6863      	ldr	r3, [r4, #4]
 8005bee:	6123      	str	r3, [r4, #16]
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bf6:	e7aa      	b.n	8005b4e <_printf_i+0x146>
 8005bf8:	6923      	ldr	r3, [r4, #16]
 8005bfa:	4632      	mov	r2, r6
 8005bfc:	4649      	mov	r1, r9
 8005bfe:	4640      	mov	r0, r8
 8005c00:	47d0      	blx	sl
 8005c02:	3001      	adds	r0, #1
 8005c04:	d0ad      	beq.n	8005b62 <_printf_i+0x15a>
 8005c06:	6823      	ldr	r3, [r4, #0]
 8005c08:	079b      	lsls	r3, r3, #30
 8005c0a:	d413      	bmi.n	8005c34 <_printf_i+0x22c>
 8005c0c:	68e0      	ldr	r0, [r4, #12]
 8005c0e:	9b03      	ldr	r3, [sp, #12]
 8005c10:	4298      	cmp	r0, r3
 8005c12:	bfb8      	it	lt
 8005c14:	4618      	movlt	r0, r3
 8005c16:	e7a6      	b.n	8005b66 <_printf_i+0x15e>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	4632      	mov	r2, r6
 8005c1c:	4649      	mov	r1, r9
 8005c1e:	4640      	mov	r0, r8
 8005c20:	47d0      	blx	sl
 8005c22:	3001      	adds	r0, #1
 8005c24:	d09d      	beq.n	8005b62 <_printf_i+0x15a>
 8005c26:	3501      	adds	r5, #1
 8005c28:	68e3      	ldr	r3, [r4, #12]
 8005c2a:	9903      	ldr	r1, [sp, #12]
 8005c2c:	1a5b      	subs	r3, r3, r1
 8005c2e:	42ab      	cmp	r3, r5
 8005c30:	dcf2      	bgt.n	8005c18 <_printf_i+0x210>
 8005c32:	e7eb      	b.n	8005c0c <_printf_i+0x204>
 8005c34:	2500      	movs	r5, #0
 8005c36:	f104 0619 	add.w	r6, r4, #25
 8005c3a:	e7f5      	b.n	8005c28 <_printf_i+0x220>
 8005c3c:	08006648 	.word	0x08006648
 8005c40:	08006659 	.word	0x08006659

08005c44 <__sflush_r>:
 8005c44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c4c:	0716      	lsls	r6, r2, #28
 8005c4e:	4605      	mov	r5, r0
 8005c50:	460c      	mov	r4, r1
 8005c52:	d454      	bmi.n	8005cfe <__sflush_r+0xba>
 8005c54:	684b      	ldr	r3, [r1, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	dc02      	bgt.n	8005c60 <__sflush_r+0x1c>
 8005c5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	dd48      	ble.n	8005cf2 <__sflush_r+0xae>
 8005c60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c62:	2e00      	cmp	r6, #0
 8005c64:	d045      	beq.n	8005cf2 <__sflush_r+0xae>
 8005c66:	2300      	movs	r3, #0
 8005c68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c6c:	682f      	ldr	r7, [r5, #0]
 8005c6e:	6a21      	ldr	r1, [r4, #32]
 8005c70:	602b      	str	r3, [r5, #0]
 8005c72:	d030      	beq.n	8005cd6 <__sflush_r+0x92>
 8005c74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c76:	89a3      	ldrh	r3, [r4, #12]
 8005c78:	0759      	lsls	r1, r3, #29
 8005c7a:	d505      	bpl.n	8005c88 <__sflush_r+0x44>
 8005c7c:	6863      	ldr	r3, [r4, #4]
 8005c7e:	1ad2      	subs	r2, r2, r3
 8005c80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c82:	b10b      	cbz	r3, 8005c88 <__sflush_r+0x44>
 8005c84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c86:	1ad2      	subs	r2, r2, r3
 8005c88:	2300      	movs	r3, #0
 8005c8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c8c:	6a21      	ldr	r1, [r4, #32]
 8005c8e:	4628      	mov	r0, r5
 8005c90:	47b0      	blx	r6
 8005c92:	1c43      	adds	r3, r0, #1
 8005c94:	89a3      	ldrh	r3, [r4, #12]
 8005c96:	d106      	bne.n	8005ca6 <__sflush_r+0x62>
 8005c98:	6829      	ldr	r1, [r5, #0]
 8005c9a:	291d      	cmp	r1, #29
 8005c9c:	d82b      	bhi.n	8005cf6 <__sflush_r+0xb2>
 8005c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8005d48 <__sflush_r+0x104>)
 8005ca0:	40ca      	lsrs	r2, r1
 8005ca2:	07d6      	lsls	r6, r2, #31
 8005ca4:	d527      	bpl.n	8005cf6 <__sflush_r+0xb2>
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	6062      	str	r2, [r4, #4]
 8005caa:	04d9      	lsls	r1, r3, #19
 8005cac:	6922      	ldr	r2, [r4, #16]
 8005cae:	6022      	str	r2, [r4, #0]
 8005cb0:	d504      	bpl.n	8005cbc <__sflush_r+0x78>
 8005cb2:	1c42      	adds	r2, r0, #1
 8005cb4:	d101      	bne.n	8005cba <__sflush_r+0x76>
 8005cb6:	682b      	ldr	r3, [r5, #0]
 8005cb8:	b903      	cbnz	r3, 8005cbc <__sflush_r+0x78>
 8005cba:	6560      	str	r0, [r4, #84]	@ 0x54
 8005cbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cbe:	602f      	str	r7, [r5, #0]
 8005cc0:	b1b9      	cbz	r1, 8005cf2 <__sflush_r+0xae>
 8005cc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cc6:	4299      	cmp	r1, r3
 8005cc8:	d002      	beq.n	8005cd0 <__sflush_r+0x8c>
 8005cca:	4628      	mov	r0, r5
 8005ccc:	f7ff fbd6 	bl	800547c <_free_r>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8005cd4:	e00d      	b.n	8005cf2 <__sflush_r+0xae>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	4628      	mov	r0, r5
 8005cda:	47b0      	blx	r6
 8005cdc:	4602      	mov	r2, r0
 8005cde:	1c50      	adds	r0, r2, #1
 8005ce0:	d1c9      	bne.n	8005c76 <__sflush_r+0x32>
 8005ce2:	682b      	ldr	r3, [r5, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0c6      	beq.n	8005c76 <__sflush_r+0x32>
 8005ce8:	2b1d      	cmp	r3, #29
 8005cea:	d001      	beq.n	8005cf0 <__sflush_r+0xac>
 8005cec:	2b16      	cmp	r3, #22
 8005cee:	d11e      	bne.n	8005d2e <__sflush_r+0xea>
 8005cf0:	602f      	str	r7, [r5, #0]
 8005cf2:	2000      	movs	r0, #0
 8005cf4:	e022      	b.n	8005d3c <__sflush_r+0xf8>
 8005cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cfa:	b21b      	sxth	r3, r3
 8005cfc:	e01b      	b.n	8005d36 <__sflush_r+0xf2>
 8005cfe:	690f      	ldr	r7, [r1, #16]
 8005d00:	2f00      	cmp	r7, #0
 8005d02:	d0f6      	beq.n	8005cf2 <__sflush_r+0xae>
 8005d04:	0793      	lsls	r3, r2, #30
 8005d06:	680e      	ldr	r6, [r1, #0]
 8005d08:	bf08      	it	eq
 8005d0a:	694b      	ldreq	r3, [r1, #20]
 8005d0c:	600f      	str	r7, [r1, #0]
 8005d0e:	bf18      	it	ne
 8005d10:	2300      	movne	r3, #0
 8005d12:	eba6 0807 	sub.w	r8, r6, r7
 8005d16:	608b      	str	r3, [r1, #8]
 8005d18:	f1b8 0f00 	cmp.w	r8, #0
 8005d1c:	dde9      	ble.n	8005cf2 <__sflush_r+0xae>
 8005d1e:	6a21      	ldr	r1, [r4, #32]
 8005d20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d22:	4643      	mov	r3, r8
 8005d24:	463a      	mov	r2, r7
 8005d26:	4628      	mov	r0, r5
 8005d28:	47b0      	blx	r6
 8005d2a:	2800      	cmp	r0, #0
 8005d2c:	dc08      	bgt.n	8005d40 <__sflush_r+0xfc>
 8005d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d36:	81a3      	strh	r3, [r4, #12]
 8005d38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d40:	4407      	add	r7, r0
 8005d42:	eba8 0800 	sub.w	r8, r8, r0
 8005d46:	e7e7      	b.n	8005d18 <__sflush_r+0xd4>
 8005d48:	20400001 	.word	0x20400001

08005d4c <_fflush_r>:
 8005d4c:	b538      	push	{r3, r4, r5, lr}
 8005d4e:	690b      	ldr	r3, [r1, #16]
 8005d50:	4605      	mov	r5, r0
 8005d52:	460c      	mov	r4, r1
 8005d54:	b913      	cbnz	r3, 8005d5c <_fflush_r+0x10>
 8005d56:	2500      	movs	r5, #0
 8005d58:	4628      	mov	r0, r5
 8005d5a:	bd38      	pop	{r3, r4, r5, pc}
 8005d5c:	b118      	cbz	r0, 8005d66 <_fflush_r+0x1a>
 8005d5e:	6a03      	ldr	r3, [r0, #32]
 8005d60:	b90b      	cbnz	r3, 8005d66 <_fflush_r+0x1a>
 8005d62:	f7ff fa55 	bl	8005210 <__sinit>
 8005d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d0f3      	beq.n	8005d56 <_fflush_r+0xa>
 8005d6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d70:	07d0      	lsls	r0, r2, #31
 8005d72:	d404      	bmi.n	8005d7e <_fflush_r+0x32>
 8005d74:	0599      	lsls	r1, r3, #22
 8005d76:	d402      	bmi.n	8005d7e <_fflush_r+0x32>
 8005d78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d7a:	f7ff fb5e 	bl	800543a <__retarget_lock_acquire_recursive>
 8005d7e:	4628      	mov	r0, r5
 8005d80:	4621      	mov	r1, r4
 8005d82:	f7ff ff5f 	bl	8005c44 <__sflush_r>
 8005d86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d88:	07da      	lsls	r2, r3, #31
 8005d8a:	4605      	mov	r5, r0
 8005d8c:	d4e4      	bmi.n	8005d58 <_fflush_r+0xc>
 8005d8e:	89a3      	ldrh	r3, [r4, #12]
 8005d90:	059b      	lsls	r3, r3, #22
 8005d92:	d4e1      	bmi.n	8005d58 <_fflush_r+0xc>
 8005d94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d96:	f7ff fb51 	bl	800543c <__retarget_lock_release_recursive>
 8005d9a:	e7dd      	b.n	8005d58 <_fflush_r+0xc>

08005d9c <fiprintf>:
 8005d9c:	b40e      	push	{r1, r2, r3}
 8005d9e:	b503      	push	{r0, r1, lr}
 8005da0:	4601      	mov	r1, r0
 8005da2:	ab03      	add	r3, sp, #12
 8005da4:	4805      	ldr	r0, [pc, #20]	@ (8005dbc <fiprintf+0x20>)
 8005da6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005daa:	6800      	ldr	r0, [r0, #0]
 8005dac:	9301      	str	r3, [sp, #4]
 8005dae:	f000 f89d 	bl	8005eec <_vfiprintf_r>
 8005db2:	b002      	add	sp, #8
 8005db4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005db8:	b003      	add	sp, #12
 8005dba:	4770      	bx	lr
 8005dbc:	200000ac 	.word	0x200000ac

08005dc0 <memmove>:
 8005dc0:	4288      	cmp	r0, r1
 8005dc2:	b510      	push	{r4, lr}
 8005dc4:	eb01 0402 	add.w	r4, r1, r2
 8005dc8:	d902      	bls.n	8005dd0 <memmove+0x10>
 8005dca:	4284      	cmp	r4, r0
 8005dcc:	4623      	mov	r3, r4
 8005dce:	d807      	bhi.n	8005de0 <memmove+0x20>
 8005dd0:	1e43      	subs	r3, r0, #1
 8005dd2:	42a1      	cmp	r1, r4
 8005dd4:	d008      	beq.n	8005de8 <memmove+0x28>
 8005dd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dde:	e7f8      	b.n	8005dd2 <memmove+0x12>
 8005de0:	4402      	add	r2, r0
 8005de2:	4601      	mov	r1, r0
 8005de4:	428a      	cmp	r2, r1
 8005de6:	d100      	bne.n	8005dea <memmove+0x2a>
 8005de8:	bd10      	pop	{r4, pc}
 8005dea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005df2:	e7f7      	b.n	8005de4 <memmove+0x24>

08005df4 <_sbrk_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4d06      	ldr	r5, [pc, #24]	@ (8005e10 <_sbrk_r+0x1c>)
 8005df8:	2300      	movs	r3, #0
 8005dfa:	4604      	mov	r4, r0
 8005dfc:	4608      	mov	r0, r1
 8005dfe:	602b      	str	r3, [r5, #0]
 8005e00:	f7fa ffba 	bl	8000d78 <_sbrk>
 8005e04:	1c43      	adds	r3, r0, #1
 8005e06:	d102      	bne.n	8005e0e <_sbrk_r+0x1a>
 8005e08:	682b      	ldr	r3, [r5, #0]
 8005e0a:	b103      	cbz	r3, 8005e0e <_sbrk_r+0x1a>
 8005e0c:	6023      	str	r3, [r4, #0]
 8005e0e:	bd38      	pop	{r3, r4, r5, pc}
 8005e10:	2000041c 	.word	0x2000041c

08005e14 <memcpy>:
 8005e14:	440a      	add	r2, r1
 8005e16:	4291      	cmp	r1, r2
 8005e18:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005e1c:	d100      	bne.n	8005e20 <memcpy+0xc>
 8005e1e:	4770      	bx	lr
 8005e20:	b510      	push	{r4, lr}
 8005e22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e2a:	4291      	cmp	r1, r2
 8005e2c:	d1f9      	bne.n	8005e22 <memcpy+0xe>
 8005e2e:	bd10      	pop	{r4, pc}

08005e30 <abort>:
 8005e30:	b508      	push	{r3, lr}
 8005e32:	2006      	movs	r0, #6
 8005e34:	f000 fa2e 	bl	8006294 <raise>
 8005e38:	2001      	movs	r0, #1
 8005e3a:	f7fa ff25 	bl	8000c88 <_exit>

08005e3e <_realloc_r>:
 8005e3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e42:	4607      	mov	r7, r0
 8005e44:	4614      	mov	r4, r2
 8005e46:	460d      	mov	r5, r1
 8005e48:	b921      	cbnz	r1, 8005e54 <_realloc_r+0x16>
 8005e4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e4e:	4611      	mov	r1, r2
 8005e50:	f7ff bb88 	b.w	8005564 <_malloc_r>
 8005e54:	b92a      	cbnz	r2, 8005e62 <_realloc_r+0x24>
 8005e56:	f7ff fb11 	bl	800547c <_free_r>
 8005e5a:	4625      	mov	r5, r4
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e62:	f000 fa33 	bl	80062cc <_malloc_usable_size_r>
 8005e66:	4284      	cmp	r4, r0
 8005e68:	4606      	mov	r6, r0
 8005e6a:	d802      	bhi.n	8005e72 <_realloc_r+0x34>
 8005e6c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e70:	d8f4      	bhi.n	8005e5c <_realloc_r+0x1e>
 8005e72:	4621      	mov	r1, r4
 8005e74:	4638      	mov	r0, r7
 8005e76:	f7ff fb75 	bl	8005564 <_malloc_r>
 8005e7a:	4680      	mov	r8, r0
 8005e7c:	b908      	cbnz	r0, 8005e82 <_realloc_r+0x44>
 8005e7e:	4645      	mov	r5, r8
 8005e80:	e7ec      	b.n	8005e5c <_realloc_r+0x1e>
 8005e82:	42b4      	cmp	r4, r6
 8005e84:	4622      	mov	r2, r4
 8005e86:	4629      	mov	r1, r5
 8005e88:	bf28      	it	cs
 8005e8a:	4632      	movcs	r2, r6
 8005e8c:	f7ff ffc2 	bl	8005e14 <memcpy>
 8005e90:	4629      	mov	r1, r5
 8005e92:	4638      	mov	r0, r7
 8005e94:	f7ff faf2 	bl	800547c <_free_r>
 8005e98:	e7f1      	b.n	8005e7e <_realloc_r+0x40>

08005e9a <__sfputc_r>:
 8005e9a:	6893      	ldr	r3, [r2, #8]
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	b410      	push	{r4}
 8005ea2:	6093      	str	r3, [r2, #8]
 8005ea4:	da08      	bge.n	8005eb8 <__sfputc_r+0x1e>
 8005ea6:	6994      	ldr	r4, [r2, #24]
 8005ea8:	42a3      	cmp	r3, r4
 8005eaa:	db01      	blt.n	8005eb0 <__sfputc_r+0x16>
 8005eac:	290a      	cmp	r1, #10
 8005eae:	d103      	bne.n	8005eb8 <__sfputc_r+0x1e>
 8005eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005eb4:	f000 b932 	b.w	800611c <__swbuf_r>
 8005eb8:	6813      	ldr	r3, [r2, #0]
 8005eba:	1c58      	adds	r0, r3, #1
 8005ebc:	6010      	str	r0, [r2, #0]
 8005ebe:	7019      	strb	r1, [r3, #0]
 8005ec0:	4608      	mov	r0, r1
 8005ec2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <__sfputs_r>:
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eca:	4606      	mov	r6, r0
 8005ecc:	460f      	mov	r7, r1
 8005ece:	4614      	mov	r4, r2
 8005ed0:	18d5      	adds	r5, r2, r3
 8005ed2:	42ac      	cmp	r4, r5
 8005ed4:	d101      	bne.n	8005eda <__sfputs_r+0x12>
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	e007      	b.n	8005eea <__sfputs_r+0x22>
 8005eda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ede:	463a      	mov	r2, r7
 8005ee0:	4630      	mov	r0, r6
 8005ee2:	f7ff ffda 	bl	8005e9a <__sfputc_r>
 8005ee6:	1c43      	adds	r3, r0, #1
 8005ee8:	d1f3      	bne.n	8005ed2 <__sfputs_r+0xa>
 8005eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005eec <_vfiprintf_r>:
 8005eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef0:	460d      	mov	r5, r1
 8005ef2:	b09d      	sub	sp, #116	@ 0x74
 8005ef4:	4614      	mov	r4, r2
 8005ef6:	4698      	mov	r8, r3
 8005ef8:	4606      	mov	r6, r0
 8005efa:	b118      	cbz	r0, 8005f04 <_vfiprintf_r+0x18>
 8005efc:	6a03      	ldr	r3, [r0, #32]
 8005efe:	b90b      	cbnz	r3, 8005f04 <_vfiprintf_r+0x18>
 8005f00:	f7ff f986 	bl	8005210 <__sinit>
 8005f04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f06:	07d9      	lsls	r1, r3, #31
 8005f08:	d405      	bmi.n	8005f16 <_vfiprintf_r+0x2a>
 8005f0a:	89ab      	ldrh	r3, [r5, #12]
 8005f0c:	059a      	lsls	r2, r3, #22
 8005f0e:	d402      	bmi.n	8005f16 <_vfiprintf_r+0x2a>
 8005f10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f12:	f7ff fa92 	bl	800543a <__retarget_lock_acquire_recursive>
 8005f16:	89ab      	ldrh	r3, [r5, #12]
 8005f18:	071b      	lsls	r3, r3, #28
 8005f1a:	d501      	bpl.n	8005f20 <_vfiprintf_r+0x34>
 8005f1c:	692b      	ldr	r3, [r5, #16]
 8005f1e:	b99b      	cbnz	r3, 8005f48 <_vfiprintf_r+0x5c>
 8005f20:	4629      	mov	r1, r5
 8005f22:	4630      	mov	r0, r6
 8005f24:	f000 f938 	bl	8006198 <__swsetup_r>
 8005f28:	b170      	cbz	r0, 8005f48 <_vfiprintf_r+0x5c>
 8005f2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f2c:	07dc      	lsls	r4, r3, #31
 8005f2e:	d504      	bpl.n	8005f3a <_vfiprintf_r+0x4e>
 8005f30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f34:	b01d      	add	sp, #116	@ 0x74
 8005f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f3a:	89ab      	ldrh	r3, [r5, #12]
 8005f3c:	0598      	lsls	r0, r3, #22
 8005f3e:	d4f7      	bmi.n	8005f30 <_vfiprintf_r+0x44>
 8005f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f42:	f7ff fa7b 	bl	800543c <__retarget_lock_release_recursive>
 8005f46:	e7f3      	b.n	8005f30 <_vfiprintf_r+0x44>
 8005f48:	2300      	movs	r3, #0
 8005f4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f4c:	2320      	movs	r3, #32
 8005f4e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f52:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f56:	2330      	movs	r3, #48	@ 0x30
 8005f58:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006108 <_vfiprintf_r+0x21c>
 8005f5c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f60:	f04f 0901 	mov.w	r9, #1
 8005f64:	4623      	mov	r3, r4
 8005f66:	469a      	mov	sl, r3
 8005f68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f6c:	b10a      	cbz	r2, 8005f72 <_vfiprintf_r+0x86>
 8005f6e:	2a25      	cmp	r2, #37	@ 0x25
 8005f70:	d1f9      	bne.n	8005f66 <_vfiprintf_r+0x7a>
 8005f72:	ebba 0b04 	subs.w	fp, sl, r4
 8005f76:	d00b      	beq.n	8005f90 <_vfiprintf_r+0xa4>
 8005f78:	465b      	mov	r3, fp
 8005f7a:	4622      	mov	r2, r4
 8005f7c:	4629      	mov	r1, r5
 8005f7e:	4630      	mov	r0, r6
 8005f80:	f7ff ffa2 	bl	8005ec8 <__sfputs_r>
 8005f84:	3001      	adds	r0, #1
 8005f86:	f000 80a7 	beq.w	80060d8 <_vfiprintf_r+0x1ec>
 8005f8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f8c:	445a      	add	r2, fp
 8005f8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f90:	f89a 3000 	ldrb.w	r3, [sl]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f000 809f 	beq.w	80060d8 <_vfiprintf_r+0x1ec>
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fa4:	f10a 0a01 	add.w	sl, sl, #1
 8005fa8:	9304      	str	r3, [sp, #16]
 8005faa:	9307      	str	r3, [sp, #28]
 8005fac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005fb0:	931a      	str	r3, [sp, #104]	@ 0x68
 8005fb2:	4654      	mov	r4, sl
 8005fb4:	2205      	movs	r2, #5
 8005fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fba:	4853      	ldr	r0, [pc, #332]	@ (8006108 <_vfiprintf_r+0x21c>)
 8005fbc:	f7fa f930 	bl	8000220 <memchr>
 8005fc0:	9a04      	ldr	r2, [sp, #16]
 8005fc2:	b9d8      	cbnz	r0, 8005ffc <_vfiprintf_r+0x110>
 8005fc4:	06d1      	lsls	r1, r2, #27
 8005fc6:	bf44      	itt	mi
 8005fc8:	2320      	movmi	r3, #32
 8005fca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fce:	0713      	lsls	r3, r2, #28
 8005fd0:	bf44      	itt	mi
 8005fd2:	232b      	movmi	r3, #43	@ 0x2b
 8005fd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fd8:	f89a 3000 	ldrb.w	r3, [sl]
 8005fdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fde:	d015      	beq.n	800600c <_vfiprintf_r+0x120>
 8005fe0:	9a07      	ldr	r2, [sp, #28]
 8005fe2:	4654      	mov	r4, sl
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	f04f 0c0a 	mov.w	ip, #10
 8005fea:	4621      	mov	r1, r4
 8005fec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ff0:	3b30      	subs	r3, #48	@ 0x30
 8005ff2:	2b09      	cmp	r3, #9
 8005ff4:	d94b      	bls.n	800608e <_vfiprintf_r+0x1a2>
 8005ff6:	b1b0      	cbz	r0, 8006026 <_vfiprintf_r+0x13a>
 8005ff8:	9207      	str	r2, [sp, #28]
 8005ffa:	e014      	b.n	8006026 <_vfiprintf_r+0x13a>
 8005ffc:	eba0 0308 	sub.w	r3, r0, r8
 8006000:	fa09 f303 	lsl.w	r3, r9, r3
 8006004:	4313      	orrs	r3, r2
 8006006:	9304      	str	r3, [sp, #16]
 8006008:	46a2      	mov	sl, r4
 800600a:	e7d2      	b.n	8005fb2 <_vfiprintf_r+0xc6>
 800600c:	9b03      	ldr	r3, [sp, #12]
 800600e:	1d19      	adds	r1, r3, #4
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	9103      	str	r1, [sp, #12]
 8006014:	2b00      	cmp	r3, #0
 8006016:	bfbb      	ittet	lt
 8006018:	425b      	neglt	r3, r3
 800601a:	f042 0202 	orrlt.w	r2, r2, #2
 800601e:	9307      	strge	r3, [sp, #28]
 8006020:	9307      	strlt	r3, [sp, #28]
 8006022:	bfb8      	it	lt
 8006024:	9204      	strlt	r2, [sp, #16]
 8006026:	7823      	ldrb	r3, [r4, #0]
 8006028:	2b2e      	cmp	r3, #46	@ 0x2e
 800602a:	d10a      	bne.n	8006042 <_vfiprintf_r+0x156>
 800602c:	7863      	ldrb	r3, [r4, #1]
 800602e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006030:	d132      	bne.n	8006098 <_vfiprintf_r+0x1ac>
 8006032:	9b03      	ldr	r3, [sp, #12]
 8006034:	1d1a      	adds	r2, r3, #4
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	9203      	str	r2, [sp, #12]
 800603a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800603e:	3402      	adds	r4, #2
 8006040:	9305      	str	r3, [sp, #20]
 8006042:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006118 <_vfiprintf_r+0x22c>
 8006046:	7821      	ldrb	r1, [r4, #0]
 8006048:	2203      	movs	r2, #3
 800604a:	4650      	mov	r0, sl
 800604c:	f7fa f8e8 	bl	8000220 <memchr>
 8006050:	b138      	cbz	r0, 8006062 <_vfiprintf_r+0x176>
 8006052:	9b04      	ldr	r3, [sp, #16]
 8006054:	eba0 000a 	sub.w	r0, r0, sl
 8006058:	2240      	movs	r2, #64	@ 0x40
 800605a:	4082      	lsls	r2, r0
 800605c:	4313      	orrs	r3, r2
 800605e:	3401      	adds	r4, #1
 8006060:	9304      	str	r3, [sp, #16]
 8006062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006066:	4829      	ldr	r0, [pc, #164]	@ (800610c <_vfiprintf_r+0x220>)
 8006068:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800606c:	2206      	movs	r2, #6
 800606e:	f7fa f8d7 	bl	8000220 <memchr>
 8006072:	2800      	cmp	r0, #0
 8006074:	d03f      	beq.n	80060f6 <_vfiprintf_r+0x20a>
 8006076:	4b26      	ldr	r3, [pc, #152]	@ (8006110 <_vfiprintf_r+0x224>)
 8006078:	bb1b      	cbnz	r3, 80060c2 <_vfiprintf_r+0x1d6>
 800607a:	9b03      	ldr	r3, [sp, #12]
 800607c:	3307      	adds	r3, #7
 800607e:	f023 0307 	bic.w	r3, r3, #7
 8006082:	3308      	adds	r3, #8
 8006084:	9303      	str	r3, [sp, #12]
 8006086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006088:	443b      	add	r3, r7
 800608a:	9309      	str	r3, [sp, #36]	@ 0x24
 800608c:	e76a      	b.n	8005f64 <_vfiprintf_r+0x78>
 800608e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006092:	460c      	mov	r4, r1
 8006094:	2001      	movs	r0, #1
 8006096:	e7a8      	b.n	8005fea <_vfiprintf_r+0xfe>
 8006098:	2300      	movs	r3, #0
 800609a:	3401      	adds	r4, #1
 800609c:	9305      	str	r3, [sp, #20]
 800609e:	4619      	mov	r1, r3
 80060a0:	f04f 0c0a 	mov.w	ip, #10
 80060a4:	4620      	mov	r0, r4
 80060a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060aa:	3a30      	subs	r2, #48	@ 0x30
 80060ac:	2a09      	cmp	r2, #9
 80060ae:	d903      	bls.n	80060b8 <_vfiprintf_r+0x1cc>
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d0c6      	beq.n	8006042 <_vfiprintf_r+0x156>
 80060b4:	9105      	str	r1, [sp, #20]
 80060b6:	e7c4      	b.n	8006042 <_vfiprintf_r+0x156>
 80060b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80060bc:	4604      	mov	r4, r0
 80060be:	2301      	movs	r3, #1
 80060c0:	e7f0      	b.n	80060a4 <_vfiprintf_r+0x1b8>
 80060c2:	ab03      	add	r3, sp, #12
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	462a      	mov	r2, r5
 80060c8:	4b12      	ldr	r3, [pc, #72]	@ (8006114 <_vfiprintf_r+0x228>)
 80060ca:	a904      	add	r1, sp, #16
 80060cc:	4630      	mov	r0, r6
 80060ce:	f3af 8000 	nop.w
 80060d2:	4607      	mov	r7, r0
 80060d4:	1c78      	adds	r0, r7, #1
 80060d6:	d1d6      	bne.n	8006086 <_vfiprintf_r+0x19a>
 80060d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060da:	07d9      	lsls	r1, r3, #31
 80060dc:	d405      	bmi.n	80060ea <_vfiprintf_r+0x1fe>
 80060de:	89ab      	ldrh	r3, [r5, #12]
 80060e0:	059a      	lsls	r2, r3, #22
 80060e2:	d402      	bmi.n	80060ea <_vfiprintf_r+0x1fe>
 80060e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060e6:	f7ff f9a9 	bl	800543c <__retarget_lock_release_recursive>
 80060ea:	89ab      	ldrh	r3, [r5, #12]
 80060ec:	065b      	lsls	r3, r3, #25
 80060ee:	f53f af1f 	bmi.w	8005f30 <_vfiprintf_r+0x44>
 80060f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80060f4:	e71e      	b.n	8005f34 <_vfiprintf_r+0x48>
 80060f6:	ab03      	add	r3, sp, #12
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	462a      	mov	r2, r5
 80060fc:	4b05      	ldr	r3, [pc, #20]	@ (8006114 <_vfiprintf_r+0x228>)
 80060fe:	a904      	add	r1, sp, #16
 8006100:	4630      	mov	r0, r6
 8006102:	f7ff fc81 	bl	8005a08 <_printf_i>
 8006106:	e7e4      	b.n	80060d2 <_vfiprintf_r+0x1e6>
 8006108:	08006637 	.word	0x08006637
 800610c:	08006641 	.word	0x08006641
 8006110:	00000000 	.word	0x00000000
 8006114:	08005ec9 	.word	0x08005ec9
 8006118:	0800663d 	.word	0x0800663d

0800611c <__swbuf_r>:
 800611c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611e:	460e      	mov	r6, r1
 8006120:	4614      	mov	r4, r2
 8006122:	4605      	mov	r5, r0
 8006124:	b118      	cbz	r0, 800612e <__swbuf_r+0x12>
 8006126:	6a03      	ldr	r3, [r0, #32]
 8006128:	b90b      	cbnz	r3, 800612e <__swbuf_r+0x12>
 800612a:	f7ff f871 	bl	8005210 <__sinit>
 800612e:	69a3      	ldr	r3, [r4, #24]
 8006130:	60a3      	str	r3, [r4, #8]
 8006132:	89a3      	ldrh	r3, [r4, #12]
 8006134:	071a      	lsls	r2, r3, #28
 8006136:	d501      	bpl.n	800613c <__swbuf_r+0x20>
 8006138:	6923      	ldr	r3, [r4, #16]
 800613a:	b943      	cbnz	r3, 800614e <__swbuf_r+0x32>
 800613c:	4621      	mov	r1, r4
 800613e:	4628      	mov	r0, r5
 8006140:	f000 f82a 	bl	8006198 <__swsetup_r>
 8006144:	b118      	cbz	r0, 800614e <__swbuf_r+0x32>
 8006146:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800614a:	4638      	mov	r0, r7
 800614c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800614e:	6823      	ldr	r3, [r4, #0]
 8006150:	6922      	ldr	r2, [r4, #16]
 8006152:	1a98      	subs	r0, r3, r2
 8006154:	6963      	ldr	r3, [r4, #20]
 8006156:	b2f6      	uxtb	r6, r6
 8006158:	4283      	cmp	r3, r0
 800615a:	4637      	mov	r7, r6
 800615c:	dc05      	bgt.n	800616a <__swbuf_r+0x4e>
 800615e:	4621      	mov	r1, r4
 8006160:	4628      	mov	r0, r5
 8006162:	f7ff fdf3 	bl	8005d4c <_fflush_r>
 8006166:	2800      	cmp	r0, #0
 8006168:	d1ed      	bne.n	8006146 <__swbuf_r+0x2a>
 800616a:	68a3      	ldr	r3, [r4, #8]
 800616c:	3b01      	subs	r3, #1
 800616e:	60a3      	str	r3, [r4, #8]
 8006170:	6823      	ldr	r3, [r4, #0]
 8006172:	1c5a      	adds	r2, r3, #1
 8006174:	6022      	str	r2, [r4, #0]
 8006176:	701e      	strb	r6, [r3, #0]
 8006178:	6962      	ldr	r2, [r4, #20]
 800617a:	1c43      	adds	r3, r0, #1
 800617c:	429a      	cmp	r2, r3
 800617e:	d004      	beq.n	800618a <__swbuf_r+0x6e>
 8006180:	89a3      	ldrh	r3, [r4, #12]
 8006182:	07db      	lsls	r3, r3, #31
 8006184:	d5e1      	bpl.n	800614a <__swbuf_r+0x2e>
 8006186:	2e0a      	cmp	r6, #10
 8006188:	d1df      	bne.n	800614a <__swbuf_r+0x2e>
 800618a:	4621      	mov	r1, r4
 800618c:	4628      	mov	r0, r5
 800618e:	f7ff fddd 	bl	8005d4c <_fflush_r>
 8006192:	2800      	cmp	r0, #0
 8006194:	d0d9      	beq.n	800614a <__swbuf_r+0x2e>
 8006196:	e7d6      	b.n	8006146 <__swbuf_r+0x2a>

08006198 <__swsetup_r>:
 8006198:	b538      	push	{r3, r4, r5, lr}
 800619a:	4b29      	ldr	r3, [pc, #164]	@ (8006240 <__swsetup_r+0xa8>)
 800619c:	4605      	mov	r5, r0
 800619e:	6818      	ldr	r0, [r3, #0]
 80061a0:	460c      	mov	r4, r1
 80061a2:	b118      	cbz	r0, 80061ac <__swsetup_r+0x14>
 80061a4:	6a03      	ldr	r3, [r0, #32]
 80061a6:	b90b      	cbnz	r3, 80061ac <__swsetup_r+0x14>
 80061a8:	f7ff f832 	bl	8005210 <__sinit>
 80061ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061b0:	0719      	lsls	r1, r3, #28
 80061b2:	d422      	bmi.n	80061fa <__swsetup_r+0x62>
 80061b4:	06da      	lsls	r2, r3, #27
 80061b6:	d407      	bmi.n	80061c8 <__swsetup_r+0x30>
 80061b8:	2209      	movs	r2, #9
 80061ba:	602a      	str	r2, [r5, #0]
 80061bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061c0:	81a3      	strh	r3, [r4, #12]
 80061c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061c6:	e033      	b.n	8006230 <__swsetup_r+0x98>
 80061c8:	0758      	lsls	r0, r3, #29
 80061ca:	d512      	bpl.n	80061f2 <__swsetup_r+0x5a>
 80061cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061ce:	b141      	cbz	r1, 80061e2 <__swsetup_r+0x4a>
 80061d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061d4:	4299      	cmp	r1, r3
 80061d6:	d002      	beq.n	80061de <__swsetup_r+0x46>
 80061d8:	4628      	mov	r0, r5
 80061da:	f7ff f94f 	bl	800547c <_free_r>
 80061de:	2300      	movs	r3, #0
 80061e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80061e2:	89a3      	ldrh	r3, [r4, #12]
 80061e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80061e8:	81a3      	strh	r3, [r4, #12]
 80061ea:	2300      	movs	r3, #0
 80061ec:	6063      	str	r3, [r4, #4]
 80061ee:	6923      	ldr	r3, [r4, #16]
 80061f0:	6023      	str	r3, [r4, #0]
 80061f2:	89a3      	ldrh	r3, [r4, #12]
 80061f4:	f043 0308 	orr.w	r3, r3, #8
 80061f8:	81a3      	strh	r3, [r4, #12]
 80061fa:	6923      	ldr	r3, [r4, #16]
 80061fc:	b94b      	cbnz	r3, 8006212 <__swsetup_r+0x7a>
 80061fe:	89a3      	ldrh	r3, [r4, #12]
 8006200:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006208:	d003      	beq.n	8006212 <__swsetup_r+0x7a>
 800620a:	4621      	mov	r1, r4
 800620c:	4628      	mov	r0, r5
 800620e:	f000 f88b 	bl	8006328 <__smakebuf_r>
 8006212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006216:	f013 0201 	ands.w	r2, r3, #1
 800621a:	d00a      	beq.n	8006232 <__swsetup_r+0x9a>
 800621c:	2200      	movs	r2, #0
 800621e:	60a2      	str	r2, [r4, #8]
 8006220:	6962      	ldr	r2, [r4, #20]
 8006222:	4252      	negs	r2, r2
 8006224:	61a2      	str	r2, [r4, #24]
 8006226:	6922      	ldr	r2, [r4, #16]
 8006228:	b942      	cbnz	r2, 800623c <__swsetup_r+0xa4>
 800622a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800622e:	d1c5      	bne.n	80061bc <__swsetup_r+0x24>
 8006230:	bd38      	pop	{r3, r4, r5, pc}
 8006232:	0799      	lsls	r1, r3, #30
 8006234:	bf58      	it	pl
 8006236:	6962      	ldrpl	r2, [r4, #20]
 8006238:	60a2      	str	r2, [r4, #8]
 800623a:	e7f4      	b.n	8006226 <__swsetup_r+0x8e>
 800623c:	2000      	movs	r0, #0
 800623e:	e7f7      	b.n	8006230 <__swsetup_r+0x98>
 8006240:	200000ac 	.word	0x200000ac

08006244 <_raise_r>:
 8006244:	291f      	cmp	r1, #31
 8006246:	b538      	push	{r3, r4, r5, lr}
 8006248:	4605      	mov	r5, r0
 800624a:	460c      	mov	r4, r1
 800624c:	d904      	bls.n	8006258 <_raise_r+0x14>
 800624e:	2316      	movs	r3, #22
 8006250:	6003      	str	r3, [r0, #0]
 8006252:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006256:	bd38      	pop	{r3, r4, r5, pc}
 8006258:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800625a:	b112      	cbz	r2, 8006262 <_raise_r+0x1e>
 800625c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006260:	b94b      	cbnz	r3, 8006276 <_raise_r+0x32>
 8006262:	4628      	mov	r0, r5
 8006264:	f000 f830 	bl	80062c8 <_getpid_r>
 8006268:	4622      	mov	r2, r4
 800626a:	4601      	mov	r1, r0
 800626c:	4628      	mov	r0, r5
 800626e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006272:	f000 b817 	b.w	80062a4 <_kill_r>
 8006276:	2b01      	cmp	r3, #1
 8006278:	d00a      	beq.n	8006290 <_raise_r+0x4c>
 800627a:	1c59      	adds	r1, r3, #1
 800627c:	d103      	bne.n	8006286 <_raise_r+0x42>
 800627e:	2316      	movs	r3, #22
 8006280:	6003      	str	r3, [r0, #0]
 8006282:	2001      	movs	r0, #1
 8006284:	e7e7      	b.n	8006256 <_raise_r+0x12>
 8006286:	2100      	movs	r1, #0
 8006288:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800628c:	4620      	mov	r0, r4
 800628e:	4798      	blx	r3
 8006290:	2000      	movs	r0, #0
 8006292:	e7e0      	b.n	8006256 <_raise_r+0x12>

08006294 <raise>:
 8006294:	4b02      	ldr	r3, [pc, #8]	@ (80062a0 <raise+0xc>)
 8006296:	4601      	mov	r1, r0
 8006298:	6818      	ldr	r0, [r3, #0]
 800629a:	f7ff bfd3 	b.w	8006244 <_raise_r>
 800629e:	bf00      	nop
 80062a0:	200000ac 	.word	0x200000ac

080062a4 <_kill_r>:
 80062a4:	b538      	push	{r3, r4, r5, lr}
 80062a6:	4d07      	ldr	r5, [pc, #28]	@ (80062c4 <_kill_r+0x20>)
 80062a8:	2300      	movs	r3, #0
 80062aa:	4604      	mov	r4, r0
 80062ac:	4608      	mov	r0, r1
 80062ae:	4611      	mov	r1, r2
 80062b0:	602b      	str	r3, [r5, #0]
 80062b2:	f7fa fcd9 	bl	8000c68 <_kill>
 80062b6:	1c43      	adds	r3, r0, #1
 80062b8:	d102      	bne.n	80062c0 <_kill_r+0x1c>
 80062ba:	682b      	ldr	r3, [r5, #0]
 80062bc:	b103      	cbz	r3, 80062c0 <_kill_r+0x1c>
 80062be:	6023      	str	r3, [r4, #0]
 80062c0:	bd38      	pop	{r3, r4, r5, pc}
 80062c2:	bf00      	nop
 80062c4:	2000041c 	.word	0x2000041c

080062c8 <_getpid_r>:
 80062c8:	f7fa bcc6 	b.w	8000c58 <_getpid>

080062cc <_malloc_usable_size_r>:
 80062cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062d0:	1f18      	subs	r0, r3, #4
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	bfbc      	itt	lt
 80062d6:	580b      	ldrlt	r3, [r1, r0]
 80062d8:	18c0      	addlt	r0, r0, r3
 80062da:	4770      	bx	lr

080062dc <__swhatbuf_r>:
 80062dc:	b570      	push	{r4, r5, r6, lr}
 80062de:	460c      	mov	r4, r1
 80062e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e4:	2900      	cmp	r1, #0
 80062e6:	b096      	sub	sp, #88	@ 0x58
 80062e8:	4615      	mov	r5, r2
 80062ea:	461e      	mov	r6, r3
 80062ec:	da0d      	bge.n	800630a <__swhatbuf_r+0x2e>
 80062ee:	89a3      	ldrh	r3, [r4, #12]
 80062f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80062f4:	f04f 0100 	mov.w	r1, #0
 80062f8:	bf14      	ite	ne
 80062fa:	2340      	movne	r3, #64	@ 0x40
 80062fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006300:	2000      	movs	r0, #0
 8006302:	6031      	str	r1, [r6, #0]
 8006304:	602b      	str	r3, [r5, #0]
 8006306:	b016      	add	sp, #88	@ 0x58
 8006308:	bd70      	pop	{r4, r5, r6, pc}
 800630a:	466a      	mov	r2, sp
 800630c:	f000 f848 	bl	80063a0 <_fstat_r>
 8006310:	2800      	cmp	r0, #0
 8006312:	dbec      	blt.n	80062ee <__swhatbuf_r+0x12>
 8006314:	9901      	ldr	r1, [sp, #4]
 8006316:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800631a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800631e:	4259      	negs	r1, r3
 8006320:	4159      	adcs	r1, r3
 8006322:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006326:	e7eb      	b.n	8006300 <__swhatbuf_r+0x24>

08006328 <__smakebuf_r>:
 8006328:	898b      	ldrh	r3, [r1, #12]
 800632a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800632c:	079d      	lsls	r5, r3, #30
 800632e:	4606      	mov	r6, r0
 8006330:	460c      	mov	r4, r1
 8006332:	d507      	bpl.n	8006344 <__smakebuf_r+0x1c>
 8006334:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006338:	6023      	str	r3, [r4, #0]
 800633a:	6123      	str	r3, [r4, #16]
 800633c:	2301      	movs	r3, #1
 800633e:	6163      	str	r3, [r4, #20]
 8006340:	b003      	add	sp, #12
 8006342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006344:	ab01      	add	r3, sp, #4
 8006346:	466a      	mov	r2, sp
 8006348:	f7ff ffc8 	bl	80062dc <__swhatbuf_r>
 800634c:	9f00      	ldr	r7, [sp, #0]
 800634e:	4605      	mov	r5, r0
 8006350:	4639      	mov	r1, r7
 8006352:	4630      	mov	r0, r6
 8006354:	f7ff f906 	bl	8005564 <_malloc_r>
 8006358:	b948      	cbnz	r0, 800636e <__smakebuf_r+0x46>
 800635a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800635e:	059a      	lsls	r2, r3, #22
 8006360:	d4ee      	bmi.n	8006340 <__smakebuf_r+0x18>
 8006362:	f023 0303 	bic.w	r3, r3, #3
 8006366:	f043 0302 	orr.w	r3, r3, #2
 800636a:	81a3      	strh	r3, [r4, #12]
 800636c:	e7e2      	b.n	8006334 <__smakebuf_r+0xc>
 800636e:	89a3      	ldrh	r3, [r4, #12]
 8006370:	6020      	str	r0, [r4, #0]
 8006372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006376:	81a3      	strh	r3, [r4, #12]
 8006378:	9b01      	ldr	r3, [sp, #4]
 800637a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800637e:	b15b      	cbz	r3, 8006398 <__smakebuf_r+0x70>
 8006380:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006384:	4630      	mov	r0, r6
 8006386:	f000 f81d 	bl	80063c4 <_isatty_r>
 800638a:	b128      	cbz	r0, 8006398 <__smakebuf_r+0x70>
 800638c:	89a3      	ldrh	r3, [r4, #12]
 800638e:	f023 0303 	bic.w	r3, r3, #3
 8006392:	f043 0301 	orr.w	r3, r3, #1
 8006396:	81a3      	strh	r3, [r4, #12]
 8006398:	89a3      	ldrh	r3, [r4, #12]
 800639a:	431d      	orrs	r5, r3
 800639c:	81a5      	strh	r5, [r4, #12]
 800639e:	e7cf      	b.n	8006340 <__smakebuf_r+0x18>

080063a0 <_fstat_r>:
 80063a0:	b538      	push	{r3, r4, r5, lr}
 80063a2:	4d07      	ldr	r5, [pc, #28]	@ (80063c0 <_fstat_r+0x20>)
 80063a4:	2300      	movs	r3, #0
 80063a6:	4604      	mov	r4, r0
 80063a8:	4608      	mov	r0, r1
 80063aa:	4611      	mov	r1, r2
 80063ac:	602b      	str	r3, [r5, #0]
 80063ae:	f7fa fcbb 	bl	8000d28 <_fstat>
 80063b2:	1c43      	adds	r3, r0, #1
 80063b4:	d102      	bne.n	80063bc <_fstat_r+0x1c>
 80063b6:	682b      	ldr	r3, [r5, #0]
 80063b8:	b103      	cbz	r3, 80063bc <_fstat_r+0x1c>
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	bd38      	pop	{r3, r4, r5, pc}
 80063be:	bf00      	nop
 80063c0:	2000041c 	.word	0x2000041c

080063c4 <_isatty_r>:
 80063c4:	b538      	push	{r3, r4, r5, lr}
 80063c6:	4d06      	ldr	r5, [pc, #24]	@ (80063e0 <_isatty_r+0x1c>)
 80063c8:	2300      	movs	r3, #0
 80063ca:	4604      	mov	r4, r0
 80063cc:	4608      	mov	r0, r1
 80063ce:	602b      	str	r3, [r5, #0]
 80063d0:	f7fa fcba 	bl	8000d48 <_isatty>
 80063d4:	1c43      	adds	r3, r0, #1
 80063d6:	d102      	bne.n	80063de <_isatty_r+0x1a>
 80063d8:	682b      	ldr	r3, [r5, #0]
 80063da:	b103      	cbz	r3, 80063de <_isatty_r+0x1a>
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	bd38      	pop	{r3, r4, r5, pc}
 80063e0:	2000041c 	.word	0x2000041c

080063e4 <_init>:
 80063e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063e6:	bf00      	nop
 80063e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ea:	bc08      	pop	{r3}
 80063ec:	469e      	mov	lr, r3
 80063ee:	4770      	bx	lr

080063f0 <_fini>:
 80063f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063f2:	bf00      	nop
 80063f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063f6:	bc08      	pop	{r3}
 80063f8:	469e      	mov	lr, r3
 80063fa:	4770      	bx	lr
