// Seed: 3151916072
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wand id_4,
    output wor id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri id_11,
    input wor id_12,
    input tri1 id_13,
    output wand id_14
);
  assign id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_0  = 32'd42,
    parameter id_15 = 32'd52,
    parameter id_16 = 32'd12
) (
    input supply0 _id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    inout tri id_4,
    input tri id_5,
    input tri0 id_6,
    inout tri1 id_7,
    output wand id_8,
    output supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    output wand id_13,
    input uwire id_14,
    input tri1 _id_15,
    input tri0 _id_16,
    output tri0 id_17
);
  uwire [id_15  +  id_0 : id_16] id_19 = ~1'b0 - id_12;
  logic [1 'b0 &  -1 'h0 : 1  +  -1 'b0] id_20;
  ;
  assign id_8 = id_3 | id_0 | id_20 | -1 - 1'h0 | 1;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_3,
      id_5,
      id_10,
      id_4,
      id_14,
      id_13,
      id_2,
      id_7,
      id_2,
      id_9,
      id_3,
      id_6,
      id_17
  );
  assign modCall_1.id_11 = 0;
endmodule
