static int cg3_setcolreg(unsigned regno,\r\nunsigned red, unsigned green, unsigned blue,\r\nunsigned transp, struct fb_info *info)\r\n{\r\nstruct cg3_par *par = (struct cg3_par *) info->par;\r\nstruct bt_regs __iomem *bt = &par->regs->cmap;\r\nunsigned long flags;\r\nu32 *p32;\r\nu8 *p8;\r\nint count;\r\nif (regno >= 256)\r\nreturn 1;\r\nred >>= 8;\r\ngreen >>= 8;\r\nblue >>= 8;\r\nspin_lock_irqsave(&par->lock, flags);\r\np8 = (u8 *)par->sw_cmap + (regno * 3);\r\np8[0] = red;\r\np8[1] = green;\r\np8[2] = blue;\r\n#define D4M3(x) ((((x)>>2)<<1) + ((x)>>2))\r\n#define D4M4(x) ((x)&~0x3)\r\ncount = 3;\r\np32 = &par->sw_cmap[D4M3(regno)];\r\nsbus_writel(D4M4(regno), &bt->addr);\r\nwhile (count--)\r\nsbus_writel(*p32++, &bt->color_map);\r\n#undef D4M3\r\n#undef D4M4\r\nspin_unlock_irqrestore(&par->lock, flags);\r\nreturn 0;\r\n}\r\nstatic int cg3_blank(int blank, struct fb_info *info)\r\n{\r\nstruct cg3_par *par = (struct cg3_par *) info->par;\r\nstruct cg3_regs __iomem *regs = par->regs;\r\nunsigned long flags;\r\nu8 val;\r\nspin_lock_irqsave(&par->lock, flags);\r\nswitch (blank) {\r\ncase FB_BLANK_UNBLANK:\r\nval = sbus_readb(&regs->control);\r\nval |= CG3_CR_ENABLE_VIDEO;\r\nsbus_writeb(val, &regs->control);\r\npar->flags &= ~CG3_FLAG_BLANKED;\r\nbreak;\r\ncase FB_BLANK_NORMAL:\r\ncase FB_BLANK_VSYNC_SUSPEND:\r\ncase FB_BLANK_HSYNC_SUSPEND:\r\ncase FB_BLANK_POWERDOWN:\r\nval = sbus_readb(&regs->control);\r\nval &= ~CG3_CR_ENABLE_VIDEO;\r\nsbus_writeb(val, &regs->control);\r\npar->flags |= CG3_FLAG_BLANKED;\r\nbreak;\r\n}\r\nspin_unlock_irqrestore(&par->lock, flags);\r\nreturn 0;\r\n}\r\nstatic int cg3_mmap(struct fb_info *info, struct vm_area_struct *vma)\r\n{\r\nstruct cg3_par *par = (struct cg3_par *)info->par;\r\nreturn sbusfb_mmap_helper(cg3_mmap_map,\r\ninfo->fix.smem_start, info->fix.smem_len,\r\npar->which_io,\r\nvma);\r\n}\r\nstatic int cg3_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg)\r\n{\r\nreturn sbusfb_ioctl_helper(cmd, arg, info,\r\nFBTYPE_SUN3COLOR, 8, info->fix.smem_len);\r\n}\r\nstatic void __devinit cg3_init_fix(struct fb_info *info, int linebytes,\r\nstruct device_node *dp)\r\n{\r\nstrlcpy(info->fix.id, dp->name, sizeof(info->fix.id));\r\ninfo->fix.type = FB_TYPE_PACKED_PIXELS;\r\ninfo->fix.visual = FB_VISUAL_PSEUDOCOLOR;\r\ninfo->fix.line_length = linebytes;\r\ninfo->fix.accel = FB_ACCEL_SUN_CGTHREE;\r\n}\r\nstatic void __devinit cg3_rdi_maybe_fixup_var(struct fb_var_screeninfo *var,\r\nstruct device_node *dp)\r\n{\r\nconst char *params;\r\nchar *p;\r\nint ww, hh;\r\nparams = of_get_property(dp, "params", NULL);\r\nif (params) {\r\nww = simple_strtoul(params, &p, 10);\r\nif (ww && *p == 'x') {\r\nhh = simple_strtoul(p + 1, &p, 10);\r\nif (hh && *p == '-') {\r\nif (var->xres != ww ||\r\nvar->yres != hh) {\r\nvar->xres = var->xres_virtual = ww;\r\nvar->yres = var->yres_virtual = hh;\r\n}\r\n}\r\n}\r\n}\r\n}\r\nstatic int __devinit cg3_do_default_mode(struct cg3_par *par)\r\n{\r\nenum cg3_type type;\r\nu8 *p;\r\nif (par->flags & CG3_FLAG_RDI)\r\ntype = CG3_RDI;\r\nelse {\r\nu8 status = sbus_readb(&par->regs->status), mon;\r\nif ((status & CG3_SR_ID_MASK) == CG3_SR_ID_COLOR) {\r\nmon = status & CG3_SR_RES_MASK;\r\nif (mon == CG3_SR_1152_900_76_A ||\r\nmon == CG3_SR_1152_900_76_B)\r\ntype = CG3_AT_76HZ;\r\nelse\r\ntype = CG3_AT_66HZ;\r\n} else {\r\nprintk(KERN_ERR "cgthree: can't handle SR %02x\n",\r\nstatus);\r\nreturn -EINVAL;\r\n}\r\n}\r\nfor (p = cg3_regvals[type]; *p; p += 2) {\r\nu8 __iomem *regp = &((u8 __iomem *)par->regs)[p[0]];\r\nsbus_writeb(p[1], regp);\r\n}\r\nfor (p = cg3_dacvals; *p; p += 2) {\r\nu8 __iomem *regp;\r\nregp = (u8 __iomem *)&par->regs->cmap.addr;\r\nsbus_writeb(p[0], regp);\r\nregp = (u8 __iomem *)&par->regs->cmap.control;\r\nsbus_writeb(p[1], regp);\r\n}\r\nreturn 0;\r\n}\r\nstatic int __devinit cg3_probe(struct platform_device *op)\r\n{\r\nstruct device_node *dp = op->dev.of_node;\r\nstruct fb_info *info;\r\nstruct cg3_par *par;\r\nint linebytes, err;\r\ninfo = framebuffer_alloc(sizeof(struct cg3_par), &op->dev);\r\nerr = -ENOMEM;\r\nif (!info)\r\ngoto out_err;\r\npar = info->par;\r\nspin_lock_init(&par->lock);\r\ninfo->fix.smem_start = op->resource[0].start;\r\npar->which_io = op->resource[0].flags & IORESOURCE_BITS;\r\nsbusfb_fill_var(&info->var, dp, 8);\r\ninfo->var.red.length = 8;\r\ninfo->var.green.length = 8;\r\ninfo->var.blue.length = 8;\r\nif (!strcmp(dp->name, "cgRDI"))\r\npar->flags |= CG3_FLAG_RDI;\r\nif (par->flags & CG3_FLAG_RDI)\r\ncg3_rdi_maybe_fixup_var(&info->var, dp);\r\nlinebytes = of_getintprop_default(dp, "linebytes",\r\ninfo->var.xres);\r\ninfo->fix.smem_len = PAGE_ALIGN(linebytes * info->var.yres);\r\npar->regs = of_ioremap(&op->resource[0], CG3_REGS_OFFSET,\r\nsizeof(struct cg3_regs), "cg3 regs");\r\nif (!par->regs)\r\ngoto out_release_fb;\r\ninfo->flags = FBINFO_DEFAULT;\r\ninfo->fbops = &cg3_ops;\r\ninfo->screen_base = of_ioremap(&op->resource[0], CG3_RAM_OFFSET,\r\ninfo->fix.smem_len, "cg3 ram");\r\nif (!info->screen_base)\r\ngoto out_unmap_regs;\r\ncg3_blank(FB_BLANK_UNBLANK, info);\r\nif (!of_find_property(dp, "width", NULL)) {\r\nerr = cg3_do_default_mode(par);\r\nif (err)\r\ngoto out_unmap_screen;\r\n}\r\nif (fb_alloc_cmap(&info->cmap, 256, 0))\r\ngoto out_unmap_screen;\r\nfb_set_cmap(&info->cmap, info);\r\ncg3_init_fix(info, linebytes, dp);\r\nerr = register_framebuffer(info);\r\nif (err < 0)\r\ngoto out_dealloc_cmap;\r\ndev_set_drvdata(&op->dev, info);\r\nprintk(KERN_INFO "%s: cg3 at %lx:%lx\n",\r\ndp->full_name, par->which_io, info->fix.smem_start);\r\nreturn 0;\r\nout_dealloc_cmap:\r\nfb_dealloc_cmap(&info->cmap);\r\nout_unmap_screen:\r\nof_iounmap(&op->resource[0], info->screen_base, info->fix.smem_len);\r\nout_unmap_regs:\r\nof_iounmap(&op->resource[0], par->regs, sizeof(struct cg3_regs));\r\nout_release_fb:\r\nframebuffer_release(info);\r\nout_err:\r\nreturn err;\r\n}\r\nstatic int __devexit cg3_remove(struct platform_device *op)\r\n{\r\nstruct fb_info *info = dev_get_drvdata(&op->dev);\r\nstruct cg3_par *par = info->par;\r\nunregister_framebuffer(info);\r\nfb_dealloc_cmap(&info->cmap);\r\nof_iounmap(&op->resource[0], par->regs, sizeof(struct cg3_regs));\r\nof_iounmap(&op->resource[0], info->screen_base, info->fix.smem_len);\r\nframebuffer_release(info);\r\ndev_set_drvdata(&op->dev, NULL);\r\nreturn 0;\r\n}\r\nstatic int __init cg3_init(void)\r\n{\r\nif (fb_get_options("cg3fb", NULL))\r\nreturn -ENODEV;\r\nreturn platform_driver_register(&cg3_driver);\r\n}\r\nstatic void __exit cg3_exit(void)\r\n{\r\nplatform_driver_unregister(&cg3_driver);\r\n}
