INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sim_1/new/testadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testadder
