// Generated by CIRCT e2b32a42e
module bsg_array_concentrate_static_1d_128(	// 11091_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_1d_128.v.cleaned.mlir:2:3
  input  [639:0] i,	// 11091_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_1d_128.v.cleaned.mlir:2:53
  output [511:0] o	// 11091_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_1d_128.v.cleaned.mlir:2:68
);

  assign o = {i[639:256], i[127:0]};	// 11091_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_1d_128.v.cleaned.mlir:3:10, :4:10, :5:10, :6:5
endmodule

