{"vcs1":{"timestamp_begin":1681594543.956375088, "rt":0.62, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681594544.606253911, "rt":0.77, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1681594545.405072011, "rt":1.06, "ut":0.06, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594543.660243887}
{"VCS_COMP_START_TIME": 1681594543.660243887}
{"VCS_COMP_END_TIME": 1681594547.223278562}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337084}}
{"stitch_vcselab": {"peak_mem": 222620}}
