# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_part2_2.srcs/sources_1/new/priority_encoder_3_2.vhd" \
"../../../../lab1_part2_2.srcs/sources_1/new/priority_encoder_7_3.vhd" \
"../../../../lab1_part2_2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" \

# Do not sort compile order
nosort
