Release 14.3 Map P.40xd (lin64)
Xilinx Mapping Report File for Design 'cpu_facade'

Design Information
------------------
Command Line   : map -intstyle ise -p xa6slx9-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail
-ir off -pr off -lc off -power off -o cpu_facade_map.ncd cpu_facade.ngd
cpu_facade.pcf 
Target Device  : xa6slx9
Target Package : ftg256
Target Speed   : -3
Mapper Version : aspartan6 -- $Revision: 1.55 $
Mapped Date    : Sat Jun 25 03:03:19 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:    8
Slice Logic Utilization:
  Number of Slice Registers:                   237 out of  11,440    2%
    Number used as Flip Flops:                 136
    Number used as Latches:                    100
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                        389 out of   5,720    6%
    Number used as logic:                      347 out of   5,720    6%
      Number using O6 output only:             224
      Number using O5 output only:              93
      Number using O5 and O6:                   30
      Number used as ROM:                        0
    Number used as Memory:                      32 out of   1,440    2%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:     10
      Number with same-slice register load:      0
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   152 out of   1,430   10%
  Nummber of MUXCYs used:                      128 out of   2,860    4%
  Number of LUT Flip Flop pairs used:          453
    Number with an unused Flip Flop:           219 out of     453   48%
    Number with an unused LUT:                  64 out of     453   14%
    Number of fully used LUT-FF pairs:         170 out of     453   37%
    Number of unique control sets:              37
    Number of slice register sites lost
      to control set restrictions:             100 out of  11,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        92 out of     186   49%
    Number of LOCed IOBs:                       92 out of      92  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.59

Peak Memory Usage:  848 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal in_manr_w connected to top level port in_manr_w has
   been removed.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_7/clk_internal is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_7/clkr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_7/XLXI_937/half_period_tick is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_7/XLXI_926/half_period_tick is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_7/XLXI_927/half_period_tick is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_7/cc_r0_w is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ram_a_w is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 100.000 Celsius. (default - Range:
   -40.000 to 100.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 361 block(s) removed
  90 block(s) optimized away
 314 signal(s) removed
 359 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_106/XLXI_42" (BUF) removed.
 The signal "ram_r" is loadless and has been removed.
  Loadless block "XLXI_112" (AND) removed.
Loadless block "XLXI_137" (AND) removed.
Loadless block "XLXI_7/XLXI_394" (AND) removed.
 The signal "XLXN_76" is loadless and has been removed.
  Loadless block "XLXI_37" (BUF) removed.
   The signal "in_manr_w_IBUF" is loadless and has been removed.
    Loadless block "in_manr_w_IBUF" (BUF) removed.
     The signal "in_manr_w" is loadless and has been removed.
      Loadless block "in_manr_w" (PAD) removed.
Loadless block "XLXI_7/XLXI_562" (BUF) removed.
Loadless block "XLXI_7/XLXI_563" (BUF) removed.
Loadless block "XLXI_7/XLXI_564" (BUF) removed.
Loadless block "XLXI_7/XLXI_574/XLXI_76" (BUF) removed.
Loadless block "XLXI_7/XLXI_574/XLXI_77" (BUF) removed.
Loadless block "XLXI_7/XLXI_574/XLXI_78" (BUF) removed.
Loadless block "XLXI_7/XLXI_574/XLXI_79" (BUF) removed.
Loadless block "XLXI_7/XLXI_574/XLXI_80" (BUF) removed.
Loadless block "XLXI_7/XLXI_574/XLXI_81" (BUF) removed.
Loadless block "XLXI_7/XLXI_574/XLXI_82" (BUF) removed.
Loadless block "XLXI_7/XLXI_574/XLXI_83" (BUF) removed.
Loadless block "XLXI_7/XLXI_575/XLXI_76" (BUF) removed.
Loadless block "XLXI_7/XLXI_575/XLXI_77" (BUF) removed.
Loadless block "XLXI_7/XLXI_575/XLXI_78" (BUF) removed.
Loadless block "XLXI_7/XLXI_575/XLXI_79" (BUF) removed.
Loadless block "XLXI_7/XLXI_575/XLXI_80" (BUF) removed.
Loadless block "XLXI_7/XLXI_575/XLXI_81" (BUF) removed.
Loadless block "XLXI_7/XLXI_575/XLXI_82" (BUF) removed.
Loadless block "XLXI_7/XLXI_575/XLXI_83" (BUF) removed.
Loadless block "XLXI_7/XLXI_576/XLXI_76" (BUF) removed.
Loadless block "XLXI_7/XLXI_576/XLXI_77" (BUF) removed.
Loadless block "XLXI_7/XLXI_576/XLXI_78" (BUF) removed.
Loadless block "XLXI_7/XLXI_576/XLXI_79" (BUF) removed.
Loadless block "XLXI_7/XLXI_576/XLXI_80" (BUF) removed.
Loadless block "XLXI_7/XLXI_576/XLXI_81" (BUF) removed.
Loadless block "XLXI_7/XLXI_576/XLXI_82" (BUF) removed.
Loadless block "XLXI_7/XLXI_576/XLXI_83" (BUF) removed.
Loadless block "XLXI_7/XLXI_648" (BUF) removed.
Loadless block "XLXI_7/XLXI_649" (BUF) removed.
Loadless block "XLXI_7/XLXI_650" (BUF) removed.
Loadless block "XLXI_7/XLXI_651" (BUF) removed.
Loadless block "XLXI_7/XLXI_652" (BUF) removed.
Loadless block "XLXI_7/XLXI_653" (BUF) removed.
Loadless block "XLXI_7/XLXI_654" (BUF) removed.
Loadless block "XLXI_7/XLXI_655" (BUF) removed.
Loadless block "XLXI_7/XLXI_656" (BUF) removed.
Loadless block "XLXI_7/XLXI_657" (BUF) removed.
Loadless block "XLXI_7/XLXI_658" (BUF) removed.
Loadless block "XLXI_7/XLXI_659" (BUF) removed.
Loadless block "XLXI_7/XLXI_660" (BUF) removed.
Loadless block "XLXI_7/XLXI_661" (BUF) removed.
Loadless block "XLXI_7/XLXI_662" (BUF) removed.
Loadless block "XLXI_7/XLXI_664" (BUF) removed.
Loadless block "XLXI_7/XLXI_665" (BUF) removed.
Loadless block "XLXI_7/XLXI_666" (BUF) removed.
Loadless block "XLXI_7/XLXI_667" (BUF) removed.
Loadless block "XLXI_7/XLXI_668" (BUF) removed.
Loadless block "XLXI_7/XLXI_675/XLXI_76" (BUF) removed.
Loadless block "XLXI_7/XLXI_675/XLXI_77" (BUF) removed.
Loadless block "XLXI_7/XLXI_675/XLXI_78" (BUF) removed.
Loadless block "XLXI_7/XLXI_675/XLXI_79" (BUF) removed.
Loadless block "XLXI_7/XLXI_675/XLXI_80" (BUF) removed.
Loadless block "XLXI_7/XLXI_675/XLXI_81" (BUF) removed.
Loadless block "XLXI_7/XLXI_675/XLXI_82" (BUF) removed.
Loadless block "XLXI_7/XLXI_675/XLXI_83" (BUF) removed.
Loadless block "XLXI_7/XLXI_680" (BUF) removed.
Loadless block "XLXI_7/XLXI_681" (BUF) removed.
Loadless block "XLXI_7/XLXI_799/XLXI_76" (BUF) removed.
Loadless block "XLXI_7/XLXI_799/XLXI_77" (BUF) removed.
Loadless block "XLXI_7/XLXI_799/XLXI_78" (BUF) removed.
Loadless block "XLXI_7/XLXI_799/XLXI_79" (BUF) removed.
Loadless block "XLXI_7/XLXI_799/XLXI_80" (BUF) removed.
Loadless block "XLXI_7/XLXI_799/XLXI_81" (BUF) removed.
Loadless block "XLXI_7/XLXI_799/XLXI_82" (BUF) removed.
Loadless block "XLXI_7/XLXI_799/XLXI_83" (BUF) removed.
Loadless block "XLXI_7/XLXI_844" (BUF) removed.
Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_1" (OR) removed.
 The signal "XLXI_7/XLXI_912/enc_in<1>" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_912/XLXI_41" (BUF) removed.
 The signal "XLXI_7/XLXI_912/enc_in<3>" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_912/XLXI_43" (BUF) removed.
 The signal "XLXI_7/XLXI_912/enc_in<5>" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_912/XLXI_45" (BUF) removed.
 The signal "XLXI_7/XLXI_912/enc_in<7>" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_912/XLXI_49" (BUF) removed.
Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_2" (OR) removed.
 The signal "XLXI_7/XLXI_912/enc_in<2>" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_912/XLXI_42" (BUF) removed.
 The signal "XLXI_7/XLXI_912/enc_in<6>" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_912/XLXI_46" (BUF) removed.
Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_3" (OR) removed.
 The signal "XLXI_7/XLXI_912/enc_in<4>" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_912/XLXI_44" (BUF) removed.
Loadless block "XLXI_7/XLXI_912/XLXI_62" (BUF) removed.
 The signal "XLXI_7/XLXI_912/XLXN_99" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_4/O" (ROM) removed.
   The signal "XLXI_7/XLXI_912/XLXI_38/XLXN_1" is loadless and has been removed.
    Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_5" (BUF) removed.
     The signal "XLXI_7/XLXI_912/enc_in<0>" is loadless and has been removed.
      Loadless block "XLXI_7/XLXI_912/XLXI_40" (BUF) removed.
   The signal "XLXI_7/XLXI_912/XLXI_38/XLXN_2" is loadless and has been removed.
    Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_6" (BUF) removed.
   The signal "XLXI_7/XLXI_912/XLXI_38/XLXN_3" is loadless and has been removed.
    Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_7" (BUF) removed.
   The signal "XLXI_7/XLXI_912/XLXI_38/XLXN_4" is loadless and has been removed.
    Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_8" (BUF) removed.
   The signal "XLXI_7/XLXI_912/XLXI_38/XLXN_5" is loadless and has been removed.
    Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_9" (BUF) removed.
   The signal "XLXI_7/XLXI_912/XLXI_38/XLXI_4/N01" is loadless and has been
removed.
    Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_4/O_SW0" (ROM) removed.
     The signal "XLXI_7/XLXI_912/XLXI_38/XLXN_6" is loadless and has been removed.
      Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_10" (BUF) removed.
     The signal "XLXI_7/XLXI_912/XLXI_38/XLXN_7" is loadless and has been removed.
      Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_11" (BUF) removed.
     The signal "XLXI_7/XLXI_912/XLXI_38/XLXN_8" is loadless and has been removed.
      Loadless block "XLXI_7/XLXI_912/XLXI_38/XLXI_12" (BUF) removed.
Loadless block "XLXI_7/XLXI_916" (BUF) removed.
 The signal "XLXI_7/freq_div_1<3>" is loadless and has been removed.
  Loadless block "XLXI_7/XLXI_917/COUNT_3" (FF) removed.
   The signal "XLXI_7/XLXN_235" is loadless and has been removed.
    Loadless block "XLXI_7/XLXI_914/TC<15>3" (ROM) removed.
     The signal "XLXI_7/XLXI_914/TC<15>" is loadless and has been removed.
      Loadless block "XLXI_7/XLXI_914/TC<15>1" (ROM) removed.
       The signal "XLXI_7/XLXI_914/COUNT<11>" is loadless and has been removed.
        Loadless block "XLXI_7/XLXI_914/COUNT_11" (FF) removed.
         The signal "XLXI_7/XLXI_914/Result<11>" is loadless and has been removed.
          Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<11>" (XOR) removed.
           The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<10>" is loadless and has been
removed.
            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<10>" (MUX) removed.
             The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<9>" is loadless and has been
removed.
              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<9>" (MUX) removed.
               The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<8>" is loadless and has been
removed.
                Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<8>" (MUX) removed.
                 The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<7>" is loadless and has been
removed.
                  Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<7>" (MUX) removed.
                   The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<6>" is loadless and has been
removed.
                    Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<6>" (MUX) removed.
                     The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<5>" is loadless and has been
removed.
                      Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<5>" (MUX) removed.
                       The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<4>" is loadless and has been
removed.
                        Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<4>" (MUX) removed.
                         The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<3>" is loadless and has been
removed.
                          Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<3>" (MUX) removed.
                           The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<2>" is loadless and has been
removed.
                            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<2>" (MUX) removed.
                             The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<1>" is loadless and has been
removed.
                              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<1>" (MUX) removed.
                               The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<0>" is loadless and has been
removed.
                                Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<0>" (MUX) removed.
                                 The signal "XLXI_7/XLXI_914/N1" is loadless and has been removed.
                                  Loadless block "XLXI_7/XLXI_914/XST_GND" (ZERO) removed.
                                 The signal "XLXI_7/XLXI_914/N0" is loadless and has been removed.
                                  Loadless block "XLXI_7/XLXI_914/XST_VCC" (ONE) removed.
                                 The signal "XLXI_7/XLXI_914/Mcount_COUNT_lut<0>" is loadless and has been
removed.
                                  Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
                                   The signal "XLXI_7/XLXI_914/COUNT<0>" is loadless and has been removed.
                                    Loadless block "XLXI_7/XLXI_914/COUNT_0" (FF) removed.
                                     The signal "XLXI_7/XLXI_914/Result<0>" is loadless and has been removed.
                                      Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<0>" (XOR) removed.
                               The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<1>_rt" is loadless and has been
removed.
                                Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<1>_rt" (ROM) removed.
                                 The signal "XLXI_7/XLXI_914/COUNT<1>" is loadless and has been removed.
                                  Loadless block "XLXI_7/XLXI_914/COUNT_1" (FF) removed.
                                   The signal "XLXI_7/XLXI_914/Result<1>" is loadless and has been removed.
                                    Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<1>" (XOR) removed.
                             The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<2>_rt" is loadless and has been
removed.
                              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<2>_rt" (ROM) removed.
                               The signal "XLXI_7/XLXI_914/COUNT<2>" is loadless and has been removed.
                                Loadless block "XLXI_7/XLXI_914/COUNT_2" (FF) removed.
                                 The signal "XLXI_7/XLXI_914/Result<2>" is loadless and has been removed.
                                  Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<2>" (XOR) removed.
                           The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<3>_rt" is loadless and has been
removed.
                            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<3>_rt" (ROM) removed.
                             The signal "XLXI_7/XLXI_914/COUNT<3>" is loadless and has been removed.
                              Loadless block "XLXI_7/XLXI_914/COUNT_3" (FF) removed.
                               The signal "XLXI_7/XLXI_914/Result<3>" is loadless and has been removed.
                                Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<3>" (XOR) removed.
                         The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<4>_rt" is loadless and has been
removed.
                          Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<4>_rt" (ROM) removed.
                           The signal "XLXI_7/XLXI_914/COUNT<4>" is loadless and has been removed.
                            Loadless block "XLXI_7/XLXI_914/COUNT_4" (FF) removed.
                             The signal "XLXI_7/XLXI_914/Result<4>" is loadless and has been removed.
                              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<4>" (XOR) removed.
                       The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<5>_rt" is loadless and has been
removed.
                        Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<5>_rt" (ROM) removed.
                         The signal "XLXI_7/XLXI_914/COUNT<5>" is loadless and has been removed.
                          Loadless block "XLXI_7/XLXI_914/COUNT_5" (FF) removed.
                           The signal "XLXI_7/XLXI_914/Result<5>" is loadless and has been removed.
                            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<5>" (XOR) removed.
                     The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<6>_rt" is loadless and has been
removed.
                      Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<6>_rt" (ROM) removed.
                       The signal "XLXI_7/XLXI_914/COUNT<6>" is loadless and has been removed.
                        Loadless block "XLXI_7/XLXI_914/COUNT_6" (FF) removed.
                         The signal "XLXI_7/XLXI_914/Result<6>" is loadless and has been removed.
                          Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<6>" (XOR) removed.
                   The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<7>_rt" is loadless and has been
removed.
                    Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<7>_rt" (ROM) removed.
                     The signal "XLXI_7/XLXI_914/COUNT<7>" is loadless and has been removed.
                      Loadless block "XLXI_7/XLXI_914/COUNT_7" (FF) removed.
                       The signal "XLXI_7/XLXI_914/Result<7>" is loadless and has been removed.
                        Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<7>" (XOR) removed.
                 The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<8>_rt" is loadless and has been
removed.
                  Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<8>_rt" (ROM) removed.
                   The signal "XLXI_7/XLXI_914/COUNT<8>" is loadless and has been removed.
                    Loadless block "XLXI_7/XLXI_914/COUNT_8" (FF) removed.
                     The signal "XLXI_7/XLXI_914/Result<8>" is loadless and has been removed.
                      Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<8>" (XOR) removed.
               The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<9>_rt" is loadless and has been
removed.
                Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<9>_rt" (ROM) removed.
                 The signal "XLXI_7/XLXI_914/COUNT<9>" is loadless and has been removed.
                  Loadless block "XLXI_7/XLXI_914/COUNT_9" (FF) removed.
                   The signal "XLXI_7/XLXI_914/Result<9>" is loadless and has been removed.
                    Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<9>" (XOR) removed.
             The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<10>_rt" is loadless and has been
removed.
              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<10>_rt" (ROM) removed.
               The signal "XLXI_7/XLXI_914/COUNT<10>" is loadless and has been removed.
                Loadless block "XLXI_7/XLXI_914/COUNT_10" (FF) removed.
                 The signal "XLXI_7/XLXI_914/Result<10>" is loadless and has been removed.
                  Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<10>" (XOR) removed.
           The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<11>_rt" is loadless and has been
removed.
            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<11>_rt" (ROM) removed.
       The signal "XLXI_7/XLXI_914/COUNT<13>" is loadless and has been removed.
        Loadless block "XLXI_7/XLXI_914/COUNT_13" (FF) removed.
         The signal "XLXI_7/XLXI_914/Result<13>" is loadless and has been removed.
          Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<13>" (XOR) removed.
           The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<12>" is loadless and has been
removed.
            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<12>" (MUX) removed.
             The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<11>" is loadless and has been
removed.
              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<11>" (MUX) removed.
             The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<12>_rt" is loadless and has been
removed.
              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<12>_rt" (ROM) removed.
               The signal "XLXI_7/XLXI_914/COUNT<12>" is loadless and has been removed.
                Loadless block "XLXI_7/XLXI_914/COUNT_12" (FF) removed.
                 The signal "XLXI_7/XLXI_914/Result<12>" is loadless and has been removed.
                  Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<12>" (XOR) removed.
           The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<13>_rt" is loadless and has been
removed.
            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<13>_rt" (ROM) removed.
       The signal "XLXI_7/XLXI_914/COUNT<15>" is loadless and has been removed.
        Loadless block "XLXI_7/XLXI_914/COUNT_15" (FF) removed.
         The signal "XLXI_7/XLXI_914/Result<15>" is loadless and has been removed.
          Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<15>" (XOR) removed.
           The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<14>" is loadless and has been
removed.
            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<14>" (MUX) removed.
             The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<13>" is loadless and has been
removed.
              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<13>" (MUX) removed.
             The signal "XLXI_7/XLXI_914/Mcount_COUNT_cy<14>_rt" is loadless and has been
removed.
              Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_cy<14>_rt" (ROM) removed.
               The signal "XLXI_7/XLXI_914/COUNT<14>" is loadless and has been removed.
                Loadless block "XLXI_7/XLXI_914/COUNT_14" (FF) removed.
                 The signal "XLXI_7/XLXI_914/Result<14>" is loadless and has been removed.
                  Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<14>" (XOR) removed.
           The signal "XLXI_7/XLXI_914/Mcount_COUNT_xor<15>_rt" is loadless and has been
removed.
            Loadless block "XLXI_7/XLXI_914/Mcount_COUNT_xor<15>_rt" (ROM) removed.
     The signal "XLXI_7/XLXI_914/TC<15>1" is loadless and has been removed.
      Loadless block "XLXI_7/XLXI_914/TC<15>2" (ROM) removed.
   The signal "XLXI_7/XLXI_917/Result<3>" is loadless and has been removed.
    Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_xor<3>" (XOR) removed.
     The signal "XLXI_7/XLXI_917/Mcount_COUNT_cy<2>" is loadless and has been
removed.
      Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_cy<2>" (MUX) removed.
       The signal "XLXI_7/XLXI_917/Mcount_COUNT_cy<1>" is loadless and has been
removed.
        Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_cy<1>" (MUX) removed.
         The signal "XLXI_7/XLXI_917/Mcount_COUNT_cy<0>" is loadless and has been
removed.
          Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_cy<0>" (MUX) removed.
           The signal "XLXI_7/XLXI_917/N1" is loadless and has been removed.
            Loadless block "XLXI_7/XLXI_917/XST_GND" (ZERO) removed.
           The signal "XLXI_7/XLXI_917/N0" is loadless and has been removed.
            Loadless block "XLXI_7/XLXI_917/XST_VCC" (ONE) removed.
           The signal "XLXI_7/XLXI_917/Mcount_COUNT_lut<0>" is loadless and has been
removed.
            Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_lut<0>_INV_0" (BUF) removed.
             The signal "XLXI_7/XLXI_917/COUNT<0>" is loadless and has been removed.
              Loadless block "XLXI_7/XLXI_917/COUNT_0" (FF) removed.
               The signal "XLXI_7/XLXI_917/Result<0>" is loadless and has been removed.
                Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_xor<0>" (XOR) removed.
         The signal "XLXI_7/XLXI_917/Mcount_COUNT_cy<1>_rt" is loadless and has been
removed.
          Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_cy<1>_rt" (ROM) removed.
           The signal "XLXI_7/XLXI_917/COUNT<1>" is loadless and has been removed.
            Loadless block "XLXI_7/XLXI_917/COUNT_1" (FF) removed.
             The signal "XLXI_7/XLXI_917/Result<1>" is loadless and has been removed.
              Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_xor<1>" (XOR) removed.
       The signal "XLXI_7/XLXI_917/Mcount_COUNT_cy<2>_rt" is loadless and has been
removed.
        Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_cy<2>_rt" (ROM) removed.
         The signal "XLXI_7/XLXI_917/COUNT<2>" is loadless and has been removed.
          Loadless block "XLXI_7/XLXI_917/COUNT_2" (FF) removed.
           The signal "XLXI_7/XLXI_917/Result<2>" is loadless and has been removed.
            Loadless block "XLXI_7/XLXI_917/Mcount_COUNT_xor<2>" (XOR) removed.
Loadless block "XLXI_7/clck_gen/XLXI_10" (AND) removed.
 The signal "XLXI_7/clck_gen/clkc_old" is loadless and has been removed.
  Loadless block "XLXI_7/clck_gen/XLXI_4/q_tmp" (FF) removed.
   The signal "XLXI_7/clck_gen/XLXN_9" is loadless and has been removed.
    Loadless block "XLXI_7/clck_gen/XLXI_12" (BUF) removed.
   The signal "XLXI_7/clck_gen/XLXI_4/q_tmp_q_tmp_MUX_34_o" is loadless and has
been removed.
    Loadless block "XLXI_7/clck_gen/XLXI_4/Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0" (BUF)
removed.
Loadless block "XLXI_7/clck_gen/XLXI_9" (OR) removed.
The signal "XLXI_174/XLXI_17/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_174/XLXI_16/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_174/XLXI_15/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_174/XLXI_14/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_174/XLXI_13/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_174/XLXI_12/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_174/XLXI_2/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has been
removed.
The signal "XLXI_174/XLXI_1/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has been
removed.
The signal "XLXI_173/XLXI_17/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_173/XLXI_16/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_173/XLXI_15/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_173/XLXI_14/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_173/XLXI_13/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_173/XLXI_12/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has
been removed.
The signal "XLXI_173/XLXI_2/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has been
removed.
The signal "XLXI_173/XLXI_1/Mmux_S3_D15_Mux_0_o_3_f7" is sourceless and has been
removed.
The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/N0" is sourceless and has been
removed.
 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<0>" (MUX)
removed.
  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<0>" is sourceless and
has been removed.
   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<1>" (MUX)
removed.
    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<1>" is sourceless and
has been removed.
     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<2>" (MUX)
removed.
      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<2>" is sourceless and
has been removed.
       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<3>" (MUX)
removed.
        The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<3>" is sourceless and
has been removed.
         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<4>" (MUX)
removed.
          The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<4>" is sourceless and
has been removed.
           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<5>" (MUX)
removed.
            The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<5>" is sourceless and
has been removed.
             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<6>" (MUX)
removed.
              The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<6>" is sourceless and
has been removed.
               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<7>" (MUX)
removed.
                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<7>" is sourceless and
has been removed.
                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<8>" (MUX)
removed.
                  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<8>" is sourceless and
has been removed.
                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<9>" (MUX)
removed.
                    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<9>" is sourceless and
has been removed.
                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<10>" (MUX)
removed.
                      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<10>" is sourceless and
has been removed.
                       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<11>" (MUX)
removed.
                        The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<11>" is sourceless and
has been removed.
                         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<12>" (MUX)
removed.
                          The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<12>" is sourceless and
has been removed.
                           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<13>" (MUX)
removed.
                            The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<13>" is sourceless and
has been removed.
                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<14>" (MUX)
removed.
                              The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<14>" is sourceless and
has been removed.
                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<15>" (XOR)
removed.
                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<15>" is sourceless and has been
removed.
                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_15" (FF) removed.
                                  The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<15>" is sourceless and has been
removed.
                                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_148" (XOR) removed.
                                    The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_134" is sourceless and has been removed.
                                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_150/O_SW0" (ROM) removed.
                                      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_150/N01" is sourceless and has been
removed.
                                       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_150/O" (ROM) removed.
                                        The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_161" is sourceless and has been removed.
                                         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_152" (AND) removed.
                                          The signal "XLXI_7/XLXI_912/XLXI_1/eq" is sourceless and has been removed.
                                           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_155" (OR) removed.
                                            The signal "XLXI_7/XLXI_912/XLXI_1/clr" is sourceless and has been removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<0>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_133" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_142" is sourceless and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_149/O" (ROM) removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_160" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_lut<0>_INV_0" (BUF)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_lut<0>" is sourceless and
has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<0>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<0>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_1" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<1>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_141" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_123" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<1>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<1>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<1>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<1>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_2" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<2>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_134" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_122" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<2>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<2>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<2>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<2>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_3" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<3>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_142" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_124" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<3>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<3>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<3>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<3>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_4" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<4>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_135" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_125" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<4>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<4>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<4>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<4>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_5" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<5>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_143" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_126" is sourceless and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_149/O_SW0" (ROM) removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_149/N01" is sourceless and has been
removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<5>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<5>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<5>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<5>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_6" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<6>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_136" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_136" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<6>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<6>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<6>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<6>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_7" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<7>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_144" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_128" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<7>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<7>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<7>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<7>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_8" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<8>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_137" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_137" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<8>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<8>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<8>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<8>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_9" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<9>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_145" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_129" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<9>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<9>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<9>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<9>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_10" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<10>" is sourceless and has been
removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_138" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_138" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<10>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<10>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<10>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<10>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_11" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<11>" is sourceless and has been
removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_146" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_130" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<11>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<11>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<11>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<11>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_12" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<12>" is sourceless and has been
removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_139" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_139" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<12>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<12>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<12>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<12>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_13" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<13>" is sourceless and has been
removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_147" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_132" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<13>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<13>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<13>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<13>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_14" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_2<14>" is sourceless and has been
removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_140" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_141" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<14>_rt" (ROM)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_cy<14>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Mcount_COUNT_xor<14>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/Result<14>" is sourceless and has been
removed.
                                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_0" (FF) removed.
                                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<0>" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_18" (XOR) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_70" is sourceless and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_123/O" (ROM) removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_82" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/TC<15>3" (ROM) removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_2" is sourceless and has been removed.
                                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_lut<0>_INV_0" (BUF)
removed.
                                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_lut<0>" is sourceless and
has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<0>" (MUX)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<0>" is sourceless and
has been removed.
* Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<1>" (MUX)
removed.
*  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<1>" is sourceless and
has been removed.
*   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<2>" (MUX)
removed.
*    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<2>" is sourceless and
has been removed.
*     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>" (MUX)
removed.
*      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>" is sourceless and
has been removed.
*       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<4>" (MUX)
removed.
*        The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<4>" is sourceless and
has been removed.
*         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<5>" (MUX)
removed.
*          The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<5>" is sourceless and
has been removed.
*           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<6>" (MUX)
removed.
*            The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<6>" is sourceless and
has been removed.
*             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<7>" (MUX)
removed.
*              The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<7>" is sourceless and
has been removed.
*               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<8>" (MUX)
removed.
*                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<8>" is sourceless and
has been removed.
*                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<9>" (MUX)
removed.
*                  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<9>" is sourceless and
has been removed.
*                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<10>" (MUX)
removed.
*                    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<10>" is sourceless and
has been removed.
*                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<11>" (MUX)
removed.
*                      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<11>" is sourceless and
has been removed.
*                       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<12>" (MUX)
removed.
*                        The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<12>" is sourceless and
has been removed.
*                         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<13>" (MUX)
removed.
*                          The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<13>" is sourceless and
has been removed.
*                           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<14>" (MUX)
removed.
*                            The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<14>" is sourceless and
has been removed.
*                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>" (XOR)
removed.
*                              The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<15>" is sourceless and has been
removed.
*                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_15" (FF) removed.
*                                The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<15>" is sourceless and has been
removed.
*                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_122" (XOR) removed.
*                                  The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_64" is sourceless and has been removed.
*                                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_124/O_SW0" (ROM) removed.
*                                    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_124/N01" is sourceless and has been
removed.
*                                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_124/O" (ROM) removed.
*                                      The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_83" is sourceless and has been removed.
*                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/TC<15>1" (ROM) removed.
*                                  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/TC<15>" is sourceless and has been
removed.
*                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>_rt" (ROM)
removed.
*                                  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>_rt" is sourceless
and has been removed.
*                           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<14>" (XOR)
removed.
*                            The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<14>" is sourceless and has been
removed.
*                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_14" (FF) removed.
*                              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<14>" is sourceless and has been
removed.
*                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_26" (XOR) removed.
*                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_69" is sourceless and has been removed.
*                               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<14>_rt" (ROM)
removed.
*                                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<14>_rt" is sourceless
and has been removed.
*                         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<13>" (XOR)
removed.
*                          The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<13>" is sourceless and has been
removed.
*                           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_13" (FF) removed.
*                            The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<13>" is sourceless and has been
removed.
*                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_121" (XOR) removed.
*                              The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_63" is sourceless and has been removed.
*                             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<13>_rt" (ROM)
removed.
*                              The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<13>_rt" is sourceless
and has been removed.
*                       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<12>" (XOR)
removed.
*                        The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<12>" is sourceless and has been
removed.
*                         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_12" (FF) removed.
*                          The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<12>" is sourceless and has been
removed.
*                           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_25" (XOR) removed.
*                            The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_68" is sourceless and has been removed.
*                           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<12>_rt" (ROM)
removed.
*                            The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<12>_rt" is sourceless
and has been removed.
*                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<11>" (XOR)
removed.
*                      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<11>" is sourceless and has been
removed.
*                       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_11" (FF) removed.
*                        The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<11>" is sourceless and has been
removed.
*                         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_120" (XOR) removed.
*                          The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_62" is sourceless and has been removed.
*                         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<11>_rt" (ROM)
removed.
*                          The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<11>_rt" is sourceless
and has been removed.
*                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<10>" (XOR)
removed.
*                    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<10>" is sourceless and has been
removed.
*                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_10" (FF) removed.
*                      The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<10>" is sourceless and has been
removed.
*                       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_24" (XOR) removed.
*                        The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_67" is sourceless and has been removed.
*                       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<10>_rt" (ROM)
removed.
*                        The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<10>_rt" is sourceless
and has been removed.
*                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<9>" (XOR)
removed.
*                  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<9>" is sourceless and has been
removed.
*                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_9" (FF) removed.
*                    The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<9>" is sourceless and has been removed.
*                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_119" (XOR) removed.
*                      The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_61" is sourceless and has been removed.
*                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/TC<15>2" (ROM) removed.
*                      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/TC<15>1" is sourceless and has been
removed.
*                     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<9>_rt" (ROM)
removed.
*                      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<9>_rt" is sourceless
and has been removed.
*               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<8>" (XOR)
removed.
*                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<8>" is sourceless and has been
removed.
*                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_8" (FF) removed.
*                  The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<8>" is sourceless and has been removed.
*                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_22" (XOR) removed.
*                    The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_66" is sourceless and has been removed.
*                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<8>_rt" (ROM)
removed.
*                    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<8>_rt" is sourceless
and has been removed.
*             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<7>" (XOR)
removed.
*              The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<7>" is sourceless and has been
removed.
*               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_7" (FF) removed.
*                The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<7>" is sourceless and has been removed.
*                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_118" (XOR) removed.
*                  The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_60" is sourceless and has been removed.
*                   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_123/O_SW0" (ROM) removed.
*                    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_123/N01" is sourceless and has been
removed.
*                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<7>_rt" (ROM)
removed.
*                  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<7>_rt" is sourceless
and has been removed.
*           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<6>" (XOR)
removed.
*            The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<6>" is sourceless and has been
removed.
*             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_6" (FF) removed.
*              The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<6>" is sourceless and has been removed.
*               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_21" (XOR) removed.
*                The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_65" is sourceless and has been removed.
*               Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<6>_rt" (ROM)
removed.
*                The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<6>_rt" is sourceless
and has been removed.
*         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<5>" (XOR)
removed.
*          The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<5>" is sourceless and has been
removed.
*           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_5" (FF) removed.
*            The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<5>" is sourceless and has been removed.
*             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_117" (XOR) removed.
*              The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_59" is sourceless and has been removed.
*             Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<5>_rt" (ROM)
removed.
*              The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<5>_rt" is sourceless
and has been removed.
*       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<4>" (XOR)
removed.
*        The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<4>" is sourceless and has been
removed.
*         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_4" (FF) removed.
*          The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<4>" is sourceless and has been removed.
*           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_20" (XOR) removed.
*            The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_58" is sourceless and has been removed.
*           Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<4>_rt" (ROM)
removed.
*            The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<4>_rt" is sourceless
and has been removed.
*     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<3>" (XOR)
removed.
*      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<3>" is sourceless and has been
removed.
*       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_3" (FF) removed.
*        The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<3>" is sourceless and has been removed.
*         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_116" (XOR) removed.
*          The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_57" is sourceless and has been removed.
*         Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>_rt" (ROM)
removed.
*          The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>_rt" is sourceless
and has been removed.
*   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<2>" (XOR)
removed.
*    The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<2>" is sourceless and has been
removed.
*     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_2" (FF) removed.
*      The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<2>" is sourceless and has been removed.
*       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_19" (XOR) removed.
*        The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_55" is sourceless and has been removed.
*       Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<2>_rt" (ROM)
removed.
*        The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<2>_rt" is sourceless
and has been removed.
* Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<1>" (XOR)
removed.
*  The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<1>" is sourceless and has been
removed.
*   Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_1" (FF) removed.
*    The signal "XLXI_7/XLXI_912/XLXI_1/cnt_1<1>" is sourceless and has been removed.
*     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_115" (XOR) removed.
*      The signal "XLXI_7/XLXI_912/XLXI_1/XLXN_56" is sourceless and has been removed.
*     Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<1>_rt" (ROM)
removed.
*      The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_cy<1>_rt" is sourceless
and has been removed.
                                                 Sourceless block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Mcount_COUNT_xor<0>" (XOR)
removed.
*The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/Result<0>" is sourceless and has been
removed.
The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_2/N1" is sourceless and has been
removed.
The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/N0" is sourceless and has been
removed.
The signal "XLXI_7/XLXI_912/XLXI_1/XLXI_1/N1" is sourceless and has been
removed.
The signal "XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_1/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_2/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_12/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_13/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_14/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_15/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_16/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_17/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_7/cpu_ctl/XLXI_579/XLXI_1/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_7/cpu_ctl/XLXI_579/XLXI_2/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_7/cpu_ctl/XLXI_579/XLXI_12/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_7/cpu_ctl/XLXI_579/XLXI_14/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_7/cpu_ctl/XLXI_579/XLXI_16/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXI_7/cpu_ctl/pt_const_addr<3>" is unused and has been removed.
The signal "XLXI_7/cpu_ctl/pt_const_addr<2>" is unused and has been removed.
Unused block "XLXI_7/XLXI_7" (PULLUP) removed.
Unused block "XLXI_7/XLXI_8" (PULLUP) removed.
Unused block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/XST_GND" (ZERO) removed.
Unused block "XLXI_7/XLXI_912/XLXI_1/XLXI_1/XST_VCC" (ONE) removed.
Unused block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/XST_GND" (ZERO) removed.
Unused block "XLXI_7/XLXI_912/XLXI_1/XLXI_2/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XLXI_173/XLXI_1/XST_GND
GND 		XLXI_173/XLXI_12/XST_GND
GND 		XLXI_173/XLXI_13/XST_GND
GND 		XLXI_173/XLXI_14/XST_GND
GND 		XLXI_173/XLXI_15/XST_GND
GND 		XLXI_173/XLXI_16/XST_GND
GND 		XLXI_173/XLXI_17/XST_GND
GND 		XLXI_173/XLXI_2/XST_GND
GND 		XLXI_174/XLXI_1/XST_GND
GND 		XLXI_174/XLXI_12/XST_GND
GND 		XLXI_174/XLXI_13/XST_GND
GND 		XLXI_174/XLXI_14/XST_GND
GND 		XLXI_174/XLXI_15/XST_GND
GND 		XLXI_174/XLXI_16/XST_GND
GND 		XLXI_174/XLXI_17/XST_GND
GND 		XLXI_174/XLXI_2/XST_GND
GND 		XLXI_178
GND 		XLXI_51/XLXI_1/XST_GND
VCC 		XLXI_51/XLXI_1/XST_VCC
GND 		XLXI_51/XLXI_2/XST_GND
VCC 		XLXI_51/XLXI_2/XST_VCC
VCC 		XLXI_51/XLXI_4
GND 		XLXI_7/XLXI_121/XLXI_5/XST_GND
GND 		XLXI_7/XLXI_130/XLXI_1/XLXI_1/XST_GND
GND 		XLXI_7/XLXI_130/XLXI_1/XLXI_12/XST_GND
GND 		XLXI_7/XLXI_130/XLXI_1/XLXI_13/XST_GND
GND 		XLXI_7/XLXI_130/XLXI_1/XLXI_14/XST_GND
GND 		XLXI_7/XLXI_130/XLXI_1/XLXI_15/XST_GND
GND 		XLXI_7/XLXI_130/XLXI_1/XLXI_16/XST_GND
GND 		XLXI_7/XLXI_130/XLXI_1/XLXI_17/XST_GND
GND 		XLXI_7/XLXI_130/XLXI_1/XLXI_2/XST_GND
BUF 		XLXI_7/XLXI_130/XLXI_10
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_11
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_12
LUT6 		XLXI_7/XLXI_130/XLXI_22/XLXI_25/O1
   optimized to 1
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_37
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_38
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_39
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_40
LUT3 		XLXI_7/XLXI_130/XLXI_22/XLXI_48/O_SW0
   optimized to 0
LUT3 		XLXI_7/XLXI_130/XLXI_22/XLXI_49/O_SW0
   optimized to 0
LUT3 		XLXI_7/XLXI_130/XLXI_22/XLXI_50/O_SW0
   optimized to 0
LUT3 		XLXI_7/XLXI_130/XLXI_22/XLXI_59/O_SW0
   optimized to 0
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_8
BUF 		XLXI_7/XLXI_130/XLXI_32
BUF 		XLXI_7/XLXI_130/XLXI_33
BUF 		XLXI_7/XLXI_130/XLXI_34
BUF 		XLXI_7/XLXI_130/XLXI_35
BUF 		XLXI_7/XLXI_130/XLXI_36
BUF 		XLXI_7/XLXI_130/XLXI_37
AND2 		XLXI_7/XLXI_390
GND 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/XST_GND
VCC 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/XST_VCC
GND 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/XST_GND
VCC 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/XST_VCC
GND 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/XST_GND
VCC 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/XST_VCC
GND 		XLXI_7/XLXI_927/XLXI_1/XLXI_2/XST_GND
VCC 		XLXI_7/XLXI_927/XLXI_1/XLXI_2/XST_VCC
GND 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/XST_GND
VCC 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/XST_VCC
GND 		XLXI_7/XLXI_931/XLXI_1/XLXI_2/XST_GND
VCC 		XLXI_7/XLXI_931/XLXI_1/XLXI_2/XST_VCC
GND 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/XST_GND
VCC 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/XST_VCC
PULLUP 		XLXI_7/alu_inst/XLXI_135/XLXI_11
PULLDOWN 		XLXI_7/alu_inst/XLXI_135/XLXI_12
GND 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_1/XST_GND
GND 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_12/XST_GND
GND 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_13/XST_GND
GND 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_14/XST_GND
GND 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_15/XST_GND
GND 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_16/XST_GND
GND 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_17/XST_GND
GND 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_2/XST_GND
GND 		XLXI_7/cpu_ctl/XLXI_579/XLXI_1/XST_GND
GND 		XLXI_7/cpu_ctl/XLXI_579/XLXI_12/XST_GND
GND 		XLXI_7/cpu_ctl/XLXI_579/XLXI_13/XST_GND
GND 		XLXI_7/cpu_ctl/XLXI_579/XLXI_14/XST_GND
GND 		XLXI_7/cpu_ctl/XLXI_579/XLXI_15/XST_GND
GND 		XLXI_7/cpu_ctl/XLXI_579/XLXI_16/XST_GND
GND 		XLXI_7/cpu_ctl/XLXI_579/XLXI_17/XST_GND
BUF 		XLXI_7/cpu_ctl/XLXI_579/XLXI_19
GND 		XLXI_7/cpu_ctl/XLXI_579/XLXI_2/XST_GND
BUF 		XLXI_7/cpu_ctl/XLXI_579/XLXI_20
BUF 		XLXI_7/cpu_ctl/XLXI_579/XLXI_21
BUF 		XLXI_7/cpu_ctl/XLXI_586
BUF 		XLXI_7/cpu_ctl/XLXI_587
BUF 		XLXI_7/cpu_ctl/XLXI_588
AND3B1 		XLXI_7/cpu_ctl/XLXI_643

Redundant Block(s):
TYPE 		BLOCK
INV 		XLXI_29
INV 		XLXI_45
INV 		XLXI_39
INV 		XLXI_28
INV 		XLXI_44
INV 		XLXI_99
INV 		XLXI_36
INV 		XLXI_47
INV 		XLXI_90
INV 		XLXI_89
INV 		XLXI_12
INV 		XLXI_14
INV 		XLXI_92
INV 		XLXI_32
INV 		XLXI_38
INV 		XLXI_30
INV 		XLXI_46
INV 		XLXI_16
INV 		XLXI_88
INV 		XLXI_165
BUF 		XLXI_7/XLXI_116
INV 		XLXI_7/XLXI_117
INV 		XLXI_31
INV 		XLXI_48
INV 		XLXI_24
INV 		XLXI_41
INV 		XLXI_26
INV 		XLXI_42
INV 		XLXI_27
INV 		XLXI_43
INV 		XLXI_91
INV 		XLXI_35
INV 		XLXI_108
BUF 		XLXI_179
BUF 		XLXI_51/XLXI_5
INV 		XLXI_34/O<7>1_INV_0
INV 		XLXI_34/O<6>1_INV_0
INV 		XLXI_34/O<5>1_INV_0
INV 		XLXI_34/O<4>1_INV_0
INV 		XLXI_34/O<3>1_INV_0
INV 		XLXI_34/O<2>1_INV_0
INV 		XLXI_34/O<1>1_INV_0
INV 		XLXI_34/O<0>1_INV_0
BUF 		XLXI_7/XLXI_937/XLXI_26
BUF 		XLXI_7/XLXI_937/XLXI_23
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<5>_rt
BUF 		XLXI_7/XLXI_937/XLXI_24
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<6>_rt
BUF 		XLXI_7/XLXI_937/XLXI_25
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<7>_rt
BUF 		XLXI_7/XLXI_931/XLXI_23
BUF 		XLXI_7/XLXI_927/XLXI_13
BUF 		XLXI_7/XLXI_927/XLXI_8
BUF 		XLXI_7/XLXI_927/XLXI_9
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_2/Mcount_COUNT_cy<1>_rt
BUF 		XLXI_7/XLXI_927/XLXI_10
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_2/Mcount_COUNT_cy<2>_rt
BUF 		XLXI_7/XLXI_927/XLXI_11
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_2/Mcount_COUNT_cy<3>_rt
BUF 		XLXI_7/XLXI_927/XLXI_12
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_2/Mcount_COUNT_cy<4>_rt
BUF 		XLXI_7/XLXI_927/XLXI_20
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<14>_rt
BUF 		XLXI_7/XLXI_927/XLXI_6
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<2>_rt
BUF 		XLXI_7/XLXI_927/XLXI_2
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<10>_rt
BUF 		XLXI_7/XLXI_927/XLXI_3
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<9>_rt
BUF 		XLXI_7/XLXI_927/XLXI_4
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<8>_rt
BUF 		XLXI_7/XLXI_927/XLXI_5
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<7>_rt
BUF 		XLXI_7/XLXI_926/XLXI_13
BUF 		XLXI_7/XLXI_926/XLXI_7
BUF 		XLXI_7/XLXI_926/XLXI_8
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/Mcount_COUNT_cy<2>_rt
BUF 		XLXI_7/XLXI_926/XLXI_9
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/Mcount_COUNT_cy<3>_rt
BUF 		XLXI_7/XLXI_926/XLXI_10
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/Mcount_COUNT_cy<4>_rt
BUF 		XLXI_7/XLXI_926/XLXI_11
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/Mcount_COUNT_cy<5>_rt
BUF 		XLXI_7/XLXI_926/XLXI_12
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/Mcount_COUNT_cy<6>_rt
BUF 		XLXI_7/XLXI_926/XLXI_6
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<4>_rt
BUF 		XLXI_7/XLXI_926/XLXI_2
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<12>_rt
BUF 		XLXI_7/XLXI_926/XLXI_3
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<11>_rt
BUF 		XLXI_7/XLXI_926/XLXI_4
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<10>_rt
BUF 		XLXI_7/XLXI_926/XLXI_5
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<9>_rt
BUF 		XLXI_7/XLXI_191
INV 		XLXI_7/XLXI_212
BUF 		XLXI_7/XLXI_190
BUF 		XLXI_7/XLXI_189
INV 		XLXI_7/cpu_ctl/stp/XLXI_26
BUF 		XLXI_7/XLXI_207
BUF 		XLXI_7/XLXI_196
BUF 		XLXI_7/XLXI_195
BUF 		XLXI_7/XLXI_194
BUF 		XLXI_7/XLXI_193
OR4 		XLXI_7/cpu_ctl/XLXI_14
BUF 		XLXI_7/XLXI_192
BUF 		XLXI_7/XLXI_561
BUF 		XLXI_7/XLXI_679
BUF 		XLXI_7/cpu_ctl/XLXI_505
BUF 		XLXI_7/XLXI_671
BUF 		XLXI_7/cpu_ctl/XLXI_506
BUF 		XLXI_7/XLXI_670
BUF 		XLXI_7/cpu_ctl/XLXI_507
BUF 		XLXI_7/XLXI_669
BUF 		XLXI_7/cpu_ctl/XLXI_508
BUF 		XLXI_7/XLXI_229
BUF 		XLXI_7/XLXI_226
BUF 		XLXI_7/XLXI_225
BUF 		XLXI_7/XLXI_130/XLXI_9
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_7
BUF 		XLXI_7/XLXI_224
BUF 		XLXI_7/XLXI_223
BUF 		XLXI_7/XLXI_130/XLXI_8
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_6
BUF 		XLXI_7/XLXI_222
BUF 		XLXI_7/XLXI_221
BUF 		XLXI_7/XLXI_130/XLXI_7
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_5
BUF 		XLXI_7/XLXI_220
BUF 		XLXI_7/XLXI_219
BUF 		XLXI_7/XLXI_130/XLXI_6
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_36
BUF 		XLXI_7/XLXI_556
BUF 		XLXI_7/XLXI_555
BUF 		XLXI_7/XLXI_130/XLXI_5
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_35
BUF 		XLXI_7/XLXI_558
BUF 		XLXI_7/XLXI_557
BUF 		XLXI_7/XLXI_228
BUF 		XLXI_7/XLXI_227
BUF 		XLXI_7/XLXI_130/XLXI_3
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_33
BUF 		XLXI_7/XLXI_913
BUF 		XLXI_7/XLXI_554
BUF 		XLXI_7/XLXI_553
BUF 		XLXI_7/XLXI_130/XLXI_4
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_34
BUF 		XLXI_7/XLXI_903
BUF 		XLXI_7/XLXI_901
BUF 		XLXI_7/XLXI_560
BUF 		XLXI_7/XLXI_559
BUF 		XLXI_7/XLXI_130/XLXI_23
BUF 		XLXI_7/XLXI_130/XLXI_16
BUF 		XLXI_7/XLXI_130/XLXI_15
BUF 		XLXI_7/XLXI_130/XLXI_14
INV 		XLXI_7/XLXI_130/XLXI_21
BUF 		XLXI_7/XLXI_130/XLXI_24
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_9
BUF 		XLXI_7/XLXI_130/XLXI_25
INV 		XLXI_7/XLXI_130/XLXI_22/XLXI_10
BUF 		XLXI_7/XLXI_130/XLXI_1/XLXI_21
INV 		XLXI_7/alu_inst/XLXI_102/O<3>1_INV_0
BUF 		XLXI_7/alu_inst/XLXI_92
BUF 		XLXI_7/alu_inst/XLXI_16
BUF 		XLXI_7/XLXI_860/XLXI_79
BUF 		XLXI_7/XLXI_130/XLXI_1/XLXI_26
INV 		XLXI_7/alu_inst/XLXI_102/O<7>1_INV_0
BUF 		XLXI_7/alu_inst/XLXI_96
BUF 		XLXI_7/alu_inst/XLXI_47
BUF 		XLXI_7/XLXI_860/XLXI_83
BUF 		XLXI_7/XLXI_130/XLXI_1/XLXI_20
INV 		XLXI_7/alu_inst/XLXI_102/O<2>1_INV_0
BUF 		XLXI_7/alu_inst/XLXI_91
BUF 		XLXI_7/alu_inst/XLXI_15
BUF 		XLXI_7/XLXI_860/XLXI_78
BUF 		XLXI_7/XLXI_130/XLXI_1/XLXI_24
INV 		XLXI_7/alu_inst/XLXI_102/O<6>1_INV_0
BUF 		XLXI_7/alu_inst/XLXI_95
BUF 		XLXI_7/alu_inst/XLXI_19
BUF 		XLXI_7/XLXI_860/XLXI_82
BUF 		XLXI_7/XLXI_130/XLXI_1/XLXI_19
INV 		XLXI_7/alu_inst/XLXI_102/O<1>1_INV_0
BUF 		XLXI_7/alu_inst/XLXI_90
BUF 		XLXI_7/alu_inst/XLXI_14
BUF 		XLXI_7/XLXI_860/XLXI_77
BUF 		XLXI_7/XLXI_130/XLXI_1/XLXI_23
INV 		XLXI_7/alu_inst/XLXI_102/O<5>1_INV_0
BUF 		XLXI_7/alu_inst/XLXI_94
BUF 		XLXI_7/alu_inst/XLXI_18
BUF 		XLXI_7/XLXI_860/XLXI_81
BUF 		XLXI_7/XLXI_130/XLXI_1/XLXI_22
INV 		XLXI_7/alu_inst/XLXI_102/O<4>1_INV_0
BUF 		XLXI_7/alu_inst/XLXI_93
BUF 		XLXI_7/alu_inst/XLXI_17
BUF 		XLXI_7/XLXI_860/XLXI_80
BUF 		XLXI_7/XLXI_130/XLXI_1/XLXI_18
INV 		XLXI_7/alu_inst/XLXI_102/O<0>1_INV_0
BUF 		XLXI_7/alu_inst/XLXI_89
BUF 		XLXI_7/alu_inst/XLXI_13
BUF 		XLXI_7/XLXI_860/XLXI_76
BUF 		XLXI_174/XLXI_21
BUF 		XLXI_174/XLXI_26
BUF 		XLXI_174/XLXI_20
BUF 		XLXI_174/XLXI_24
BUF 		XLXI_174/XLXI_19
BUF 		XLXI_174/XLXI_23
BUF 		XLXI_174/XLXI_22
BUF 		XLXI_174/XLXI_18
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<1>_rt
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<2>_rt
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>_rt
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<4>_rt
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<8>_rt
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<9>_rt
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<10>_rt
LUT1 		XLXI_7/XLXI_937/XLXI_1/XLXI_1/Mcount_COUNT_cy<11>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_2/Mcount_COUNT_cy<1>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_2/Mcount_COUNT_cy<2>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<1>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<2>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<4>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<5>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<6>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<7>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<8>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<9>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<10>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<11>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<12>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<13>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<14>_rt
LUT1 		XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_2/Mcount_COUNT_cy<5>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<1>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<4>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<5>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<6>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<11>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<12>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_cy<13>_rt
LUT1 		XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<1>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<2>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<5>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<6>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<7>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<8>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<13>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_cy<14>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/Mcount_COUNT_cy<1>_rt
LUT1 		XLXI_7/XLXI_926/XLXI_1/XLXI_2/Mcount_COUNT_cy<7>_rt
LUT1 		XLXI_51/XLXI_2/Mcount_COUNT_cy<1>_rt
LUT1 		XLXI_51/XLXI_2/Mcount_COUNT_cy<2>_rt
LUT1 		XLXI_51/XLXI_2/Mcount_COUNT_cy<3>_rt
LUT1 		XLXI_51/XLXI_2/Mcount_COUNT_cy<4>_rt
LUT1 		XLXI_51/XLXI_2/Mcount_COUNT_cy<5>_rt
LUT1 		XLXI_51/XLXI_2/Mcount_COUNT_cy<6>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<1>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<2>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<3>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<4>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<5>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<6>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<7>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<8>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<9>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<10>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<11>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<12>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<13>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_cy<14>_rt
LUT1 		XLXI_51/XLXI_1/Mcount_COUNT_xor<15>_rt
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_9
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_11
BUF 		XLXI_7/alu_inst/XLXI_98
BUF 		XLXI_7/alu_inst/XLXI_12
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_2/XLXI_5
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_2/XLXI_6
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_3/XLXI_5
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_3/XLXI_6
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_4/XLXI_5
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_4/XLXI_6
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_5/XLXI_5
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_5/XLXI_6
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_6/XLXI_5
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_6/XLXI_6
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_7/XLXI_5
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_7/XLXI_6
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_8/XLXI_5
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_8/XLXI_6
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXI_5
INV 		XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXI_6
AND2 		XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXI_2
INV 		XLXI_7/cpu_ctl/XLXI_574
BUF 		XLXI_7/cpu_ctl/XLXI_527
BUF 		XLXI_7/cpu_ctl/XLXI_526
BUF 		XLXI_7/cpu_ctl/XLXI_529
BUF 		XLXI_7/cpu_ctl/XLXI_528
BUF 		XLXI_7/cpu_ctl/XLXI_40
INV 		XLXI_7/cpu_ctl/XLXI_251
LUT1 		XLXI_105/XLXI_2/Mcount_usart_clock.periods_cy<6>_rt
LUT1 		XLXI_105/XLXI_2/Mcount_usart_clock.periods_cy<5>_rt
LUT1 		XLXI_105/XLXI_2/Mcount_usart_clock.periods_cy<4>_rt
LUT1 		XLXI_105/XLXI_2/Mcount_usart_clock.periods_cy<3>_rt
LUT1 		XLXI_105/XLXI_2/Mcount_usart_clock.periods_cy<2>_rt
LUT1 		XLXI_105/XLXI_2/Mcount_usart_clock.periods_cy<1>_rt
LUT1 		XLXI_105/XLXI_2/Mcount_usart_clock.periods_xor<7>_rt
LUT6 		XLXI_173/XLXI_17/Mmux_S3_D15_Mux_0_o_6
MUXF7 		XLXI_173/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_173/XLXI_17/Mmux_S3_D15_Mux_0_o_2_f8
LUT6 		XLXI_173/XLXI_16/Mmux_S3_D15_Mux_0_o_6
MUXF7 		XLXI_173/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_173/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
LUT6 		XLXI_173/XLXI_15/Mmux_S3_D15_Mux_0_o_6
MUXF7 		XLXI_173/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_173/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
LUT6 		XLXI_173/XLXI_14/Mmux_S3_D15_Mux_0_o_6
MUXF7 		XLXI_173/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_173/XLXI_14/Mmux_S3_D15_Mux_0_o_2_f8
LUT6 		XLXI_173/XLXI_13/Mmux_S3_D15_Mux_0_o_6
MUXF7 		XLXI_173/XLXI_13/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_173/XLXI_13/Mmux_S3_D15_Mux_0_o_2_f8
LUT6 		XLXI_173/XLXI_12/Mmux_S3_D15_Mux_0_o_6
MUXF7 		XLXI_173/XLXI_12/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_173/XLXI_12/Mmux_S3_D15_Mux_0_o_2_f8
LUT6 		XLXI_173/XLXI_2/Mmux_S3_D15_Mux_0_o_6
MUXF7 		XLXI_173/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_173/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
LUT6 		XLXI_173/XLXI_1/Mmux_S3_D15_Mux_0_o_6
MUXF7 		XLXI_173/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_173/XLXI_1/Mmux_S3_D15_Mux_0_o_2_f8
OR2 		XLXI_7/cpu_ctl/XLXI_22
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_10
LUT6 		XLXI_7/cpu_ctl/XLXI_579/XLXI_1/Mmux_S3_D15_Mux_0_o_6
BUF 		XLXI_7/cpu_ctl/XLXI_585
MUXF7 		XLXI_7/cpu_ctl/XLXI_579/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
MUXF8 		XLXI_7/cpu_ctl/XLXI_579/XLXI_1/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/cpu_ctl/XLXI_579/XLXI_18
MUXF8 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_17/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_21
MUXF8 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_20
MUXF8 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_13/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_19
MUXF8 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_1/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_18
MUXF8 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_22
MUXF8 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_12/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_23
MUXF8 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_14/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_24
MUXF8 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
BUF 		XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_26

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| in_acc_r                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_acc_w                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_bus1                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_clk                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_clk_manual                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_iar_r                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_iar_w                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_ir_r                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_ir_w                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_is_bus1_w                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_is_clk_external                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_is_clk_high                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_is_clk_low                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_is_clk_manual                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_is_clk_veryhigh                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_o<0>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_o<1>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_o<2>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_o<3>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_o<4>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_o<5>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_o<6>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_o<7>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_manual_input_r                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_r0_r                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_r0_w                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_r1_r                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_r1_w                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_r2_r                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_r2_w                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_r3_r                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_r3_w                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_ram_a_w                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_ram_r                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_ram_w                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_read_reg_en                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_rst                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_temp_w                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_write_reg_en                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| monitor<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_acc_r                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_acc_w                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_bus1                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_can_read                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_can_write                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_clk_internal                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_clkc                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_clkr                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_clkw                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_flags_C_out                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_flags_eq                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_flags_gt                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_flags_w                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_flags_z                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_iar_r                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_iar_w                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_ir_w                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_is_bus1_w                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_r0_r                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_r0_w                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_r1_r                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_r1_w                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_r2_r                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_r2_w                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_r3_r                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_r3_w                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_ram_a_w                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_ram_r                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_ram_w                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_s1                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_s2                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_s3                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_s4                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_s5                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_s6                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_sysbus<0>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_sysbus<1>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_sysbus<2>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_sysbus<3>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_sysbus<4>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_sysbus<5>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_sysbus<6>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_sysbus<7>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_temp_w                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_usart1_tx                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------

Section 12 - Control Set Information
------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                     | Reset Signal                                              | Set Signal | Enable Signal                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| XLXI_105/XLXI_2/usart_clk        |                                                           |            | XLXI_105/XLXI_2/_n0190_inv    | 1                | 1              |
| XLXI_105/XLXI_2/usart_clk        |                                                           |            | XLXI_105/XLXI_2/_n0203_inv    | 1                | 4              |
| XLXI_105/XLXI_2/usart_clk        |                                                           |            | XLXI_105/XLXI_2/_n0222_inv    | 1                | 3              |
| XLXI_105/XLXI_2/usart_clk        | port_one_w                                                |            |                               | 2                | 3              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| XLXI_51/db2<7>                   | XLXN_209                                                  |            |                               | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| XLXI_7/XLXI_926/half_period_tick | XLXN_209                                                  |            |                               | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| XLXI_7/XLXI_927/half_period_tick | XLXN_209                                                  |            |                               | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| XLXI_7/XLXI_931/high<3>          | XLXN_209                                                  |            |                               | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| XLXI_7/XLXI_937/half_period_tick | XLXN_209                                                  |            |                               | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| XLXI_7/clk_internal              | XLXN_209                                                  |            |                               | 2                | 2              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| in_clk_BUFGP                     |                                                           |            |                               | 1                | 1              |
| in_clk_BUFGP                     |                                                           |            | ram_w                         | 8                | 32             |
| in_clk_BUFGP                     | XLXI_105/XLXI_2/PWR_54_o_usart_clock.periods[7]_equal_1_o |            |                               | 2                | 8              |
| in_clk_BUFGP                     | XLXI_7/XLXI_926/XLXN_37                                   |            |                               | 4                | 16             |
| in_clk_BUFGP                     | XLXI_7/XLXI_926/XLXN_37                                   |            | XLXI_7/XLXI_926/XLXI_1/XLXN_3 | 3                | 9              |
| in_clk_BUFGP                     | XLXI_7/XLXI_927/XLXN_37                                   |            |                               | 4                | 16             |
| in_clk_BUFGP                     | XLXI_7/XLXI_927/XLXN_37                                   |            | XLXI_7/XLXI_927/XLXI_1/XLXN_3 | 2                | 7              |
| in_clk_BUFGP                     | XLXI_7/XLXI_931/XLXN_37                                   |            |                               | 4                | 16             |
| in_clk_BUFGP                     | XLXI_7/XLXI_931/XLXN_37                                   |            | XLXI_7/XLXI_931/XLXI_1/XLXN_3 | 1                | 4              |
| in_clk_BUFGP                     | XLXI_7/XLXI_937/XLXN_37                                   |            |                               | 4                | 13             |
| in_clk_BUFGP                     | in_clk_manual_IBUF                                        |            |                               | 4                | 16             |
| in_clk_BUFGP                     | in_clk_manual_IBUF                                        |            | XLXI_51/XLXN_3                | 2                | 8              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~GLOBAL_LOGIC1                   | XLXI_7/XLXN_217                                           |            | XLXI_7/cc_flags_w             | 2                | 4              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/acc_w                  | 8                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/cc_ir_w                | 2                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/iar_w                  | 2                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/r0_w                   | 2                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/r1_w                   | 2                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/r2_w                   | 2                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/r3_w                   | 2                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/ram_a_w                | 2                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | XLXI_7/temp_w                 | 2                | 8              |
| ~GLOBAL_LOGIC1                   | XLXN_209                                                  |            | port_one_w                    | 2                | 8              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~XLXI_7/cc_r0_w                  |                                                           |            |                               | 8                | 8              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~XLXI_7/clkc                     | XLXI_7/cpu_ctl/stp/XLXN_24                                |            |                               | 1                | 3              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~XLXI_7/clkr                     | XLXN_209                                                  |            |                               | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~ram_a_w                         |                                                           |            |                               | 2                | 8              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                               |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cpu_facade/        |           | 3/239         | 0/236         | 5/389         | 0/32          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade                                           |
| +XLXI_105          |           | 0/9           | 0/20          | 0/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_105                                  |
| ++XLXI_2           |           | 9/9           | 20/20         | 25/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_105/XLXI_2                           |
| +XLXI_106          |           | 8/10          | 0/8           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_106                                  |
| ++XLXI_15          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_106/XLXI_15                          |
| +XLXI_135          |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_135                                  |
| ++XLXI_5           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_135/XLXI_5                           |
| +XLXI_174          |           | 0/8           | 0/0           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174                                  |
| ++XLXI_1           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174/XLXI_1                           |
| ++XLXI_12          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174/XLXI_12                          |
| ++XLXI_13          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174/XLXI_13                          |
| ++XLXI_14          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174/XLXI_14                          |
| ++XLXI_15          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174/XLXI_15                          |
| ++XLXI_16          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174/XLXI_16                          |
| ++XLXI_17          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174/XLXI_17                          |
| ++XLXI_2           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_174/XLXI_2                           |
| +XLXI_186          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_186                                  |
| +XLXI_51           |           | 0/7           | 0/24          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_51                                   |
| ++XLXI_1           |           | 5/5           | 16/16         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_51/XLXI_1                            |
| ++XLXI_2           |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_51/XLXI_2                            |
| +XLXI_53           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_53                                   |
| +XLXI_7            |           | 23/197        | 1/167         | 29/291        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7                                    |
| ++XLXI_104         |           | 8/8           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_104                           |
| ++XLXI_122         |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_122                           |
| +++XLXI_5          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_122/XLXI_5                    |
| ++XLXI_123         |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_123                           |
| +++XLXI_5          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_123/XLXI_5                    |
| ++XLXI_124         |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_124                           |
| +++XLXI_5          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_124/XLXI_5                    |
| ++XLXI_125         |           | 0/8           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_125                           |
| +++XLXI_5          |           | 8/8           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_125/XLXI_5                    |
| ++XLXI_126         |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_126                           |
| +++XLXI_5          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_126/XLXI_5                    |
| ++XLXI_127         |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_127                           |
| +++XLXI_5          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_127/XLXI_5                    |
| ++XLXI_128         |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_128                           |
| +++XLXI_5          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_128/XLXI_5                    |
| ++XLXI_129         |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_129                           |
| +++XLXI_5          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_129/XLXI_5                    |
| ++XLXI_130         |           | 0/22          | 0/0           | 0/38          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130                           |
| +++XLXI_1          |           | 0/16          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1                    |
| ++++XLXI_1         |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1/XLXI_1             |
| ++++XLXI_12        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1/XLXI_12            |
| ++++XLXI_13        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1/XLXI_13            |
| ++++XLXI_14        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1/XLXI_14            |
| ++++XLXI_15        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1/XLXI_15            |
| ++++XLXI_16        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1/XLXI_16            |
| ++++XLXI_17        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1/XLXI_17            |
| ++++XLXI_2         |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_1/XLXI_2             |
| +++XLXI_22         |           | 0/6           | 0/0           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_22                   |
| ++++XLXI_25        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_22/XLXI_25           |
| ++++XLXI_48        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_22/XLXI_48           |
| ++++XLXI_49        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_22/XLXI_49           |
| ++++XLXI_50        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_22/XLXI_50           |
| ++++XLXI_59        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_130/XLXI_22/XLXI_59           |
| ++XLXI_571         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_571                           |
| ++XLXI_87          |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_87                            |
| ++XLXI_926         |           | 1/11          | 0/26          | 2/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_926                           |
| +++XLXI_1          |           | 0/8           | 0/25          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_926/XLXI_1                    |
| ++++XLXI_1         |           | 5/5           | 16/16         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_926/XLXI_1/XLXI_1             |
| ++++XLXI_2         |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_926/XLXI_1/XLXI_2             |
| +++XLXI_15         |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_926/XLXI_15                   |
| +++XLXI_18         |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_926/XLXI_18                   |
| ++XLXI_927         |           | 1/11          | 0/24          | 2/31          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_927                           |
| +++XLXI_1          |           | 0/7           | 0/23          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_927/XLXI_1                    |
| ++++XLXI_1         |           | 5/5           | 16/16         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_927/XLXI_1/XLXI_1             |
| ++++XLXI_2         |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_927/XLXI_1/XLXI_2             |
| +++XLXI_18         |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_927/XLXI_18                   |
| +++XLXI_21         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_927/XLXI_21                   |
| +++XLXI_22         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_927/XLXI_22                   |
| ++XLXI_931         |           | 1/8           | 0/21          | 1/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_931                           |
| +++XLXI_1          |           | 0/6           | 0/20          | 0/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_931/XLXI_1                    |
| ++++XLXI_1         |           | 5/5           | 16/16         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_931/XLXI_1/XLXI_1             |
| ++++XLXI_2         |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_931/XLXI_1/XLXI_2             |
| +++XLXI_15         |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_931/XLXI_15                   |
| ++XLXI_937         |           | 1/6           | 0/14          | 2/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_937                           |
| +++XLXI_1          |           | 0/4           | 0/13          | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_937/XLXI_1                    |
| ++++XLXI_1         |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_937/XLXI_1/XLXI_1             |
| +++XLXI_15         |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/XLXI_937/XLXI_15                   |
| ++alu_inst         |           | 1/26          | 0/0           | 1/41          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst                           |
| +++XLXI_135        |           | 0/14          | 0/0           | 0/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135                  |
| ++++XLXI_2         |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135/XLXI_2           |
| ++++XLXI_3         |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135/XLXI_3           |
| ++++XLXI_4         |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135/XLXI_4           |
| ++++XLXI_5         |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135/XLXI_5           |
| ++++XLXI_6         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135/XLXI_6           |
| ++++XLXI_7         |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135/XLXI_7           |
| ++++XLXI_8         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135/XLXI_8           |
| ++++XLXI_9         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_135/XLXI_9           |
| +++XLXI_137        |           | 0/1           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_137                  |
| ++++XLXI_1         |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_137/XLXI_1           |
| +++XLXI_138        |           | 0/8           | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138                  |
| ++++XLXI_14        |           | 0/8           | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14          |
| +++++XLXI_1        |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_1   |
| +++++XLXI_12       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_12  |
| +++++XLXI_13       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_13  |
| +++++XLXI_14       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_14  |
| +++++XLXI_15       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_15  |
| +++++XLXI_16       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_16  |
| +++++XLXI_17       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_17  |
| +++++XLXI_2        |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_2   |
| +++XLXI_2          |           | 2/2           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/alu_inst/XLXI_2                    |
| ++clck_gen         |           | 2/4           | 0/2           | 2/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/clck_gen                           |
| +++XLXI_14         |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/clck_gen/XLXI_14                   |
| ++cpu_ctl          |           | 29/45         | 0/3           | 47/65         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl                            |
| +++XLXI_252        |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/XLXI_252                   |
| +++XLXI_39         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/XLXI_39                    |
| +++XLXI_47         |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/XLXI_47                    |
| +++XLXI_577        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/XLXI_577                   |
| +++XLXI_608        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/XLXI_608                   |
| +++XLXI_616        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/XLXI_616                   |
| +++XLXI_637        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/XLXI_637                   |
| +++stp             |           | 1/5           | 0/3           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/stp                        |
| ++++XLXI_24        |           | 1/1           | 3/3           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/stp/XLXI_24                |
| ++++XLXI_25        |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/cpu_ctl/stp/XLXI_25                |
| ++pass_th          |           | 0/8           | 0/0           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th                            |
| +++XLXI_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th/XLXI_1                     |
| +++XLXI_13         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th/XLXI_13                    |
| +++XLXI_3          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th/XLXI_3                     |
| +++XLXI_4          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th/XLXI_4                     |
| +++XLXI_5          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th/XLXI_5                     |
| +++XLXI_6          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th/XLXI_6                     |
| +++XLXI_7          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th/XLXI_7                     |
| +++XLXI_8          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | cpu_facade/XLXI_7/pass_th/XLXI_8                     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
