<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LEDControlDIO: /home/z/Documents/AVR/Avr_Drivers/01-MCAL/DIO_private.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LEDControlDIO
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f6f0614a7d71f97572a22fb0b5b058ce.html">01-MCAL</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DIO_private.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Private definitions and register addresses for the DIO (GPIO) driver.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="DIO__private_8h__dep__incl.png" border="0" usemap="#a_2home_2z_2Documents_2AVR_2Avr__Drivers_201-MCAL_2DIO__private_8hdep" alt=""/></div>
<map name="a_2home_2z_2Documents_2AVR_2Avr__Drivers_201-MCAL_2DIO__private_8hdep" id="a_2home_2z_2Documents_2AVR_2Avr__Drivers_201-MCAL_2DIO__private_8hdep">
<area shape="rect" title="Private definitions and register addresses for the DIO (GPIO) driver." alt="" coords="22,5,205,61"/>
<area shape="rect" href="main_8c.html" title="Main application file for controlling GPIO ports." alt="" coords="5,124,72,151"/>
<area shape="rect" href="DIO__program_8c.html" title="Source file for the DIO (GPIO) driver." alt="" coords="97,109,279,165"/>
</map>
</div>
</div>
<p><a href="DIO__private_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7c8a7f98a98d8cb125dd57a66720ab30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>&#160;&#160;&#160;*((volatile u8*) 0x3B)</td></tr>
<tr class="memdesc:a7c8a7f98a98d8cb125dd57a66720ab30"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTA Register.  <a href="DIO__private_8h.html#a7c8a7f98a98d8cb125dd57a66720ab30">More...</a><br /></td></tr>
<tr class="separator:a7c8a7f98a98d8cb125dd57a66720ab30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada011c5bf95ab91774eee5c29b45fd06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#ada011c5bf95ab91774eee5c29b45fd06">DDRA</a>&#160;&#160;&#160;*((volatile u8*) 0x3A)</td></tr>
<tr class="memdesc:ada011c5bf95ab91774eee5c29b45fd06"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDR (Data Direction Register) for PORTA.  <a href="DIO__private_8h.html#ada011c5bf95ab91774eee5c29b45fd06">More...</a><br /></td></tr>
<tr class="separator:ada011c5bf95ab91774eee5c29b45fd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b59706bf235bbd1936ae801f125507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#aa5b59706bf235bbd1936ae801f125507">PINA</a>&#160;&#160;&#160;*((volatile u8*)0x39)</td></tr>
<tr class="memdesc:aa5b59706bf235bbd1936ae801f125507"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIN (Pin Input Register) for PORTA.  <a href="DIO__private_8h.html#aa5b59706bf235bbd1936ae801f125507">More...</a><br /></td></tr>
<tr class="separator:aa5b59706bf235bbd1936ae801f125507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>&#160;&#160;&#160;*((volatile u8*) 0x38)</td></tr>
<tr class="memdesc:a09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTB Register.  <a href="DIO__private_8h.html#a09a0c85cd3da09d9cdf63a5ac4c39f77">More...</a><br /></td></tr>
<tr class="separator:a09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924a54df722121bc98383bdec5ae1898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a924a54df722121bc98383bdec5ae1898">DDRB</a>&#160;&#160;&#160;*((volatile u8*)0x37)</td></tr>
<tr class="memdesc:a924a54df722121bc98383bdec5ae1898"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDR (Data Direction Register) for PORTB.  <a href="DIO__private_8h.html#a924a54df722121bc98383bdec5ae1898">More...</a><br /></td></tr>
<tr class="separator:a924a54df722121bc98383bdec5ae1898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f0e8289e962c02128f24b94d7aea7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a49f0e8289e962c02128f24b94d7aea7c">PINB</a>&#160;&#160;&#160;*((volatile u8*)0x36)</td></tr>
<tr class="memdesc:a49f0e8289e962c02128f24b94d7aea7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIN (Pin Input Register) for PORTB.  <a href="DIO__private_8h.html#a49f0e8289e962c02128f24b94d7aea7c">More...</a><br /></td></tr>
<tr class="separator:a49f0e8289e962c02128f24b94d7aea7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fea88642279a70246e026e7221b0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a68fea88642279a70246e026e7221b0a5">PORTC</a>&#160;&#160;&#160;*((volatile u8*)0x35)</td></tr>
<tr class="memdesc:a68fea88642279a70246e026e7221b0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTC Register.  <a href="DIO__private_8h.html#a68fea88642279a70246e026e7221b0a5">More...</a><br /></td></tr>
<tr class="separator:a68fea88642279a70246e026e7221b0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13004c90aa4b54f1bc3fbd25ad3fd645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a13004c90aa4b54f1bc3fbd25ad3fd645">DDRC</a>&#160;&#160;&#160;*((volatile u8*)0x34)</td></tr>
<tr class="memdesc:a13004c90aa4b54f1bc3fbd25ad3fd645"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDR (Data Direction Register) for PORTC.  <a href="DIO__private_8h.html#a13004c90aa4b54f1bc3fbd25ad3fd645">More...</a><br /></td></tr>
<tr class="separator:a13004c90aa4b54f1bc3fbd25ad3fd645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0545e73dc7ae14b1f62293c1feba3983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a0545e73dc7ae14b1f62293c1feba3983">PINC</a>&#160;&#160;&#160;*((volatile u8*)0x33)</td></tr>
<tr class="memdesc:a0545e73dc7ae14b1f62293c1feba3983"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIN (Pin Input Register) for PORTC.  <a href="DIO__private_8h.html#a0545e73dc7ae14b1f62293c1feba3983">More...</a><br /></td></tr>
<tr class="separator:a0545e73dc7ae14b1f62293c1feba3983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>&#160;&#160;&#160;*((volatile u8*) 0x32)</td></tr>
<tr class="memdesc:a3e6a2517db4f9cb7c9037adf0aefe79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTD Register.  <a href="DIO__private_8h.html#a3e6a2517db4f9cb7c9037adf0aefe79b">More...</a><br /></td></tr>
<tr class="separator:a3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24189eeb3ce4bccd97d46e88f494e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#ae24189eeb3ce4bccd97d46e88f494e0a">DDRD</a>&#160;&#160;&#160;*((volatile u8*) 0x31)</td></tr>
<tr class="memdesc:ae24189eeb3ce4bccd97d46e88f494e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDR (Data Direction Register) for PORTD.  <a href="DIO__private_8h.html#ae24189eeb3ce4bccd97d46e88f494e0a">More...</a><br /></td></tr>
<tr class="separator:ae24189eeb3ce4bccd97d46e88f494e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50997bc44119b844ceaab463c564bfb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="DIO__private_8h.html#a50997bc44119b844ceaab463c564bfb7">PIND</a>&#160;&#160;&#160;*((volatile u8*)0x30)</td></tr>
<tr class="memdesc:a50997bc44119b844ceaab463c564bfb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIN (Pin Input Register) for PORTD.  <a href="DIO__private_8h.html#a50997bc44119b844ceaab463c564bfb7">More...</a><br /></td></tr>
<tr class="separator:a50997bc44119b844ceaab463c564bfb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Private definitions and register addresses for the DIO (GPIO) driver. </p>
<p>This file contains the definitions for the DIO registers, which are used to control and manage the General-Purpose Input/Output (GPIO) pins of the microcontroller.</p>
<dl class="section author"><dt>Author</dt><dd>ZIAD AHMED @layer MCAL @swc DIO/GPIO </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ada011c5bf95ab91774eee5c29b45fd06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada011c5bf95ab91774eee5c29b45fd06">&#9670;&nbsp;</a></span>DDRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRA&#160;&#160;&#160;*((volatile u8*) 0x3A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DDR (Data Direction Register) for PORTA. </p>
<p>The DDRA register sets the direction (INPUT/OUTPUT) for the pins on PORTA. </p>

</div>
</div>
<a id="a924a54df722121bc98383bdec5ae1898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a924a54df722121bc98383bdec5ae1898">&#9670;&nbsp;</a></span>DDRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRB&#160;&#160;&#160;*((volatile u8*)0x37)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DDR (Data Direction Register) for PORTB. </p>
<p>The DDRB register sets the direction (INPUT/OUTPUT) for the pins on PORTB. </p>

</div>
</div>
<a id="a13004c90aa4b54f1bc3fbd25ad3fd645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13004c90aa4b54f1bc3fbd25ad3fd645">&#9670;&nbsp;</a></span>DDRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRC&#160;&#160;&#160;*((volatile u8*)0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DDR (Data Direction Register) for PORTC. </p>
<p>The DDRC register sets the direction (INPUT/OUTPUT) for the pins on PORTC. </p>

</div>
</div>
<a id="ae24189eeb3ce4bccd97d46e88f494e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24189eeb3ce4bccd97d46e88f494e0a">&#9670;&nbsp;</a></span>DDRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRD&#160;&#160;&#160;*((volatile u8*) 0x31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DDR (Data Direction Register) for PORTD. </p>
<p>The DDRD register sets the direction (INPUT/OUTPUT) for the pins on PORTD. </p>

</div>
</div>
<a id="aa5b59706bf235bbd1936ae801f125507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b59706bf235bbd1936ae801f125507">&#9670;&nbsp;</a></span>PINA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINA&#160;&#160;&#160;*((volatile u8*)0x39)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PIN (Pin Input Register) for PORTA. </p>
<p>The PINA register reads the input values of the pins on PORTA. </p>

</div>
</div>
<a id="a49f0e8289e962c02128f24b94d7aea7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f0e8289e962c02128f24b94d7aea7c">&#9670;&nbsp;</a></span>PINB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINB&#160;&#160;&#160;*((volatile u8*)0x36)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PIN (Pin Input Register) for PORTB. </p>
<p>The PINB register reads the input values of the pins on PORTB. </p>

</div>
</div>
<a id="a0545e73dc7ae14b1f62293c1feba3983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0545e73dc7ae14b1f62293c1feba3983">&#9670;&nbsp;</a></span>PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINC&#160;&#160;&#160;*((volatile u8*)0x33)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PIN (Pin Input Register) for PORTC. </p>
<p>The PINC register reads the input values of the pins on PORTC. </p>

</div>
</div>
<a id="a50997bc44119b844ceaab463c564bfb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50997bc44119b844ceaab463c564bfb7">&#9670;&nbsp;</a></span>PIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIND&#160;&#160;&#160;*((volatile u8*)0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PIN (Pin Input Register) for PORTD. </p>
<p>The PIND register reads the input values of the pins on PORTD. </p>

</div>
</div>
<a id="a7c8a7f98a98d8cb125dd57a66720ab30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c8a7f98a98d8cb125dd57a66720ab30">&#9670;&nbsp;</a></span>PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA&#160;&#160;&#160;*((volatile u8*) 0x3B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PORTA Register. </p>
<p>The PORTA register controls the output levels of the pins on PORTA when the pins are configured as OUTPUT. When the pins are configured as INPUT, writing to this register can enable the internal pull-up resistors. </p>

</div>
</div>
<a id="a09a0c85cd3da09d9cdf63a5ac4c39f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a0c85cd3da09d9cdf63a5ac4c39f77">&#9670;&nbsp;</a></span>PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB&#160;&#160;&#160;*((volatile u8*) 0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PORTB Register. </p>
<p>The PORTB register controls the output levels of the pins on PORTB when the pins are configured as OUTPUT. When the pins are configured as INPUT, writing to this register can enable the internal pull-up resistors. </p>

</div>
</div>
<a id="a68fea88642279a70246e026e7221b0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68fea88642279a70246e026e7221b0a5">&#9670;&nbsp;</a></span>PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC&#160;&#160;&#160;*((volatile u8*)0x35)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PORTC Register. </p>
<p>The PORTC register controls the output levels of the pins on PORTC when the pins are configured as OUTPUT. When the pins are configured as INPUT, writing to this register can enable the internal pull-up resistors. </p>

</div>
</div>
<a id="a3e6a2517db4f9cb7c9037adf0aefe79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6a2517db4f9cb7c9037adf0aefe79b">&#9670;&nbsp;</a></span>PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD&#160;&#160;&#160;*((volatile u8*) 0x32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PORTD Register. </p>
<p>The PORTD register controls the output levels of the pins on PORTD when the pins are configured as OUTPUT. When the pins are configured as INPUT, writing to this register can enable the internal pull-up resistors. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
