gem5/m5out/stats.txt



---------- Begin Simulation Statistics ----------
sim_seconds                                  0.373548                       # Number of seconds simulated
sim_ticks                                373547942000                       # Number of ticks simulated
final_tick                               373547942000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 888166                       # Simulator instruction rate (inst/s)
host_op_rate                                  1470687                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1843180408                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663016                       # Number of bytes of host memory used
host_seconds                                   202.66                       # Real time elapsed on the host
sim_insts                                   180000000                       # Number of instructions simulated
sim_ops                                     298056582                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           19968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          798592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             818560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19968                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12790                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              53455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2137857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2191312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         53455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             53455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2137857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2191312                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    73138283                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    11974135                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1448270                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           200                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   277493842                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        747095884                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   180000000                       # Number of instructions committed
system.cpu.committedOps                     298056582                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             297549873                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080226                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      7350205                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    297549873                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           590640838                       # number of times the integer registers were read
system.cpu.num_int_register_writes          307583972                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             48092898                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           103249540                       # number of times the CC registers were written
system.cpu.num_mem_refs                      85112414                       # number of memory refs
system.cpu.num_load_insts                    73138280                       # Number of load instructions
system.cpu.num_store_insts                   11974134                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  747095884                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           8447303                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505288      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 185048372     62.08%     62.25% # Class of executed instruction
system.cpu.op_class::IntMult                 24828766      8.33%     70.58% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.86%     71.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.44% # Class of executed instruction
system.cpu.op_class::MemRead                 73138220     24.54%     95.98% # Class of executed instruction
system.cpu.op_class::MemWrite                11973707      4.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  298056582                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.578125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85112418                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            325927                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.139513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.578125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         340775599                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        340775599                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     72824750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        72824750                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11961741                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11961741                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      84786491                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         84786491                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     84786491                       # number of overall hits
system.cpu.dcache.overall_hits::total        84786491                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       313533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        313533                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        12394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12394                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       325927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         325927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       325927                       # number of overall misses
system.cpu.dcache.overall_misses::total        325927                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10584440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10584440000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    634715000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    634715000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11219155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11219155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11219155000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11219155000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     73138283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73138283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11974135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11974135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     85112418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     85112418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     85112418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     85112418                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004287                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001035                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003829                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33758.615521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33758.615521                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51211.473294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51211.473294                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34422.293949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34422.293949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34422.293949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34422.293949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        16734                       # number of writebacks
system.cpu.dcache.writebacks::total             16734                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       313533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       313533                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        12394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12394                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       325927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       325927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       325927                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       325927                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10270907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10270907000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    622321000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    622321000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10893228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10893228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10893228000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10893228000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003829                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003829                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32758.615521                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32758.615521                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50211.473294                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50211.473294                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33422.293949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33422.293949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33422.293949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33422.293949                       # average overall mshr miss latency
system.cpu.dcache.replacements                 325415                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           305.717389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           277493842                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               312                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          889403.339744                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   305.717389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.597104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.597104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1109975680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1109975680                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    277493530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       277493530                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     277493530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        277493530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    277493530                       # number of overall hits
system.cpu.icache.overall_hits::total       277493530                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          312                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           312                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          312                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            312                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          312                       # number of overall misses
system.cpu.icache.overall_misses::total           312                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     48770000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48770000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     48770000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48770000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     48770000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48770000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    277493842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    277493842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    277493842                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    277493842                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    277493842                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    277493842                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 156314.102564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 156314.102564                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 156314.102564                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 156314.102564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 156314.102564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 156314.102564                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          312                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          312                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          312                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          312                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          312                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48458000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 155314.102564                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 155314.102564                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 155314.102564                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 155314.102564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 155314.102564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 155314.102564                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2040.308975                       # Cycle average of tags in use
system.l2.tags.total_refs                      650588                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    321923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.020943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.042514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.467142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2037.799319                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996245                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2928563                       # Number of tag accesses
system.l2.tags.data_accesses                  2928563                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        16734                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16734                       # number of WritebackDirty hits
system.l2.ReadSharedReq_hits::cpu.data           4325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4325                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                  4325                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4325                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 4325                       # number of overall hits
system.l2.overall_hits::total                    4325                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            12394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12394                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              312                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       309208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          309208                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 312                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              321602                       # number of demand (read+write) misses
system.l2.demand_misses::total                 321914                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                312                       # number of overall misses
system.l2.overall_misses::cpu.data             321602                       # number of overall misses
system.l2.overall_misses::total                321914                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    603730000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     603730000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     47990000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47990000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   9755195000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9755195000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   10358925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10406915000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47990000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  10358925000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10406915000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16734                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          12394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       313533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        313533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               312                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            325927                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               326239                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              312                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           325927                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              326239                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.986206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986206                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.986730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986743                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.986730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986743                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 48711.473294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48711.473294                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 153814.102564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 153814.102564                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31548.973507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31548.973507                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 153814.102564                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 32210.387373                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32328.246053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 153814.102564                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 32210.387373                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32328.246053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               319490                       # number of writebacks
system.l2.writebacks::total                    319490                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1072                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1072                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        12394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12394                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          312                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       309208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       309208                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         321602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            321914                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        321602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           321914                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    479790000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    479790000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     44870000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44870000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6663115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6663115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     44870000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   7142905000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7187775000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     44870000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   7142905000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7187775000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.986206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986206                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.986730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.986730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986743                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 38711.473294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38711.473294                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 143814.102564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 143814.102564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21548.973507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21548.973507                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 143814.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 22210.387373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22328.246053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 143814.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 22210.387373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22328.246053                       # average overall mshr miss latency
system.l2.replacements                         319875                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 11877.529620                       # Cycle average of tags in use
system.l3.tags.total_refs                      642540                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     12790                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     50.237686                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        287.178412                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      11590.351208                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.017528                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.707419                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.724947                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         12764                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        12735                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.779053                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2582950                       # Number of tag accesses
system.l3.tags.data_accesses                  2582950                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       319490                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           319490                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data         309124                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            309124                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                309124                       # number of demand (read+write) hits
system.l3.demand_hits::total                   309124                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               309124                       # number of overall hits
system.l3.overall_hits::total                  309124                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            12394                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               12394                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          312                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           84                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             396                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 312                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               12478                       # number of demand (read+write) misses
system.l3.demand_misses::total                  12790                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                312                       # number of overall misses
system.l3.overall_misses::cpu.data              12478                       # number of overall misses
system.l3.overall_misses::total                 12790                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    343456000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     343456000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     41438000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     16025000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     57463000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      41438000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     359481000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        400919000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     41438000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    359481000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       400919000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       319490                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       319490                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          12394                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             12394                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          312                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       309208                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        309520                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               312                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            321602                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               321914                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              312                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           321602                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              321914                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000272                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.001279                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.038800                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.039731                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.038800                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.039731                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 27711.473294                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 27711.473294                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 132814.102564                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 190773.809524                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 145108.585859                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 132814.102564                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 28809.184164                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 31346.286161                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 132814.102564                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 28809.184164                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 31346.286161                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data        12394                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          12394                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          312                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           84                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          396                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            312                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          12478                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             12790                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           312                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         12478                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            12790                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    219516000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    219516000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     38318000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     15185000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     53503000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     38318000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    234701000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    273019000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     38318000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    234701000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    273019000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000272                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.001279                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.038800                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.039731                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.038800                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.039731                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 17711.473294                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 17711.473294                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 122814.102564                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 180773.809524                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 135108.585859                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 122814.102564                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 18809.184164                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 21346.286161                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 122814.102564                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 18809.184164                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 21346.286161                       # average overall mshr miss latency
system.l3.replacements                             26                       # number of replacements
system.membus.snoop_filter.tot_requests         12790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                396                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12394                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           396                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        25580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        25580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       818560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       818560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  818560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12790                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12790    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12790                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12790000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           63950000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       651660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       325421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1432                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1432                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            313845                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       336224                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          309098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12394                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12394                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           312                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       313533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       977269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                977899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     21930304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21950272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          319901                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20447360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           646140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047025                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 644708     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1432      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             646140                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          342564000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            468000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         488890500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 373547942000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            309520                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       319490                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1162                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            12394                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           12394                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       309520                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       964454                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     41049856                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                              26                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           642566                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.006361                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 642540    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     26      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             642566                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          640760000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         482871000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

NVmain:

i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.subArrayEnergy 19.3594nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.activeEnergy 14.0476nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.burstEnergy 5.31179nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.writeEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredPauses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.reads 3287
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.activates 173
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.precharges 172
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averageWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredWriteTimes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelCountHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bankEnergy 19.3594nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activeEnergy 14.0476nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.burstEnergy 5.31179nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bankPower 259.129W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activePower 188.029W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.burstPower 71.0992W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bandwidth 9.01059MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.dataCycles 13148
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.powerCycles 74709588
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.utilization 0.000175988
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.reads 3287
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activates 173
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.precharges 172
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activeCycles 74709588
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.standbyCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.subArrayEnergy 15.3361nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.activeEnergy 10.2312nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.burstEnergy 5.10494nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.writeEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredPauses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.reads 3159
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.activates 126
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.precharges 125
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averageWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredWriteTimes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelCountHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bankEnergy 15.3361nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activeEnergy 10.2312nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.burstEnergy 5.10494nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bankPower 205.277W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activePower 136.946W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.burstPower 68.3305W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bandwidth 8.65971MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.dataCycles 12636
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.powerCycles 74709588
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.utilization 0.000169135
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.reads 3159
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activates 126
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.precharges 125
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activeCycles 74708384
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.standbyCycles 1204
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.subArrayEnergy 13.9351nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.activeEnergy 8.932nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.burstEnergy 5.00314nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.writeEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredPauses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.reads 3096
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.activates 110
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.precharges 109
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averageWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredWriteTimes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelCountHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bankEnergy 13.9351nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activeEnergy 8.932nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.burstEnergy 5.00314nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bankPower 186.524W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activePower 119.556W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.burstPower 66.9678W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bandwidth 8.48701MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.dataCycles 12384
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.powerCycles 74709588
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.utilization 0.000165762
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.reads 3096
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activates 110
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.precharges 109
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activeCycles 74706939
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.standbyCycles 2649
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.subArrayEnergy 20.2708nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.activeEnergy 15.022nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.burstEnergy 5.24877nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.writeEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredPauses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.reads 3248
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.activates 185
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.precharges 184
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averageWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredWriteTimes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelCountHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bankEnergy 20.2708nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activeEnergy 15.022nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.burstEnergy 5.24877nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bankPower 271.328W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activePower 201.072W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.burstPower 70.2556W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bandwidth 8.90368MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.dataCycles 12992
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.powerCycles 74709588
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.utilization 0.0001739
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.reads 3248
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activates 185
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.precharges 184
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activeCycles 74709519
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.standbyCycles 69
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.totalEnergy 6.73072e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.backgroundEnergy 6.73059e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activateEnergy 48.2328nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.burstEnergy 20.6686nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.totalPower 0.0360364W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.backgroundPower 0.036036W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activatePower 2.58242e-07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.burstPower 1.10661e-07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.reads 12790
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activeCycles 74709588
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.standbyCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.slowExitCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaits 1
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaitTotal 3
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaitAverage 3
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaits 1
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaitTotal 19
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaitAverage 19
i0.defaultMemory.channel0.FRFCFS-WQF.mem_reads 12790
i0.defaultMemory.channel0.FRFCFS-WQF.mem_writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.rq_rb_hits 12196
i0.defaultMemory.channel0.FRFCFS-WQF.rq_rb_miss 594
i0.defaultMemory.channel0.FRFCFS-WQF.wq_rb_hits 0
i0.defaultMemory.channel0.FRFCFS-WQF.wq_rb_miss 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_drains 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_drain_writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_writes_per_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_writes 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_drain_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_drain_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_cycles 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_non_drain_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_drain_spacing 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_spacing 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_spacing 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_read_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_read_spacing 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_read_spacing 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_read_spacing 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_predrain_readqueue_size 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_reads_during_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_reads_during_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_reads_during_drain 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_reads_during_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.starvation_precharges 401
i0.defaultMemory.channel0.FRFCFS-WQF.averageLatency 17.2769
i0.defaultMemory.channel0.FRFCFS-WQF.averageQueueLatency 1
i0.defaultMemory.channel0.FRFCFS-WQF.averageTotalLatency 18.2769
i0.defaultMemory.channel0.FRFCFS-WQF.measuredLatencies 12790
i0.defaultMemory.channel0.FRFCFS-WQF.measuredQueueLatencies 12790
i0.defaultMemory.channel0.FRFCFS-WQF.measuredTotalLatencies 12790
i0.defaultMemory.channel0.FRFCFS-WQF.simulation_cycles 74709588
i0.defaultMemory.channel0.FRFCFS-WQF.wakeupCount 14569
i0.defaultMemory.totalReadRequests 12790
i0.defaultMemory.totalWriteRequests 0
i0.defaultMemory.successfulPrefetches 0
i0.defaultMemory.unsuccessfulPrefetches 0
