library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity FreqDivider is 
	port( reset : in std_logic;
			clkIn : in std_logic;
			clkOut : out std_logic);
end FreqDivider;

architecture Behav of FreDivider is 
	signal s_counter : natural;
	constant k : positive := 4;
begin
process(clk)
	begin
		if (rising_edge(clkIn)) then
			if ((reset = '1') or (s_counter = k-1)) then
				clkOut <= '0';
				s_counter <= 0;
			else
				if (s_counter = k/2 - 1 ) then
				clkOut <= '1';
				end if;
			
			s_counter <= s_counter + 1;
			end if;
		end if;
	end process;
end Behav;
