INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/LFSR4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR4
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider100MHzTo1Hz
INFO: [VRFC 10-311] analyzing module clock_divider100MHzTo1kHz
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/clock_divider_Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/count2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count2
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/mole_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mole_state
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/score_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/seven_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/startup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module startup
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module whack_a_mole_top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/startup1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module startup1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sim_1/new/lfsr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sim_1/new/mole_state_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mole_state_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Desktop/whack_a_mole/src/whack_a_mole/whack_a_mole.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
