#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep 11 23:38:58 2023
# Process ID: 79908
# Current directory: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week2/week2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent97604 C:\Users\Jihoon Lee\Desktop\commento\commento_fpga_material\Reference\Week2\week2\week2.xpr
# Log file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week2/week2/vivado.log
# Journal file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week2/week2\vivado.jou
# Running On: DESKTOP-FG0QD84, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 17109 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week2/week2/week2.xpr}
update_compile_order -fileset sources_1
launch_simulation
source tb_traffic_fsm.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
close_sim
launch_simulation
source uart_tx.tcl
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_traffic_fsm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_sim
