//--------------------------------------------------------------------------------
// Auto-generated by LiteX (9ad5d2123) on 2024-10-08 13:41:19
//--------------------------------------------------------------------------------

//--------------------------------------------------------------------------------
// CSR Includes.
//--------------------------------------------------------------------------------

#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

#ifndef CSR_BASE
#define CSR_BASE 0x0L
#endif /* ! CSR_BASE */

//--------------------------------------------------------------------------------
// CSR Registers/Fields Definition.
//--------------------------------------------------------------------------------

/* CTRL Registers */
#define CSR_CTRL_BASE (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x4L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x8L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* CTRL Fields */
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1

/* IDENTIFIER_MEM Registers */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x800L)

/* IDENTIFIER_MEM Fields */

/* LEDS Registers */
#define CSR_LEDS_BASE (CSR_BASE + 0x1000L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x1000L)
#define CSR_LEDS_OUT_SIZE 1

/* LEDS Fields */

/* MAIN Registers */
#define CSR_MAIN_BASE (CSR_BASE + 0x1800L)
#define CSR_MAIN_UART_CONTROL_ADDR (CSR_BASE + 0x1800L)
#define CSR_MAIN_UART_CONTROL_SIZE 1

/* MAIN Fields */
#define CSR_MAIN_UART_CONTROL_SEL_OFFSET 0
#define CSR_MAIN_UART_CONTROL_SEL_SIZE 1

/* PCIE_DMA0 Registers */
#define CSR_PCIE_DMA0_BASE (CSR_BASE + 0x2000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR (CSR_BASE + 0x2000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR (CSR_BASE + 0x2004L)
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1

/* PCIE_DMA0 Fields */

/* PTM_REQUESTER Registers */
#define CSR_PTM_REQUESTER_BASE (CSR_BASE + 0x2800L)
#define CSR_PTM_REQUESTER_CONTROL_ADDR (CSR_BASE + 0x2800L)
#define CSR_PTM_REQUESTER_CONTROL_SIZE 1
#define CSR_PTM_REQUESTER_STATUS_ADDR (CSR_BASE + 0x2804L)
#define CSR_PTM_REQUESTER_STATUS_SIZE 1
#define CSR_PTM_REQUESTER_PHY_TX_DELAY_ADDR (CSR_BASE + 0x2808L)
#define CSR_PTM_REQUESTER_PHY_TX_DELAY_SIZE 1
#define CSR_PTM_REQUESTER_PHY_RX_DELAY_ADDR (CSR_BASE + 0x280cL)
#define CSR_PTM_REQUESTER_PHY_RX_DELAY_SIZE 1
#define CSR_PTM_REQUESTER_MASTER_TIME_ADDR (CSR_BASE + 0x2810L)
#define CSR_PTM_REQUESTER_MASTER_TIME_SIZE 2
#define CSR_PTM_REQUESTER_LINK_DELAY_ADDR (CSR_BASE + 0x2818L)
#define CSR_PTM_REQUESTER_LINK_DELAY_SIZE 1
#define CSR_PTM_REQUESTER_T1_TIME_ADDR (CSR_BASE + 0x281cL)
#define CSR_PTM_REQUESTER_T1_TIME_SIZE 2
#define CSR_PTM_REQUESTER_T4_TIME_ADDR (CSR_BASE + 0x2824L)
#define CSR_PTM_REQUESTER_T4_TIME_SIZE 2

/* PTM_REQUESTER Fields */
#define CSR_PTM_REQUESTER_CONTROL_ENABLE_OFFSET 0
#define CSR_PTM_REQUESTER_CONTROL_ENABLE_SIZE 1
#define CSR_PTM_REQUESTER_CONTROL_TRIGGER_OFFSET 1
#define CSR_PTM_REQUESTER_CONTROL_TRIGGER_SIZE 1
#define CSR_PTM_REQUESTER_STATUS_VALID_OFFSET 0
#define CSR_PTM_REQUESTER_STATUS_VALID_SIZE 1
#define CSR_PTM_REQUESTER_STATUS_BUSY_OFFSET 1
#define CSR_PTM_REQUESTER_STATUS_BUSY_SIZE 1

/* TIME_GENERATOR Registers */
#define CSR_TIME_GENERATOR_BASE (CSR_BASE + 0x3000L)
#define CSR_TIME_GENERATOR_CONTROL_ADDR (CSR_BASE + 0x3000L)
#define CSR_TIME_GENERATOR_CONTROL_SIZE 1
#define CSR_TIME_GENERATOR_READ_TIME_ADDR (CSR_BASE + 0x3004L)
#define CSR_TIME_GENERATOR_READ_TIME_SIZE 2
#define CSR_TIME_GENERATOR_WRITE_TIME_ADDR (CSR_BASE + 0x300cL)
#define CSR_TIME_GENERATOR_WRITE_TIME_SIZE 2

/* TIME_GENERATOR Fields */
#define CSR_TIME_GENERATOR_CONTROL_ENABLE_OFFSET 0
#define CSR_TIME_GENERATOR_CONTROL_ENABLE_SIZE 1
#define CSR_TIME_GENERATOR_CONTROL_READ_OFFSET 1
#define CSR_TIME_GENERATOR_CONTROL_READ_SIZE 1
#define CSR_TIME_GENERATOR_CONTROL_WRITE_OFFSET 2
#define CSR_TIME_GENERATOR_CONTROL_WRITE_SIZE 1

/* UART_XOVER Registers */
#define CSR_UART_XOVER_BASE (CSR_BASE + 0x3800L)
#define CSR_UART_XOVER_RXTX_ADDR (CSR_BASE + 0x3800L)
#define CSR_UART_XOVER_RXTX_SIZE 1
#define CSR_UART_XOVER_TXFULL_ADDR (CSR_BASE + 0x3804L)
#define CSR_UART_XOVER_TXFULL_SIZE 1
#define CSR_UART_XOVER_RXEMPTY_ADDR (CSR_BASE + 0x3808L)
#define CSR_UART_XOVER_RXEMPTY_SIZE 1
#define CSR_UART_XOVER_EV_STATUS_ADDR (CSR_BASE + 0x380cL)
#define CSR_UART_XOVER_EV_STATUS_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_ADDR (CSR_BASE + 0x3810L)
#define CSR_UART_XOVER_EV_PENDING_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_ADDR (CSR_BASE + 0x3814L)
#define CSR_UART_XOVER_EV_ENABLE_SIZE 1
#define CSR_UART_XOVER_TXEMPTY_ADDR (CSR_BASE + 0x3818L)
#define CSR_UART_XOVER_TXEMPTY_SIZE 1
#define CSR_UART_XOVER_RXFULL_ADDR (CSR_BASE + 0x381cL)
#define CSR_UART_XOVER_RXFULL_SIZE 1

/* UART_XOVER Fields */
#define CSR_UART_XOVER_EV_STATUS_TX_OFFSET 0
#define CSR_UART_XOVER_EV_STATUS_TX_SIZE 1
#define CSR_UART_XOVER_EV_STATUS_RX_OFFSET 1
#define CSR_UART_XOVER_EV_STATUS_RX_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_TX_OFFSET 0
#define CSR_UART_XOVER_EV_PENDING_TX_SIZE 1
#define CSR_UART_XOVER_EV_PENDING_RX_OFFSET 1
#define CSR_UART_XOVER_EV_PENDING_RX_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_XOVER_EV_ENABLE_TX_SIZE 1
#define CSR_UART_XOVER_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_XOVER_EV_ENABLE_RX_SIZE 1

/* PCIE_ENDPOINT Registers */
#define CSR_PCIE_ENDPOINT_BASE (CSR_BASE + 0x4000L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x4000L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x4004L)
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x4008L)
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x400cL)
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x4010L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x4014L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_ENDPOINT Fields */
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_SIZE 6

/* PCIE_MSI Registers */
#define CSR_PCIE_MSI_BASE (CSR_BASE + 0x4800L)
#define CSR_PCIE_MSI_ENABLE_ADDR (CSR_BASE + 0x4800L)
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR (CSR_BASE + 0x4804L)
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR (CSR_BASE + 0x4808L)
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* PCIE_MSI Fields */

/* PCIE_PHY Registers */
#define CSR_PCIE_PHY_BASE (CSR_BASE + 0x5000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x5000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x5004L)
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x5008L)
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x500cL)
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x5010L)
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x5014L)
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_PHY Fields */
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_SIZE 6

/* ETHMAC0 Registers */
#define CSR_ETHMAC0_BASE (CSR_BASE + 0x8800L)
#define CSR_ETHMAC0_SRAM_WRITER_SLOT_ADDR (CSR_BASE + 0x8800L)
#define CSR_ETHMAC0_SRAM_WRITER_SLOT_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_LENGTH_ADDR (CSR_BASE + 0x8804L)
#define CSR_ETHMAC0_SRAM_WRITER_LENGTH_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_ERRORS_ADDR (CSR_BASE + 0x8808L)
#define CSR_ETHMAC0_SRAM_WRITER_ERRORS_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_ENABLE_ADDR (CSR_BASE + 0x880cL)
#define CSR_ETHMAC0_SRAM_WRITER_ENABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_SLOTS_ADDR (CSR_BASE + 0x8810L)
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_SLOTS_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_CLEAR_ADDR (CSR_BASE + 0x8814L)
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_CLEAR_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_LENGTH_ADDR (CSR_BASE + 0x8818L)
#define CSR_ETHMAC0_SRAM_WRITER_PENDING_LENGTH_SIZE 2
#define CSR_ETHMAC0_SRAM_WRITER_PCIE_HOST_ADDRS_ADDR (CSR_BASE + 0x8820L)
#define CSR_ETHMAC0_SRAM_WRITER_PCIE_HOST_ADDRS_SIZE 2
#define CSR_ETHMAC0_SRAM_WRITER_EV_STATUS_ADDR (CSR_BASE + 0x8828L)
#define CSR_ETHMAC0_SRAM_WRITER_EV_STATUS_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_EV_PENDING_ADDR (CSR_BASE + 0x882cL)
#define CSR_ETHMAC0_SRAM_WRITER_EV_PENDING_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_EV_ENABLE_ADDR (CSR_BASE + 0x8830L)
#define CSR_ETHMAC0_SRAM_WRITER_EV_ENABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_START_ADDR (CSR_BASE + 0x8834L)
#define CSR_ETHMAC0_SRAM_READER_START_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_READY_ADDR (CSR_BASE + 0x8838L)
#define CSR_ETHMAC0_SRAM_READER_READY_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_LEVEL_ADDR (CSR_BASE + 0x883cL)
#define CSR_ETHMAC0_SRAM_READER_LEVEL_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_SLOT_ADDR (CSR_BASE + 0x8840L)
#define CSR_ETHMAC0_SRAM_READER_SLOT_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_LENGTH_ADDR (CSR_BASE + 0x8844L)
#define CSR_ETHMAC0_SRAM_READER_LENGTH_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_PCIE_HOST_ADDRS_ADDR (CSR_BASE + 0x8848L)
#define CSR_ETHMAC0_SRAM_READER_PCIE_HOST_ADDRS_SIZE 2
#define CSR_ETHMAC0_SRAM_READER_PENDING_SLOTS_ADDR (CSR_BASE + 0x8850L)
#define CSR_ETHMAC0_SRAM_READER_PENDING_SLOTS_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_PENDING_CLEAR_ADDR (CSR_BASE + 0x8854L)
#define CSR_ETHMAC0_SRAM_READER_PENDING_CLEAR_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_STATUS_ADDR (CSR_BASE + 0x8858L)
#define CSR_ETHMAC0_SRAM_READER_EV_STATUS_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_PENDING_ADDR (CSR_BASE + 0x885cL)
#define CSR_ETHMAC0_SRAM_READER_EV_PENDING_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_ENABLE_ADDR (CSR_BASE + 0x8860L)
#define CSR_ETHMAC0_SRAM_READER_EV_ENABLE_SIZE 1

/* ETHMAC0 Fields */
#define CSR_ETHMAC0_SRAM_WRITER_EV_STATUS_AVAILABLE_OFFSET 0
#define CSR_ETHMAC0_SRAM_WRITER_EV_STATUS_AVAILABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_EV_PENDING_AVAILABLE_OFFSET 0
#define CSR_ETHMAC0_SRAM_WRITER_EV_PENDING_AVAILABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_WRITER_EV_ENABLE_AVAILABLE_OFFSET 0
#define CSR_ETHMAC0_SRAM_WRITER_EV_ENABLE_AVAILABLE_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_STATUS_EVENT0_OFFSET 0
#define CSR_ETHMAC0_SRAM_READER_EV_STATUS_EVENT0_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_PENDING_EVENT0_OFFSET 0
#define CSR_ETHMAC0_SRAM_READER_EV_PENDING_EVENT0_SIZE 1
#define CSR_ETHMAC0_SRAM_READER_EV_ENABLE_EVENT0_OFFSET 0
#define CSR_ETHMAC0_SRAM_READER_EV_ENABLE_EVENT0_SIZE 1

#endif /* ! __GENERATED_CSR_H */
