{
  "module_name": "bcm-sr.h",
  "hash_id": "14f21d24975d27980fd75c0044a5a89c6545fddf3ebabfed5adc07388db72623",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/bcm-sr.h",
  "human_readable_source": " \n\n#ifndef _CLOCK_BCM_SR_H\n#define _CLOCK_BCM_SR_H\n\n \n#define BCM_SR_GENPLL0\t\t\t0\n#define BCM_SR_GENPLL0_125M_CLK\t\t1\n#define BCM_SR_GENPLL0_SCR_CLK\t\t2\n#define BCM_SR_GENPLL0_250M_CLK\t\t3\n#define BCM_SR_GENPLL0_PCIE_AXI_CLK\t4\n#define BCM_SR_GENPLL0_PAXC_AXI_X2_CLK\t5\n#define BCM_SR_GENPLL0_PAXC_AXI_CLK\t6\n\n \n#define BCM_SR_GENPLL1\t\t\t0\n#define BCM_SR_GENPLL1_PCIE_TL_CLK\t1\n#define BCM_SR_GENPLL1_MHB_APB_CLK\t2\n\n \n#define BCM_SR_GENPLL2\t\t\t0\n#define BCM_SR_GENPLL2_NIC_CLK\t\t1\n#define BCM_SR_GENPLL2_TS_500_CLK\t2\n#define BCM_SR_GENPLL2_125_NITRO_CLK\t3\n#define BCM_SR_GENPLL2_CHIMP_CLK\t4\n#define BCM_SR_GENPLL2_NIC_FLASH_CLK\t5\n#define BCM_SR_GENPLL2_FS4_CLK\t\t6\n\n \n#define BCM_SR_GENPLL3\t\t\t0\n#define BCM_SR_GENPLL3_HSLS_CLK\t\t1\n#define BCM_SR_GENPLL3_SDIO_CLK\t\t2\n\n \n#define BCM_SR_GENPLL4\t\t\t0\n#define BCM_SR_GENPLL4_CCN_CLK\t\t1\n#define BCM_SR_GENPLL4_TPIU_PLL_CLK\t2\n#define BCM_SR_GENPLL4_NOC_CLK\t\t3\n#define BCM_SR_GENPLL4_CHCLK_FS4_CLK\t4\n#define BCM_SR_GENPLL4_BRIDGE_FSCPU_CLK\t5\n\n \n#define BCM_SR_GENPLL5\t\t\t0\n#define BCM_SR_GENPLL5_FS4_HF_CLK\t1\n#define BCM_SR_GENPLL5_CRYPTO_AE_CLK\t2\n#define BCM_SR_GENPLL5_RAID_AE_CLK\t3\n\n \n#define BCM_SR_GENPLL6\t\t\t0\n#define BCM_SR_GENPLL6_48_USB_CLK\t1\n\n \n#define BCM_SR_LCPLL0\t\t\t0\n#define BCM_SR_LCPLL0_SATA_REFP_CLK\t1\n#define BCM_SR_LCPLL0_SATA_REFN_CLK\t2\n#define BCM_SR_LCPLL0_SATA_350_CLK\t3\n#define BCM_SR_LCPLL0_SATA_500_CLK\t4\n\n \n#define BCM_SR_LCPLL1\t\t\t0\n#define BCM_SR_LCPLL1_WAN_CLK\t\t1\n#define BCM_SR_LCPLL1_USB_REF_CLK\t2\n#define BCM_SR_LCPLL1_CRMU_TS_CLK\t3\n\n \n#define BCM_SR_LCPLL_PCIE\t\t0\n#define BCM_SR_LCPLL_PCIE_PHY_REF_CLK\t1\n\n \n#define BCM_SR_EMEMPLL0\t\t\t0\n#define BCM_SR_EMEMPLL0_EMEM_CLK\t1\n\n \n#define BCM_SR_EMEMPLL1\t\t\t0\n#define BCM_SR_EMEMPLL1_EMEM_CLK\t1\n\n \n#define BCM_SR_EMEMPLL2\t\t\t0\n#define BCM_SR_EMEMPLL2_EMEM_CLK\t1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}