// Seed: 4254417511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_4 = 0;
  output wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd37,
    parameter id_9  = 32'd70
) (
    input uwire id_0,
    output uwire id_1,
    input wand id_2,
    output wire id_3,
    output tri0 id_4,
    output wor id_5,
    input tri1 id_6
    , id_21,
    input wire id_7,
    input tri0 id_8,
    input uwire _id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    output wand _id_13,
    input supply1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input uwire id_17,
    output wor id_18,
    input wor id_19
);
  wire [id_13 : id_9] id_22;
  wire id_23;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_23
  );
endmodule
