// Seed: 883819006
module module_0 (
    input tri1 id_0
);
  wire id_2;
  always_latch #1 id_2 = (id_2);
  wire id_3;
  logic [7:0] id_4;
  integer id_5;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    input supply0 id_4
    , id_10,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wor id_8
);
  wire id_11;
  module_0 modCall_1 (id_0);
  uwire id_12 = 1'b0;
  nor primCall (id_7, id_4, id_10, id_1, id_5);
endmodule
