compStage (param unsigned[5] inWidth, param unsigned[5] hS, param signed[12] h1, param signed[12] h2, input signed[inWidth] inStream, output signed[inWidth] outStream)
{
  signed[inWidth] reg1=0;
  signed[inWidth] reg2=0;
  signed[inWidth] reg3=0;
  signed[inWidth] reg4=0;

  state steady (inStream) :
    {
      outStream=(inStream+(((h1*reg2)+1)>>hS))+(((h2*reg4)+1)>>hS);
      reg4=reg3;
      reg3=reg2;
      reg2=reg1;
      reg1=inStream;
    }
}

