{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602000475308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602000475317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 13:07:55 2020 " "Processing started: Tue Oct 06 13:07:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602000475317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000475317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort " "Command: quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000475318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602000476025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602000476025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ram/ram_2_port_1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/ram/ram_2_port_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_port_1 " "Found entity 1: RAM_2_port_1" {  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/utils/ram_2_port_gen/ram_2_port_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file files/utils/ram_2_port_gen/ram_2_port_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_port_gen " "Found entity 1: RAM_2_port_gen" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/utils/strobe_relative.v 1 1 " "Found 1 design units, including 1 entities, in source file files/utils/strobe_relative.v" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_relative " "Found entity 1: strobe_relative" {  } { { "files/utils/strobe_relative.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/strobe_relative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485162 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "heapsort.v(443) " "Verilog HDL information at heapsort.v(443): always construct contains both blocking and non-blocking assignments" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 443 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602000485165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heapsort.v 1 1 " "Found 1 design units, including 1 entities, in source file heapsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 heapsort " "Found entity 1: heapsort" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485166 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sorting_node.v(68) " "Verilog HDL information at sorting_node.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602000485169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sorting_node/sorting_node.v 1 1 " "Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorting_node " "Found entity 1: sorting_node" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value.v 2 2 " "Found 2 design units, including 2 entities, in source file absolute_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_value_altfp_abs_t0a " "Found entity 1: absolute_value_altfp_abs_t0a" {  } { { "absolute_value.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/absolute_value.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485198 ""} { "Info" "ISGN_ENTITY_NAME" "2 absolute_value " "Found entity 2: absolute_value" {  } { { "absolute_value.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/absolute_value.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_in.v 2 2 " "Found 2 design units, including 2 entities, in source file compare_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_in_altfp_compare_88b " "Found entity 1: compare_in_altfp_compare_88b" {  } { { "compare_in.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/compare_in.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485229 ""} { "Info" "ISGN_ENTITY_NAME" "2 compare_in " "Found entity 2: compare_in" {  } { { "compare_in.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/compare_in.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/translation_layer/translation_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/translation_layer/translation_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_layer " "Found entity 1: translation_layer" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sorting_node_level_1.v(68) " "Verilog HDL information at sorting_node_level_1.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "files/sorting_node/sorting_node_level_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602000485234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sorting_node/sorting_node_level_1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node_level_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorting_node_level_1 " "Found entity 1: sorting_node_level_1" {  } { { "files/sorting_node/sorting_node_level_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "heapsort " "Elaborating entity \"heapsort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602000485560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "median heapsort.v(14) " "Verilog HDL or VHDL warning at heapsort.v(14): object \"median\" assigned a value but never read" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000485567 "|heapsort"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_in_1_reg heapsort.v(492) " "Verilog HDL or VHDL warning at heapsort.v(492): object \"update_in_1_reg\" assigned a value but never read" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000485567 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(418) " "Verilog HDL assignment warning at heapsort.v(418): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000485567 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(520) " "Verilog HDL assignment warning at heapsort.v(520): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000485567 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(526) " "Verilog HDL assignment warning at heapsort.v(526): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000485567 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(527) " "Verilog HDL assignment warning at heapsort.v(527): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000485567 "|heapsort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_relative strobe_relative:fs_stb_rise " "Elaborating entity \"strobe_relative\" for hierarchy \"strobe_relative:fs_stb_rise\"" {  } { { "heapsort.v" "fs_stb_rise" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_1 RAM_2_port_1:RAM_LEVEL_1 " "Elaborating entity \"RAM_2_port_1\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\"" {  } { { "heapsort.v" "RAM_LEVEL_1" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\"" {  } { { "files/RAM/RAM_2_port_1.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\"" {  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485640 ""}  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000485640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08h2 " "Found entity 1: altsyncram_08h2" {  } { { "db/altsyncram_08h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_08h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_08h2 RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_08h2:auto_generated " "Elaborating entity \"altsyncram_08h2\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_08h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node_level_1 sorting_node_level_1:sorting_node_1 " "Elaborating entity \"sorting_node_level_1\" for hierarchy \"sorting_node_level_1:sorting_node_1\"" {  } { { "heapsort.v" "sorting_node_1" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node_level_1.v(62) " "Verilog HDL or VHDL warning at sorting_node_level_1.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node_level_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000485702 "|heapsort|sorting_node_level_1:sorting_node_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node_level_1.v(63) " "Verilog HDL or VHDL warning at sorting_node_level_1.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node_level_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000485702 "|heapsort|sorting_node_level_1:sorting_node_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_2_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2_L\"" {  } { { "heapsort.v" "RAM_LEVEL_2_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1 " "Parameter \"numwords_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485744 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000485744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7h2 " "Found entity 1: altsyncram_v7h2" {  } { { "db/altsyncram_v7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_v7h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7h2 RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\|altsyncram_v7h2:auto_generated " "Elaborating entity \"altsyncram_v7h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\|altsyncram_v7h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_2 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_2\"" {  } { { "heapsort.v" "translation_layer_2" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000485819 "|heapsort|translation_layer:translation_layer_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000485819 "|heapsort|translation_layer:translation_layer_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000485819 "|heapsort|translation_layer:translation_layer_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000485819 "|heapsort|translation_layer:translation_layer_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_2 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_2\"" {  } { { "heapsort.v" "sorting_node_2" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000485820 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000485820 "|heapsort|sorting_node:sorting_node_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_3_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_3_L\"" {  } { { "heapsort.v" "RAM_LEVEL_3_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_3 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_3\"" {  } { { "heapsort.v" "sorting_node_3" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000485877 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000485877 "|heapsort|sorting_node:sorting_node_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_4_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4_L\"" {  } { { "heapsort.v" "RAM_LEVEL_4_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000485925 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000485925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78h2 " "Found entity 1: altsyncram_78h2" {  } { { "db/altsyncram_78h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_78h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000485978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000485978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78h2 RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\|altsyncram_78h2:auto_generated " "Elaborating entity \"altsyncram_78h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\|altsyncram_78h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_4 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_4\"" {  } { { "heapsort.v" "translation_layer_4" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000485999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486000 "|heapsort|translation_layer:translation_layer_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486000 "|heapsort|translation_layer:translation_layer_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486000 "|heapsort|translation_layer:translation_layer_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486000 "|heapsort|translation_layer:translation_layer_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_4 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_4\"" {  } { { "heapsort.v" "sorting_node_4" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486001 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486002 "|heapsort|sorting_node:sorting_node_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_5_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5_L\"" {  } { { "heapsort.v" "RAM_LEVEL_5_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486067 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000486067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8h2 " "Found entity 1: altsyncram_g8h2" {  } { { "db/altsyncram_g8h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_g8h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000486121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000486121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g8h2 RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\|altsyncram_g8h2:auto_generated " "Elaborating entity \"altsyncram_g8h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\|altsyncram_g8h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_5 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_5\"" {  } { { "heapsort.v" "translation_layer_5" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486142 "|heapsort|translation_layer:translation_layer_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486142 "|heapsort|translation_layer:translation_layer_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486142 "|heapsort|translation_layer:translation_layer_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486142 "|heapsort|translation_layer:translation_layer_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_5 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_5\"" {  } { { "heapsort.v" "sorting_node_5" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486143 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486143 "|heapsort|sorting_node:sorting_node_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_6_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6_L\"" {  } { { "heapsort.v" "RAM_LEVEL_6_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486191 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000486191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbh2 " "Found entity 1: altsyncram_hbh2" {  } { { "db/altsyncram_hbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_hbh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000486243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000486243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbh2 RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\|altsyncram_hbh2:auto_generated " "Elaborating entity \"altsyncram_hbh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\|altsyncram_hbh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_6 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_6\"" {  } { { "heapsort.v" "translation_layer_6" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486263 "|heapsort|translation_layer:translation_layer_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486263 "|heapsort|translation_layer:translation_layer_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486263 "|heapsort|translation_layer:translation_layer_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486263 "|heapsort|translation_layer:translation_layer_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_6 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_6\"" {  } { { "heapsort.v" "sorting_node_6" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486264 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486264 "|heapsort|sorting_node:sorting_node_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_7_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7_L\"" {  } { { "heapsort.v" "RAM_LEVEL_7_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486314 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000486314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fbh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbh2 " "Found entity 1: altsyncram_fbh2" {  } { { "db/altsyncram_fbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_fbh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000486365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000486365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fbh2 RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\|altsyncram_fbh2:auto_generated " "Elaborating entity \"altsyncram_fbh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\|altsyncram_fbh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_7 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_7\"" {  } { { "heapsort.v" "translation_layer_7" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486385 "|heapsort|translation_layer:translation_layer_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486385 "|heapsort|translation_layer:translation_layer_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486385 "|heapsort|translation_layer:translation_layer_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486385 "|heapsort|translation_layer:translation_layer_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_7 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_7\"" {  } { { "heapsort.v" "sorting_node_7" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486386 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486386 "|heapsort|sorting_node:sorting_node_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_8_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8_L\"" {  } { { "heapsort.v" "RAM_LEVEL_8_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486441 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000486441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qbh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qbh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qbh2 " "Found entity 1: altsyncram_qbh2" {  } { { "db/altsyncram_qbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_qbh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000486492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000486492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qbh2 RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\|altsyncram_qbh2:auto_generated " "Elaborating entity \"altsyncram_qbh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\|altsyncram_qbh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_8 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_8\"" {  } { { "heapsort.v" "translation_layer_8" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486513 "|heapsort|translation_layer:translation_layer_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486513 "|heapsort|translation_layer:translation_layer_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486513 "|heapsort|translation_layer:translation_layer_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486513 "|heapsort|translation_layer:translation_layer_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_8 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_8\"" {  } { { "heapsort.v" "sorting_node_8" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486514 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486514 "|heapsort|sorting_node:sorting_node_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_9_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9_L\"" {  } { { "heapsort.v" "RAM_LEVEL_9_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486569 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000486569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ueh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ueh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ueh2 " "Found entity 1: altsyncram_ueh2" {  } { { "db/altsyncram_ueh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_ueh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000486620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000486620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ueh2 RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\|altsyncram_ueh2:auto_generated " "Elaborating entity \"altsyncram_ueh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\|altsyncram_ueh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_9 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_9\"" {  } { { "heapsort.v" "translation_layer_9" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486642 "|heapsort|translation_layer:translation_layer_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486642 "|heapsort|translation_layer:translation_layer_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486642 "|heapsort|translation_layer:translation_layer_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486642 "|heapsort|translation_layer:translation_layer_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_9 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_9\"" {  } { { "heapsort.v" "sorting_node_9" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486643 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486643 "|heapsort|sorting_node:sorting_node_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_10_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10_L\"" {  } { { "heapsort.v" "RAM_LEVEL_10_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486699 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000486699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fh2 " "Found entity 1: altsyncram_4fh2" {  } { { "db/altsyncram_4fh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_4fh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000486752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000486752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fh2 RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\|altsyncram_4fh2:auto_generated " "Elaborating entity \"altsyncram_4fh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\|altsyncram_4fh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_10 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_10\"" {  } { { "heapsort.v" "translation_layer_10" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486774 "|heapsort|translation_layer:translation_layer_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486774 "|heapsort|translation_layer:translation_layer_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486774 "|heapsort|translation_layer:translation_layer_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000486774 "|heapsort|translation_layer:translation_layer_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_10 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_10\"" {  } { { "heapsort.v" "sorting_node_10" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(62) " "Verilog HDL or VHDL warning at sorting_node.v(62): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486775 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(63) " "Verilog HDL or VHDL warning at sorting_node.v(63): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000486775 "|heapsort|sorting_node:sorting_node_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_11_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11_L\"" {  } { { "heapsort.v" "RAM_LEVEL_11_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000486829 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000486829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_teh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_teh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_teh2 " "Found entity 1: altsyncram_teh2" {  } { { "db/altsyncram_teh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_teh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000486881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000486881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_teh2 RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\|altsyncram_teh2:auto_generated " "Elaborating entity \"altsyncram_teh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\|altsyncram_teh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000486881 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487043 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487043 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487044 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487044 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487045 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487045 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487045 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487045 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487045 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487045 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487047 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487047 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487048 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487048 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487049 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487049 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487050 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487050 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487050 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487050 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487050 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487050 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487051 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487051 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487051 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487052 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487052 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487053 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487053 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487054 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487054 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487055 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487055 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487056 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487056 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487057 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487057 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487057 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487057 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487058 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487058 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487058 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487059 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487059 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487060 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487060 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487060 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487061 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487061 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487062 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487062 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487062 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487062 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487062 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487062 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487063 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487063 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487063 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487064 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487064 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487065 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487065 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487065 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487066 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487066 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487066 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487068 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487068 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487069 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487069 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487069 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487069 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487069 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487069 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487070 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487071 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487071 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487072 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487072 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487072 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487073 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487073 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487073 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487073 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487074 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487075 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487075 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000487076 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000487076 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602000488423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602000489112 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602000490062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/output_files/heapsort.map.smsg " "Generated suppressed messages file D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/output_files/heapsort.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000490296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602000490557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000490557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2725 " "Implemented 2725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602000490763 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602000490763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2353 " "Implemented 2353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602000490763 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1602000490763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602000490763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602000490825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 13:08:10 2020 " "Processing ended: Tue Oct 06 13:08:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602000490825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602000490825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602000490825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000490825 ""}
