

================================================================
== Vitis HLS Report for 'relu_stage_0_1_Pipeline_l_S_j_0_j1'
================================================================
* Date:           Sat Jan 10 20:13:48 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      109|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       58|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       58|      145|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U31  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_100_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln65_fu_119_p2     |         +|   0|  0|  19|          12|          12|
    |v21_fu_164_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_94_p2     |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln63_1_fu_152_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln63_fu_146_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln63_fu_158_p2      |        or|   0|  0|   2|           1|           1|
    |v15_d0                 |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 109|          61|          60|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j1_1    |   9|          2|    7|         14|
    |j1_fu_44                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |j1_1_reg_190                      |   7|   0|    7|          0|
    |j1_1_reg_190_pp0_iter1_reg        |   7|   0|    7|          0|
    |j1_fu_44                          |   7|   0|    7|          0|
    |v20_reg_204                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  58|   0|   58|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1_Pipeline_l_S_j_0_j1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1_Pipeline_l_S_j_0_j1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  relu_stage_0.1_Pipeline_l_S_j_0_j1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1_Pipeline_l_S_j_0_j1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1_Pipeline_l_S_j_0_j1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu_stage_0.1_Pipeline_l_S_j_0_j1|  return value|
|zext_ln65     |   in|   12|     ap_none|                           zext_ln65|        scalar|
|v15_address0  |  out|   12|   ap_memory|                                 v15|         array|
|v15_ce0       |  out|    1|   ap_memory|                                 v15|         array|
|v15_we0       |  out|    1|   ap_memory|                                 v15|         array|
|v15_d0        |  out|   32|   ap_memory|                                 v15|         array|
|v18_address0  |  out|    6|   ap_memory|                                 v18|         array|
|v18_ce0       |  out|    1|   ap_memory|                                 v18|         array|
|v18_q0        |   in|   32|   ap_memory|                                 v18|         array|
+--------------+-----+-----+------------+------------------------------------+--------------+

