{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 23:32:39 2012 " "Info: Processing started: Tue Mar 20 23:32:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Elevator -c Elevator " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Elevator -c Elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Elevator_sMachine:smach\|state.s_Moving~3 " "Info: Detected gated clock \"Elevator_sMachine:smach\|state.s_Moving~3\" as buffer" {  } { { "Elevator_sMachine.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_sMachine.v" 22 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Elevator_sMachine:smach\|state.s_Moving~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Elevator_sMachine:smach\|state.s_Moving~5 " "Info: Detected gated clock \"Elevator_sMachine:smach\|state.s_Moving~5\" as buffer" {  } { { "Elevator_sMachine.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_sMachine.v" 22 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Elevator_sMachine:smach\|state.s_Moving~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Elevator_sMachine:smach\|state.state_bit_2 " "Info: Detected ripple clock \"Elevator_sMachine:smach\|state.state_bit_2\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Elevator_sMachine:smach\|state.state_bit_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Elevator_sMachine:smach\|state.state_bit_0 " "Info: Detected ripple clock \"Elevator_sMachine:smach\|state.state_bit_0\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Elevator_sMachine:smach\|state.state_bit_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Elevator_ChangeFlr:cf\|curFlr\[0\] register Elevator_sMachine:smach\|state.state_bit_0 21.01 MHz 47.6 ns Internal " "Info: Clock \"clk\" has Internal fmax of 21.01 MHz between source register \"Elevator_ChangeFlr:cf\|curFlr\[0\]\" and destination register \"Elevator_sMachine:smach\|state.state_bit_0\" (period= 47.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Longest register register " "Info: + Longest register to register delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Elevator_ChangeFlr:cf\|curFlr\[0\] 1 REG LC58 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC58; Fanout = 35; REG Node = 'Elevator_ChangeFlr:cf\|curFlr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.000 ns Elevator_sMachine:smach\|state.state_bit_0~11 2 COMB LC63 1 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.000 ns; Loc. = LC63; Fanout = 1; COMB Node = 'Elevator_sMachine:smach\|state.state_bit_0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Elevator_ChangeFlr:cf|curFlr[0] Elevator_sMachine:smach|state.state_bit_0~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 6.800 ns Elevator_sMachine:smach\|state.state_bit_0 3 REG LC64 40 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 6.800 ns; Loc. = LC64; Fanout = 40; REG Node = 'Elevator_sMachine:smach\|state.state_bit_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Elevator_sMachine:smach|state.state_bit_0~11 Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 85.29 % ) " "Info: Total cell delay = 5.800 ns ( 85.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 14.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 14.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { Elevator_ChangeFlr:cf|curFlr[0] Elevator_sMachine:smach|state.state_bit_0~11 Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { Elevator_ChangeFlr:cf|curFlr[0] {} Elevator_sMachine:smach|state.state_bit_0~11 {} Elevator_sMachine:smach|state.state_bit_0 {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 5.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-13.000 ns - Smallest " "Info: - Smallest clock skew is -13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Elevator_sMachine:smach\|state.state_bit_0 2 REG LC64 40 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC64; Fanout = 40; REG Node = 'Elevator_sMachine:smach\|state.state_bit_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clk Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 3.500 ns Elevator_sMachine:smach\|state.state_bit_2 2 REG LC62 32 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC62; Fanout = 32; REG Node = 'Elevator_sMachine:smach\|state.state_bit_2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk Elevator_sMachine:smach|state.state_bit_2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 9.500 ns Elevator_sMachine:smach\|state.s_Moving~3 3 COMB SEXP49 1 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 9.500 ns; Loc. = SEXP49; Fanout = 1; COMB Node = 'Elevator_sMachine:smach\|state.s_Moving~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 } "NODE_NAME" } } { "Elevator_sMachine.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_sMachine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.000 ns) 14.500 ns Elevator_ChangeFlr:cf\|curFlr\[0\] 4 REG LC58 35 " "Info: 4: + IC(0.000 ns) + CELL(5.000 ns) = 14.500 ns; Loc. = LC58; Fanout = 35; REG Node = 'Elevator_ChangeFlr:cf\|curFlr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 93.10 % ) " "Info: Total cell delay = 13.500 ns ( 93.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 6.90 % ) " "Info: Total interconnect delay = 1.000 ns ( 6.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clk Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_2 {} Elevator_sMachine:smach|state.s_Moving~3 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clk Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_2 {} Elevator_sMachine:smach|state.s_Moving~3 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns + " "Info: + Micro clock to output delay of source is 2.000 ns" {  } { { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { Elevator_ChangeFlr:cf|curFlr[0] Elevator_sMachine:smach|state.state_bit_0~11 Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { Elevator_ChangeFlr:cf|curFlr[0] {} Elevator_sMachine:smach|state.state_bit_0~11 {} Elevator_sMachine:smach|state.state_bit_0 {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 5.000ns 0.800ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clk Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_2 {} Elevator_sMachine:smach|state.s_Moving~3 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns 5.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Elevator_sMachine:smach\|state.state_bit_0 Elevator_ChangeFlr:cf\|curFlr\[0\] clk 8.0 ns " "Info: Found hold time violation between source  pin or register \"Elevator_sMachine:smach\|state.state_bit_0\" and destination pin or register \"Elevator_ChangeFlr:cf\|curFlr\[0\]\" for clock \"clk\" (Hold time is 8.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.000 ns + Largest " "Info: + Largest clock skew is 13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 3.500 ns Elevator_sMachine:smach\|state.state_bit_2 2 REG LC62 32 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC62; Fanout = 32; REG Node = 'Elevator_sMachine:smach\|state.state_bit_2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk Elevator_sMachine:smach|state.state_bit_2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 9.500 ns Elevator_sMachine:smach\|state.s_Moving~3 3 COMB SEXP49 1 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 9.500 ns; Loc. = SEXP49; Fanout = 1; COMB Node = 'Elevator_sMachine:smach\|state.s_Moving~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 } "NODE_NAME" } } { "Elevator_sMachine.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_sMachine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.000 ns) 14.500 ns Elevator_ChangeFlr:cf\|curFlr\[0\] 4 REG LC58 35 " "Info: 4: + IC(0.000 ns) + CELL(5.000 ns) = 14.500 ns; Loc. = LC58; Fanout = 35; REG Node = 'Elevator_ChangeFlr:cf\|curFlr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 93.10 % ) " "Info: Total cell delay = 13.500 ns ( 93.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 6.90 % ) " "Info: Total interconnect delay = 1.000 ns ( 6.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clk Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_2 {} Elevator_sMachine:smach|state.s_Moving~3 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Elevator_sMachine:smach\|state.state_bit_0 2 REG LC64 40 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC64; Fanout = 40; REG Node = 'Elevator_sMachine:smach\|state.state_bit_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clk Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clk Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_2 {} Elevator_sMachine:smach|state.s_Moving~3 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns - " "Info: - Micro clock to output delay of source is 2.000 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns - Shortest register register " "Info: - Shortest register to register delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Elevator_sMachine:smach\|state.state_bit_0 1 REG LC64 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC64; Fanout = 40; REG Node = 'Elevator_sMachine:smach\|state.state_bit_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.000 ns Elevator_ChangeFlr:cf\|curFlr\[0\] 2 REG LC58 35 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.000 ns; Loc. = LC58; Fanout = 35; REG Node = 'Elevator_ChangeFlr:cf\|curFlr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Elevator_sMachine:smach|state.state_bit_0 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 83.33 % ) " "Info: Total cell delay = 5.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 1.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Elevator_sMachine:smach|state.state_bit_0 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { Elevator_sMachine:smach|state.state_bit_0 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 1.000ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.000 ns + " "Info: + Micro hold delay of destination is 3.000 ns" {  } { { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clk Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_2 {} Elevator_sMachine:smach|state.s_Moving~3 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_sMachine:smach|state.state_bit_0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Elevator_sMachine:smach|state.state_bit_0 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { Elevator_sMachine:smach|state.state_bit_0 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 1.000ns } { 0.000ns 5.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Elevator_ButtonLatch:bl\|c\[2\] Call\[2\] clk 7.000 ns register " "Info: tsu for register \"Elevator_ButtonLatch:bl\|c\[2\]\" (data pin = \"Call\[2\]\", clock pin = \"clk\") is 7.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns + Longest pin register " "Info: + Longest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Call\[2\] 1 PIN PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_12; Fanout = 1; PIN Node = 'Call\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Call[2] } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.500 ns Elevator_ButtonLatch:bl\|c\[2\] 2 REG LC10 15 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC10; Fanout = 15; REG Node = 'Elevator_ButtonLatch:bl\|c\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Call[2] Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "Elevator_ButtonLatch.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ButtonLatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Call[2] Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { Call[2] {} Call[2]~out {} Elevator_ButtonLatch:bl|c[2] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "Elevator_ButtonLatch.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ButtonLatch.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Elevator_ButtonLatch:bl\|c\[2\] 2 REG LC10 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC10; Fanout = 15; REG Node = 'Elevator_ButtonLatch:bl\|c\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clk Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "Elevator_ButtonLatch.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ButtonLatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_ButtonLatch:bl|c[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Call[2] Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { Call[2] {} Call[2]~out {} Elevator_ButtonLatch:bl|c[2] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_ButtonLatch:bl|c[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk M_DN Elevator_ChangeFlr:cf\|curFlr\[0\] 26.800 ns register " "Info: tco from clock \"clk\" to destination pin \"M_DN\" through register \"Elevator_ChangeFlr:cf\|curFlr\[0\]\" is 26.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 3.500 ns Elevator_sMachine:smach\|state.state_bit_2 2 REG LC62 32 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC62; Fanout = 32; REG Node = 'Elevator_sMachine:smach\|state.state_bit_2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk Elevator_sMachine:smach|state.state_bit_2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 9.500 ns Elevator_sMachine:smach\|state.s_Moving~3 3 COMB SEXP49 1 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 9.500 ns; Loc. = SEXP49; Fanout = 1; COMB Node = 'Elevator_sMachine:smach\|state.s_Moving~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 } "NODE_NAME" } } { "Elevator_sMachine.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_sMachine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.000 ns) 14.500 ns Elevator_ChangeFlr:cf\|curFlr\[0\] 4 REG LC58 35 " "Info: 4: + IC(0.000 ns) + CELL(5.000 ns) = 14.500 ns; Loc. = LC58; Fanout = 35; REG Node = 'Elevator_ChangeFlr:cf\|curFlr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 93.10 % ) " "Info: Total cell delay = 13.500 ns ( 93.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 6.90 % ) " "Info: Total interconnect delay = 1.000 ns ( 6.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clk Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_2 {} Elevator_sMachine:smach|state.s_Moving~3 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns + " "Info: + Micro clock to output delay of source is 2.000 ns" {  } { { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.300 ns + Longest register pin " "Info: + Longest register to pin delay is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Elevator_ChangeFlr:cf\|curFlr\[0\] 1 REG LC58 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC58; Fanout = 35; REG Node = 'Elevator_ChangeFlr:cf\|curFlr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "Elevator_ChangeFlr.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ChangeFlr.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.000 ns Elevator_SetMotor:sm\|motor_down~7 2 COMB LC56 1 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.000 ns; Loc. = LC56; Fanout = 1; COMB Node = 'Elevator_SetMotor:sm\|motor_down~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Elevator_ChangeFlr:cf|curFlr[0] Elevator_SetMotor:sm|motor_down~7 } "NODE_NAME" } } { "Elevator_SetMotor.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_SetMotor.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 8.800 ns Elevator_SetMotor:sm\|motor_down~6 3 COMB LC57 1 " "Info: 3: + IC(0.000 ns) + CELL(2.800 ns) = 8.800 ns; Loc. = LC57; Fanout = 1; COMB Node = 'Elevator_SetMotor:sm\|motor_down~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Elevator_SetMotor:sm|motor_down~7 Elevator_SetMotor:sm|motor_down~6 } "NODE_NAME" } } { "Elevator_SetMotor.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_SetMotor.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 10.300 ns M_DN 4 PIN PIN_39 0 " "Info: 4: + IC(0.000 ns) + CELL(1.500 ns) = 10.300 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'M_DN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Elevator_SetMotor:sm|motor_down~6 M_DN } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.300 ns ( 90.29 % ) " "Info: Total cell delay = 9.300 ns ( 90.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 9.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 9.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { Elevator_ChangeFlr:cf|curFlr[0] Elevator_SetMotor:sm|motor_down~7 Elevator_SetMotor:sm|motor_down~6 M_DN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { Elevator_ChangeFlr:cf|curFlr[0] {} Elevator_SetMotor:sm|motor_down~7 {} Elevator_SetMotor:sm|motor_down~6 {} M_DN {} } { 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 5.000ns 2.800ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clk Elevator_sMachine:smach|state.state_bit_2 Elevator_sMachine:smach|state.s_Moving~3 Elevator_ChangeFlr:cf|curFlr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clk {} clk~out {} Elevator_sMachine:smach|state.state_bit_2 {} Elevator_sMachine:smach|state.s_Moving~3 {} Elevator_ChangeFlr:cf|curFlr[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 1.500ns 2.000ns 5.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { Elevator_ChangeFlr:cf|curFlr[0] Elevator_SetMotor:sm|motor_down~7 Elevator_SetMotor:sm|motor_down~6 M_DN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { Elevator_ChangeFlr:cf|curFlr[0] {} Elevator_SetMotor:sm|motor_down~7 {} Elevator_SetMotor:sm|motor_down~6 {} M_DN {} } { 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 5.000ns 2.800ns 1.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Elevator_ButtonLatch:bl\|c\[2\] Call\[2\] clk -2.000 ns register " "Info: th for register \"Elevator_ButtonLatch:bl\|c\[2\]\" (data pin = \"Call\[2\]\", clock pin = \"clk\") is -2.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK PIN_43 11 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns Elevator_ButtonLatch:bl\|c\[2\] 2 REG LC10 15 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC10; Fanout = 15; REG Node = 'Elevator_ButtonLatch:bl\|c\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clk Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "Elevator_ButtonLatch.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ButtonLatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_ButtonLatch:bl|c[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.000 ns + " "Info: + Micro hold delay of destination is 3.000 ns" {  } { { "Elevator_ButtonLatch.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ButtonLatch.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns Call\[2\] 1 PIN PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_12; Fanout = 1; PIN Node = 'Call\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Call[2] } "NODE_NAME" } } { "Elevator.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.500 ns Elevator_ButtonLatch:bl\|c\[2\] 2 REG LC10 15 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC10; Fanout = 15; REG Node = 'Elevator_ButtonLatch:bl\|c\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Call[2] Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "Elevator_ButtonLatch.v" "" { Text "Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_ButtonLatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Call[2] Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { Call[2] {} Call[2]~out {} Elevator_ButtonLatch:bl|c[2] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} Elevator_ButtonLatch:bl|c[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Call[2] Elevator_ButtonLatch:bl|c[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { Call[2] {} Call[2]~out {} Elevator_ButtonLatch:bl|c[2] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 23:32:40 2012 " "Info: Processing ended: Tue Mar 20 23:32:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
