module countertb;
	reg clk, reset;
  wire [3:0] out;
	counter synccntr(clk,reset,out);
initial
  begin
		clk = 0;
		reset = 1;
		#125;
		reset = 0;
		#4500;
		$finish;
	end
	always 
      #50 clk=~clk;
	always@(posedge clk)
	begin
		$display ("value is %d", out);
	end
  initial begin 
    $dumpfile("dump.vcd"); $dumpvars;
  end
endmodule
