// Seed: 2337638173
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wor id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  final $unsigned(1);
  ;
  always if (1);
  assign id_11 = -1;
  assign id_11 = 1 !== id_4 - 1;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    input tri1 id_7
    , id_19,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    output wor id_12,
    input wor id_13,
    output uwire id_14,
    input wire id_15,
    output tri id_16,
    input wor id_17
);
  assign id_8 = -1;
  initial begin : LABEL_0
    id_1 = 1'b0;
  end
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  assign modCall_1.id_11 = 0;
endmodule
