#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Jun 07 02:21:00 2020
# Process ID: 18400
# Log file: D:/CNN2/softmax/vivado.log
# Journal file: D:/CNN2/softmax\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CNN2/softmax/softmax.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 711.672 ; gain = 139.207
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
ERROR: [VRFC 10-91] outpPower is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:6]
ERROR: [VRFC 10-1241] port outPower is not defined [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:11]
ERROR: [VRFC 10-1040] module term ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-426] cannot find port b_FP on this module [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:37]
ERROR: [VRFC 10-529] concurrent assignment to a non-net powerX is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:34]
ERROR: [VRFC 10-529] concurrent assignment to a non-net holder is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:35]
ERROR: [VRFC 10-426] cannot find port b_FP on this module [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port outTerm [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:35]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-529] concurrent assignment to a non-net holder is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:35]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port outTerm [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:35]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-91] holder1 is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:35]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3298517994 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 02:58:25 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 747.660 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =         x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 747.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3335284026 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 02:59:47 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 763.020 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =         x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 763.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 780.887 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outY is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:30]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1243] port outY must not be declared to be an array [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:21]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 224 for port outY [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3492339388 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 03:06:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 780.887 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =         Z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 780.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 731844166 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 03:08:05 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 780.887 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 780.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outPower is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:15]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outPower is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:16]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outPower is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:17]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outTerm is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:21]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outTerm is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outTerm is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
ERROR: [VRFC 10-91] outpower is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:18]
ERROR: [VRFC 10-1040] module term ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 368991789 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 03:14:56 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 973081034 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 03:18:30 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   z
outputExponential =                                                                   z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-46] addition1 is already declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:49]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port B_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:59]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port out [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:80]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port A_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:88]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port B_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port outPower [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:85]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port outTerm [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1940413797 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:02:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential =                                                                   Z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port B_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:59]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port out [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:80]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port A_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:88]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port B_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port outPower [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:85]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port outTerm [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:86]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:92]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port B_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:59]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port out [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:80]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port A_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:88]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port B_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port outPower [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:85]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port outTerm [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1724120098 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:05:54 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential =                                                                   Z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2821499553 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:09:52 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential = 6758882175764038111297849377893948497237878132025743649118441439232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 101854649 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:14:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential = 6758882175764038111297849377893948497237878132025743649118441439232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1824330914 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:16:14 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential = 6758882175764038111297849377893948497237878132025743649118441439232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3132972879 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:17:10 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential = 6758882175764038111297849377893948497237878132025743649118441439232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4180885638 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:22:11 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3073868258 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:22:47 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3089509627 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:24:13 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential = 6758882175764038111297849377893948497237878132025743649118441439232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 17699432 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:29:05 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3775301560 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:29:34 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 707252024 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:30:01 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential = 6758882175764038111297849377893948497237878132025743649118441439232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 109411559 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 04:31:08 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2229966877 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 05:33:47 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential = 6758882175764038111297849377893948497237878132025743649118441439232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3025174612 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 05:35:15 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential =13458910873353573953206795376295562087084743367872296069592411799552
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-60] inputX is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:31]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-60] inputX is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:31]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:95]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:95]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:95]
ERROR: [VRFC 10-1280] procedural assignment to a non-register outY is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:95]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-529] concurrent assignment to a non-net temp is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:90]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-529] concurrent assignment to a non-net temp is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:90]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register temp is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:94]
ERROR: [VRFC 10-1280] procedural assignment to a non-register temp is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register temp is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:94]
ERROR: [VRFC 10-1280] procedural assignment to a non-register temp is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1280] procedural assignment to a non-register temp is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:96]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1973091646 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 06:03:13 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =                                                                   X
outputExponential =13458910873353573953206795376295562087084743367872296069592411799552
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-426] cannot find port outY on this module [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:43]
ERROR: [VRFC 10-426] cannot find port outY on this module [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3136494909 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 06:12:58 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =         X
outputExponential =         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2022832611 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 06:14:07 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential =         X
outputExponential =1076752052
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 471662323 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 06:15:09 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011110111010110100 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
ERROR: [VRFC 10-60] genblk1[0].i is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:37]
ERROR: [VRFC 10-60] genblk1[0].i is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:38]
ERROR: [VRFC 10-60] genblk1[0].i is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:42]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port A_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:40]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port B_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:41]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port out [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:42]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port poweredNum [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:35]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port outPower [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:37]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port outTerm [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port A_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:40]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port B_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:41]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port out [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:42]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port poweredNum [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:35]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port outPower [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:37]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port outTerm [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3241] File D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v, Line Num 35, Node genblk1[0].i is not annotated.
ERROR: [XSIM 43-3149] "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" Line 35. Implicit signal declaration not supported in this case. Please declare "genblk1[0].i" explicitly before its usage. 
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3241] File D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v, Line Num 35, Node genblk1[0].i is not annotated.
ERROR: [XSIM 43-3149] "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" Line 35. Implicit signal declaration not supported in this case. Please declare "genblk1[0].i" explicitly before its usage. 
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3803844484 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 06:27:26 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011110111010110100 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
ERROR: [VRFC 10-91] exception is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:46]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1827276353 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 06:58:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011110111010110100 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 997938819 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 07:00:05 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011110111010110100 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 111723901 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 07:01:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 00111111100000000000000000000000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2258122147 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 07:05:29 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 00111111100000000000000000000000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v
update_compile_order -fileset sources_1
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
ERROR: [VRFC 10-529] concurrent assignment to a non-net temp is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:50]
ERROR: [VRFC 10-1040] module exponential ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 886610169 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 17:40:59 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 00111111100000000000000000000000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 97701503 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 17:42:08 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 822.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011110111010110100 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 822.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 822.699 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3802308901 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 19:25:29 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 824.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 824.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 824.996 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-91] reciporical1 is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [VRFC 10-1241] port reciporical is not defined [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:12]
ERROR: [VRFC 10-91] reciporical1 is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:16]
ERROR: [VRFC 10-404] cannot assign to non-variable numerator [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-91] reciporical11 is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:16]
ERROR: [VRFC 10-404] cannot assign to non-variable numerator [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-433] cannot index into non-array numerator [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:16]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-433] cannot index into non-array numerator [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-433] cannot index into non-array numerator [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:16]
ERROR: [VRFC 10-433] cannot index into non-array numerator [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1962152492 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 19:41:28 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 824.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = x10000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 824.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 824.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2762003103 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 19:46:30 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 824.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = x10000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 824.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1650560452 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 19:48:00 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 824.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = x10000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 826.113 ; gain = 1.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 826.113 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-91] numeratornum is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [VRFC 10-1241] port numerator is not defined [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:10]
ERROR: [VRFC 10-1145] non-net port numerator cannot be of mode input [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:10]
ERROR: [VRFC 10-1241] port num is not defined [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:11]
ERROR: [VRFC 10-1145] non-net port num cannot be of mode input [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:11]
ERROR: [VRFC 10-529] concurrent assignment to a non-net reciporical1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:16]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-529] concurrent assignment to a non-net num is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-1145] non-net port numerator cannot be of mode input [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:10]
ERROR: [VRFC 10-1145] non-net port num cannot be of mode input [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:11]
ERROR: [VRFC 10-529] concurrent assignment to a non-net reciporical1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:16]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-529] concurrent assignment to a non-net num is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-1280] procedural assignment to a non-register reciporical1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:16]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net reciporical1 [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:16]
ERROR: [VRFC 10-1280] procedural assignment to a non-register numerator is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net numerator [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register num is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net num [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-1280] procedural assignment to a non-register numerator is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register numerator is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register num is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register num is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-1145] non-net port numerator cannot be of mode input [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:10]
ERROR: [VRFC 10-1280] procedural assignment to a non-register num is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register num is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 125744896 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 19:54:56 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 826.113 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 826.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2507789597 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 19:58:57 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111111100001111000011110010 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 826.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 826.113 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2424430709 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:02:18 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 826.113 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111111100001111000011110010 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 826.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 826.113 ; gain = 0.000
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1933494872 -regid "" -xml D:/CNN2/softmax/softmax.hw/webtalk/usage_statistics_ext_labtool.xml -html D:/CNN2/softmax/softmax..."
    (file "D:/CNN2/softmax/softmax.hw/webtalk/labtool_webtalk.tcl" line 26)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:04:32 2020...
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 826.113 ; gain = 0.000
open_project D:/CNN2/softmax/softmax.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 833.055 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-740] generate loop index j is not defined as a genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:26]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 23 for port prod [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 32 for port A_FP [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:35]
WARNING: [VRFC 10-597] element index -1 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -10 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
WARNING: [VRFC 10-597] element index -10 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffbb30dfe3e]
[1] (ISIMC::Options::parseVlogcompCommandLine+0x9fe30) [0x7ff709256410]
[2] (ISIMC::Options::parseVlogcompCommandLine+0x9cd75) [0x7ff709253355]
[3] (ISIMC::VhdlCompiler::saveParserDump+0x7defb) [0x7ff7091a3a3b]
[4]  [0x7ff708ff29aa]
[5]  [0x7ff708ff50f4]
[6]  [0x7ff708ff4063]
[7] (ISIMC::Options::parseVlogcompCommandLine+0x10ed63) [0x7ff7092c5343]
[8] (BaseThreadInitThunk+0x14) [0x7ffbb1857bd4]

Done
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 833.770 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 833.770 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -8 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -23 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2864472463 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:24:14 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 834.527 ; gain = 0.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 834.527 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -8 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -23 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2529453251 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:25:23 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 834.527 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 835.344 ; gain = 0.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -8 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -23 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 460923747 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:27:47 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 837.500 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 837.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
ERROR: [VRFC 10-1412] syntax error near end [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:32]
ERROR: [VRFC 10-1040] module exponential_tb ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -8 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -23 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 738971383 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:29:43 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 843.637 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 843.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3938262743 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:34:06 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 843.637 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 843.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 843.637 ; gain = 0.000
set_property top reciporical_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top reciporical_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index -8 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -23 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1345626136 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:34:52 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 843.637 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 843.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index -8 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -23 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1156392600 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:36:32 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 843.637 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 843.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 845.703 ; gain = 2.066
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net reciporical1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:37]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -8 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-597] element index -23 into numt is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 729516061 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 20:39:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 845.703 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 845.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3056769458 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 22:14:11 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 845.703 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 845.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 845.703 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 207533083 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 22:31:34 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 845.703 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 845.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4160495298 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 22:32:30 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 845.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1148934109 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 22:33:06 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 845.703 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 845.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2786801477 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 07 22:39:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 845.703 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 845.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 845.703 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 07 23:17:14 2020...
