Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 07:58:14 2023
| Host         : Bobbys-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ConnectionBoard_timing_summary_routed.rpt -pb ConnectionBoard_timing_summary_routed.pb -rpx ConnectionBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : ConnectionBoard
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    10          
TIMING-20  Warning           Non-clocked latch               47          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3335)
5. checking no_input_delay (1)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1364)
---------------------------
 There are 1063 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/controller/aluc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/controller/aluc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/controller/aluc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/controller/aluc_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg_rep[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg_rep[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg_rep[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg_rep[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg_rep[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg_rep[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/thePc/pcOut_reg_rep[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/r_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/theProcessor/z_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3335)
---------------------------------------------------
 There are 3335 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3431          inf        0.000                      0                 3431           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3431 Endpoints
Min Delay          3431 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.768ns  (logic 2.659ns (12.803%)  route 18.109ns (87.197%))
  Logic Levels:           11  (FDRE=1 LUT3=2 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 f  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 f  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 f  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          3.079    16.438    CPU/controller/r_reg[17]_i_7_1
    SLICE_X26Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.562 r  CPU/controller/r_reg[23]_i_9/O
                         net (fo=2, routed)           1.029    17.591    CPU/controller/r0_carry__0_i_4_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.715 r  CPU/controller/r_reg[21]_i_7/O
                         net (fo=2, routed)           0.799    18.514    CPU/thePc/r_reg[21]_i_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.638 r  CPU/thePc/r_reg[21]_i_4/O
                         net (fo=1, routed)           0.984    19.622    CPU/controller/r_reg[21]_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.124    19.746 r  CPU/controller/r_reg[21]_i_1/O
                         net (fo=1, routed)           1.022    20.768    CPU/theProcessor/D[21]
    SLICE_X30Y27         LDCE                                         r  CPU/theProcessor/r_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.583ns  (logic 2.889ns (14.036%)  route 17.694ns (85.964%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 r  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 r  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 r  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          3.011    16.369    CPU/thePc/pcOut_reg_rep[6]_1
    SLICE_X27Y26         LUT5 (Prop_lut5_I3_O)        0.152    16.521 r  CPU/thePc/r_reg[29]_i_7/O
                         net (fo=4, routed)           0.979    17.500    CPU/thePc/r_reg[29]_i_7_n_1
    SLICE_X26Y25         LUT6 (Prop_lut6_I1_O)        0.326    17.826 r  CPU/thePc/r_reg[25]_i_6/O
                         net (fo=2, routed)           1.097    18.923    CPU/thePc/r_reg[25]_i_6_n_1
    SLICE_X26Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.047 r  CPU/thePc/r_reg[25]_i_3/O
                         net (fo=1, routed)           1.014    20.061    CPU/controller/r_reg[25]
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124    20.185 r  CPU/controller/r_reg[25]_i_1/O
                         net (fo=1, routed)           0.398    20.583    CPU/theProcessor/D[25]
    SLICE_X29Y28         LDCE                                         r  CPU/theProcessor/r_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.476ns  (logic 2.885ns (14.090%)  route 17.591ns (85.910%))
  Logic Levels:           11  (FDRE=1 LUT3=2 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 f  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 f  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 f  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          3.134    16.493    CPU/controller/r_reg[17]_i_7_1
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.617 r  CPU/controller/r_reg[22]_i_9/O
                         net (fo=2, routed)           0.821    17.438    CPU/controller/r0_carry__0_i_4_3
    SLICE_X30Y31         LUT3 (Prop_lut3_I0_O)        0.146    17.584 r  CPU/controller/r_reg[20]_i_7/O
                         net (fo=2, routed)           1.132    18.716    CPU/controller/r_reg[20]_i_7_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.328    19.044 r  CPU/controller/r_reg[19]_i_4/O
                         net (fo=1, routed)           0.734    19.778    CPU/controller/r_reg[19]_i_4_n_1
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  CPU/controller/r_reg[19]_i_1/O
                         net (fo=1, routed)           0.574    20.476    CPU/theProcessor/D[19]
    SLICE_X36Y26         LDCE                                         r  CPU/theProcessor/r_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.402ns  (logic 2.659ns (13.033%)  route 17.743ns (86.967%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 r  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 r  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 r  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          2.255    15.613    CPU/thePc/pcOut_reg_rep[6]_1
    SLICE_X27Y25         LUT6 (Prop_lut6_I4_O)        0.124    15.737 r  CPU/thePc/r_reg[5]_i_10/O
                         net (fo=3, routed)           1.306    17.043    CPU/thePc/r_reg[5]_i_10_n_1
    SLICE_X27Y27         LUT6 (Prop_lut6_I3_O)        0.124    17.167 r  CPU/thePc/r_reg[1]_i_6/O
                         net (fo=2, routed)           1.369    18.536    CPU/thePc/r_reg[1]_i_6_n_1
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124    18.660 r  CPU/thePc/r_reg[0]_i_3/O
                         net (fo=1, routed)           1.050    19.710    CPU/thePc/data6[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124    19.834 r  CPU/thePc/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.568    20.402    CPU/theProcessor/D[0]
    SLICE_X37Y22         LDCE                                         r  CPU/theProcessor/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.224ns  (logic 2.889ns (14.285%)  route 17.335ns (85.715%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 r  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 r  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 r  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          3.011    16.369    CPU/thePc/pcOut_reg_rep[6]_1
    SLICE_X27Y26         LUT5 (Prop_lut5_I3_O)        0.152    16.521 r  CPU/thePc/r_reg[29]_i_7/O
                         net (fo=4, routed)           0.452    16.973    CPU/thePc/r_reg[29]_i_7_n_1
    SLICE_X26Y26         LUT6 (Prop_lut6_I0_O)        0.326    17.299 r  CPU/thePc/r_reg[29]_i_5/O
                         net (fo=2, routed)           0.987    18.286    CPU/thePc/r_reg[29]_i_5_n_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.410 r  CPU/thePc/r_reg[29]_i_3/O
                         net (fo=1, routed)           0.502    18.912    CPU/controller/data6[5]
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    19.036 r  CPU/controller/r_reg[29]_i_1/O
                         net (fo=1, routed)           1.188    20.224    CPU/theProcessor/D[29]
    SLICE_X36Y27         LDCE                                         r  CPU/theProcessor/r_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.186ns  (logic 2.659ns (13.172%)  route 17.527ns (86.828%))
  Logic Levels:           11  (FDRE=1 LUT3=2 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 f  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 f  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 f  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          3.079    16.438    CPU/controller/r_reg[17]_i_7_1
    SLICE_X26Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.562 r  CPU/controller/r_reg[23]_i_9/O
                         net (fo=2, routed)           1.029    17.591    CPU/controller/r0_carry__0_i_4_4
    SLICE_X30Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.715 r  CPU/controller/r_reg[21]_i_7/O
                         net (fo=2, routed)           0.702    18.417    CPU/controller/r_reg[21]_i_9_0
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.124    18.541 r  CPU/controller/r_reg[20]_i_4/O
                         net (fo=1, routed)           1.122    19.663    CPU/controller/r_reg[20]_i_4_n_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I2_O)        0.124    19.787 r  CPU/controller/r_reg[20]_i_1/O
                         net (fo=1, routed)           0.399    20.186    CPU/theProcessor/D[20]
    SLICE_X33Y27         LDCE                                         r  CPU/theProcessor/r_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.161ns  (logic 2.889ns (14.330%)  route 17.272ns (85.670%))
  Logic Levels:           11  (FDRE=1 LUT3=2 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 f  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 f  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 f  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          2.962    16.321    CPU/thePc/pcOut_reg_rep[6]_1
    SLICE_X26Y31         LUT5 (Prop_lut5_I2_O)        0.124    16.445 r  CPU/thePc/r_reg[26]_i_12/O
                         net (fo=2, routed)           0.686    17.131    CPU/thePc/r_reg[26]_i_12_n_1
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.152    17.283 r  CPU/thePc/r_reg[24]_i_7/O
                         net (fo=2, routed)           0.677    17.960    CPU/thePc/r_reg[24]_i_7_n_1
    SLICE_X27Y31         LUT5 (Prop_lut5_I2_O)        0.326    18.286 r  CPU/thePc/r_reg[24]_i_4/O
                         net (fo=1, routed)           0.947    19.233    CPU/controller/r_reg[24]_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I2_O)        0.124    19.357 r  CPU/controller/r_reg[24]_i_1/O
                         net (fo=1, routed)           0.804    20.161    CPU/theProcessor/D[24]
    SLICE_X29Y28         LDCE                                         r  CPU/theProcessor/r_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.145ns  (logic 2.885ns (14.321%)  route 17.260ns (85.679%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 f  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 f  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 f  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          2.598    15.957    CPU/controller/r_reg[17]_i_7_1
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.119    16.076 r  CPU/controller/r_reg[19]_i_9/O
                         net (fo=2, routed)           1.112    17.188    CPU/controller/r_reg[19]_i_9_n_1
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.355    17.543 r  CPU/controller/r_reg[17]_i_7/O
                         net (fo=2, routed)           1.029    18.572    CPU/controller/r_reg[17]_i_7_n_1
    SLICE_X33Y29         LUT5 (Prop_lut5_I2_O)        0.124    18.696 r  CPU/controller/r_reg[17]_i_4/O
                         net (fo=1, routed)           0.945    19.642    CPU/controller/r_reg[17]_i_4_n_1
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    19.766 r  CPU/controller/r_reg[17]_i_1/O
                         net (fo=1, routed)           0.379    20.145    CPU/theProcessor/D[17]
    SLICE_X33Y27         LDCE                                         r  CPU/theProcessor/r_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.057ns  (logic 3.128ns (15.596%)  route 16.929ns (84.404%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 f  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 f  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 f  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          3.134    16.493    CPU/thePc/pcOut_reg_rep[6]_1
    SLICE_X27Y31         LUT4 (Prop_lut4_I2_O)        0.152    16.645 r  CPU/thePc/r_reg[27]_i_8/O
                         net (fo=2, routed)           0.812    17.457    CPU/thePc/r_reg[27]_i_8_n_1
    SLICE_X27Y31         LUT5 (Prop_lut5_I2_O)        0.362    17.819 r  CPU/thePc/r_reg[27]_i_6/O
                         net (fo=1, routed)           0.807    18.625    CPU/thePc/r_reg[27]_i_6_n_1
    SLICE_X26Y29         LUT6 (Prop_lut6_I5_O)        0.327    18.952 r  CPU/thePc/r_reg[27]_i_3/O
                         net (fo=1, routed)           0.323    19.275    CPU/controller/data6[3]
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124    19.399 r  CPU/controller/r_reg[27]_i_1/O
                         net (fo=1, routed)           0.658    20.057    CPU/theProcessor/D[27]
    SLICE_X29Y28         LDCE                                         r  CPU/theProcessor/r_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/theProcessor/r_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.883ns  (logic 2.889ns (14.530%)  route 16.994ns (85.470%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=4 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          1.901     2.419    CPU/thePc/Q[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.152     2.571 r  CPU/thePc/inst_OBUF[22]_inst_i_2/O
                         net (fo=13, routed)          0.630     3.201    CPU/thePc/inst_OBUF[22]_inst_i_2_n_1
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.326     3.527 r  CPU/thePc/inst_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.586     4.113    CPU/thePc/sel[6]
    SLICE_X39Y40         MUXF7 (Prop_muxf7_S_O)       0.276     4.389 r  CPU/thePc/inst_OBUF[23]_inst_i_1/O
                         net (fo=130, routed)         7.267    11.655    CPU/reggi/pcOut[0]_i_2_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_S_O)       0.471    12.126 r  CPU/reggi/pcOut_reg[4]_i_4/O
                         net (fo=2, routed)           0.000    12.126    CPU/reggi/pcOut_reg[4]_i_4_n_1
    SLICE_X39Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    12.230 r  CPU/reggi/r0_carry__0_i_18/O
                         net (fo=1, routed)           0.812    13.042    CPU/thePc/r_reg[19]_i_9_1
    SLICE_X39Y20         LUT5 (Prop_lut5_I2_O)        0.316    13.358 r  CPU/thePc/r0_carry__0_i_4/O
                         net (fo=85, routed)          3.011    16.369    CPU/thePc/pcOut_reg_rep[6]_1
    SLICE_X27Y26         LUT5 (Prop_lut5_I3_O)        0.152    16.521 r  CPU/thePc/r_reg[29]_i_7/O
                         net (fo=4, routed)           0.756    17.277    CPU/thePc/r_reg[29]_i_7_n_1
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.326    17.603 r  CPU/thePc/r_reg[23]_i_6/O
                         net (fo=2, routed)           0.595    18.198    CPU/thePc/r_reg[23]_i_6_n_1
    SLICE_X26Y28         LUT5 (Prop_lut5_I0_O)        0.124    18.322 r  CPU/thePc/r_reg[23]_i_3/O
                         net (fo=1, routed)           1.108    19.430    CPU/controller/r_reg[23]
    SLICE_X32Y28         LUT6 (Prop_lut6_I1_O)        0.124    19.554 r  CPU/controller/r_reg[23]_i_1/O
                         net (fo=1, routed)           0.330    19.883    CPU/theProcessor/D[23]
    SLICE_X32Y29         LDCE                                         r  CPU/theProcessor/r_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/theProcessor/r_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            CPU/reggi/register_reg[28][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.203ns (53.494%)  route 0.176ns (46.506%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  CPU/theProcessor/r_reg[7]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/theProcessor/r_reg[7]/Q
                         net (fo=4, routed)           0.109     0.267    CPU/controller/register_reg[1][31]_2[7]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.312 r  CPU/controller/register[1][7]_i_1/O
                         net (fo=31, routed)          0.068     0.379    CPU/reggi/D[7]
    SLICE_X39Y23         FDCE                                         r  CPU/reggi/register_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/controller/wmem_reg/G
                            (positive level-sensitive latch)
  Destination:            DataMem/daMem/memory_reg_0_31_17_17/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.158ns (39.659%)  route 0.240ns (60.341%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  CPU/controller/wmem_reg/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/controller/wmem_reg/Q
                         net (fo=32, routed)          0.240     0.398    DataMem/daMem/memory_reg_0_31_17_17/WE
    SLICE_X38Y27         RAMS32                                       r  DataMem/daMem/memory_reg_0_31_17_17/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/controller/wmem_reg/G
                            (positive level-sensitive latch)
  Destination:            DataMem/daMem/memory_reg_0_31_18_18/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.158ns (39.659%)  route 0.240ns (60.341%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  CPU/controller/wmem_reg/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/controller/wmem_reg/Q
                         net (fo=32, routed)          0.240     0.398    DataMem/daMem/memory_reg_0_31_18_18/WE
    SLICE_X38Y27         RAMS32                                       r  DataMem/daMem/memory_reg_0_31_18_18/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/controller/wmem_reg/G
                            (positive level-sensitive latch)
  Destination:            DataMem/daMem/memory_reg_0_31_19_19/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.158ns (39.659%)  route 0.240ns (60.341%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  CPU/controller/wmem_reg/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/controller/wmem_reg/Q
                         net (fo=32, routed)          0.240     0.398    DataMem/daMem/memory_reg_0_31_19_19/WE
    SLICE_X38Y27         RAMS32                                       r  DataMem/daMem/memory_reg_0_31_19_19/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/controller/wmem_reg/G
                            (positive level-sensitive latch)
  Destination:            DataMem/daMem/memory_reg_0_31_1_1/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.158ns (39.659%)  route 0.240ns (60.341%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  CPU/controller/wmem_reg/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/controller/wmem_reg/Q
                         net (fo=32, routed)          0.240     0.398    DataMem/daMem/memory_reg_0_31_1_1/WE
    SLICE_X38Y27         RAMS32                                       r  DataMem/daMem/memory_reg_0_31_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/thePc/pcOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/thePc/pcOut_reg_rep[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  CPU/thePc/pcOut_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/thePc/pcOut_reg[0]/Q
                         net (fo=59, routed)          0.192     0.356    CPU/controller/register_reg[1][0]_1[0]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.401 r  CPU/controller/pcOut[0]_i_1/O
                         net (fo=2, routed)           0.000     0.401    CPU/thePc/pcOut_reg[28]_0[0]
    SLICE_X42Y25         FDRE                                         r  CPU/thePc/pcOut_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/controller/pcsrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CPU/thePc/pcOut_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.203ns (47.168%)  route 0.227ns (52.832%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         LDCE                         0.000     0.000 r  CPU/controller/pcsrc_reg[0]/G
    SLICE_X43Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/controller/pcsrc_reg[0]/Q
                         net (fo=32, routed)          0.227     0.385    CPU/controller/pcOut_reg_rep[6][0]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.430 r  CPU/controller/pcOut[9]_i_1/O
                         net (fo=1, routed)           0.000     0.430    CPU/thePc/pcOut_reg[28]_0[9]
    SLICE_X38Y28         FDRE                                         r  CPU/thePc/pcOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/theProcessor/r_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            CPU/reggi/register_reg[24][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.203ns (46.858%)  route 0.230ns (53.142%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         LDCE                         0.000     0.000 r  CPU/theProcessor/r_reg[7]/G
    SLICE_X37Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/theProcessor/r_reg[7]/Q
                         net (fo=4, routed)           0.109     0.267    CPU/controller/register_reg[1][31]_2[7]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.312 r  CPU/controller/register[1][7]_i_1/O
                         net (fo=31, routed)          0.122     0.433    CPU/reggi/D[7]
    SLICE_X37Y23         FDCE                                         r  CPU/reggi/register_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/controller/pcsrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CPU/thePc/pcOut_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.203ns (45.942%)  route 0.239ns (54.058%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         LDCE                         0.000     0.000 r  CPU/controller/pcsrc_reg[0]/G
    SLICE_X43Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/controller/pcsrc_reg[0]/Q
                         net (fo=32, routed)          0.239     0.397    CPU/controller/pcOut_reg_rep[6][0]
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.442 r  CPU/controller/pcOut[12]_i_1/O
                         net (fo=1, routed)           0.000     0.442    CPU/thePc/pcOut_reg[28]_0[12]
    SLICE_X38Y28         FDRE                                         r  CPU/thePc/pcOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/theProcessor/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            DataMem/daMem/memory_reg_0_31_0_0/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.158ns (34.543%)  route 0.299ns (65.457%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         LDCE                         0.000     0.000 r  CPU/theProcessor/r_reg[6]/G
    SLICE_X31Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CPU/theProcessor/r_reg[6]/Q
                         net (fo=36, routed)          0.299     0.457    DataMem/daMem/memory_reg_0_31_0_0/A4
    SLICE_X34Y20         RAMS32                                       r  DataMem/daMem/memory_reg_0_31_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------





