===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.0620 seconds

  ----Wall Time----  ----Name----
    4.1264 ( 11.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4039 (  9.2%)    Parse modules
    0.6856 (  1.8%)    Verify circuit
   19.3407 ( 52.2%)  'firrtl.circuit' Pipeline
    1.4512 (  3.9%)    'firrtl.module' Pipeline
    1.3584 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0928 (  0.3%)      LowerCHIRRTLPass
    0.1269 (  0.3%)    InferWidths
    0.8577 (  2.3%)    InferResets
    0.0611 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0847 (  0.2%)    WireDFT
    0.0881 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7564 (  2.0%)    LowerFIRRTLTypes
    7.8721 ( 21.2%)    'firrtl.module' Pipeline
    0.8299 (  2.2%)      ExpandWhens
    0.0286 (  0.1%)      RemoveInvalid
    6.5479 ( 17.7%)      Canonicalizer
    0.4657 (  1.3%)      InferReadWrite
    0.6101 (  1.6%)    Inliner
    1.2221 (  3.3%)    IMConstProp
    0.0755 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0769 (  0.2%)    BlackBoxReader
    0.0768 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.0789 ( 13.7%)    'firrtl.module' Pipeline
    5.0789 ( 13.7%)      Canonicalizer
    0.4931 (  1.3%)    RemoveUnusedPorts
    0.0755 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4625 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9890 ( 10.8%)  LowerFIRRTLToHW
    0.0783 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4647 ( 12.0%)  'hw.module' Pipeline
    1.0044 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7473 (  7.4%)    Canonicalizer
    0.7130 (  1.9%)    HWCleanup
    0.9021 (  2.4%)  'hw.module' Pipeline
    0.0881 (  0.2%)    HWLegalizeModules
    0.8140 (  2.2%)    PrettifyVerilog
    4.0178 ( 10.8%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   37.0620 (100.0%)  Total

{
  totalTime: 37.088,
  maxMemory: 712241152
}
