10:18:53 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:18:56 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@E: CG906 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":174:24:174:28|Reference to unknown variable RAS1n.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:18:57 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:18:57 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:20:21 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:20:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:20:22 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:20:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:20:23 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:20:24 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     71   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:20:24 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:20:24 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 217 /        99
   2		0h:00m:00s		    -3.14ns		 215 /        99



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.BANK0 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 71 clock pin(s) of sequential element(s)
0 instances converted, 71 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       71         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 145MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 146MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:20:25 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        -2.458      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.458   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_426            3.309        -2.535
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_427            3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_228_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_230_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_232_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_234_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_236_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_238_i          3.309        -2.465
U712_CHIP_RAM.DBENn          C1            SB_DFFSS      D       DBENn            3.309        -2.444
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_426       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_427       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_228_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_230_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_232_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_234_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_236_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_238_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_242_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_240_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_426                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_406                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_427                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_426                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_228_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_230_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -2.458
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -2.408
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -2.387
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -2.324
U712_CHIP_RAM.DMA_CYCLE            U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       DMA_CYCLEm           0.540       -0.652
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       -0.603
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       -0.589
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       WRITE_CYCLEm         0.540       -0.582
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.119 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.119 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                  Required           
Instance                           Reference                            Type          Pin     Net                            Time         Slack 
                                   Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0                    12.395       -2.458
U712_CHIP_RAM.CPU_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER46_10_0_0     12.500       -2.331
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[0]            12.395       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]            12.395       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[4]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]            12.395       -0.652
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_515                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_516                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.227       -         
N_528                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]     SB_LUT4     O        Out     0.449     8.047       -         
N_534                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     O        Out     0.400     9.818       -         
N_500                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     I1       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     O        Out     0.400     11.589      -         
N_328                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     I0       In      -         12.960      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.386     13.345      -         
SDRAM_CMD_0                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         14.852      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.958 is 3.626(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.408

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_515                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_516                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.178       -         
N_528                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]     SB_LUT4     O        Out     0.449     7.998       -         
N_534                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     O        Out     0.400     9.769       -         
N_500                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     I1       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     O        Out     0.400     11.540      -         
N_328                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     I0       In      -         12.911      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.386     13.296      -         
SDRAM_CMD_0                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         14.803      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.908 is 3.576(24.0%) logic and 11.332(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.782
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.387

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.379     2.518       -         
N_515                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.338       -         
N_516                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.157       -         
N_528                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]     SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]     SB_LUT4     O        Out     0.449     7.977       -         
N_534                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     I1       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     O        Out     0.400     9.748       -         
N_500                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     I1       In      -         11.119      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     O        Out     0.400     11.519      -         
N_328                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     I0       In      -         12.890      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.386     13.275      -         
SDRAM_CMD_0                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         14.782      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.887 is 3.555(23.9%) logic and 11.332(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      14.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.331

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       O        Out     0.449     2.588       -         
N_515                                       Net           -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       O        Out     0.449     4.408       -         
N_516                                       Net           -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4       O        Out     0.449     6.227       -         
N_528                                       Net           -        -       1.371     -           7         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_2           SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_2           SB_LUT4       O        Out     0.449     8.047       -         
N_476                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1           SB_LUT4       I0       In      -         9.418       -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1           SB_LUT4       O        Out     0.449     9.867       -         
un1_SDRAM_COUNTER46_10_0_0_0                Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0           SB_LUT4       I3       In      -         11.238      -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0           SB_LUT4       O        Out     0.316     11.554      -         
un1_SDRAM_COUNTER46_10_0                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO             SB_LUT4       I1       In      -         12.925      -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO             SB_LUT4       O        Out     0.400     13.324      -         
un1_SDRAM_COUNTER46_10_0_0                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr                 SB_DFFESR     E        In      -         14.831      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.831 is 3.499(23.6%) logic and 11.332(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.719
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.324

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[7] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[7]                            Net         -        -       1.599     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I3       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.316     2.455       -         
N_515                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.826       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.274       -         
N_516                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.645       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.094       -         
N_528                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]     SB_LUT4     I0       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]     SB_LUT4     O        Out     0.449     7.914       -         
N_534                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     I1       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     O        Out     0.400     9.685       -         
N_500                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     I1       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     O        Out     0.400     11.455      -         
N_328                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     I0       In      -         12.826      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.386     13.212      -         
SDRAM_CMD_0                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         14.719      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.824 is 3.492(23.6%) logic and 11.332(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          6 uses
SB_DFFE         8 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        24 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         209 uses

I/O ports: 96
I/O primitives: 96
SB_IO          96 uses

I/O Register bits:                  0
Register bits not including I/Os:   99 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 71

@S |Mapping Summary:
Total  LUTs: 209 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 209 = 209 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:20:25 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	235
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	87
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	134
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	235/3520
    PLBs                        :	34/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.3 (sec)

Final Design Statistics
    Number of LUTs      	:	235
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	235/3520
    PLBs                        :	80/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 136.30 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2002
used logic cells: 235
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2002
used logic cells: 235
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 321 
I1212: Iteration  1 :   110 unrouted : 2 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:24:50 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:24:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:24:50 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:24:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:24:52 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:24:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     71   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:24:52 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:24:52 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 233 /        99
   2		0h:00m:00s		    -3.14ns		 232 /        99



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 71 clock pin(s) of sequential element(s)
0 instances converted, 71 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       71         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 145MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:24:54 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.547      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.547   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_452         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_451         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_266_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_268_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_270_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_272_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_274_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_452       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_451       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_272_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_274_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_278_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_276_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_452                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_429                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_451                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_452                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_264_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_266_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                        Arrival           
Instance                           Reference                            Type          Pin     Net                  Time        Slack 
                                   Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[4]     0.540       -0.547
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[1]     0.540       -0.540
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[5]     0.540       -0.498
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[6]     0.540       -0.476
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[0]     0.540       -0.469
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[2]     0.540       -0.441
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[7]     0.540       -0.413
U712_CHIP_RAM.DMA_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     Q       DMA_CYCLEm           0.540       0.578 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      Q       WRITE_CYCLEm         0.540       0.711 
U712_CHIP_RAM.CAS_SYNC[1]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF        Q       CAS_SYNC[1]          0.540       1.252 
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required           
Instance                           Reference                            Type          Pin     Net                           Time         Slack 
                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CPU_CYCLE            U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       CPU_CYCLE_en                  12.395       -0.547
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSS      D       DBENn                         12.395       -0.547
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0                   12.395       -0.540
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1                   12.395       -0.540
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2                   12.395       -0.540
U712_CHIP_RAM.DMA_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER46_3_0_0     12.500       -0.525
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD                     12.395       -0.476
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]           12.395       0.444 
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]           12.395       0.585 
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]           12.395       0.725 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.941
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.547

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.DBENn / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_549                                       Net          -        -       1.371     -           11        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI3M1M2     SB_LUT4      I2       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI3M1M2     SB_LUT4      O        Out     0.379     4.338       -         
N_557                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[3]     SB_LUT4      I1       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[3]     SB_LUT4      O        Out     0.400     6.108       -         
N_673                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.DMA_CYCLE_START_RNI1KG35      SB_LUT4      I0       In      -         7.479       -         
U712_CHIP_RAM.DMA_CYCLE_START_RNI1KG35      SB_LUT4      O        Out     0.449     7.928       -         
N_483                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.DMA_CYCLE_esr_RNI2PKB9        SB_LUT4      I0       In      -         9.299       -         
U712_CHIP_RAM.DMA_CYCLE_esr_RNI2PKB9        SB_LUT4      O        Out     0.449     9.748       -         
un1_SDRAM_COUNTER46_3_0                     Net          -        -       1.371     -           2         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      I3       In      -         11.119      -         
U712_CHIP_RAM.DBENn_RNO                     SB_LUT4      O        Out     0.316     11.434      -         
DBENn                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.DBENn                         SB_DFFSS     D        In      -         12.941      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.047 is 3.086(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.941
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.547

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_549                                       Net          -        -       1.371     -           11        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_550                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4      I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4      O        Out     0.400     6.178       -         
N_496_1                                     Net          -        -       1.371     -           2         
U712_CHIP_RAM.CPU_CYCLE_RNO_1               SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.CPU_CYCLE_RNO_1               SB_LUT4      O        Out     0.449     7.998       -         
un1_SDRAM_COUNTER46_9_0_0_0                 Net          -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      I2       In      -         9.369       -         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      O        Out     0.379     9.748       -         
un1_SDRAM_COUNTER46_9_0                     Net          -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      I3       In      -         11.119      -         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      O        Out     0.316     11.434      -         
CPU_CYCLE_en                                Net          -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE                     SB_DFFSR     D        In      -         12.941      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.047 is 3.086(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.934
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.540

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           12        
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1[1]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1[1]     SB_LUT4     O        Out     0.449     2.588       -         
N_382                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIG7JB2[3]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIG7JB2[3]     SB_LUT4     O        Out     0.449     4.408       -         
SDRAM_CMD_3_sqmuxa_1_0_a2_0                 Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5EAU6     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5EAU6     SB_LUT4     O        Out     0.400     6.178       -         
SDRAM_CMD_3_sqmuxa_1_0_0                    Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQR32B[2]     SB_LUT4     I2       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQR32B[2]     SB_LUT4     O        Out     0.379     7.928       -         
SDRAM_CMD_3_sqmuxa_1_0_1                    Net         -        -       1.371     -           1         
U712_CHIP_RAM.CAS_SYNC_RNIM9NCH[1]          SB_LUT4     I2       In      -         9.299       -         
U712_CHIP_RAM.CAS_SYNC_RNIM9NCH[1]          SB_LUT4     O        Out     0.379     9.678       -         
SDRAM_CMD_3_sqmuxa_1                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     I2       In      -         11.049      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.379     11.427      -         
SDRAM_CMD_0                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         12.934      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.040 is 3.079(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.934
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.540

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           12        
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1[1]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1[1]     SB_LUT4     O        Out     0.449     2.588       -         
N_382                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIG7JB2[3]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIG7JB2[3]     SB_LUT4     O        Out     0.449     4.408       -         
SDRAM_CMD_3_sqmuxa_1_0_a2_0                 Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5EAU6     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5EAU6     SB_LUT4     O        Out     0.400     6.178       -         
SDRAM_CMD_3_sqmuxa_1_0_0                    Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQR32B[2]     SB_LUT4     I2       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQR32B[2]     SB_LUT4     O        Out     0.379     7.928       -         
SDRAM_CMD_3_sqmuxa_1_0_1                    Net         -        -       1.371     -           1         
U712_CHIP_RAM.CAS_SYNC_RNIM9NCH[1]          SB_LUT4     I2       In      -         9.299       -         
U712_CHIP_RAM.CAS_SYNC_RNIM9NCH[1]          SB_LUT4     O        Out     0.379     9.678       -         
SDRAM_CMD_3_sqmuxa_1                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I2       In      -         11.049      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.379     11.427      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.934      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.040 is 3.079(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.934
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.540

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           12        
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1[1]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQ4PC1[1]     SB_LUT4     O        Out     0.449     2.588       -         
N_382                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIG7JB2[3]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIG7JB2[3]     SB_LUT4     O        Out     0.449     4.408       -         
SDRAM_CMD_3_sqmuxa_1_0_a2_0                 Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5EAU6     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5EAU6     SB_LUT4     O        Out     0.400     6.178       -         
SDRAM_CMD_3_sqmuxa_1_0_0                    Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQR32B[2]     SB_LUT4     I2       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQR32B[2]     SB_LUT4     O        Out     0.379     7.928       -         
SDRAM_CMD_3_sqmuxa_1_0_1                    Net         -        -       1.371     -           1         
U712_CHIP_RAM.CAS_SYNC_RNIM9NCH[1]          SB_LUT4     I2       In      -         9.299       -         
U712_CHIP_RAM.CAS_SYNC_RNIM9NCH[1]          SB_LUT4     O        Out     0.379     9.678       -         
SDRAM_CMD_3_sqmuxa_1                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I2       In      -         11.049      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.427      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.934      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.040 is 3.079(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          22 uses
SB_DFFE         8 uses
SB_DFFESR       22 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        9 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         224 uses

I/O ports: 96
I/O primitives: 96
SB_IO          96 uses

I/O Register bits:                  0
Register bits not including I/Os:   99 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 71

@S |Mapping Summary:
Total  LUTs: 224 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 224 = 224 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:24:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	224
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	246
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	86
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	146
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	246/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.5 (sec)

Final Design Statistics
    Number of LUTs      	:	246
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	246/3520
    PLBs                        :	78/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 137.37 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2035
used logic cells: 246
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2035
used logic cells: 246
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 338 
I1212: Iteration  1 :   107 unrouted : 2 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:27:19 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:27:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:27:19 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:27:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:27:20 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:27:20 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     71   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:27:21 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:27:21 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 228 /        99
   2		0h:00m:00s		    -3.14ns		 224 /        99



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 71 clock pin(s) of sequential element(s)
0 instances converted, 71 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       71         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:27:22 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -2.458      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.458   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_472         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_473         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_293_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_295_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_297_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_299_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_301_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_303_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_472       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_473       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_293_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_295_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_297_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_299_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_301_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_303_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_307_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_305_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_472                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_454                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_473                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_472                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_293_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_295_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -2.458
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -2.408
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -2.387
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -2.324
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       -0.539
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.448
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       -0.399
U712_CHIP_RAM.RAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       RAS_SYNC[0]          0.540       -0.392
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required           
Instance                           Reference                            Type        Pin     Net                     Time         Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_1             12.395       -2.458
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       -2.275
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_0             12.395       -2.275
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_2             12.395       -2.275
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       -0.687
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_567                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_568                                       Net         -        -       1.371     -           12        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     6.227       -         
N_504                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI0AQ77     SB_LUT4     I1       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI0AQ77     SB_LUT4     O        Out     0.400     7.998       -         
N_404                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]            SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]            SB_LUT4     O        Out     0.449     9.818       -         
N_508                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I1       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.400     11.589      -         
N_213                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         12.960      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     13.345      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         14.852      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.958 is 3.626(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.408

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_567                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_568                                       Net         -        -       1.371     -           12        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     6.178       -         
N_504                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI0AQ77     SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI0AQ77     SB_LUT4     O        Out     0.400     7.949       -         
N_404                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]            SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]            SB_LUT4     O        Out     0.449     9.769       -         
N_508                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I1       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.400     11.540      -         
N_213                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         12.911      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     13.296      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         14.803      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.908 is 3.576(24.0%) logic and 11.332(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.782
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.387

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.379     2.518       -         
N_567                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.338       -         
N_568                                       Net         -        -       1.371     -           12        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     6.157       -         
N_504                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI0AQ77     SB_LUT4     I1       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI0AQ77     SB_LUT4     O        Out     0.400     7.928       -         
N_404                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]            SB_LUT4     I0       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]            SB_LUT4     O        Out     0.449     9.748       -         
N_508                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I1       In      -         11.119      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.400     11.519      -         
N_213                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         12.890      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     13.275      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         14.782      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.887 is 3.555(23.9%) logic and 11.332(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.719
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.324

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[7] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[7]                            Net         -        -       1.599     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I3       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.316     2.455       -         
N_567                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.826       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.274       -         
N_568                                       Net         -        -       1.371     -           12        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         5.645       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     6.094       -         
N_504                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI0AQ77     SB_LUT4     I1       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI0AQ77     SB_LUT4     O        Out     0.400     7.865       -         
N_404                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]            SB_LUT4     I0       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]            SB_LUT4     O        Out     0.449     9.685       -         
N_508                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I1       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.400     11.455      -         
N_213                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         12.826      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     13.212      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         14.719      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.824 is 3.492(23.6%) logic and 11.332(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.670
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.275

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_567                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_568                                       Net         -        -       1.371     -           12        
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_597                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.CPU_CYCLE_START_RNIR5HP6      SB_LUT4     I2       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIR5HP6      SB_LUT4     O        Out     0.379     7.977       -         
SDRAM_COUNTERe_0                            Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIGC8CB     SB_LUT4     I3       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIGC8CB     SB_LUT4     O        Out     0.316     9.664       -         
SDRAM_CMD_3_sqmuxa_1_0_0_0                  Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4NSIJ[0]     SB_LUT4     I2       In      -         11.035      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4NSIJ[0]     SB_LUT4     O        Out     0.379     11.413      -         
SDRAM_CMD_3_sqmuxa_1                        Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     I2       In      -         12.784      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     13.163      -         
SDRAM_CMD                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         14.670      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.775 is 3.443(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          22 uses
SB_DFFE         8 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        8 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         218 uses

I/O ports: 96
I/O primitives: 96
SB_IO          96 uses

I/O Register bits:                  0
Register bits not including I/Os:   99 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 71

@S |Mapping Summary:
Total  LUTs: 218 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 218 = 218 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:27:22 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	218
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	241
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	87
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	140
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	241/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.6 (sec)

Final Design Statistics
    Number of LUTs      	:	241
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	241/3520
    PLBs                        :	83/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 127.51 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2037
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2037
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 331 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:32:04 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:32:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:32:05 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:32:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:32:06 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:32:06 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     71   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:32:07 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:32:07 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 224 /        99
   2		0h:00m:00s		    -3.14ns		 221 /        99



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":215:0:215:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 71 clock pin(s) of sequential element(s)
0 instances converted, 71 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       71         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 142MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:32:08 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.750      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.750   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_354         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_355         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_168_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_170_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_172_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_174_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_176_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_178_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_354       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_355       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_168_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_170_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_172_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_174_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_176_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_178_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_182_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_180_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_354                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_335                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_355                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_354                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_168_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_170_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.680
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.617
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.498
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.490
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       1.119 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.140 
U712_CHIP_RAM.CPU_CYCLE_START      U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CPU_CYCLE_START      0.540       1.252 
U712_CHIP_RAM.RAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       RAS_SYNC[0]          0.540       1.259 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                  Required           
Instance                           Reference                            Type          Pin     Net                            Time         Slack 
                                   Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[0]            12.395       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]            12.395       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[4]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]            12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]            12.395       -0.652
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                          12.395       -0.511
U712_CHIP_RAM.CPU_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_10_0_0     12.500       -0.497
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_454                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_468                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_464                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     O        Out     0.449     8.047       -         
N_359                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.818       -         
N_141                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_COUNTER_lm[0]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         13.145      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_454                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_468                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_464                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     O        Out     0.449     8.047       -         
N_359                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.818       -         
N_141                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.145      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_454                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.359       -         
N_468                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.178       -         
N_464                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     O        Out     0.449     7.998       -         
N_359                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.769       -         
N_141                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[0]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_454                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.359       -         
N_468                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.178       -         
N_464                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     O        Out     0.449     7.998       -         
N_359                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.769       -         
N_141                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_454                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_468                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_464                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIF26R7          SB_LUT4     O        Out     0.449     8.047       -         
N_359                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.818       -         
N_141                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[6]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     D        In      -         13.082      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 142MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          23 uses
SB_DFFE         8 uses
SB_DFFESR       24 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        6 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         216 uses

I/O ports: 96
I/O primitives: 96
SB_IO          96 uses

I/O Register bits:                  0
Register bits not including I/Os:   99 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 71

@S |Mapping Summary:
Total  LUTs: 216 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 216 = 216 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:32:08 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	216
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	239
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	87
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	138
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	239/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.6 (sec)

Final Design Statistics
    Number of LUTs      	:	239
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	96
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	239/3520
    PLBs                        :	88/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	96/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 138.95 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2016
used logic cells: 239
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2016
used logic cells: 239
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 326 
I1212: Iteration  1 :   114 unrouted : 2 seconds
I1212: Iteration  2 :    20 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:42:45 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@E: CG103 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":314:16:314:18|Expecting expression
@E: CS187 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":368:0:368:8|Expecting endmodule
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:42:45 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:42:45 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:43:19 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":226:0:226:5|Pruning unused register CPU_CYCLE_START. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":226:0:226:5|Register bit CPU_CYCLE is always 0.
@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":166:0:166:5|Pruning unused register DBR_DELAY[3:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":226:0:226:5|Register bit CLK_EN is always 1.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":226:0:226:5|Register bit CPU_TACK is always 0.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:33:38:41|Input RAMSPACEn is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:44:38:46|Input TSn is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:49:38:51|Input RnW is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":40:17:40:17|Input A is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:43:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:43:19 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:43:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:43:20 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:43:20 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     65   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:43:21 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:43:21 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 166 /        93
   2		0h:00m:00s		    -3.14ns		 165 /        93



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":226:0:226:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 65 clock pin(s) of sequential element(s)
0 instances converted, 65 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       65         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 140MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:43:22 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       1.1 MHz       279.330       882.093       -2.870      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        0.444       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.542
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -2.870   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      0.444    |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.542
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.542
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       CMA_5_0_i[1]     3.309        -2.542
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       CMA_5_0_i[5]     3.309        -2.542
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       CMA_5_0_i[0]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       CMA_5_0_i[2]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       CMA_5_0_i[3]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       CMA_5_0_i[4]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       CMA_5_0_i[6]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       CMA_5_0_i[7]     3.309        -0.785
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -0.736
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.870
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.870
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.821
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       CMA_5[8]         1.225        -2.870
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       CMA_5[9]         1.225        -2.870
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       CMA_5_0_i[0]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       CMA_5_0_i[1]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       CMA_5_0_i[2]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       CMA_5_0_i[3]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       CMA_5_0_i[4]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       CMA_5_0_i[5]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       CMA_5_0_i[6]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       CMA_5_0_i[7]     1.225        -2.821
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.870

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[8] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[8]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[8]             SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[8]             SB_LUT4       O        Out     0.449     2.588       -         
CMA_5[8]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[8]                 SB_DFFESR     D        In      -         4.095       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.870

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[9] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[9]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[9]             SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[9]             SB_LUT4       O        Out     0.449     2.588       -         
CMA_5[9]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[9]                 SB_DFFESR     D        In      -         4.095       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[0]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[1]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[2]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                       Arrival          
Instance                              Reference                            Type         Pin     Net                  Time        Slack
                                      Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       0.444
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       0.493
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       0.514
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       0.578
U712_CHIP_RAM.CAS_SYNC[0]             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]          0.540       1.357
U712_CHIP_RAM.CAS_SYNC[1]             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[1]          0.540       1.364
U712_CHIP_RAM.DMA_CYCLE_START_e_0     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       DMA_CYCLE_START      0.540       1.392
U712_CHIP_RAM.SDRAM_COUNTER[0]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.420
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.427
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.313
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required          
Instance                           Reference                            Type        Pin     Net                     Time         Slack
                                   Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[7]     12.395       0.444
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       0.585
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       0.725
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       0.865
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       1.005
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       1.021
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       1.084
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       1.084
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_1             12.395       1.091
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       1.091
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.951
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.444

    Number of logic level(s):                10
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_154                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_153                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.WRITE_CYCLE_RNIHV874          SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIHV874          SB_LUT4      O        Out     0.449     6.227       -         
N_39_2                                      Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIFPUCC[3]     SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIFPUCC[3]     SB_LUT4      O        Out     0.449     8.047       -         
N_39                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         8.952       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     9.181       -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         9.195       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     9.321       -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         9.335       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     9.461       -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         9.476       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     9.602       -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         9.616       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     9.742       -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         10.128      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     10.444      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         11.951      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.056 is 3.490(28.9%) logic and 8.566(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       22 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        20 uses
SB_DFFSS        18 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         155 uses

I/O ports: 96
I/O primitives: 79
SB_IO          79 uses

I/O Register bits:                  0
Register bits not including I/Os:   93 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 65

@S |Mapping Summary:
Total  LUTs: 155 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 155 = 155 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:43:22 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	155
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	79
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	180
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	80
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	86
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	180/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	79/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.6 (sec)

Final Design Statistics
    Number of LUTs      	:	180
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	79
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	180/3520
    PLBs                        :	76/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	79/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 146.73 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1409
used logic cells: 180
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1409
used logic cells: 180
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 243 
I1212: Iteration  1 :    82 unrouted : 2 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:46:40 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":223:0:223:5|Pruning unused register CPU_CYCLE_START. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":223:0:223:5|Register bit CPU_CYCLE is always 0.
@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":166:0:166:5|Pruning unused register DBR_DELAY[3:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":223:0:223:5|Register bit CLK_EN is always 1.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":223:0:223:5|Register bit CPU_TACK is always 0.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:33:38:41|Input RAMSPACEn is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:44:38:46|Input TSn is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:49:38:51|Input RnW is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":40:17:40:17|Input A is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:46:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:46:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:46:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:46:41 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:46:41 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     65   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:46:42 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:46:42 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 166 /        93
   2		0h:00m:00s		    -3.14ns		 165 /        93



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 65 clock pin(s) of sequential element(s)
0 instances converted, 65 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       65         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 140MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:46:43 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       1.1 MHz       279.330       882.093       -2.870      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        0.444       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.542
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -2.870   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      0.444    |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.542
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.542
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       CMA_5_0_i[1]     3.309        -2.542
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       CMA_5_0_i[5]     3.309        -2.542
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       CMA_5_0_i[0]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       CMA_5_0_i[2]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       CMA_5_0_i[3]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       CMA_5_0_i[4]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       CMA_5_0_i[6]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       CMA_5_0_i[7]     3.309        -0.785
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -0.736
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.870
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.870
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.821
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       CMA_5[8]         1.225        -2.870
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       CMA_5[9]         1.225        -2.870
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       CMA_5_0_i[0]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       CMA_5_0_i[1]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       CMA_5_0_i[2]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       CMA_5_0_i[3]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       CMA_5_0_i[4]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       CMA_5_0_i[5]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       CMA_5_0_i[6]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       CMA_5_0_i[7]     1.225        -2.821
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.870

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[8] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[8]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[8]             SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[8]             SB_LUT4       O        Out     0.449     2.588       -         
CMA_5[8]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[8]                 SB_DFFESR     D        In      -         4.095       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.870

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[9] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[9]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[9]             SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[9]             SB_LUT4       O        Out     0.449     2.588       -         
CMA_5[9]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[9]                 SB_DFFESR     D        In      -         4.095       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[0]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[1]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[2]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                       Arrival          
Instance                              Reference                            Type         Pin     Net                  Time        Slack
                                      Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       0.444
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       0.493
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       0.514
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       0.578
U712_CHIP_RAM.CAS_SYNC[0]             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]          0.540       1.357
U712_CHIP_RAM.CAS_SYNC[1]             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[1]          0.540       1.364
U712_CHIP_RAM.DMA_CYCLE_START_e_0     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       DMA_CYCLE_START      0.540       1.392
U712_CHIP_RAM.SDRAM_COUNTER[0]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.420
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.427
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.313
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required          
Instance                           Reference                            Type        Pin     Net                     Time         Slack
                                   Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[7]     12.395       0.444
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       0.585
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       0.725
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       0.865
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       1.005
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       1.021
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       1.084
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       1.084
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_1             12.395       1.091
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       1.091
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.951
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.444

    Number of logic level(s):                10
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_154                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_153                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.WRITE_CYCLE_RNIHV874          SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIHV874          SB_LUT4      O        Out     0.449     6.227       -         
N_39_2                                      Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIFPUCC[3]     SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIFPUCC[3]     SB_LUT4      O        Out     0.449     8.047       -         
N_39                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         8.952       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     9.181       -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         9.195       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     9.321       -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         9.335       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     9.461       -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         9.476       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     9.602       -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         9.616       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     9.742       -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         10.128      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     10.444      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         11.951      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.056 is 3.490(28.9%) logic and 8.566(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       22 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        20 uses
SB_DFFSS        18 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         155 uses

I/O ports: 96
I/O primitives: 79
SB_IO          79 uses

I/O Register bits:                  0
Register bits not including I/Os:   93 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 65

@S |Mapping Summary:
Total  LUTs: 155 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 155 = 155 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:46:43 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	155
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	79
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	180
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	80
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	86
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	180/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	79/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.7 (sec)

Final Design Statistics
    Number of LUTs      	:	180
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	79
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	180/3520
    PLBs                        :	76/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	79/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 146.73 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1409
used logic cells: 180
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1409
used logic cells: 180
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 243 
I1212: Iteration  1 :    82 unrouted : 2 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:48:53 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":223:0:223:5|Pruning unused register CPU_CYCLE_START. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":223:0:223:5|Register bit CPU_CYCLE is always 0.
@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":166:0:166:5|Pruning unused register DBR_DELAY[3:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":223:0:223:5|Register bit CLK_EN is always 1.
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":223:0:223:5|Register bit CPU_TACK is always 0.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:33:38:41|Input RAMSPACEn is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:44:38:46|Input TSn is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":38:49:38:51|Input RnW is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":40:17:40:17|Input A is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:48:53 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:48:54 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:48:54 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:48:55 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:48:55 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     65   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:48:55 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:48:55 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 166 /        93
   2		0h:00m:00s		    -3.14ns		 165 /        93



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 65 clock pin(s) of sequential element(s)
0 instances converted, 65 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       65         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 140MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:48:56 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       1.1 MHz       279.330       882.093       -2.870      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        0.444       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.542
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -2.870   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      0.444    |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.542
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.542
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       CMA_5_0_i[1]     3.309        -2.542
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       CMA_5_0_i[5]     3.309        -2.542
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       CMA_5_0_i[0]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       CMA_5_0_i[2]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       CMA_5_0_i[3]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       CMA_5_0_i[4]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       CMA_5_0_i[6]     3.309        -0.785
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       CMA_5_0_i[7]     3.309        -0.785
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -0.736
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.870
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.870
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.821
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       CMA_5[8]         1.225        -2.870
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       CMA_5[9]         1.225        -2.870
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       CMA_5_0_i[0]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       CMA_5_0_i[1]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       CMA_5_0_i[2]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       CMA_5_0_i[3]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       CMA_5_0_i[4]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       CMA_5_0_i[5]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       CMA_5_0_i[6]     1.225        -2.821
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       CMA_5_0_i[7]     1.225        -2.821
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.870

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[8] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[8]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[8]             SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[8]             SB_LUT4       O        Out     0.449     2.588       -         
CMA_5[8]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[8]                 SB_DFFESR     D        In      -         4.095       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.870

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[9] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[9]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[9]             SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[9]             SB_LUT4       O        Out     0.449     2.588       -         
CMA_5[9]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[9]                 SB_DFFESR     D        In      -         4.095       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[0]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[1]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.400     2.539       -         
CMA_5_0_i[2]                             Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                       Arrival          
Instance                              Reference                            Type         Pin     Net                  Time        Slack
                                      Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       0.444
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       0.493
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       0.514
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       0.578
U712_CHIP_RAM.CAS_SYNC[0]             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]          0.540       1.357
U712_CHIP_RAM.CAS_SYNC[1]             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[1]          0.540       1.364
U712_CHIP_RAM.DMA_CYCLE_START_e_0     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       DMA_CYCLE_START      0.540       1.392
U712_CHIP_RAM.SDRAM_COUNTER[0]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.420
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.427
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.313
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required          
Instance                           Reference                            Type        Pin     Net                     Time         Slack
                                   Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[7]     12.395       0.444
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       0.585
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       0.725
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       0.865
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       1.005
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       1.021
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       1.084
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       1.084
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_1             12.395       1.091
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       1.091
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.951
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.444

    Number of logic level(s):                10
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_154                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_153                                       Net          -        -       1.371     -           7         
U712_CHIP_RAM.WRITE_CYCLE_RNIHV874          SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIHV874          SB_LUT4      O        Out     0.449     6.227       -         
N_39_2                                      Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIFPUCC[3]     SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIFPUCC[3]     SB_LUT4      O        Out     0.449     8.047       -         
N_39                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         8.952       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     9.181       -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         9.195       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     9.321       -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         9.335       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     9.461       -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         9.476       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     9.602       -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         9.616       -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     9.742       -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         10.128      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     10.444      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         11.951      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.056 is 3.490(28.9%) logic and 8.566(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       22 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        20 uses
SB_DFFSS        18 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         155 uses

I/O ports: 96
I/O primitives: 79
SB_IO          79 uses

I/O Register bits:                  0
Register bits not including I/Os:   93 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 65

@S |Mapping Summary:
Total  LUTs: 155 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 155 = 155 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:48:57 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	155
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	79
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	180
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	80
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	86
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	180/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	79/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.2 (sec)

Final Design Statistics
    Number of LUTs      	:	180
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	79
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	180/3520
    PLBs                        :	76/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	79/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 146.73 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1409
used logic cells: 180
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1409
used logic cells: 180
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 243 
I1212: Iteration  1 :    82 unrouted : 2 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:51:39 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@E: CG103 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":303:76:303:76|Expecting expression
@E: CS187 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":365:0:365:8|Expecting endmodule
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:51:39 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:51:39 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:52:24 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:52:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:52:25 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:52:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:52:26 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:52:26 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     73   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:52:26 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:52:27 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 216 /       101
   2		0h:00m:00s		    -3.14ns		 213 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.BANK0 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 instances converted, 73 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       73         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:52:28 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        -0.750      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.750   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[0]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[0]     0.540       -2.465
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_454            3.309        -2.535
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_264_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_453            3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_266_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_268_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_270_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_272_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_274_i          3.309        -2.465
U712_CHIP_RAM.DBENn          C1            SB_DFFSS      D       DBENn            3.309        -0.736
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_453       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_454       1.225        -4.571
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_272_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_274_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_278_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_276_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_422                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_453                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_454                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_454                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_264_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_266_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.680
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.617
U712_CHIP_RAM.DBR_DELAY[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       DBR_DELAY[0]         0.540       -0.434
U712_CHIP_RAM.DBR_DELAY[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       DBR_DELAY[1]         0.540       -0.385
U712_CHIP_RAM.DBR_DELAY[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       DBR_DELAY[2]         0.540       -0.364
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.084 
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.119 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.133 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required           
Instance                           Reference                            Type        Pin     Net                     Time         Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       -0.750
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_0             12.395       -0.701
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_1             12.395       -0.701
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_2             12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       -0.687
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_545                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_558                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     O        Out     0.449     6.227       -         
N_554                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI24GH7[1]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI24GH7[1]     SB_LUT4     O        Out     0.449     8.047       -         
N_659                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     O        Out     0.400     9.818       -         
N_257                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.145      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_545                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_553                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     O        Out     0.449     8.047       -         
N_562                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIHBJF7[2]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIHBJF7[2]     SB_LUT4     O        Out     0.400     9.818       -         
N_495                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         13.145      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_545                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.359       -         
N_558                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     O        Out     0.449     6.178       -         
N_554                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI24GH7[1]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI24GH7[1]     SB_LUT4     O        Out     0.449     7.998       -         
N_659                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     O        Out     0.400     9.769       -         
N_257                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_545                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_553                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     O        Out     0.449     8.047       -         
N_562                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIHBJF7[2]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIHBJF7[2]     SB_LUT4     O        Out     0.400     9.818       -         
N_495                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I1       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.400     11.589      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_545                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_553                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     O        Out     0.449     8.047       -         
N_562                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIHBJF7[2]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIHBJF7[2]     SB_LUT4     O        Out     0.400     9.818       -         
N_495                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I1       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.400     11.589      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       25 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        24 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         207 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 73

@S |Mapping Summary:
Total  LUTs: 207 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 207 = 207 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:52:28 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	207
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	232
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	129
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	232/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.7 (sec)

Final Design Statistics
    Number of LUTs      	:	232
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	232/3520
    PLBs                        :	94/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 123.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1997
used logic cells: 232
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1997
used logic cells: 232
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 319 
I1212: Iteration  1 :   107 unrouted : 2 seconds
I1212: Iteration  2 :    18 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:54:14 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:54:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:54:14 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:54:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:54:15 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:54:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     73   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:54:16 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:54:16 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 224 /       101
   2		0h:00m:00s		    -3.14ns		 222 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 instances converted, 73 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       73         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:54:17 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.666      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.666   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_454         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_453         3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_266_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_268_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_270_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_272_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_274_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_453       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_454       1.225        -4.571
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_272_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_274_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_278_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_276_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_422                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_453                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_454                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_454                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_264_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_266_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.617
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.596
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.533
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.224 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       1.224 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.294 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required           
Instance                           Reference                            Type          Pin     Net                           Time         Slack 
                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1                   12.395       -0.666
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_2_0_0     12.500       -0.645
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2                   12.395       -0.603
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD                     12.395       -0.596
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                         12.395       -0.582
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSS      D       DBENn                         12.395       -0.568
U712_CHIP_RAM.DMA_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_3_0_0     12.500       -0.546
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]           12.395       0.444 
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]           12.395       0.585 
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]           12.395       0.725 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.666

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_545                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_569                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     8.047       -         
N_664                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I2       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.379     9.797       -         
SDRAM_CMD_RNO_0[2]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         11.168      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     11.554      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         13.061      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.166 is 3.205(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.645

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       O        Out     0.449     2.588       -         
N_545                                       Net           -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4       O        Out     0.449     4.408       -         
N_558                                       Net           -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4GV43[3]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4GV43[3]     SB_LUT4       O        Out     0.449     6.227       -         
N_667                                       Net           -        -       1.371     -           2         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     8.047       -         
N_520                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I0       In      -         9.418       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.449     9.867       -         
un1_SDRAM_COUNTER44_2_0                     Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         11.238      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     11.638      -         
un1_SDRAM_COUNTER44_2_0_0                   Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         13.145      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.145 is 3.184(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.012
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.617

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_545                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.359       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     O        Out     0.449     6.178       -         
N_569                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     7.998       -         
N_664                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I2       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.379     9.748       -         
SDRAM_CMD_RNO_0[2]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         11.119      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     11.505      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         13.012      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.117 is 3.156(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.998
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.603

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_545                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_569                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34[2]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34[2]     SB_LUT4     O        Out     0.449     8.047       -         
N_669                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I3       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.316     9.734       -         
SDRAM_CMD_RNO_0[3]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.386     11.491      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.998      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.103 is 3.142(24.0%) logic and 9.961(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.596

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.379     2.518       -         
N_545                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.338       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     O        Out     0.449     6.157       -         
N_569                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     7.977       -         
N_664                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I2       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.379     9.727       -         
SDRAM_CMD_RNO_0[2]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         11.098      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     11.483      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.991      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.096 is 3.135(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          23 uses
SB_DFFE         9 uses
SB_DFFESR       25 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        6 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         214 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 73

@S |Mapping Summary:
Total  LUTs: 214 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 214 = 214 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:54:17 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	214
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	237
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	88
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	135
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	237/3520
    PLBs                        :	38/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.0 (sec)

Final Design Statistics
    Number of LUTs      	:	237
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	237/3520
    PLBs                        :	95/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 121.16 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1986
used logic cells: 237
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1986
used logic cells: 237
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 324 
I1212: Iteration  1 :    92 unrouted : 2 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:56:22 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:56:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:56:22 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:56:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:56:23 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:56:23 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     73   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:56:24 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:56:24 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 227 /       101
   2		0h:00m:00s		    -3.14ns		 226 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 instances converted, 73 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       73         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 142MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:56:25 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -2.430      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.430   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.507
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_454         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.507
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_453         3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_266_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_268_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_270_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_272_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_274_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_453       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_454       1.225        -4.571
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_272_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_274_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_278_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_276_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_422                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_453                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_454                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_454                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_264_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_266_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -2.430
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -2.380
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -2.359
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -2.296
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.021 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       1.280 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.294 
U712_CHIP_RAM.DBR_DELAY[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[1]         0.540       1.294 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required           
Instance                           Reference                            Type          Pin     Net                           Time         Slack 
                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD                     12.395       -2.430
U712_CHIP_RAM.CPU_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_9_0_0     12.500       -2.394
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[0]           12.395       -0.729
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]           12.395       -0.729
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0                   12.395       -0.701
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1                   12.395       -0.701
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2                   12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]           12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]           12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[4]           12.395       -0.666
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.824
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.429

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.449     2.588       -         
N_545                                         Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4     O        Out     0.449     4.408       -         
N_546                                         Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4     O        Out     0.449     6.227       -         
N_553                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]       SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]       SB_LUT4     O        Out     0.449     8.047       -         
N_562                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4LCA7[2]       SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4LCA7[2]       SB_LUT4     O        Out     0.400     9.818       -         
N_495                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     I2       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     O        Out     0.379     11.568      -         
SDRAM_CMD_RNO_0[0]                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     I1       In      -         12.939      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.379     13.317      -         
SDRAM_CMD                                     Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         14.824      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.929 is 3.597(24.1%) logic and 11.332(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      14.894
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.394

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                          Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]                SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                              Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4       O        Out     0.449     2.588       -         
N_545                                         Net           -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4       O        Out     0.449     4.408       -         
N_546                                         Net           -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4       O        Out     0.449     6.227       -         
N_553                                         Net           -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[2]       SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[2]       SB_LUT4       O        Out     0.449     8.047       -         
N_665                                         Net           -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1             SB_LUT4       I2       In      -         9.418       -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1             SB_LUT4       O        Out     0.379     9.797       -         
N_494                                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0             SB_LUT4       I0       In      -         11.168      -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0             SB_LUT4       O        Out     0.449     11.617      -         
un1_SDRAM_COUNTER44_9_0                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO               SB_LUT4       I1       In      -         12.988      -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO               SB_LUT4       O        Out     0.400     13.387      -         
un1_SDRAM_COUNTER44_9_0_0                     Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr                   SB_DFFESR     E        In      -         14.894      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.894 is 3.562(23.9%) logic and 11.332(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.400     2.539       -         
N_545                                         Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4     O        Out     0.449     4.359       -         
N_546                                         Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4     O        Out     0.449     6.178       -         
N_553                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]       SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]       SB_LUT4     O        Out     0.449     7.998       -         
N_562                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4LCA7[2]       SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4LCA7[2]       SB_LUT4     O        Out     0.400     9.769       -         
N_495                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     I2       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     O        Out     0.379     11.519      -         
SDRAM_CMD_RNO_0[0]                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     I1       In      -         12.890      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.379     13.268      -         
SDRAM_CMD                                     Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         14.775      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.880 is 3.548(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.754
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.359

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.379     2.518       -         
N_545                                         Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4     O        Out     0.449     4.338       -         
N_546                                         Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4     O        Out     0.449     6.157       -         
N_553                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]       SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[3]       SB_LUT4     O        Out     0.449     7.977       -         
N_562                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4LCA7[2]       SB_LUT4     I1       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4LCA7[2]       SB_LUT4     O        Out     0.400     9.748       -         
N_495                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     I2       In      -         11.119      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     O        Out     0.379     11.498      -         
SDRAM_CMD_RNO_0[0]                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     I1       In      -         12.868      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.379     13.247      -         
SDRAM_CMD                                     Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         14.754      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.859 is 3.527(23.7%) logic and 11.332(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      14.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.345

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                          Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]                SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                              Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4       O        Out     0.400     2.539       -         
N_545                                         Net           -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4       I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372       SB_LUT4       O        Out     0.449     4.359       -         
N_546                                         Net           -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4       I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3_0[3]     SB_LUT4       O        Out     0.449     6.178       -         
N_553                                         Net           -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[2]       SB_LUT4       I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[2]       SB_LUT4       O        Out     0.449     7.998       -         
N_665                                         Net           -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1             SB_LUT4       I2       In      -         9.369       -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_1             SB_LUT4       O        Out     0.379     9.748       -         
N_494                                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0             SB_LUT4       I0       In      -         11.119      -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO_0             SB_LUT4       O        Out     0.449     11.568      -         
un1_SDRAM_COUNTER44_9_0                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO               SB_LUT4       I1       In      -         12.939      -         
U712_CHIP_RAM.CPU_CYCLE_esr_RNO               SB_LUT4       O        Out     0.400     13.338      -         
un1_SDRAM_COUNTER44_9_0_0                     Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE_esr                   SB_DFFESR     E        In      -         14.845      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.845 is 3.513(23.7%) logic and 11.332(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          23 uses
SB_DFFE         9 uses
SB_DFFESR       24 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        7 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         219 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 73

@S |Mapping Summary:
Total  LUTs: 219 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 219 = 219 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:56:25 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	219
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	242
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	139
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	242/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.3 (sec)

Final Design Statistics
    Number of LUTs      	:	242
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	242/3520
    PLBs                        :	82/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 139.14 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2051
used logic cells: 242
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2051
used logic cells: 242
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 327 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 10:58:27 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:58:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:58:27 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:58:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 10:58:29 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 10:58:29 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     73   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:58:29 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 10:58:29 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 225 /       101
   2		0h:00m:00s		    -3.14ns		 223 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 instances converted, 73 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       73         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 10:58:30 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.596      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.596   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_433         3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_432         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_207_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_209_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_211_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_213_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_215_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_217_i       3.309        -2.465
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.423
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_433       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_432       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_207_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_209_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_211_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_213_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_215_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_217_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_221_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_219_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_433                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_404                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_432                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_433                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_207_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_209_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.596
U712_CHIP_RAM.DBR_DELAY[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[0]         0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.547
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.547
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.540
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.526
U712_CHIP_RAM.DBR_DELAY[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[1]         0.540       -0.511
U712_CHIP_RAM.DBR_DELAY[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[2]         0.540       -0.490
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.463
U712_CHIP_RAM.DBR_DELAY[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[3]         0.540       -0.427
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required           
Instance                           Reference                            Type          Pin     Net                           Time         Slack 
                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0                   12.395       -0.596
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1                   12.395       -0.596
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2                   12.395       -0.596
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                         12.395       -0.561
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD                     12.395       -0.533
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSS      D       DBENn                         12.395       -0.483
U712_CHIP_RAM.DMA_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_3_0_0     12.500       -0.462
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]           12.395       1.070 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]           12.395       1.133 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]           12.395       1.133 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.596

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.449     2.588       -         
N_528                                         Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     O        Out     0.449     4.408       -         
N_535                                         Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     O        Out     0.316     6.094       -         
N_544                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     I0       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     O        Out     0.449     7.914       -         
N_456                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     I0       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     O        Out     0.449     9.734       -         
SDRAM_CMD_3_sqmuxa                            Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]                SB_LUT4     I2       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]                SB_LUT4     O        Out     0.379     11.483      -         
SDRAM_CMD_0                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                    SB_DFF      D        In      -         12.991      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.096 is 3.135(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.596

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.449     2.588       -         
N_528                                         Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     O        Out     0.449     4.408       -         
N_535                                         Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     O        Out     0.316     6.094       -         
N_544                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     I0       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     O        Out     0.449     7.914       -         
N_456                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     I0       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     O        Out     0.449     9.734       -         
SDRAM_CMD_3_sqmuxa                            Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]                SB_LUT4     I2       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]                SB_LUT4     O        Out     0.379     11.483      -         
SDRAM_CMD_1                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                    SB_DFF      D        In      -         12.991      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.096 is 3.135(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.596

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.449     2.588       -         
N_528                                         Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     O        Out     0.449     4.408       -         
N_535                                         Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     O        Out     0.316     6.094       -         
N_544                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     I0       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     O        Out     0.449     7.914       -         
N_456                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     I0       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     O        Out     0.449     9.734       -         
SDRAM_CMD_3_sqmuxa                            Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]                SB_LUT4     I2       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]                SB_LUT4     O        Out     0.379     11.483      -         
SDRAM_CMD_2                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                    SB_DFF      D        In      -         12.991      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.096 is 3.135(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.955
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.561

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.DBR_DELAY[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DBR_DELAY[0]                    SB_DFF      Q        Out     0.540     0.540       -         
DBR_DELAY[0]                                  Net         -        -       1.599     -           4         
U712_CHIP_RAM.DBR_DELAY_RNIQVQK[3]            SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.DBR_DELAY_RNIQVQK[3]            SB_LUT4     O        Out     0.449     2.588       -         
N_343                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_START_RNIQM451        SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIQM451        SB_LUT4     O        Out     0.379     4.338       -         
N_631                                         Net         -        -       1.371     -           3         
U712_CHIP_RAM.REFRESH_RNITCUD2_0              SB_LUT4     I1       In      -         5.708       -         
U712_CHIP_RAM.REFRESH_RNITCUD2_0              SB_LUT4     O        Out     0.400     6.108       -         
N_654                                         Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     I1       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     O        Out     0.400     7.879       -         
N_456                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     I0       In      -         9.250       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     O        Out     0.449     9.699       -         
SDRAM_CMD_3_sqmuxa                            Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]                SB_LUT4     I2       In      -         11.070      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]                SB_LUT4     O        Out     0.379     11.448      -         
SDRAM_CMD_0                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                    SB_DFF      D        In      -         12.955      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.061 is 3.100(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.955
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.561

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_528                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      O        Out     0.400     4.359       -         
N_82_i                                      Net          -        -       1.371     -           4         
U712_CHIP_RAM.REFRESH_RNI1PC56              SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.REFRESH_RNI1PC56              SB_LUT4      O        Out     0.449     6.178       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         7.549       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     7.928       -         
N_510                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         9.299       -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     9.678       -         
N_257                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         11.049      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     11.448      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         12.955      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.061 is 3.100(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          23 uses
SB_DFFE         9 uses
SB_DFFESR       25 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        6 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         216 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 73

@S |Mapping Summary:
Total  LUTs: 216 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 216 = 216 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 10:58:31 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	216
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	239
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	136
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	239/3520
    PLBs                        :	37/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.6 (sec)

Final Design Statistics
    Number of LUTs      	:	239
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	239/3520
    PLBs                        :	80/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 133.26 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2049
used logic cells: 239
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2049
used logic cells: 239
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 327 
I1212: Iteration  1 :   104 unrouted : 2 seconds
I1212: Iteration  2 :    17 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 11:00:16 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:00:16 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:00:16 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:00:16 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:00:17 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 11:00:18 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     73   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:00:18 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 11:00:18 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 228 /       101
   2		0h:00m:00s		    -3.14ns		 226 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 instances converted, 73 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       73         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 142MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 11:00:19 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.701      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.701   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_446         3.309        -2.535
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_447         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_267_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_269_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_271_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_273_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_275_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_277_i       3.309        -2.465
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.423
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_446       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_447       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_267_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_269_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_271_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_273_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_275_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_277_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_281_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_279_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_446                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_427                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_447                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_446                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_267_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_269_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                      Arrival           
Instance                              Reference                            Type        Pin     Net                  Time        Slack 
                                      Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.652
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.631
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[0]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.070 
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       1.119 
U712_CHIP_RAM.REFRESH                 U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       REFRESH              0.540       1.133 
U712_CHIP_RAM.DBR_DELAY[0]            U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[0]         0.540       1.140 
U712_CHIP_RAM.DMA_CYCLE_START_e_0     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       DMA_CYCLE_START      0.540       1.140 
U712_CHIP_RAM.CAS_SYNC[1]             U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[1]          0.540       1.168 
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required           
Instance                           Reference                            Type          Pin     Net                           Time         Slack 
                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[0]           12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]           12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]           12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]           12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[4]           12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]           12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]           12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]           12.395       -0.603
U712_CHIP_RAM.CPU_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER46_9_0_0     12.500       -0.596
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_172_0                       12.500       -0.596
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_543                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_546                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_558                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     O        Out     0.400     7.949       -         
N_378                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     O        Out     0.449     9.769       -         
N_213                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[0]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_543                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_546                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_558                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     O        Out     0.400     7.949       -         
N_378                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     O        Out     0.449     9.769       -         
N_213                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.652

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_543                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_546                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     O        Out     0.400     6.129       -         
N_558                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     I1       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     O        Out     0.400     7.900       -         
N_378                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     I0       In      -         9.271       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     O        Out     0.449     9.720       -         
N_213                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         11.091      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.449     11.540      -         
SDRAM_COUNTER_lm[0]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         13.047      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.152 is 3.191(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.652

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_543                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_546                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     O        Out     0.400     6.129       -         
N_558                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     I1       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     O        Out     0.400     7.900       -         
N_378                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     I0       In      -         9.271       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     O        Out     0.449     9.720       -         
N_213                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.091      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.540      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.047      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.152 is 3.191(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_543                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_546                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_558                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI85309[3]     SB_LUT4     O        Out     0.400     7.949       -         
N_378                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI2RD7D[3]     SB_LUT4     O        Out     0.449     9.769       -         
N_213                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     O        Out     0.386     11.525      -         
SDRAM_COUNTER_lm[6]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     D        In      -         13.033      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          23 uses
SB_DFFE         9 uses
SB_DFFESR       25 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        6 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         219 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 73

@S |Mapping Summary:
Total  LUTs: 219 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 219 = 219 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:00:19 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	219
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	242
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	139
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	242/3520
    PLBs                        :	37/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.0 (sec)

Final Design Statistics
    Number of LUTs      	:	242
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	242/3520
    PLBs                        :	82/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 138.42 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2047
used logic cells: 242
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2047
used logic cells: 242
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 333 
I1212: Iteration  1 :   105 unrouted : 2 seconds
I1212: Iteration  2 :    19 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 11:03:30 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:03:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:03:30 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:03:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:03:31 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 11:03:31 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     73   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:03:32 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 11:03:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 225 /       101
   2		0h:00m:00s		    -3.14ns		 223 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 instances converted, 73 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       73         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 11:03:33 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.596      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.596   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_433         3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_432         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_207_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_209_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_211_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_213_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_215_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_217_i       3.309        -2.465
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.423
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_433       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_432       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_207_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_209_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_211_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_213_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_215_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_217_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_221_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_219_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_433                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_404                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_432                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_433                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_207_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_209_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.596
U712_CHIP_RAM.DBR_DELAY[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[0]         0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.547
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.547
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.540
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.526
U712_CHIP_RAM.DBR_DELAY[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[1]         0.540       -0.511
U712_CHIP_RAM.DBR_DELAY[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[2]         0.540       -0.490
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.463
U712_CHIP_RAM.DBR_DELAY[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_DELAY[3]         0.540       -0.427
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required           
Instance                           Reference                            Type          Pin     Net                           Time         Slack 
                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0                   12.395       -0.596
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1                   12.395       -0.596
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2                   12.395       -0.596
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                         12.395       -0.561
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD                     12.395       -0.533
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSS      D       DBENn                         12.395       -0.483
U712_CHIP_RAM.DMA_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_3_0_0     12.500       -0.462
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]           12.395       1.070 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]           12.395       1.133 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]           12.395       1.133 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.596

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.449     2.588       -         
N_528                                         Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     O        Out     0.449     4.408       -         
N_535                                         Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     O        Out     0.316     6.094       -         
N_544                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     I0       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     O        Out     0.449     7.914       -         
N_456                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     I0       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     O        Out     0.449     9.734       -         
SDRAM_CMD_3_sqmuxa                            Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]                SB_LUT4     I2       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]                SB_LUT4     O        Out     0.379     11.483      -         
SDRAM_CMD_0                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                    SB_DFF      D        In      -         12.991      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.096 is 3.135(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.596

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.449     2.588       -         
N_528                                         Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     O        Out     0.449     4.408       -         
N_535                                         Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     O        Out     0.316     6.094       -         
N_544                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     I0       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     O        Out     0.449     7.914       -         
N_456                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     I0       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     O        Out     0.449     9.734       -         
SDRAM_CMD_3_sqmuxa                            Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]                SB_LUT4     I2       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]                SB_LUT4     O        Out     0.379     11.483      -         
SDRAM_CMD_1                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                    SB_DFF      D        In      -         12.991      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.096 is 3.135(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.596

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                              Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]       SB_LUT4     O        Out     0.449     2.588       -         
N_528                                         Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2       SB_LUT4     O        Out     0.449     4.408       -         
N_535                                         Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     I3       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]       SB_LUT4     O        Out     0.316     6.094       -         
N_544                                         Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     I0       In      -         7.465       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     O        Out     0.449     7.914       -         
N_456                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     I0       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     O        Out     0.449     9.734       -         
SDRAM_CMD_3_sqmuxa                            Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]                SB_LUT4     I2       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]                SB_LUT4     O        Out     0.379     11.483      -         
SDRAM_CMD_2                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                    SB_DFF      D        In      -         12.991      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.096 is 3.135(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.955
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.561

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.DBR_DELAY[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DBR_DELAY[0]                    SB_DFF      Q        Out     0.540     0.540       -         
DBR_DELAY[0]                                  Net         -        -       1.599     -           4         
U712_CHIP_RAM.DBR_DELAY_RNIQVQK[3]            SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.DBR_DELAY_RNIQVQK[3]            SB_LUT4     O        Out     0.449     2.588       -         
N_343                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_START_RNIQM451        SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIQM451        SB_LUT4     O        Out     0.379     4.338       -         
N_631                                         Net         -        -       1.371     -           3         
U712_CHIP_RAM.REFRESH_RNITCUD2_0              SB_LUT4     I1       In      -         5.708       -         
U712_CHIP_RAM.REFRESH_RNITCUD2_0              SB_LUT4     O        Out     0.400     6.108       -         
N_654                                         Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     I1       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIJL07_0[2]     SB_LUT4     O        Out     0.400     7.879       -         
N_456                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     I0       In      -         9.250       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIS046G[2]       SB_LUT4     O        Out     0.449     9.699       -         
SDRAM_CMD_3_sqmuxa                            Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]                SB_LUT4     I2       In      -         11.070      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]                SB_LUT4     O        Out     0.379     11.448      -         
SDRAM_CMD_0                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                    SB_DFF      D        In      -         12.955      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.061 is 3.100(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.955
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.561

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_528                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      O        Out     0.400     4.359       -         
N_82_i                                      Net          -        -       1.371     -           4         
U712_CHIP_RAM.REFRESH_RNI1PC56              SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.REFRESH_RNI1PC56              SB_LUT4      O        Out     0.449     6.178       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         7.549       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     7.928       -         
N_510                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         9.299       -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     9.678       -         
N_257                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         11.049      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     11.448      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         12.955      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.061 is 3.100(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          23 uses
SB_DFFE         9 uses
SB_DFFESR       25 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        6 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         216 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 73

@S |Mapping Summary:
Total  LUTs: 216 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 216 = 216 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:03:33 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	216
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	239
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	136
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	239/3520
    PLBs                        :	37/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.5 (sec)

Final Design Statistics
    Number of LUTs      	:	239
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	239/3520
    PLBs                        :	80/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 133.26 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2049
used logic cells: 239
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2049
used logic cells: 239
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 327 
I1212: Iteration  1 :   104 unrouted : 2 seconds
I1212: Iteration  2 :    17 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 11:23:16 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:23:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:23:17 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:23:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:23:18 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 11:23:18 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     73   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:23:18 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 11:23:18 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 224 /       101
   2		0h:00m:00s		    -3.14ns		 222 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 instances converted, 73 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       73         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 11:23:20 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.666      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.666   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_454         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_453         3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_266_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_268_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_270_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_272_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_274_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_453       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_454       1.225        -4.571
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_272_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_274_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_278_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_276_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_422                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_453                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_454                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_454                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_264_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_266_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.617
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.596
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.533
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.224 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       1.224 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.294 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                 Required           
Instance                           Reference                            Type          Pin     Net                           Time         Slack 
                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1                   12.395       -0.666
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_2_0_0     12.500       -0.645
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2                   12.395       -0.603
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD                     12.395       -0.596
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                         12.395       -0.582
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSS      D       DBENn                         12.395       -0.568
U712_CHIP_RAM.DMA_CYCLE_esr        U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_3_0_0     12.500       -0.546
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]           12.395       0.444 
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]           12.395       0.585 
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]           12.395       0.725 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.666

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_545                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_569                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     8.047       -         
N_664                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I2       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.379     9.797       -         
SDRAM_CMD_RNO_0[2]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         11.168      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     11.554      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         13.061      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.166 is 3.205(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.645

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       O        Out     0.449     2.588       -         
N_545                                       Net           -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4       O        Out     0.449     4.408       -         
N_558                                       Net           -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4GV43[3]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4GV43[3]     SB_LUT4       O        Out     0.449     6.227       -         
N_667                                       Net           -        -       1.371     -           2         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     8.047       -         
N_520                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I0       In      -         9.418       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.449     9.867       -         
un1_SDRAM_COUNTER44_2_0                     Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         11.238      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     11.638      -         
un1_SDRAM_COUNTER44_2_0_0                   Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         13.145      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.145 is 3.184(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.012
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.617

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_545                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.359       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     O        Out     0.449     6.178       -         
N_569                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     7.998       -         
N_664                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I2       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.379     9.748       -         
SDRAM_CMD_RNO_0[2]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         11.119      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     11.505      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         13.012      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.117 is 3.156(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.998
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.603

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_545                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_569                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34[2]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIOGP34[2]     SB_LUT4     O        Out     0.449     8.047       -         
N_669                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I3       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.316     9.734       -         
SDRAM_CMD_RNO_0[3]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.105      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.386     11.491      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.998      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.103 is 3.142(24.0%) logic and 9.961(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.596

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.379     2.518       -         
N_545                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.338       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3FV43[1]     SB_LUT4     O        Out     0.449     6.157       -         
N_569                                       Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[0]     SB_LUT4     O        Out     0.449     7.977       -         
N_664                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     I2       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]            SB_LUT4     O        Out     0.379     9.727       -         
SDRAM_CMD_RNO_0[2]                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I0       In      -         11.098      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.386     11.483      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.991      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.096 is 3.135(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          23 uses
SB_DFFE         9 uses
SB_DFFESR       25 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        6 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         214 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 73

@S |Mapping Summary:
Total  LUTs: 214 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 214 = 214 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:23:20 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	214
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	237
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	88
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	135
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	237/3520
    PLBs                        :	38/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	237
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	237/3520
    PLBs                        :	95/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 121.16 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1986
used logic cells: 237
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1986
used logic cells: 237
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 10
I1209: Started routing
I1223: Total Nets : 324 
I1212: Iteration  1 :    92 unrouted : 2 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 11:31:09 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:31:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:31:09 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:31:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:31:10 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 11:31:10 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     73   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:31:11 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 11:31:11 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 221 /       101
   2		0h:00m:00s		    -3.14ns		 220 /       101



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 73 clock pin(s) of sequential element(s)
0 instances converted, 73 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       73         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 11:31:12 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.511      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.512   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_474         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_475         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_294_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_296_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_298_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_300_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_302_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_304_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_474       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_475       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_294_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_296_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_298_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_300_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_302_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_304_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_306_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_308_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_474                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_456                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_475                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_474                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_294_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_296_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.511
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.498
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.490
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.462
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.441
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.378
U712_CHIP_RAM.CPU_CYCLE_START      U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CPU_CYCLE_START      0.540       1.140 
U712_CHIP_RAM.DBR_COUNT[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_COUNT[2]         0.540       1.189 
U712_CHIP_RAM.DBR_COUNT[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DBR_COUNT[3]         0.540       1.210 
U712_CHIP_RAM.DMA_CYCLE_START      U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DMA_CYCLE_START      0.540       1.252 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type          Pin     Net                     Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                   12.395       -0.511
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_209_0                 12.500       -0.378
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1             12.395       1.084 
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0             12.395       1.140 
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2             12.395       1.140 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       1.140 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD               12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[4]     12.395       1.203 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.906
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.511

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_566                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      O        Out     0.400     4.359       -         
SDRAM_COUNTER15_i_0_i                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      I2       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      O        Out     0.379     6.108       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         7.479       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     7.858       -         
N_538                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I1       In      -         9.229       -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.400     9.629       -         
N_65                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         11.000      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     11.399      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         12.906      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.012 is 3.051(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                            Net          -        -       1.599     -           14        
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4      O        Out     0.386     2.525       -         
N_387                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      O        Out     0.449     4.345       -         
SDRAM_COUNTER15_i_0_i                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      I2       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      O        Out     0.379     6.094       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         7.465       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     7.844       -         
N_538                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I1       In      -         9.215       -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.400     9.615       -         
N_65                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         10.986      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     11.385      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         12.892      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.885
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.491

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net          -        -       1.599     -           13        
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4      O        Out     0.379     2.518       -         
N_387                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      O        Out     0.449     4.338       -         
SDRAM_COUNTER15_i_0_i                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      I2       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      O        Out     0.379     6.087       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         7.458       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     7.837       -         
N_538                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I1       In      -         9.208       -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.400     9.608       -         
N_65                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         10.979      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     11.378      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         12.885      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.991 is 3.030(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.857
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.462

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_566                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      I1       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      O        Out     0.400     4.309       -         
SDRAM_COUNTER15_i_0_i                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      I2       In      -         5.680       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      O        Out     0.379     6.059       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         7.430       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     7.809       -         
N_538                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I1       In      -         9.180       -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.400     9.579       -         
N_65                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         10.951      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     11.350      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         12.857      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.962 is 3.001(23.2%) logic and 9.961(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.836
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.441

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.379     2.518       -         
N_566                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[3]     SB_LUT4      O        Out     0.400     4.288       -         
SDRAM_COUNTER15_i_0_i                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      I2       In      -         5.659       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA13B6[3]     SB_LUT4      O        Out     0.379     6.038       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         7.409       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     7.788       -         
N_538                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I1       In      -         9.159       -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.400     9.559       -         
N_65                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         10.930      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     11.329      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         12.836      -         
==========================================================================================================
Total path delay (propagation time + setup) of 12.941 is 2.980(23.0%) logic and 9.961(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          24 uses
SB_DFFE         8 uses
SB_DFFESR       25 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        6 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         214 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 73

@S |Mapping Summary:
Total  LUTs: 214 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 214 = 214 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:31:12 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	214
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	237
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	134
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	237/3520
    PLBs                        :	36/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.1 (sec)

Final Design Statistics
    Number of LUTs      	:	237
    Number of DFFs      	:	101
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	237/3520
    PLBs                        :	86/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 134.23 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1986
used logic cells: 237
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1986
used logic cells: 237
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 322 
I1212: Iteration  1 :    89 unrouted : 2 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 11:32:55 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":166:0:166:5|Pruning unused register DBR_COUNT[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:32:55 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:32:56 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:32:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:32:57 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 11:32:57 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     69   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:32:57 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 11:32:57 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 221 /        97
   2		0h:00m:00s		    -3.14ns		 218 /        97
   3		0h:00m:00s		    -1.74ns		 217 /        97

   4		0h:00m:00s		    -1.74ns		 226 /        97


@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":223:0:223:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 69 clock pin(s) of sequential element(s)
0 instances converted, 69 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       69         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 11:32:59 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -2.458      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.458   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_441         3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_440         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_256_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_258_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_260_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_262_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_266_i       3.309        -2.465
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.423
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_441       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_440       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_256_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_258_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_260_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_262_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_416                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_440                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_256_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_258_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -2.458
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -2.408
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.504
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.231 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.343 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.406 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type          Pin     Net                     Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2             12.395       -2.458
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                   12.395       -2.430
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_159_0                 12.500       -2.331
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0             12.395       -2.254
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1             12.395       -2.254
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD               12.395       -2.191
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       -0.729
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       WRITE_CYCLE_0           12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       -0.666
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_536                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.227       -         
N_546                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     O        Out     0.449     8.047       -         
N_372                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     O        Out     0.449     9.867       -         
N_518                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         11.238      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD_cnst_i_a2_0_0_1[3]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I3       In      -         13.058      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.287     13.345      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.852      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.958 is 3.625(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.824
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.429

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_550                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_71_i                                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      O        Out     0.449     8.047       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         9.418       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     9.797       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         11.168      -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     11.547      -         
N_52                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         12.918      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     13.317      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         14.824      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.929 is 3.597(24.1%) logic and 11.332(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.408

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_536                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.178       -         
N_546                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     O        Out     0.449     7.998       -         
N_372                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     O        Out     0.449     9.818       -         
N_518                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD_cnst_i_a2_0_0_1[3]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I3       In      -         13.009      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.287     13.296      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.803      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.908 is 3.576(24.0%) logic and 11.332(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_550                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_71_i                                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      O        Out     0.449     7.998       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         9.369       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     9.748       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         11.119      -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     11.498      -         
N_52                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         12.868      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     13.268      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         14.775      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.880 is 3.548(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      14.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.331

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4       O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net           -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       O        Out     0.449     4.408       -         
N_536                                       Net           -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[3]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[3]     SB_LUT4       O        Out     0.449     6.227       -         
N_642                                       Net           -        -       1.371     -           4         
U712_CHIP_RAM.CPU_TACK_esr_RNO_4            SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_4            SB_LUT4       O        Out     0.449     8.047       -         
N_470                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         9.418       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     9.867       -         
un1_SDRAM_COUNTER44_2_i_i_0                 Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I3       In      -         11.238      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.316     11.554      -         
N_159                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         12.925      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     13.324      -         
N_159_0                                     Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         14.831      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.831 is 3.499(23.6%) logic and 11.332(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          20 uses
SB_DFFE         9 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        7 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         219 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   97 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 69

@S |Mapping Summary:
Total  LUTs: 219 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 219 = 219 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:32:59 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	219
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	241
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	85
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	142
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	241/3520
    PLBs                        :	36/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.6 (sec)

Final Design Statistics
    Number of LUTs      	:	241
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	241/3520
    PLBs                        :	88/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 116.08 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2014
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2014
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 330 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 11:50:30 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@E: CS187 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":312:70:312:70|Expecting )
@E: CS187 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":374:0:374:8|Expecting endmodule
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:50:30 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:50:30 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 11:51:05 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:51:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:51:05 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:51:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:51:07 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 11:51:07 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     74   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:51:07 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 11:51:07 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 228 /       102
   2		0h:00m:00s		    -3.14ns		 226 /       102
   3		0h:00m:00s		    -1.74ns		 225 /       102

   4		0h:00m:00s		    -1.74ns		 233 /       102


@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 74 clock pin(s) of sequential element(s)
0 instances converted, 74 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       74         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 11:51:09 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.750      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.750   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_436         3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_435         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_254_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_256_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_258_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_260_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_262_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.DBENn          C1            SB_DFFSS      D       DBENn         3.309        -0.736
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_436       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_435       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_254_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_256_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_258_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_260_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_262_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_436                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_413                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_435                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_436                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_254_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_256_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                      Arrival           
Instance                              Reference                            Type        Pin     Net                  Time        Slack 
                                      Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.680
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.617
U712_CHIP_RAM.CAS_SYNC[0]             U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.119 
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       1.119 
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       1.140 
U712_CHIP_RAM.CAS_SYNC[1]             U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[1]          0.540       1.161 
U712_CHIP_RAM.DMA_CYCLE_START_e_0     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       DMA_CYCLE_START      0.540       1.189 
U712_CHIP_RAM.SDRAM_COUNTER[0]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.252 
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required           
Instance                           Reference                            Type        Pin     Net                     Time         Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       -0.687
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       -0.680
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       -0.659
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_0             12.395       -0.659
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_1             12.395       -0.659
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_529                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_530                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_538                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     O        Out     0.449     8.047       -         
N_643                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.818       -         
N_104                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.145      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_529                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_530                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.178       -         
N_538                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     O        Out     0.449     7.998       -         
N_643                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.769       -         
N_104                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_529                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_530                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_538                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     O        Out     0.449     8.047       -         
N_643                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.818       -         
N_104                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[6]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     D        In      -         13.082      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[5] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_529                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_530                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_538                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     O        Out     0.449     8.047       -         
N_643                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.818       -         
N_104                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[5]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     D        In      -         13.082      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.687

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[4] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_529                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_530                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_538                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4     O        Out     0.449     8.047       -         
N_643                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     I1       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4     O        Out     0.400     9.818       -         
N_104                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[4]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[4]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[4]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     D        In      -         13.082      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFF          25 uses
SB_DFFE         9 uses
SB_DFFESR       24 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        6 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         226 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   102 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 74

@S |Mapping Summary:
Total  LUTs: 226 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 226 = 226 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:51:09 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	226
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	249
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	90
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	144
        CARRY Only       	:	1
        LUT with CARRY   	:	3
    LogicCells                  :	250/3520
    PLBs                        :	37/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.3 (sec)

Final Design Statistics
    Number of LUTs      	:	249
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	250/3520
    PLBs                        :	92/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 132.85 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2016
used logic cells: 250
oaInterface::FindInstTerm met NULL pInst
Warning: LUT cascading ignored at 8,12,4
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2016
used logic cells: 250
oaInterface::FindInstTerm met NULL pInst
Warning: LUT cascading ignored at 8,12,4
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 331 
I1212: Iteration  1 :   104 unrouted : 2 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 11:54:51 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:54:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:54:51 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:54:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 11:54:52 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 11:54:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     74   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:54:53 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 11:54:53 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 227 /       102
   2		0h:00m:00s		    -3.14ns		 224 /       102



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":230:0:230:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 74 clock pin(s) of sequential element(s)
0 instances converted, 74 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       74         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 11:54:54 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.511      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.512   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_383         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_384         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_182_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_184_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_186_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_188_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_190_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_192_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_383       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_384       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_182_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_184_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_186_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_188_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_190_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_192_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_194_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_196_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_383                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_366                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_384                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_383                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_182_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_184_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.511
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.462
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.441
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.378
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.161 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       1.210 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.231 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       1.294 
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       1.357 
U712_CHIP_RAM.DMA_CYCLE_START      U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DMA_CYCLE_START      0.540       1.364 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                                 Required           
Instance                        Reference                            Type          Pin     Net                           Time         Slack 
                                Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CPU_TACK_esr      U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_2_0_0     12.500       -0.511
U712_CHIP_RAM.SDRAM_CMD[0]      U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD                     12.395       1.070 
U712_CHIP_RAM.SDRAM_CMD[2]      U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1                   12.395       1.070 
U712_CHIP_RAM.SDRAM_CMD[1]      U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0                   12.395       1.119 
U712_CHIP_RAM.SDRAM_CMD[3]      U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2                   12.395       1.119 
U712_CHIP_RAM.WRITE_CYCLE       U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       WRITE_CYCLE_0                 12.395       1.189 
U712_CHIP_RAM.BANK0             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                         12.395       1.238 
U712_CHIP_RAM.CPU_CYCLE         U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       CPU_CYCLE_en                  12.395       1.273 
U712_CHIP_RAM.DBENn             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSS      D       DBENn                         12.395       1.294 
U712_CHIP_RAM.DMA_CYCLE_esr     U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       un1_SDRAM_COUNTER44_3_0_0     12.500       1.315 
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      13.012
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.511

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       O        Out     0.449     2.588       -         
N_483                                       Net           -        -       1.371     -           11        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4       O        Out     0.449     4.408       -         
N_489                                       Net           -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[1]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[1]     SB_LUT4       O        Out     0.449     6.227       -         
N_507                                       Net           -        -       1.371     -           2         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     8.047       -         
un1_SDRAM_COUNTER44_2_1_0                   Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I3       In      -         9.418       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.316     9.734       -         
un1_SDRAM_COUNTER44_2_0                     Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         11.105      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     11.505      -         
un1_SDRAM_COUNTER44_2_0_0                   Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         13.012      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.012 is 3.051(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.462

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       O        Out     0.400     2.539       -         
N_483                                       Net           -        -       1.371     -           11        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4       I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4       O        Out     0.449     4.359       -         
N_489                                       Net           -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[1]     SB_LUT4       I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[1]     SB_LUT4       O        Out     0.449     6.178       -         
N_507                                       Net           -        -       1.371     -           2         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         7.549       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     7.998       -         
un1_SDRAM_COUNTER44_2_1_0                   Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I3       In      -         9.369       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.316     9.685       -         
un1_SDRAM_COUNTER44_2_0                     Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         11.056      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     11.455      -         
un1_SDRAM_COUNTER44_2_0_0                   Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         12.962      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.962 is 3.001(23.2%) logic and 9.961(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      12.941
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.441

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       O        Out     0.379     2.518       -         
N_483                                       Net           -        -       1.371     -           11        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4       I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4       O        Out     0.449     4.338       -         
N_489                                       Net           -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[1]     SB_LUT4       I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[1]     SB_LUT4       O        Out     0.449     6.157       -         
N_507                                       Net           -        -       1.371     -           2         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         7.528       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     7.977       -         
un1_SDRAM_COUNTER44_2_1_0                   Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I3       In      -         9.348       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.316     9.664       -         
un1_SDRAM_COUNTER44_2_0                     Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         11.035      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     11.434      -         
un1_SDRAM_COUNTER44_2_0_0                   Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         12.941      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.941 is 2.980(23.0%) logic and 9.961(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      12.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.378

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[7] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[7]                            Net           -        -       1.599     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4       O        Out     0.316     2.455       -         
N_483                                       Net           -        -       1.371     -           11        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4       I0       In      -         3.826       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4       O        Out     0.449     4.274       -         
N_489                                       Net           -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[1]     SB_LUT4       I0       In      -         5.645       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[1]     SB_LUT4       O        Out     0.449     6.094       -         
N_507                                       Net           -        -       1.371     -           2         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         7.465       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     7.914       -         
un1_SDRAM_COUNTER44_2_1_0                   Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I3       In      -         9.285       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.316     9.601       -         
un1_SDRAM_COUNTER44_2_0                     Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         10.972      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     11.371      -         
un1_SDRAM_COUNTER44_2_0_0                   Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         12.878      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.878 is 2.917(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.325
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.070

    Number of logic level(s):                5
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_483                                       Net         -        -       1.371     -           11        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_489                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_504                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIG9H87[2]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIG9H87[2]     SB_LUT4     O        Out     0.449     7.998       -         
N_421                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.449     9.818       -         
SDRAM_CMD                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         11.325      -         
=========================================================================================================
Total path delay (propagation time + setup) of 11.430 is 2.840(24.8%) logic and 8.590(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          26 uses
SB_DFFE         8 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        7 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         217 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   102 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 74

@S |Mapping Summary:
Total  LUTs: 217 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 217 = 217 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 11:54:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	217
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	239
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	90
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	135
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	239/3520
    PLBs                        :	34/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.3 (sec)

Final Design Statistics
    Number of LUTs      	:	239
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	239/3520
    PLBs                        :	82/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 139.17 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2003
used logic cells: 239
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2003
used logic cells: 239
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 323 
I1212: Iteration  1 :   100 unrouted : 2 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:29:21 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:29:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:29:21 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:29:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:29:22 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:29:23 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     74   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:29:23 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:29:23 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 213 /       102
   2		0h:00m:00s		    -3.14ns		 212 /       102



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":269:0:269:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 74 clock pin(s) of sequential element(s)
0 instances converted, 74 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       74         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:29:24 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        -1.277      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -1.277   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_511            3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_510            3.309        -2.486
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -2.465
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_298_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_300_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_302_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_304_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_306_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_308_i          3.309        -2.465
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_511       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_510       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_298_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_300_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_302_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_304_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_306_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_308_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_312_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_310_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_511                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_488                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_510                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_511                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_298_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_300_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -1.277
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -1.228
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -1.207
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -1.144
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       0.493 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       WRITE_CYCLEm         0.540       0.542 
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       0.592 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       0.697 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]          0.540       1.147 
U712_CHIP_RAM.CAS_SYNC[1]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[1]          0.540       1.196 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type          Pin     Net                     Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]     12.395       -1.277
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]     12.395       -1.137
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]     12.395       -0.997
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[4]     12.395       -0.857
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       -0.717
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[0]     12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       -0.631
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_191_0                 12.500       -0.462
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1             12.395       1.021 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.672
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.178       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.998       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.769       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.674      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.903      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.917      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.043      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.057      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.183      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.197      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.323      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.337      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.464      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.850      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.165      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.672      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.777 is 3.840(27.9%) logic and 9.937(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.256

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      O        Out     0.449     4.408       -         
N_722                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I2       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.379     6.157       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.977       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.748       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.653      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.882      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.896      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.022      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.036      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.162      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.176      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.302      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.316      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.443      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.829      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.144      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.651      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.756 is 3.819(27.8%) logic and 9.937(72.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.623
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.228

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.359       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.129       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.949       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.720       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.625      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.854      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.868      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.994      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.008      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.134      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.148      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.274      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.288      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.414      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.800      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.116      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.623      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.728 is 3.791(27.6%) logic and 9.937(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.207

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.379     2.518       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.338       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.108       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.928       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.699       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.604      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.833      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.847      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.973      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         10.987      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.113      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.127      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.253      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.267      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.393      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.779      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.095      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.602      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.707 is 3.770(27.5%) logic and 9.937(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.207

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      O        Out     0.449     4.359       -         
N_722                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I2       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.379     6.108       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.928       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.699       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.604      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.833      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.847      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.973      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         10.987      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.113      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.127      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.253      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.267      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.393      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.779      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.095      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.602      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.707 is 3.770(27.5%) logic and 9.937(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       24 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        26 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         204 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   102 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 74

@S |Mapping Summary:
Total  LUTs: 204 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 204 = 204 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:29:24 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	204
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	230
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	126
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	231/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.9 (sec)

Final Design Statistics
    Number of LUTs      	:	230
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	231/3520
    PLBs                        :	81/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 123.98 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1972
used logic cells: 231
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1972
used logic cells: 231
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 321 
I1212: Iteration  1 :   111 unrouted : 2 seconds
I1212: Iteration  2 :    18 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:32:27 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:32:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:32:28 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:32:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:32:29 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:32:29 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     74   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:32:29 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:32:29 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 213 /       102
   2		0h:00m:00s		    -3.14ns		 212 /       102



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":242:0:242:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 74 clock pin(s) of sequential element(s)
0 instances converted, 74 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       74         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:32:31 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        -1.277      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -1.277   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_511            3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_510            3.309        -2.486
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -2.465
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_298_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_300_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_302_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_304_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_306_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_308_i          3.309        -2.465
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_511       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_510       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_298_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_300_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_302_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_304_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_306_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_308_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_312_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_310_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_511                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_488                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_510                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_511                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_298_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_300_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -1.277
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -1.228
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -1.207
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -1.144
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       0.493 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       WRITE_CYCLEm         0.540       0.542 
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       0.592 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       0.697 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]          0.540       1.147 
U712_CHIP_RAM.CAS_SYNC[1]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[1]          0.540       1.196 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type          Pin     Net                     Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]     12.395       -1.277
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]     12.395       -1.137
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]     12.395       -0.997
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[4]     12.395       -0.857
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       -0.717
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[0]     12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       -0.631
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_191_0                 12.500       -0.462
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1             12.395       1.021 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.672
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.178       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.998       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.769       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.674      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.903      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.917      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.043      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.057      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.183      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.197      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.323      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.337      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.464      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.850      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.165      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.672      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.777 is 3.840(27.9%) logic and 9.937(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.256

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      O        Out     0.449     4.408       -         
N_722                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I2       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.379     6.157       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.977       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.748       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.653      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.882      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.896      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.022      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.036      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.162      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.176      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.302      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.316      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.443      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.829      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.144      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.651      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.756 is 3.819(27.8%) logic and 9.937(72.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.623
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.228

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.359       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.129       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.949       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.720       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.625      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.854      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.868      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.994      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.008      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.134      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.148      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.274      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.288      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.414      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.800      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.116      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.623      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.728 is 3.791(27.6%) logic and 9.937(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.207

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.379     2.518       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.338       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.108       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.928       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.699       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.604      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.833      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.847      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.973      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         10.987      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.113      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.127      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.253      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.267      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.393      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.779      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.095      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.602      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.707 is 3.770(27.5%) logic and 9.937(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.207

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      O        Out     0.449     4.359       -         
N_722                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I2       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.379     6.108       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.928       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.699       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.604      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.833      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.847      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.973      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         10.987      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.113      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.127      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.253      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.267      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.393      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.779      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.095      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.602      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.707 is 3.770(27.5%) logic and 9.937(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        16 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       24 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        26 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         204 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   102 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 74

@S |Mapping Summary:
Total  LUTs: 204 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 204 = 204 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:32:31 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	204
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	230
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	126
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	231/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.8 (sec)

Final Design Statistics
    Number of LUTs      	:	230
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	231/3520
    PLBs                        :	81/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 123.98 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1972
used logic cells: 231
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1972
used logic cells: 231
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 321 
I1212: Iteration  1 :   111 unrouted : 2 seconds
I1212: Iteration  2 :    18 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:38:23 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:38:23 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:38:24 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:38:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:38:25 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:38:25 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     74   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:38:25 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:38:25 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 218 /       102
   2		0h:00m:00s		    -3.14ns		 217 /       102



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 74 clock pin(s) of sequential element(s)
0 instances converted, 74 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       74         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 144MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:38:27 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       1.1 MHz       279.330       871.781       -2.821      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        -0.799      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.465
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -2.821   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.799   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[0]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[0]     0.540       -2.465
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[2]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[2]     0.540       -2.465
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_173_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_195_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_197_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_202_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_516_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_204_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_206_i          3.309        -2.465
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -2.423
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_515_i          3.309        -2.402
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -2.821
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.800
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.800
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.800
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.800
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.800
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.800
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.800
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.800
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_515_i     1.225        -2.821
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_516_i     1.225        -2.821
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_173_i     1.225        -2.800
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_195_i     1.225        -2.800
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_197_i     1.225        -2.800
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_202_i     1.225        -2.800
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_204_i     1.225        -2.800
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_206_i     1.225        -2.800
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_236_i     1.225        -2.800
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_227_i     1.225        -2.800
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_REG_SM.N_515_i                      SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.N_515_i                      SB_LUT4       O        Out     0.400     2.539       -         
N_515_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_REG_SM.N_516_i                      SB_LUT4       I1       In      -         2.139       -         
U712_REG_SM.N_516_i                      SB_LUT4       O        Out     0.400     2.539       -         
N_516_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         4.046       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.800

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_REG_SM.N_173_i                      SB_LUT4       I2       In      -         2.139       -         
U712_REG_SM.N_173_i                      SB_LUT4       O        Out     0.379     2.518       -         
N_173_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         4.025       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.800

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_REG_SM.N_195_i                      SB_LUT4       I2       In      -         2.139       -         
U712_REG_SM.N_195_i                      SB_LUT4       O        Out     0.379     2.518       -         
N_195_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         4.025       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.800

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[3] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[3]                       Net           -        -       1.599     -           1         
U712_REG_SM.N_197_i                      SB_LUT4       I2       In      -         2.139       -         
U712_REG_SM.N_197_i                      SB_LUT4       O        Out     0.379     2.518       -         
N_197_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[3]                 SB_DFFESR     D        In      -         4.025       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.799
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.750
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.729
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.666
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.070 
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.168 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.217 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.238 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.315 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]          0.540       1.336 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required           
Instance                           Reference                            Type        Pin     Net                     Time         Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       -0.799
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       -0.736
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       -0.736
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       -0.736
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       -0.736
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       -0.736
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       -0.729
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[7]     12.395       -0.701
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       -0.652
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_2             12.395       -0.603
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.799

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_606                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_607                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_616                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     O        Out     0.449     8.047       -         
N_443                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     O        Out     0.449     9.867       -         
N_53                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.238      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.194      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.299 is 3.338(25.1%) logic and 9.961(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_606                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_607                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.178       -         
N_616                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     O        Out     0.449     7.998       -         
N_443                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     O        Out     0.449     9.818       -         
N_53                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.145      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.131
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.736

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_606                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_607                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_616                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     O        Out     0.449     8.047       -         
N_443                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     O        Out     0.449     9.867       -         
N_53                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     I0       In      -         11.238      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     O        Out     0.386     11.624      -         
SDRAM_COUNTER_lm[6]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     D        In      -         13.131      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.236 is 3.275(24.7%) logic and 9.961(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.131
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.736

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[5] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_606                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_607                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_616                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     O        Out     0.449     8.047       -         
N_443                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     O        Out     0.449     9.867       -         
N_53                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]          SB_LUT4     I0       In      -         11.238      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]          SB_LUT4     O        Out     0.386     11.624      -         
SDRAM_COUNTER_lm[5]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     D        In      -         13.131      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.236 is 3.275(24.7%) logic and 9.961(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.131
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.736

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[4] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_606                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_607                                       Net         -        -       1.371     -           7         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4     O        Out     0.449     6.227       -         
N_616                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4     O        Out     0.449     8.047       -         
N_443                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[2]     SB_LUT4     O        Out     0.449     9.867       -         
N_53                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[4]          SB_LUT4     I0       In      -         11.238      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[4]          SB_LUT4     O        Out     0.386     11.624      -         
SDRAM_COUNTER_lm[4]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     D        In      -         13.131      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.236 is 3.275(24.7%) logic and 9.961(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        27 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         207 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   102 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 74

@S |Mapping Summary:
Total  LUTs: 207 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 207 = 207 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:38:27 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	207
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	232
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	90
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	128
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	232/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.9 (sec)

Final Design Statistics
    Number of LUTs      	:	232
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	232/3520
    PLBs                        :	84/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 138.85 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2088
used logic cells: 232
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2088
used logic cells: 232
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 315 
I1212: Iteration  1 :   106 unrouted : 2 seconds
I1212: Iteration  2 :    19 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:40:58 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:40:59 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:40:59 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:40:59 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:41:00 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:41:00 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     74   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:41:00 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:41:00 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 214 /       102
   2		0h:00m:00s		    -3.14ns		 213 /       102



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 74 clock pin(s) of sequential element(s)
0 instances converted, 74 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       74         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:41:02 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        -1.277      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -1.277   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_511            3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_510            3.309        -2.486
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -2.465
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_298_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_300_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_302_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_304_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_306_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_308_i          3.309        -2.465
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_511       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_510       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_298_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_300_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_302_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_304_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_306_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_308_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_312_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_310_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_511                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_488                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_510                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_511                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_298_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_300_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -1.277
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -1.228
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -1.207
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -1.144
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       0.493 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       WRITE_CYCLEm         0.540       0.542 
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       0.592 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       0.697 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]          0.540       1.147 
U712_CHIP_RAM.CAS_SYNC[1]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[1]          0.540       1.196 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type          Pin     Net                     Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[7]     12.395       -1.277
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[6]     12.395       -1.137
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[5]     12.395       -0.997
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[4]     12.395       -0.857
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       -0.717
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[0]     12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       -0.631
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_191_0                 12.500       -0.462
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1             12.395       1.021 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.672
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.277

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.178       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.998       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.769       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.674      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.903      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.917      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.043      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.057      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.183      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.197      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.323      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.337      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.464      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.850      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.165      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.672      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.777 is 3.840(27.9%) logic and 9.937(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.256

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      O        Out     0.449     4.408       -         
N_722                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I2       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.379     6.157       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.977       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.748       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.653      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.882      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.896      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.022      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.036      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.162      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.176      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.302      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.316      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.443      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.829      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.144      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.651      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.756 is 3.819(27.8%) logic and 9.937(72.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.623
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.228

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.359       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.129       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.949       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.720       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.625      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.854      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.868      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.994      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.008      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.134      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.148      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.274      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.288      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.414      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.800      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.116      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.623      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.728 is 3.791(27.6%) logic and 9.937(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.207

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.379     2.518       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.338       -         
N_608                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I1       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.400     6.108       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.928       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.699       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.604      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.833      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.847      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.973      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         10.987      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.113      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.127      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.253      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.267      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.393      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.779      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.095      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.602      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.707 is 3.770(27.5%) logic and 9.937(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.207

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_607                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4      O        Out     0.449     4.359       -         
N_722                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      I2       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIR8ED6[2]     SB_LUT4      O        Out     0.379     6.108       -         
N_442                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      I0       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIF26R7[3]     SB_LUT4      O        Out     0.449     7.928       -         
N_516                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      I1       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIJJH6F[3]     SB_LUT4      O        Out     0.400     9.699       -         
N_41                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.604      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.833      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.847      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     10.973      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         10.987      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.113      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.127      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.253      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.267      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.393      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.779      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.095      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.602      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.707 is 3.770(27.5%) logic and 9.937(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        17 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       24 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        26 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         205 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   102 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 74

@S |Mapping Summary:
Total  LUTs: 205 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 205 = 205 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:41:02 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	205
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	231
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	126
        CARRY Only       	:	1
        LUT with CARRY   	:	3
    LogicCells                  :	232/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.1 (sec)

Final Design Statistics
    Number of LUTs      	:	231
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	232/3520
    PLBs                        :	81/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 123.98 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2020
used logic cells: 232
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2020
used logic cells: 232
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 326 
I1212: Iteration  1 :   108 unrouted : 2 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:43:28 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":170:0:170:5|Pruning unused register DBR_COUNT[3:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:43:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:43:28 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:43:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:43:29 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:43:30 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     70   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:43:30 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:43:30 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 206 /        98
   2		0h:00m:00s		    -3.14ns		 205 /        98



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 70 clock pin(s) of sequential element(s)
0 instances converted, 70 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       70         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:43:31 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        -1.375      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -1.376   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.507
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_409            3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -2.507
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_410            3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_214_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_216_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_218_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_220_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_222_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_224_i          3.309        -2.465
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_409       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_410       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_214_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_216_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_218_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_220_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_222_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_224_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_228_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_226_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_409                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_391                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_410                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_409                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_214_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_216_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -1.375
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -1.326
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -1.305
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -1.242
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       0.493 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.210 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.259 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.280 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]          0.540       1.287 
U712_CHIP_RAM.CAS_SYNC[1]          U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[1]          0.540       1.294 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required           
Instance                           Reference                            Type        Pin     Net                     Time         Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[7]     12.395       -1.375
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       -1.235
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       -1.095
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       -0.955
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       -0.815
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       -0.799
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       -0.736
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       -0.729
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       -0.680
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_2             12.395       -0.680
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.770
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.376

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_505                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_506                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      O        Out     0.449     6.227       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      O        Out     0.449     8.047       -         
N_612                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      O        Out     0.449     9.867       -         
N_66                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.772      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     11.001      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         11.015      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.141      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.155      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.281      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.295      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.422      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.435      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.562      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.948      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.263      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.770      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.876 is 3.938(28.4%) logic and 9.937(71.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.326

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.400     2.539       -         
N_505                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.359       -         
N_506                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      O        Out     0.449     6.178       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      O        Out     0.449     7.998       -         
N_612                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      O        Out     0.449     9.818       -         
N_66                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.723      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.952      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.966      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.092      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.106      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.232      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.246      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.372      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.386      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.513      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.899      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.214      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.721      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.826 is 3.889(28.1%) logic and 9.937(71.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.305

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.379     2.518       -         
N_505                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.338       -         
N_506                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      I0       In      -         5.708       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      O        Out     0.449     6.157       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      I0       In      -         7.528       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      O        Out     0.449     7.977       -         
N_612                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      I0       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      O        Out     0.449     9.797       -         
N_66                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.702      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.931      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.945      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.071      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.085      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.211      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.225      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.351      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.365      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.492      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.878      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.193      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.700      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.805 is 3.868(28.0%) logic and 9.937(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.242

    Number of logic level(s):                11
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[7] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[7] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[7]                            Net          -        -       1.599     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I3       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.316     2.455       -         
N_505                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.826       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.274       -         
N_506                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      I0       In      -         5.645       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      O        Out     0.449     6.094       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      I0       In      -         7.465       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      O        Out     0.449     7.914       -         
N_612                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      I0       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      O        Out     0.449     9.734       -         
N_66                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.639      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     10.868      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         10.882      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.008      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.022      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.148      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.162      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.288      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CI       In      -         11.302      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]        SB_CARRY     CO       Out     0.126     11.429      -         
SDRAM_COUNTER_cry[6]                        Net          -        -       0.386     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      I3       In      -         11.815      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]          SB_LUT4      O        Out     0.316     12.130      -         
SDRAM_COUNTER_lm[7]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[7]              SB_DFFE      D        In      -         13.637      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.742 is 3.805(27.7%) logic and 9.937(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.630
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.235

    Number of logic level(s):                10
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_505                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4      O        Out     0.449     4.408       -         
N_506                                       Net          -        -       1.371     -           8         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIQRE83          SB_LUT4      O        Out     0.449     6.227       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIPO9B7          SB_LUT4      O        Out     0.449     8.047       -         
N_612                                       Net          -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4      O        Out     0.449     9.867       -         
N_66                                        Net          -        -       0.905     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     I1       In      -         10.772      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]        SB_CARRY     CO       Out     0.229     11.001      -         
SDRAM_COUNTER_cry[2]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CI       In      -         11.015      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]        SB_CARRY     CO       Out     0.126     11.141      -         
SDRAM_COUNTER_cry[3]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CI       In      -         11.155      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]        SB_CARRY     CO       Out     0.126     11.281      -         
SDRAM_COUNTER_cry[4]                        Net          -        -       0.014     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CI       In      -         11.295      -         
U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]        SB_CARRY     CO       Out     0.126     11.422      -         
SDRAM_COUNTER_cry[5]                        Net          -        -       0.386     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4      I3       In      -         11.807      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4      O        Out     0.316     12.123      -         
SDRAM_COUNTER_lm[6]                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      D        In      -         13.630      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.735 is 3.812(27.8%) logic and 9.923(72.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       24 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        22 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         197 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   98 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 70

@S |Mapping Summary:
Total  LUTs: 197 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 197 = 197 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:43:31 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	197
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	223
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	85
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	124
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	223/3520
    PLBs                        :	34/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	223
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	223/3520
    PLBs                        :	79/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 130.14 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2051
used logic cells: 223
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2051
used logic cells: 223
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 305 
I1212: Iteration  1 :   108 unrouted : 2 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:47:22 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@W: CG289 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":168:23:168:27|Specified digits overflow the number's size
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":170:0:170:5|Pruning unused register DBR_COUNT[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":170:0:170:5|Register bit CPU_CYCLE_DISABLE is always 0.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:47:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:47:22 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:47:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:47:24 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:47:24 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     69   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:47:24 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:47:24 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 221 /        97
   2		0h:00m:00s		    -3.14ns		 218 /        97
   3		0h:00m:00s		    -1.74ns		 217 /        97

   4		0h:00m:00s		    -1.74ns		 226 /        97


@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 69 clock pin(s) of sequential element(s)
0 instances converted, 69 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       69         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:47:26 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -2.458      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.458   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_441         3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_440         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_256_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_258_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_260_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_262_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_266_i       3.309        -2.465
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.423
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_441       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_440       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_256_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_258_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_260_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_262_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_416                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_440                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_256_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_258_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -2.458
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -2.408
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.504
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.231 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.343 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.406 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type          Pin     Net                     Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2             12.395       -2.458
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                   12.395       -2.430
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_159_0                 12.500       -2.331
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0             12.395       -2.254
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1             12.395       -2.254
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD               12.395       -2.191
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       -0.729
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       WRITE_CYCLE_0           12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       -0.666
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_536                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.227       -         
N_546                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     O        Out     0.449     8.047       -         
N_372                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     O        Out     0.449     9.867       -         
N_518                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         11.238      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD_cnst_i_a2_0_0_1[3]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I3       In      -         13.058      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.287     13.345      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.852      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.958 is 3.625(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.824
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.429

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_550                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_71_i                                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      O        Out     0.449     8.047       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         9.418       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     9.797       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         11.168      -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     11.547      -         
N_52                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         12.918      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     13.317      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         14.824      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.929 is 3.597(24.1%) logic and 11.332(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.408

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_536                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.178       -         
N_546                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     O        Out     0.449     7.998       -         
N_372                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     O        Out     0.449     9.818       -         
N_518                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD_cnst_i_a2_0_0_1[3]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I3       In      -         13.009      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.287     13.296      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.803      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.908 is 3.576(24.0%) logic and 11.332(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_550                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_71_i                                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      O        Out     0.449     7.998       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         9.369       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     9.748       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         11.119      -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     11.498      -         
N_52                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         12.868      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     13.268      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         14.775      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.880 is 3.548(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      14.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.331

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4       O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net           -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       O        Out     0.449     4.408       -         
N_536                                       Net           -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[3]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[3]     SB_LUT4       O        Out     0.449     6.227       -         
N_642                                       Net           -        -       1.371     -           4         
U712_CHIP_RAM.CPU_TACK_esr_RNO_4            SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_4            SB_LUT4       O        Out     0.449     8.047       -         
N_470                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         9.418       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     9.867       -         
un1_SDRAM_COUNTER44_2_i_i_0                 Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I3       In      -         11.238      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.316     11.554      -         
N_159                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         12.925      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     13.324      -         
N_159_0                                     Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         14.831      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.831 is 3.499(23.6%) logic and 11.332(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          20 uses
SB_DFFE         9 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        7 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         219 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   97 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 69

@S |Mapping Summary:
Total  LUTs: 219 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 219 = 219 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:47:26 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	219
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	241
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	85
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	142
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	241/3520
    PLBs                        :	36/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.3 (sec)

Final Design Statistics
    Number of LUTs      	:	241
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	241/3520
    PLBs                        :	88/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 116.08 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2014
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2014
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 330 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:48:55 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@W: CG289 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":168:23:168:27|Specified digits overflow the number's size
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":170:0:170:5|Pruning unused register DBR_COUNT[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":170:0:170:5|Register bit CPU_CYCLE_DISABLE is always 0.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:48:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:48:56 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:48:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:48:57 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:48:57 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     69   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:48:57 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:48:58 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 221 /        97
   2		0h:00m:00s		    -3.14ns		 218 /        97
   3		0h:00m:00s		    -1.74ns		 217 /        97

   4		0h:00m:00s		    -1.74ns		 226 /        97


@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 69 clock pin(s) of sequential element(s)
0 instances converted, 69 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       69         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:48:59 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -2.458      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.458   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_441         3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_440         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_256_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_258_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_260_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_262_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_266_i       3.309        -2.465
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.423
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_441       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_440       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_256_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_258_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_260_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_262_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_416                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_440                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_256_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_258_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -2.458
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -2.408
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.504
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.231 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.343 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.406 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type          Pin     Net                     Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2             12.395       -2.458
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                   12.395       -2.430
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_159_0                 12.500       -2.331
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0             12.395       -2.254
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1             12.395       -2.254
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD               12.395       -2.191
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       -0.729
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       WRITE_CYCLE_0           12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       -0.666
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_536                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.227       -         
N_546                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     O        Out     0.449     8.047       -         
N_372                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     O        Out     0.449     9.867       -         
N_518                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         11.238      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD_cnst_i_a2_0_0_1[3]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I3       In      -         13.058      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.287     13.345      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.852      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.958 is 3.625(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.824
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.429

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_550                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_71_i                                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      O        Out     0.449     8.047       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         9.418       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     9.797       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         11.168      -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     11.547      -         
N_52                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         12.918      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     13.317      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         14.824      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.929 is 3.597(24.1%) logic and 11.332(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.408

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_536                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.178       -         
N_546                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     O        Out     0.449     7.998       -         
N_372                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     O        Out     0.449     9.818       -         
N_518                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD_cnst_i_a2_0_0_1[3]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I3       In      -         13.009      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.287     13.296      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.803      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.908 is 3.576(24.0%) logic and 11.332(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_550                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_71_i                                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      O        Out     0.449     7.998       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         9.369       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     9.748       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         11.119      -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     11.498      -         
N_52                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         12.868      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     13.268      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         14.775      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.880 is 3.548(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      14.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.331

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4       O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net           -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       O        Out     0.449     4.408       -         
N_536                                       Net           -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[3]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[3]     SB_LUT4       O        Out     0.449     6.227       -         
N_642                                       Net           -        -       1.371     -           4         
U712_CHIP_RAM.CPU_TACK_esr_RNO_4            SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_4            SB_LUT4       O        Out     0.449     8.047       -         
N_470                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         9.418       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     9.867       -         
un1_SDRAM_COUNTER44_2_i_i_0                 Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I3       In      -         11.238      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.316     11.554      -         
N_159                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         12.925      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     13.324      -         
N_159_0                                     Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         14.831      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.831 is 3.499(23.6%) logic and 11.332(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          20 uses
SB_DFFE         9 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        7 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         219 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   97 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 69

@S |Mapping Summary:
Total  LUTs: 219 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 219 = 219 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:48:59 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	219
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	241
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	85
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	142
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	241/3520
    PLBs                        :	36/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	241
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	241/3520
    PLBs                        :	88/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 116.08 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2014
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2014
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 330 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:50:34 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@W: CG289 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":168:23:168:27|Specified digits overflow the number's size
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@W: CL169 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":170:0:170:5|Pruning unused register DBR_COUNT[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":170:0:170:5|Register bit CPU_CYCLE_DISABLE is always 0.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":42:10:42:17|Input DBR_SYNC is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:50:35 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:50:35 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:50:35 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:50:36 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:50:36 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     69   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:50:36 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:50:36 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 221 /        97
   2		0h:00m:00s		    -3.14ns		 218 /        97
   3		0h:00m:00s		    -1.74ns		 217 /        97

   4		0h:00m:00s		    -1.74ns		 226 /        97


@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 69 clock pin(s) of sequential element(s)
0 instances converted, 69 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       69         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:50:38 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -2.458      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.458   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_441         3.309        -2.535
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_440         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_256_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_258_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_260_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_262_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_264_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_266_i       3.309        -2.465
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.423
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_441       1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_440       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_256_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_258_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_260_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_262_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_264_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_266_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_270_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_268_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_416                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_440                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_256_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_258_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -2.458
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -2.408
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       -0.561
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.504
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.231 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.343 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.406 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type          Pin     Net                     Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_2             12.395       -2.458
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      D       BANK0                   12.395       -2.430
U712_CHIP_RAM.CPU_TACK_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     E       N_159_0                 12.500       -2.331
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_0             12.395       -2.254
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD_1             12.395       -2.254
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       SDRAM_CMD               12.395       -2.191
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       -0.729
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFF        D       WRITE_CYCLE_0           12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       -0.666
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       -0.666
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_536                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.227       -         
N_546                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     I0       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     O        Out     0.449     8.047       -         
N_372                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     I0       In      -         9.418       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     O        Out     0.449     9.867       -         
N_518                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         11.238      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD_cnst_i_a2_0_0_1[3]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I3       In      -         13.058      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.287     13.345      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.852      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.958 is 3.625(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.824
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.429

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_550                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_71_i                                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      O        Out     0.449     8.047       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         9.418       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     9.797       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         11.168      -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     11.547      -         
N_52                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         12.918      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     13.317      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         14.824      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.929 is 3.597(24.1%) logic and 11.332(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.408

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net         -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_536                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI05TJ3[3]     SB_LUT4     O        Out     0.449     6.178       -         
N_546                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI2JSO6     SB_LUT4     O        Out     0.449     7.998       -         
N_372                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNINKMN7[2]     SB_LUT4     O        Out     0.449     9.818       -         
N_518                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD_cnst_i_a2_0_0_1[3]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I3       In      -         13.009      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.287     13.296      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.803      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.908 is 3.576(24.0%) logic and 11.332(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.BANK0 / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4      O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net          -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIA7LA2[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_550                                       Net          -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_71_i                                      Net          -        -       1.371     -           3         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      I0       In      -         7.549       -         
U712_CHIP_RAM.CPU_CYCLE_START_RNIA4TB5      SB_LUT4      O        Out     0.449     7.998       -         
A_m_2[20]                                   Net          -        -       1.371     -           2         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      I2       In      -         9.369       -         
U712_CHIP_RAM.BANK0_RNO_1                   SB_LUT4      O        Out     0.379     9.748       -         
N_515                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      I2       In      -         11.119      -         
U712_CHIP_RAM.BANK0_RNO_0                   SB_LUT4      O        Out     0.379     11.498      -         
N_52                                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      I1       In      -         12.868      -         
U712_CHIP_RAM.BANK0_RNO                     SB_LUT4      O        Out     0.400     13.268      -         
BANK0                                       Net          -        -       1.507     -           1         
U712_CHIP_RAM.BANK0                         SB_DFFSR     D        In      -         14.775      -         
==========================================================================================================
Total path delay (propagation time + setup) of 14.880 is 3.548(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      14.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.331

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.CPU_TACK_esr / E
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE       Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net           -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4       I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5NRT[5]      SB_LUT4       O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_0_68_i_a2_i_i_a2_2_0       Net           -        -       1.371     -           7         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4       O        Out     0.449     4.408       -         
N_536                                       Net           -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[3]     SB_LUT4       I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI27TJ3[3]     SB_LUT4       O        Out     0.449     6.227       -         
N_642                                       Net           -        -       1.371     -           4         
U712_CHIP_RAM.CPU_TACK_esr_RNO_4            SB_LUT4       I0       In      -         7.598       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_4            SB_LUT4       O        Out     0.449     8.047       -         
N_470                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       I0       In      -         9.418       -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_3            SB_LUT4       O        Out     0.449     9.867       -         
un1_SDRAM_COUNTER44_2_i_i_0                 Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       I3       In      -         11.238      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_1            SB_LUT4       O        Out     0.316     11.554      -         
N_159                                       Net           -        -       1.371     -           1         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       I1       In      -         12.925      -         
U712_CHIP_RAM.CPU_TACK_esr_RNO_0            SB_LUT4       O        Out     0.400     13.324      -         
N_159_0                                     Net           -        -       1.507     -           1         
U712_CHIP_RAM.CPU_TACK_esr                  SB_DFFESR     E        In      -         14.831      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.831 is 3.499(23.6%) logic and 11.332(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          20 uses
SB_DFFE         9 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        7 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         219 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   97 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 69

@S |Mapping Summary:
Total  LUTs: 219 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 219 = 219 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:50:38 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	219
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	241
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	85
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	142
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	241/3520
    PLBs                        :	36/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	241
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	241/3520
    PLBs                        :	88/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 116.08 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2014
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2014
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 330 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:52:19 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:52:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:52:19 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:52:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:52:20 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:52:20 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     78   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:52:21 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:52:21 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 233 /       106
   2		0h:00m:00s		    -3.14ns		 231 /       106



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 instances converted, 78 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       78         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:52:22 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.701      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.701   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_395         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_138_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_394         3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_140_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_142_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_163_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_168_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_171_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_394       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_395       1.225        -4.571
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_138_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_140_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_142_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_163_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_168_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_171_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_179_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_174_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_0[1]           SB_LUT4       O        Out     0.379     2.518       -         
N_366                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_394                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
N_395                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_395                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_138_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_140_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                       Arrival           
Instance                            Reference                            Type        Pin     Net                   Time        Slack 
                                    Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]      0.540       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[5]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]      0.540       -0.652
U712_CHIP_RAM.SDRAM_COUNTER[6]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]      0.540       -0.631
U712_CHIP_RAM.SDRAM_COUNTER[7]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]      0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[0]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]      0.540       -0.434
U712_CHIP_RAM.SDRAM_COUNTER[1]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]      0.540       -0.427
U712_CHIP_RAM.SDRAM_CONFIGURED      U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED      0.540       1.140 
U712_CHIP_RAM.SDRAM_COUNTER[2]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]      0.540       1.189 
U712_CHIP_RAM.SDRAM_COUNTER[3]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]      0.540       1.210 
U712_CHIP_RAM.CPU_CYCLE_DISABLE     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CPU_CYCLE_DISABLE     0.540       1.224 
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required           
Instance                           Reference                            Type        Pin     Net                     Time         Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       -0.701
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_0             12.395       -0.680
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_1             12.395       -0.680
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_2             12.395       -0.680
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       -0.638
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_489                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_503                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_RNIUIGU5          SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIUIGU5          SB_LUT4     O        Out     0.400     6.178       -         
N_334                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIIC8C7          SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIIC8C7          SB_LUT4     O        Out     0.449     7.998       -         
N_398                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMTJNE[3]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMTJNE[3]     SB_LUT4     O        Out     0.400     9.769       -         
N_228                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[0]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_489                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_503                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.WRITE_CYCLE_RNIUIGU5          SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIUIGU5          SB_LUT4     O        Out     0.400     6.178       -         
N_334                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.WRITE_CYCLE_RNIIC8C7          SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.WRITE_CYCLE_RNIIC8C7          SB_LUT4     O        Out     0.449     7.998       -         
N_398                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMTJNE[3]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMTJNE[3]     SB_LUT4     O        Out     0.400     9.769       -         
N_228                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.680

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_489                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_495                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_510                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.REFRESH_RNI4MNI6_0            SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.REFRESH_RNI4MNI6_0            SB_LUT4     O        Out     0.449     7.998       -         
N_457                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIE36OF[0]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIE36OF[0]     SB_LUT4     O        Out     0.449     9.818       -         
SDRAM_CMD_3_sqmuxa                          Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     I2       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.379     11.568      -         
SDRAM_CMD_0                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         13.075      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.680

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_489                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_495                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_510                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.REFRESH_RNI4MNI6_0            SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.REFRESH_RNI4MNI6_0            SB_LUT4     O        Out     0.449     7.998       -         
N_457                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIE36OF[0]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIE36OF[0]     SB_LUT4     O        Out     0.449     9.818       -         
SDRAM_CMD_3_sqmuxa                          Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I2       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.379     11.568      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         13.075      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.680

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_489                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5O1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_495                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMEP34[1]     SB_LUT4     O        Out     0.400     6.178       -         
N_510                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.REFRESH_RNI4MNI6_0            SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.REFRESH_RNI4MNI6_0            SB_LUT4     O        Out     0.449     7.998       -         
N_457                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIE36OF[0]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIE36OF[0]     SB_LUT4     O        Out     0.449     9.818       -         
SDRAM_CMD_3_sqmuxa                          Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I2       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.568      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         13.075      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        20 uses
SB_DFF          21 uses
SB_DFFE         9 uses
SB_DFFESR       24 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        14 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         225 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   106 (3%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 78

@S |Mapping Summary:
Total  LUTs: 225 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 225 = 225 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:52:22 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	225
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	248
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	140
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	249/3520
    PLBs                        :	37/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.0 (sec)

Final Design Statistics
    Number of LUTs      	:	248
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	249/3520
    PLBs                        :	87/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 132.98 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2070
used logic cells: 249
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2070
used logic cells: 249
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 336 
I1212: Iteration  1 :   110 unrouted : 1 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:54:36 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:54:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:54:36 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:54:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:54:37 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:54:37 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     78   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:54:38 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:54:38 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 219 /       106
   2		0h:00m:00s		    -3.14ns		 218 /       106



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 instances converted, 78 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       78         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 142MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:54:39 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        -2.570      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.570   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_420            3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_421            3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_201_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_203_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_205_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_207_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_209_i          3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_211_i          3.309        -2.465
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_420       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_421       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_201_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_203_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_205_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_207_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_209_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_211_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_215_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_213_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_420                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_402                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_421                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_420                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_201_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_203_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                        Arrival           
Instance                              Reference                            Type          Pin     Net                  Time        Slack 
                                      Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[4]     0.540       -2.570
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[5]     0.540       -2.521
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[6]     0.540       -2.500
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[7]     0.540       -2.437
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      Q       SDRAM_CONFIGURED     0.540       -0.701
U712_CHIP_RAM.CAS_SYNC[0]             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      Q       CAS_SYNC[0]          0.540       -0.526
U712_CHIP_RAM.CAS_SYNC[1]             U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR      Q       CAS_SYNC[1]          0.540       -0.519
U712_CHIP_RAM.DMA_CYCLE_START_e_0     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       DMA_CYCLE_START      0.540       -0.490
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_PLL_derived_clock     SB_DFFE       Q       SDRAM_COUNTER[2]     0.540       1.021 
U712_CHIP_RAM.WRITE_CYCLE_esr         U712_TOP|CLK80_PLL_derived_clock     SB_DFFESR     Q       WRITE_CYCLEm         0.540       1.091 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required           
Instance                           Reference                            Type        Pin     Net                     Time         Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       -2.570
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       -2.570
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       -2.507
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       -2.507
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       -2.507
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       -2.507
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       -2.507
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[7]     12.395       -2.471
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_2             12.395       -0.736
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_0             12.395       -0.540
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.964
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.570

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_510                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_511                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     O        Out     0.400     6.178       -         
N_520                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     O        Out     0.449     7.998       -         
N_353                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     O        Out     0.449     9.818       -         
N_426                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     O        Out     0.449     11.638      -         
N_61                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         13.009      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.449     13.458      -         
SDRAM_COUNTER_lm[0]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         14.964      -         
=========================================================================================================
Total path delay (propagation time + setup) of 15.070 is 3.738(24.8%) logic and 11.332(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.964
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.570

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_510                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_511                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     O        Out     0.400     6.178       -         
N_520                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     O        Out     0.449     7.998       -         
N_353                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     O        Out     0.449     9.818       -         
N_426                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     O        Out     0.449     11.638      -         
N_61                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         13.009      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     13.458      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         14.964      -         
=========================================================================================================
Total path delay (propagation time + setup) of 15.070 is 3.738(24.8%) logic and 11.332(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.521

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_510                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_511                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     O        Out     0.400     6.129       -         
N_520                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     O        Out     0.449     7.949       -         
N_353                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     O        Out     0.449     9.769       -         
N_426                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     O        Out     0.449     11.589      -         
N_61                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         12.960      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.449     13.408      -         
SDRAM_COUNTER_lm[0]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         14.915      -         
=========================================================================================================
Total path delay (propagation time + setup) of 15.021 is 3.689(24.6%) logic and 11.332(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.521

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_510                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.359       -         
N_511                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     O        Out     0.400     6.129       -         
N_520                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     O        Out     0.449     7.949       -         
N_353                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     O        Out     0.449     9.769       -         
N_426                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     O        Out     0.449     11.589      -         
N_61                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         12.960      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     13.408      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         14.915      -         
=========================================================================================================
Total path delay (propagation time + setup) of 15.021 is 3.689(24.6%) logic and 11.332(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.901
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.507

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_510                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_511                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.WRITE_CYCLE_esr_RNI37LE3      SB_LUT4     O        Out     0.400     6.178       -         
N_520                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4KKJ6[2]     SB_LUT4     O        Out     0.449     7.998       -         
N_353                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIODC18[2]     SB_LUT4     O        Out     0.449     9.818       -         
N_426                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     I0       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNISUNCF[1]     SB_LUT4     O        Out     0.449     11.638      -         
N_61                                        Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     I0       In      -         13.009      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     O        Out     0.386     13.394      -         
SDRAM_COUNTER_lm[6]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     D        In      -         14.901      -         
=========================================================================================================
Total path delay (propagation time + setup) of 15.007 is 3.675(24.5%) logic and 11.332(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        20 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       25 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        29 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         210 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   106 (3%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 78

@S |Mapping Summary:
Total  LUTs: 210 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 210 = 210 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:54:39 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	210
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	236
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	128
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	237/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.5 (sec)

Final Design Statistics
    Number of LUTs      	:	236
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	237/3520
    PLBs                        :	84/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 141.97 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2030
used logic cells: 237
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2030
used logic cells: 237
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 323 
I1212: Iteration  1 :   108 unrouted : 2 seconds
I1212: Iteration  2 :    17 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:56:47 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:56:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:56:47 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:56:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:56:48 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:56:48 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     78   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:56:49 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:56:49 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 218 /       106
   2		0h:00m:00s		    -3.14ns		 216 /       106



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 instances converted, 78 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       78         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 142MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:56:50 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.627

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1251.040      -4.627      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      17.9 MHz      12.500        55.984        1.070       derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.627   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      1.070    |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.627
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.571
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.627
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_326            3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0            3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_327            3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_69_i           3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_71_i           3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_73_i           3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_75_i           3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_77_i           3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_79_i           3.309        -2.465
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.627

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.386     2.525       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.896       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.345       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.851       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.379     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.309       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.816       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I1       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.400     4.288       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.795       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                       Required           
Instance                     Reference     Type          Pin     Net        Time         Slack 
                             Clock                                                             
-----------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_326      1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_327      1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_69_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_71_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_73_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_75_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_77_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_79_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_83_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_81_i     1.225        -2.737
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_326                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_308_0                                  Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_327                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_326                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_69_i                                   Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_71_i                                   Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                        Arrival          
Instance                            Reference                            Type         Pin     Net                   Time        Slack
                                    Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]      0.540       1.070
U712_CHIP_RAM.SDRAM_COUNTER[5]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]      0.540       1.119
U712_CHIP_RAM.SDRAM_COUNTER[6]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]      0.540       1.140
U712_CHIP_RAM.SDRAM_COUNTER[0]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]      0.540       1.161
U712_CHIP_RAM.SDRAM_COUNTER[7]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]      0.540       1.203
U712_CHIP_RAM.SDRAM_COUNTER[1]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[1]      0.540       1.210
U712_CHIP_RAM.CPU_CYCLE_DISABLE     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CPU_CYCLE_DISABLE     0.540       1.224
U712_CHIP_RAM.SDRAM_COUNTER[2]      U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[2]      0.540       1.231
U712_CHIP_RAM.CPU_CYCLE_START       U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CPU_CYCLE_START       0.540       1.259
U712_CHIP_RAM.CAS_SYNC[0]           U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       CAS_SYNC[0]           0.540       1.287
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                          Required          
Instance                           Reference                            Type         Pin     Net                     Time         Slack
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.070
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     D       BANK0                   12.395       1.091
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.133
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.133
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.133
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.133
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.133
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       1.140
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_1             12.395       1.161
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_2             12.395       1.161
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.325
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.070

    Number of logic level(s):                5
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_423                                       Net         -        -       1.371     -           9         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5V372     SB_LUT4     O        Out     0.449     4.408       -         
N_424                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNIL6NI4[2]     SB_LUT4     I0       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIL6NI4[2]     SB_LUT4     O        Out     0.449     6.227       -         
SDRAM_COUNTER_cnst_ss0_0_0                  Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4     I1       In      -         7.598       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[2]     SB_LUT4     O        Out     0.400     7.998       -         
N_171                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     9.818       -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         11.325      -         
=========================================================================================================
Total path delay (propagation time + setup) of 11.430 is 2.840(24.8%) logic and 8.590(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 142MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        20 uses
SB_DFF          5 uses
SB_DFFE         9 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        31 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         207 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   106 (3%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 78

@S |Mapping Summary:
Total  LUTs: 207 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 207 = 207 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:56:50 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	207
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	232
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	124
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	233/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.2 (sec)

Final Design Statistics
    Number of LUTs      	:	232
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	233/3520
    PLBs                        :	86/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 130.32 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1996
used logic cells: 233
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1996
used logic cells: 233
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 323 
I1212: Iteration  1 :   107 unrouted : 2 seconds
I1212: Iteration  2 :    28 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 12:59:22 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:59:23 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:59:23 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:59:23 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 12:59:24 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 12:59:24 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     78   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:59:24 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 12:59:25 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 231 /       106
   2		0h:00m:00s		    -3.14ns		 229 /       106



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":237:0:237:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 instances converted, 78 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       78         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 12:59:26 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.568      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.568   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_440         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_441         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_239_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_241_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_243_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_245_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_247_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_249_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_440       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_441       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_239_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_241_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_243_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_245_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_247_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_249_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_253_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_251_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_440                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_422                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_440                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_239_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_241_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.533
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.526
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.518
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.498
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.434
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       1.224 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.224 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       1.252 
U712_CHIP_RAM.DMA_CYCLE_START      U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DMA_CYCLE_START      0.540       1.364 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                          Required           
Instance                           Reference                            Type         Pin     Net                     Time         Slack 
                                   Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CPU_CYCLE            U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     D       CPU_CYCLE_en            12.395       -0.568
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_0             12.395       -0.568
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_2             12.395       -0.547
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_1             12.395       1.070 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD               12.395       1.119 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.140 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.203 
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_538                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4      O        Out     0.449     4.408       -         
N_551                                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI27TJ3     SB_LUT4      I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI27TJ3     SB_LUT4      O        Out     0.400     6.178       -         
N_642                                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.CPU_CYCLE_RNO_1               SB_LUT4      I1       In      -         7.549       -         
U712_CHIP_RAM.CPU_CYCLE_RNO_1               SB_LUT4      O        Out     0.400     7.949       -         
N_483                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      I0       In      -         9.320       -         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      O        Out     0.449     9.769       -         
un1_SDRAM_COUNTER44_10_0                    Net          -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      I3       In      -         11.140      -         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      O        Out     0.316     11.455      -         
CPU_CYCLE_en                                Net          -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE                     SB_DFFSR     D        In      -         12.962      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_538                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[3]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[3]     SB_LUT4     O        Out     0.400     6.178       -         
N_469_1                                     Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     O        Out     0.400     7.949       -         
SDRAM_CMD_cnst_i_a2_i_i_1[1]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     I2       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     O        Out     0.379     9.699       -         
N_197                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     I0       In      -         11.070      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.386     11.455      -         
SDRAM_CMD_0                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         12.962      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.941
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.547

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_538                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     O        Out     0.400     4.359       -         
N_546                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     O        Out     0.449     6.178       -         
N_555                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     I2       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     O        Out     0.379     7.928       -         
SDRAM_CMD_cnst_i_a2_0_i_i_1[3]              Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I2       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.379     9.678       -         
N_222                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.049      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.386     11.434      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.941      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.047 is 3.086(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.927
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.533

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                            Net         -        -       1.599     -           16        
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4     O        Out     0.386     2.525       -         
N_358                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     O        Out     0.449     4.345       -         
N_546                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     O        Out     0.449     6.164       -         
N_555                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     I2       In      -         7.535       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     O        Out     0.379     7.914       -         
SDRAM_CMD_cnst_i_a2_0_i_i_1[3]              Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I2       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.379     9.664       -         
N_222                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.035      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.386     11.420      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.927      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.033 is 3.072(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.526

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4     O        Out     0.379     2.518       -         
N_358                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     O        Out     0.449     4.338       -         
N_546                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     O        Out     0.449     6.157       -         
N_555                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     I2       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     O        Out     0.379     7.907       -         
SDRAM_CMD_cnst_i_a2_0_i_i_1[3]              Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I2       In      -         9.278       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.379     9.657       -         
N_222                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.028      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.386     11.413      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.920      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.026 is 3.065(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        20 uses
SB_DFF          22 uses
SB_DFFE         8 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        15 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         221 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   106 (3%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 78

@S |Mapping Summary:
Total  LUTs: 221 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 221 = 221 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 12:59:26 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	221
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	243
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	136
        CARRY Only       	:	2
        LUT with CARRY   	:	1
    LogicCells                  :	245/3520
    PLBs                        :	36/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.6 (sec)

Final Design Statistics
    Number of LUTs      	:	243
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	245/3520
    PLBs                        :	79/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 131.98 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1991
used logic cells: 245
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1991
used logic cells: 245
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 334 
I1212: Iteration  1 :    99 unrouted : 2 seconds
I1212: Iteration  2 :    23 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 13:04:08 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:04:08 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:04:08 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:04:08 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:04:09 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 13:04:09 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     78   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 13:04:10 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 13:04:10 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 228 /       106
   2		0h:00m:00s		    -3.14ns		 226 /       106



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 instances converted, 78 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       78         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 13:04:11 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.701      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.701   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_471         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_472         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_273_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_275_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_277_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_279_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_281_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_283_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_471       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_472       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_273_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_275_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_277_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_279_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_281_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_283_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_287_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_285_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_471                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_453                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_472                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_471                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_273_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_275_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.652
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.631
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       1.070 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       WRITE_CYCLEm         0.540       1.119 
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       1.168 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.189 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       1.252 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       1.322 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                         Required           
Instance                           Reference                            Type        Pin     Net                     Time         Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[2]     12.395       -0.701
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[1]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[3]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[4]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[5]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[6]     12.395       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[0]     12.395       -0.631
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     D       SDRAM_COUNTER_lm[7]     12.395       -0.603
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD_1             12.395       1.070 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF      D       SDRAM_CMD               12.395       1.119 
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.701

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_564                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_577                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     O        Out     0.400     6.178       -         
N_401                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     O        Out     0.449     7.998       -         
SDRAM_COUNTER_cnst_ss0                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     O        Out     0.400     9.769       -         
N_313                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.680

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_564                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI1DV43     SB_LUT4     O        Out     0.449     4.408       -         
N_664                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     I2       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     O        Out     0.379     6.157       -         
N_401                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     O        Out     0.449     7.977       -         
SDRAM_COUNTER_cnst_ss0                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     I1       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     O        Out     0.400     9.748       -         
N_313                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.119      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.568      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.075      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.652

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_564                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.359       -         
N_577                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     O        Out     0.400     6.129       -         
N_401                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     O        Out     0.449     7.949       -         
SDRAM_COUNTER_cnst_ss0                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     I1       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     O        Out     0.400     9.720       -         
N_313                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.091      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.449     11.540      -         
SDRAM_COUNTER_lm[2]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.047      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.152 is 3.191(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_564                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_577                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     O        Out     0.400     6.178       -         
N_401                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     O        Out     0.449     7.998       -         
SDRAM_COUNTER_cnst_ss0                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     O        Out     0.400     9.769       -         
N_313                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     O        Out     0.386     11.525      -         
SDRAM_COUNTER_lm[6]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[6]              SB_DFFE     D        In      -         13.033      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[5] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_564                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_577                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIR8ED6     SB_LUT4     O        Out     0.400     6.178       -         
N_401                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIEV0UB[3]     SB_LUT4     O        Out     0.449     7.998       -         
SDRAM_COUNTER_cnst_ss0                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     I1       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIIBFLF[3]     SB_LUT4     O        Out     0.400     9.769       -         
N_313                                       Net         -        -       1.371     -           8         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]          SB_LUT4     I0       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]          SB_LUT4     O        Out     0.386     11.525      -         
SDRAM_COUNTER_lm[5]                         Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     D        In      -         13.033      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        20 uses
SB_DFF          22 uses
SB_DFFE         8 uses
SB_DFFESR       22 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        16 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         218 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   106 (3%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 78

@S |Mapping Summary:
Total  LUTs: 218 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 218 = 218 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 13:04:11 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	218
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	240
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	132
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	241/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.5 (sec)

Final Design Statistics
    Number of LUTs      	:	240
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	241/3520
    PLBs                        :	73/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 124.55 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1955
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1955
used logic cells: 241
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 330 
I1212: Iteration  1 :   102 unrouted : 2 seconds
I1212: Iteration  2 :    19 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 13:07:15 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:07:15 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:07:15 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:07:15 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:07:17 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 13:07:17 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     78   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 13:07:17 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 13:07:17 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 231 /       106
   2		0h:00m:00s		    -3.14ns		 229 /       106



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":249:0:249:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 instances converted, 78 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       78         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 143MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 13:07:18 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -0.568      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -2.535
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -0.568   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -2.535
U712_CHIP_RAM.DMA_A20                     C1            SB_DFFNSR      Q       DMA_A20                0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       N_440         3.309        -2.535
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.486
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       N_441         3.309        -2.486
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       N_239_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       N_241_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       N_243_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       N_245_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       N_247_i       3.309        -2.465
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       N_249_i       3.309        -2.465
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.550
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                        Required           
Instance                     Reference     Type          Pin     Net         Time         Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       N_440       1.225        -4.571
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       N_441       1.225        -4.550
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       N_239_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       N_241_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       N_243_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       N_245_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       N_247_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       N_249_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       N_253_i     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       N_251_i     1.225        -2.737
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.288       -         
N_440                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
N_422                                    Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
N_441                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.267       -         
N_440                                    Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
N_239_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[2] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[2]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[2]             SB_LUT4       O        Out     0.316     2.455       -         
N_241_i                                  Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[2]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -0.533
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -0.526
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -0.518
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -0.498
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -0.434
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       SDRAM_CONFIGURED     0.540       1.224 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       1.224 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       1.252 
U712_CHIP_RAM.DMA_CYCLE_START      U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       DMA_CYCLE_START      0.540       1.364 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                          Required           
Instance                           Reference                            Type         Pin     Net                     Time         Slack 
                                   Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CPU_CYCLE            U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     D       CPU_CYCLE_en            12.395       -0.568
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_0             12.395       -0.568
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_2             12.395       -0.547
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_1             12.395       1.070 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD               12.395       1.119 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.140 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.203 
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.CPU_CYCLE / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net          -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4      O        Out     0.449     2.588       -         
N_538                                       Net          -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4      O        Out     0.449     4.408       -         
N_551                                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI27TJ3     SB_LUT4      I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI27TJ3     SB_LUT4      O        Out     0.400     6.178       -         
N_642                                       Net          -        -       1.371     -           4         
U712_CHIP_RAM.CPU_CYCLE_RNO_1               SB_LUT4      I1       In      -         7.549       -         
U712_CHIP_RAM.CPU_CYCLE_RNO_1               SB_LUT4      O        Out     0.400     7.949       -         
N_483                                       Net          -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      I0       In      -         9.320       -         
U712_CHIP_RAM.CPU_CYCLE_RNO_0               SB_LUT4      O        Out     0.449     9.769       -         
un1_SDRAM_COUNTER44_10_0                    Net          -        -       1.371     -           1         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      I3       In      -         11.140      -         
U712_CHIP_RAM.CPU_CYCLE_RNO                 SB_LUT4      O        Out     0.316     11.455      -         
CPU_CYCLE_en                                Net          -        -       1.507     -           1         
U712_CHIP_RAM.CPU_CYCLE                     SB_DFFSR     D        In      -         12.962      -         
==========================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[1] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_538                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI4N1M2     SB_LUT4     O        Out     0.449     4.408       -         
N_551                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[3]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVSQ24[3]     SB_LUT4     O        Out     0.400     6.178       -         
N_469_1                                     Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     I1       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]            SB_LUT4     O        Out     0.400     7.949       -         
SDRAM_CMD_cnst_i_a2_i_i_1[1]                Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     I2       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]            SB_LUT4     O        Out     0.379     9.699       -         
N_197                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     I0       In      -         11.070      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.386     11.455      -         
SDRAM_CMD_0                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         12.962      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.941
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.547

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_538                                       Net         -        -       1.371     -           10        
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     O        Out     0.400     4.359       -         
N_546                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     O        Out     0.449     6.178       -         
N_555                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     I2       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     O        Out     0.379     7.928       -         
SDRAM_CMD_cnst_i_a2_0_i_i_1[3]              Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I2       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.379     9.678       -         
N_222                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.049      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.386     11.434      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.941      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.047 is 3.086(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.927
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.533

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                            Net         -        -       1.599     -           16        
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4     O        Out     0.386     2.525       -         
N_358                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     O        Out     0.449     4.345       -         
N_546                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     O        Out     0.449     6.164       -         
N_555                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     I2       In      -         7.535       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     O        Out     0.379     7.914       -         
SDRAM_CMD_cnst_i_a2_0_i_i_1[3]              Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I2       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.379     9.664       -         
N_222                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.035      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.386     11.420      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.927      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.033 is 3.072(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.526

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           11        
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]      SB_LUT4     O        Out     0.379     2.518       -         
N_358                                       Net         -        -       1.371     -           4         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI05TJ3     SB_LUT4     O        Out     0.449     4.338       -         
N_546                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIMEP34     SB_LUT4     O        Out     0.449     6.157       -         
N_555                                       Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     I2       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]            SB_LUT4     O        Out     0.379     7.907       -         
SDRAM_CMD_cnst_i_a2_0_i_i_1[3]              Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I2       In      -         9.278       -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.379     9.657       -         
N_222                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I0       In      -         11.028      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.386     11.413      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         12.920      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.026 is 3.065(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 143MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        20 uses
SB_DFF          22 uses
SB_DFFE         8 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        15 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         221 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   106 (3%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 78

@S |Mapping Summary:
Total  LUTs: 221 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 221 = 221 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 13:07:18 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	221
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	243
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	136
        CARRY Only       	:	2
        LUT with CARRY   	:	1
    LogicCells                  :	245/3520
    PLBs                        :	36/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.4 (sec)

Final Design Statistics
    Number of LUTs      	:	243
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	245/3520
    PLBs                        :	79/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 131.98 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1991
used logic cells: 245
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1991
used logic cells: 245
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 334 
I1212: Iteration  1 :    99 unrouted : 2 seconds
I1212: Iteration  2 :    23 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Apr 28 13:13:14 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":37:7:37:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":34:7:34:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":35:7:35:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":36:7:36:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":35:7:35:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":88:2:88:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":39:16:39:20|Input RAS1n is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":57:0:57:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":67:0:67:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:13:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:13:15 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:13:15 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 28 13:13:16 2025

###########################################################]
Pre-mapping Report

# Mon Apr 28 13:13:16 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     78   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 13:13:16 2025

###########################################################]
Map & Optimize Report

# Mon Apr 28 13:13:16 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[4:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":98:0:98:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.14ns		 239 /       106
   2		0h:00m:00s		    -3.14ns		 236 /       106



@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":67:0:67:5|Boundary register U712_REG_SM.ASn (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":235:0:235:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40_PLL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 78 clock pin(s) of sequential element(s)
0 instances converted, 78 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0002       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0003       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       78         DBR_SYNC[0]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 144MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 28 13:13:18 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.592

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1243.668      -4.592      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      18.0 MHz      12.500        55.654        -2.366      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.592   |  No paths    -        |  No paths    -      |  3.415       -4.355
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.366   |  No paths    -        |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]          C1            SB_DFFR        Q       REFRESH5lto0           0.540       -4.592
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH5lto1           0.540       -4.550
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -4.529
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH5lto2           0.540       -4.521
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -4.487
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.458
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -4.458
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -4.355
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -2.821
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                          Required           
Instance                     Reference     Type          Pin     Net           Time         Slack 
                             Clock                                                                
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFF        D       REFRESH_0     1.225        -4.592
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       CMA_5[1]      3.309        -4.355
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       CMA_5[5]      3.309        -2.535
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       CMA_5[0]      3.309        -2.486
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       CMA_5[2]      3.309        -2.486
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       CMA_5[3]      3.309        -2.486
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       CMA_5[4]      3.309        -2.486
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       CMA_5[6]      3.309        -2.486
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       CMA_5[7]      3.309        -2.486
U712_CHIP_RAM.BANK0          C1            SB_DFFSR      D       BANK0         3.309        -2.437
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.592

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[0]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto0                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.351     4.309       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.816       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto1                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.267       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.774       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.521

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH5lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_RNO_0                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I2       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.379     4.239       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.746       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.851 is 1.375(23.5%) logic and 4.477(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_1          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_RNO_1                        Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.508
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                         Required           
Instance                     Reference     Type          Pin     Net          Time         Slack 
                             Clock                                                               
-------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       CMA_5[5]     1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       CMA_5[1]     1.225        -4.508
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       CMA_5[0]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       CMA_5[2]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       CMA_5[3]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       CMA_5[4]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       CMA_5[6]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       CMA_5[7]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       CMA_5[8]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       CMA_5[9]     1.225        -2.737
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
CMA_5[5]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
CMA_5[5]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.508

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.316     2.455       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.826       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.225       -         
CMA_5[1]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.732       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.316     2.455       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.826       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.204       -         
CMA_5[1]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.711       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.339(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
CMA_5[0]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                      Arrival           
Instance                           Reference                            Type        Pin     Net                  Time        Slack 
                                   Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[0]     0.540       -2.366
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[4]     0.540       -2.366
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[1]     0.540       -2.317
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[5]     0.540       -2.317
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[6]     0.540       -2.296
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[7]     0.540       -2.233
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[2]     0.540       -2.135
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE     Q       SDRAM_COUNTER[3]     0.540       -2.107
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       WRITE_CYCLEm         0.540       1.273 
U712_CHIP_RAM.CAS_SYNC[0]          U712_TOP|CLK80_PLL_derived_clock     SB_DFF      Q       CAS_SYNC[0]          0.540       1.287 
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                          Required           
Instance                           Reference                            Type         Pin     Net                     Time         Slack 
                                   Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD               12.395       -2.366
U712_CHIP_RAM.BANK0                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     D       BANK0                   12.395       -0.406
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       -0.343
U712_CHIP_RAM.CPU_TACK             U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       CPU_TACK_0              12.395       1.189 
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       N_38                    12.395       1.203 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.203 
U712_CHIP_RAM.WRITE_CYCLE          U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       WRITE_CYCLE_0           12.395       1.259 
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_0             12.395       1.266 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.266 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.266 
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.761
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.366

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                              Net         -        -       1.599     -           15        
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]        SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]        SB_LUT4     O        Out     0.449     2.588       -         
N_94                                          Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_0[3]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_0[3]     SB_LUT4     O        Out     0.449     4.408       -         
N_173                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]       SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]       SB_LUT4     O        Out     0.400     6.178       -         
N_33                                          Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN       SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN       SB_LUT4     O        Out     0.386     7.935       -         
un1_SDRAM_COUNTER19[0]                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O       SB_LUT4     I1       In      -         9.306       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O       SB_LUT4     O        Out     0.379     9.685       -         
N_38                                          Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     O        Out     0.449     11.505      -         
N_218                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     I1       In      -         12.876      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.379     13.254      -         
SDRAM_CMD                                     Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         14.761      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.866 is 3.534(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.761
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.366

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_331_3                                     Net         -        -       1.371     -           15        
U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83[1]     SB_LUT4     I1       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83[1]     SB_LUT4     O        Out     0.400     4.359       -         
N_172                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]     SB_LUT4     I0       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]     SB_LUT4     O        Out     0.449     6.178       -         
N_33                                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN     SB_LUT4     O        Out     0.386     7.935       -         
un1_SDRAM_COUNTER19[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O     SB_LUT4     I1       In      -         9.306       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O     SB_LUT4     O        Out     0.379     9.685       -         
N_38                                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]            SB_LUT4     I0       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]            SB_LUT4     O        Out     0.449     11.505      -         
N_218                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     I1       In      -         12.876      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     13.254      -         
SDRAM_CMD                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         14.761      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.866 is 3.534(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.740
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.345

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_331_3                                     Net         -        -       1.371     -           15        
U712_CHIP_RAM.SDRAM_COUNTER_RNI7MG83[1]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI7MG83[1]     SB_LUT4     O        Out     0.449     4.408       -         
N_186                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]     SB_LUT4     I2       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]     SB_LUT4     O        Out     0.379     6.157       -         
N_33                                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN     SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN     SB_LUT4     O        Out     0.386     7.914       -         
un1_SDRAM_COUNTER19[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O     SB_LUT4     I1       In      -         9.285       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O     SB_LUT4     O        Out     0.379     9.664       -         
N_38                                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]            SB_LUT4     I0       In      -         11.035      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]            SB_LUT4     O        Out     0.449     11.483      -         
N_218                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     I1       In      -         12.855      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     13.233      -         
SDRAM_CMD                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         14.740      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.845 is 3.513(23.7%) logic and 11.332(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.712
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.317

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                              Net         -        -       1.599     -           14        
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]        SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[1]        SB_LUT4     O        Out     0.400     2.539       -         
N_94                                          Net         -        -       1.371     -           5         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_0[3]     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI4CEN3_0[3]     SB_LUT4     O        Out     0.449     4.359       -         
N_173                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]       SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]       SB_LUT4     O        Out     0.400     6.129       -         
N_33                                          Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN       SB_LUT4     I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN       SB_LUT4     O        Out     0.386     7.886       -         
un1_SDRAM_COUNTER19[0]                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O       SB_LUT4     I1       In      -         9.257       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O       SB_LUT4     O        Out     0.379     9.636       -         
N_38                                          Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     I0       In      -         11.007      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]              SB_LUT4     O        Out     0.449     11.455      -         
N_218                                         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     I1       In      -         12.826      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.379     13.205      -         
SDRAM_CMD                                     Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         14.712      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.817 is 3.485(23.5%) logic and 11.332(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.712
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.317

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[0] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                            Net         -        -       1.599     -           4         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]     SB_LUT4     O        Out     0.400     2.539       -         
N_331_3                                     Net         -        -       1.371     -           15        
U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83[1]     SB_LUT4     I1       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83[1]     SB_LUT4     O        Out     0.400     4.309       -         
N_172                                       Net         -        -       1.371     -           6         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]     SB_LUT4     I0       In      -         5.680       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIGMF8A[3]     SB_LUT4     O        Out     0.449     6.129       -         
N_33                                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN     SB_LUT4     I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIH9ULN     SB_LUT4     O        Out     0.386     7.886       -         
un1_SDRAM_COUNTER19[0]                      Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O     SB_LUT4     I1       In      -         9.257       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI7JQ5O     SB_LUT4     O        Out     0.379     9.636       -         
N_38                                        Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]            SB_LUT4     I0       In      -         11.007      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[0]            SB_LUT4     O        Out     0.449     11.455      -         
N_218                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     I1       In      -         12.826      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     13.205      -         
SDRAM_CMD                                   Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         14.712      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.817 is 3.485(23.5%) logic and 11.332(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        20 uses
SB_DFF          22 uses
SB_DFFE         10 uses
SB_DFFESR       22 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       1 use
SB_DFFR         8 uses
SB_DFFSR        14 uses
SB_DFFSS        19 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         229 uses

I/O ports: 96
I/O primitives: 95
SB_IO          95 uses

I/O Register bits:                  0
Register bits not including I/Os:   106 (3%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 78

@S |Mapping Summary:
Total  LUTs: 229 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 229 = 229 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 28 13:13:18 2025

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	229
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for RAS1n, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	252
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	89
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	144
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	253/3520
    PLBs                        :	37/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.7 (sec)

Final Design Statistics
    Number of LUTs      	:	252
    Number of DFFs      	:	106
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	95
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	253/3520
    PLBs                        :	92/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	95/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: C1 | Frequency: 344.47 MHz | Target: 3.58 MHz
Clock: C3 | Frequency: N/A | Target: 3.58 MHz
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: 131.41 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2029
used logic cells: 253
oaInterface::FindInstTerm met NULL pInst
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2029
used logic cells: 253
oaInterface::FindInstTerm met NULL pInst
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 343 
I1212: Iteration  1 :   113 unrouted : 2 seconds
I1212: Iteration  2 :    16 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C3_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40D_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40B_OUT_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "C1_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
1:17:45 PM
