# CPU-Model-With-Instruction-Level-Parallelism
Event driven CPU model with dual-issue instruction pipeline
see \_REPORT.pdf for design and evaluation information.
