Fitter report for EndeavourSoc
Wed May  1 14:55:37 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed May  1 14:55:37 2024       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; EndeavourSoc                                ;
; Top-level Entity Name              ; EndeavourSoc                                ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50SAE144C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 7,659 / 49,760 ( 15 % )                     ;
;     Total combinational functions  ; 6,855 / 49,760 ( 14 % )                     ;
;     Dedicated logic registers      ; 4,024 / 49,760 ( 8 % )                      ;
; Total registers                    ; 4072                                        ;
; Total pins                         ; 79 / 101 ( 78 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 242,176 / 1,677,312 ( 14 % )                ;
; Embedded Multiplier 9-bit elements ; 8 / 288 ( 3 % )                             ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50SAE144C8G                        ;                                       ;
; Maximum processors allowed for parallel compilation                ; 6                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.7%      ;
;     Processor 3            ;   9.7%      ;
;     Processor 4            ;   9.5%      ;
;     Processor 5            ;   9.4%      ;
;     Processor 6            ;   9.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                               ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                           ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_dataReadRsp_0[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|lpm_mult:Mult0|mult_tgs:auto_generated|mac_out2                                                        ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[1]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[2]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[3]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[4]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[5]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[6]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[7]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[8]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[9]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[10]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[11]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[12]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[13]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[14]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[15]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[16]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[17]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[18]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[19]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[20]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[21]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[22]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[23]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[24]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[25]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[26]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[27]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[28]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[29]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[30]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[31]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|lpm_mult:Mult1|mult_tgs:auto_generated|mac_out2                                                        ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[1]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[2]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[3]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[4]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[5]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[6]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[7]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[8]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[9]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[10]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[11]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[12]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[13]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[14]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[15]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[16]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[17]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[18]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[19]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[20]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[21]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[22]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[23]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[24]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[25]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[26]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[27]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[28]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[29]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[30]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[31]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[32]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[33]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|lpm_mult:Mult2|mult_tgs:auto_generated|mac_out2                                                        ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[1]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[2]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[3]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[4]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[5]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[6]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[7]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[8]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[9]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[10]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[11]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[12]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[13]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[14]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[15]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[16]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[17]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[18]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[19]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[20]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[21]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[22]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[23]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[24]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[25]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[26]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[27]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[28]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[29]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[30]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[31]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[32]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[33]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|lpm_mult:Mult3|mult_tns:auto_generated|mac_out2                                                        ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[1]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[2]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[3]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[4]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[5]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[6]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[7]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[8]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[9]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[10]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[11]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[12]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[13]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[14]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[15]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[16]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[17]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[18]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[19]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[20]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[21]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[22]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[23]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[24]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[25]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[26]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[27]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[28]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[29]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[30]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[31]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                                                                            ; DATAOUT          ;                       ;
+--------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                               ;
+-----------------------+----------------+--------------+------------------+-----------------------+----------------+
; Name                  ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value         ; Ignored Source ;
+-----------------------+----------------+--------------+------------------+-----------------------+----------------+
; I/O Standard          ; EndeavourSoc   ;              ; io_ddr_sdram_a   ; 2.5 V                 ; QSF Assignment ;
; I/O Standard          ; EndeavourSoc   ;              ; io_ddr_sdram_ba  ; 2.5 V                 ; QSF Assignment ;
; I/O Standard          ; EndeavourSoc   ;              ; io_ddr_sdram_dm  ; 2.5 V                 ; QSF Assignment ;
; I/O Standard          ; EndeavourSoc   ;              ; io_ddr_sdram_dq  ; 2.5 V                 ; QSF Assignment ;
; I/O Standard          ; EndeavourSoc   ;              ; io_ddr_sdram_dqs ; 2.5 V                 ; QSF Assignment ;
; I/O Standard          ; EndeavourSoc   ;              ; io_keys          ; 2.5 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard          ; EndeavourSoc   ;              ; io_leds          ; 2.5 V                 ; QSF Assignment ;
; Weak Pull-Up Resistor ; EndeavourSoc   ;              ; io_keys          ; ON                    ; QSF Assignment ;
; Weak Pull-Up Resistor ; EndeavourSoc   ;              ; io_sdcard_data   ; ON                    ; QSF Assignment ;
+-----------------------+----------------+--------------+------------------+-----------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 11568 ) ; 0.00 % ( 0 / 11568 )       ; 0.00 % ( 0 / 11568 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 11568 ) ; 0.00 % ( 0 / 11568 )       ; 0.00 % ( 0 / 11568 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11555 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 7,659 / 49,760 ( 15 % )      ;
;     -- Combinational with no register       ; 3635                         ;
;     -- Register only                        ; 804                          ;
;     -- Combinational with a register        ; 3220                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 3711                         ;
;     -- 3 input functions                    ; 1849                         ;
;     -- <=2 input functions                  ; 1295                         ;
;     -- Register only                        ; 804                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 5876                         ;
;     -- arithmetic mode                      ; 979                          ;
;                                             ;                              ;
; Total registers*                            ; 4,072 / 50,226 ( 8 % )       ;
;     -- Dedicated logic registers            ; 4,024 / 49,760 ( 8 % )       ;
;     -- I/O registers                        ; 48 / 466 ( 10 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 644 / 3,110 ( 21 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 79 / 101 ( 78 % )            ;
;     -- Clock pins                           ; 6 / 6 ( 100 % )              ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 40 / 182 ( 22 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 1 ( 0 % )                ;
; Total block memory bits                     ; 242,176 / 1,677,312 ( 14 % ) ;
; Total block memory implementation bits      ; 368,640 / 1,677,312 ( 22 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 288 ( 3 % )              ;
; PLLs                                        ; 1 / 1 ( 100 % )              ;
; Global signals                              ; 11                           ;
;     -- Global clocks                        ; 11 / 20 ( 55 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 6.6% / 6.7% / 6.5%           ;
; Peak interconnect usage (total/H/V)         ; 39.8% / 41.4% / 41.3%        ;
; Maximum fan-out                             ; 3961                         ;
; Highest non-global fan-out                  ; 382                          ;
; Total fan-out                               ; 37766                        ;
; Average fan-out                             ; 3.20                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 7659 / 49760 ( 15 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 3635                  ; 0                              ;
;     -- Register only                        ; 804                   ; 0                              ;
;     -- Combinational with a register        ; 3220                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 3711                  ; 0                              ;
;     -- 3 input functions                    ; 1849                  ; 0                              ;
;     -- <=2 input functions                  ; 1295                  ; 0                              ;
;     -- Register only                        ; 804                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 5876                  ; 0                              ;
;     -- arithmetic mode                      ; 979                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 4072                  ; 0                              ;
;     -- Dedicated logic registers            ; 4024 / 49760 ( 8 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 96                    ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 644 / 3110 ( 21 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 79                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 288 ( 3 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 242176                ; 0                              ;
; Total RAM block bits                        ; 368640                ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 40 / 182 ( 21 % )     ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 7 / 24 ( 29 % )       ; 4 / 24 ( 16 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Double Data Rate I/O output circuitry       ; 24 / 500 ( 4 % )      ; 0 / 500 ( 0 % )                ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 4139                  ; 1                              ;
;     -- Registered Input Connections         ; 3986                  ; 0                              ;
;     -- Output Connections                   ; 27                    ; 4113                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 38019                 ; 4123                           ;
;     -- Registered Connections               ; 18029                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 52                    ; 4114                           ;
;     -- hard_block:auto_generated_inst       ; 4114                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 11                    ; 1                              ;
;     -- Output Ports                         ; 42                    ; 4                              ;
;     -- Bidir Ports                          ; 26                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; io_clk_in    ; 53    ; 3        ; 31           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; io_keys[0]   ; 130   ; 8        ; 29           ; 39           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; io_keys[1]   ; 126   ; 8        ; 29           ; 39           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; io_nreset    ; 25    ; 2        ; 0            ; 23           ; 14           ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; io_plla_clk0 ; 51    ; 3        ; 31           ; 0            ; 28           ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; io_plla_clk1 ; 52    ; 3        ; 31           ; 0            ; 21           ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; io_plla_clk2 ; 55    ; 3        ; 34           ; 0            ; 28           ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; io_pllb_clk0 ; 88    ; 6        ; 78           ; 29           ; 21           ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; io_pllb_clk1 ; 89    ; 6        ; 78           ; 29           ; 14           ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; io_pllb_clk2 ; 90    ; 6        ; 78           ; 30           ; 21           ; 8                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; io_uart_rx   ; 23    ; 1B       ; 0            ; 26           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; io_audio_i2c_scl   ; 96    ; 6        ; 78           ; 36           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_audio_shdn      ; 116   ; 7        ; 58           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[0]  ; 84    ; 5        ; 78           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[10] ; 83    ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[11] ; 64    ; 4        ; 60           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[12] ; 63    ; 4        ; 58           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[13] ; 125   ; 8        ; 31           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[1]  ; 85    ; 5        ; 78           ; 24           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[2]  ; 87    ; 5        ; 78           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[3]  ; 86    ; 5        ; 78           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[4]  ; 75    ; 5        ; 78           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[5]  ; 74    ; 5        ; 78           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[6]  ; 70    ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[7]  ; 69    ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[8]  ; 66    ; 4        ; 62           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_a[9]  ; 65    ; 4        ; 62           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_ba[0] ; 80    ; 5        ; 78           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_ba[1] ; 82    ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_cas_n ; 76    ; 5        ; 78           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_ck_n  ; 60    ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_ck_p  ; 61    ; 4        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_cke   ; 62    ; 4        ; 56           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_cs_n  ; 15    ; 1B       ; 0            ; 30           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_dm[0] ; 124   ; 8        ; 31           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_dm[1] ; 58    ; 4        ; 51           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_ras_n ; 77    ; 5        ; 78           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_ddr_sdram_we_n  ; 123   ; 8        ; 31           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_dvi_tmds0m      ; 110   ; 7        ; 74           ; 54           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_dvi_tmds0p      ; 111   ; 7        ; 74           ; 54           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_dvi_tmds1m      ; 117   ; 7        ; 56           ; 54           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_dvi_tmds1p      ; 118   ; 7        ; 56           ; 54           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_dvi_tmds2m      ; 119   ; 7        ; 46           ; 54           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_dvi_tmds2p      ; 120   ; 7        ; 46           ; 54           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_dvi_tmdsCm      ; 105   ; 6        ; 78           ; 49           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_dvi_tmdsCp      ; 106   ; 6        ; 78           ; 49           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_leds[0]         ; 138   ; 8        ; 22           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_leds[1]         ; 136   ; 8        ; 22           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_leds[2]         ; 134   ; 8        ; 24           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_plla_i2c_scl    ; 44    ; 3        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_pllb_i2c_scl    ; 81    ; 5        ; 78           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_sdcard_clk      ; 28    ; 2        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_uart_tx         ; 22    ; 1B       ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------+
; io_audio_i2c_sda    ; 97    ; 6        ; 78           ; 36           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; AudioController:audio_ctrl|I2C:i2c|sda                                                          ;
; io_ddr_sdram_dq[0]  ; 141   ; 8        ; 20           ; 39           ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[10] ; 43    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[11] ; 42    ; 3        ; 18           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[12] ; 41    ; 3        ; 16           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[13] ; 40    ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[14] ; 39    ; 3        ; 16           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[15] ; 38    ; 3        ; 14           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[1]  ; 140   ; 8        ; 22           ; 39           ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[2]  ; 135   ; 8        ; 24           ; 39           ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[3]  ; 133   ; 8        ; 24           ; 39           ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[4]  ; 132   ; 8        ; 26           ; 39           ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[5]  ; 131   ; 8        ; 26           ; 39           ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[6]  ; 129   ; 8        ; 26           ; 39           ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[7]  ; 128   ; 8        ; 29           ; 39           ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[8]  ; 49    ; 3        ; 26           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dq[9]  ; 46    ; 3        ; 26           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dqs[0] ; 127   ; 8        ; 26           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_ddr_sdram_dqs[1] ; 50    ; 3        ; 29           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr_sdram_ctrl:ram_ctrl|output_enable (inverted)                                                ;
; io_plla_i2c_sda     ; 57    ; 4        ; 49           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                               ;
; io_pllb_i2c_sda     ; 91    ; 6        ; 78           ; 30           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                               ;
; io_sdcard_cmd       ; 30    ; 2        ; 0            ; 16           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_cmd_tristate~0 (inverted) ;
; io_sdcard_data[0]   ; 27    ; 2        ; 0            ; 18           ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_dat_tristate~0 (inverted) ;
; io_sdcard_data[1]   ; 26    ; 2        ; 0            ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_dat_tristate~1 (inverted) ;
; io_sdcard_data[2]   ; 33    ; 2        ; 0            ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_dat_tristate~2 (inverted) ;
; io_sdcard_data[3]   ; 32    ; 2        ; 0            ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_dat_tristate~3 (inverted) ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                        ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name   ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; 15       ; JTAGEN                                             ; Use as regular IO              ; io_ddr_sdram_cs_n  ; Dual Purpose Pin ;
; 16       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~       ; Dual Purpose Pin ;
; 17       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~       ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~       ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~       ; Dual Purpose Pin ;
; 124      ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; io_ddr_sdram_dm[0] ; Dual Purpose Pin ;
; 125      ; DEV_OE                                             ; Use as regular IO              ; io_ddr_sdram_a[13] ; Dual Purpose Pin ;
; 128      ; CONFIG_SEL, Low_Speed                              ; Use as regular IO              ; io_ddr_sdram_dq[7] ; Dual Purpose Pin ;
; 130      ; nCONFIG, Low_Speed                                 ; Use as regular IO              ; io_keys[0]         ; Dual Purpose Pin ;
; 134      ; DIFFIO_RX_T48n, DIFFOUT_T48n, CRC_ERROR, Low_Speed ; Use as regular IO              ; io_leds[2]         ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Use as regular IO              ; io_leds[1]         ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Use as regular IO              ; io_leds[0]         ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )     ; 3.3V          ; --           ;
; 1B       ; 7 / 9 ( 78 % )    ; 3.3V          ; --           ;
; 2        ; 7 / 8 ( 88 % )    ; 3.3V          ; --           ;
; 3        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
; 6        ; 8 / 15 ( 53 % )   ; 3.3V          ; --           ;
; 7        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 8        ; 17 / 17 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                                       ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 30         ; 1B       ; io_ddr_sdram_cs_n                              ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 16       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 17       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 18       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 19       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; 20       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 21       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 44         ; 1B       ; io_uart_tx                                     ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 46         ; 1B       ; io_uart_rx                                     ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; On           ;
; 24       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 25       ; 56         ; 2        ; io_nreset                                      ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 26       ; 58         ; 2        ; io_sdcard_data[1]                              ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 27       ; 72         ; 2        ; io_sdcard_data[0]                              ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 28       ; 74         ; 2        ; io_sdcard_clk                                  ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 30       ; 79         ; 2        ; io_sdcard_cmd                                  ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 31       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 120        ; 2        ; io_sdcard_data[3]                              ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 33       ; 122        ; 2        ; io_sdcard_data[2]                              ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 124        ; 3        ; io_ddr_sdram_dq[15]                            ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 126        ; 3        ; io_ddr_sdram_dq[14]                            ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 40       ; 128        ; 3        ; io_ddr_sdram_dq[13]                            ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 130        ; 3        ; io_ddr_sdram_dq[12]                            ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 132        ; 3        ; io_ddr_sdram_dq[11]                            ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 134        ; 3        ; io_ddr_sdram_dq[10]                            ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 153        ; 3        ; io_plla_i2c_scl                                ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; On           ;
; 45       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 46       ; 152        ; 3        ; io_ddr_sdram_dq[9]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 49       ; 154        ; 3        ; io_ddr_sdram_dq[8]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 156        ; 3        ; io_ddr_sdram_dqs[1]                            ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 160        ; 3        ; io_plla_clk0                                   ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 162        ; 3        ; io_plla_clk1                                   ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 164        ; 3        ; io_clk_in                                      ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 54       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 55       ; 166        ; 3        ; io_plla_clk2                                   ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 57       ; 197        ; 4        ; io_plla_i2c_sda                                ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; On           ;
; 58       ; 198        ; 4        ; io_ddr_sdram_dm[1]                             ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 59       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 60       ; 204        ; 4        ; io_ddr_sdram_ck_n                              ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 206        ; 4        ; io_ddr_sdram_ck_p                              ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 62       ; 208        ; 4        ; io_ddr_sdram_cke                               ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 63       ; 216        ; 4        ; io_ddr_sdram_a[12]                             ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 64       ; 218        ; 4        ; io_ddr_sdram_a[11]                             ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 224        ; 4        ; io_ddr_sdram_a[9]                              ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 226        ; 4        ; io_ddr_sdram_a[8]                              ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 67       ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 240        ; 4        ; io_ddr_sdram_a[7]                              ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 242        ; 4        ; io_ddr_sdram_a[6]                              ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; --       ; VCCA5                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 245        ; 5        ; io_ddr_sdram_a[5]                              ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 247        ; 5        ; io_ddr_sdram_a[4]                              ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 244        ; 5        ; io_ddr_sdram_cas_n                             ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 246        ; 5        ; io_ddr_sdram_ras_n                             ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 80       ; 301        ; 5        ; io_ddr_sdram_ba[0]                             ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ; 303        ; 5        ; io_pllb_i2c_scl                                ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; On           ;
; 82       ; 300        ; 5        ; io_ddr_sdram_ba[1]                             ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 83       ; 302        ; 5        ; io_ddr_sdram_a[10]                             ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 309        ; 5        ; io_ddr_sdram_a[0]                              ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 308        ; 5        ; io_ddr_sdram_a[1]                              ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 311        ; 5        ; io_ddr_sdram_a[3]                              ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 310        ; 5        ; io_ddr_sdram_a[2]                              ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 320        ; 6        ; io_pllb_clk0                                   ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 322        ; 6        ; io_pllb_clk1                                   ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 324        ; 6        ; io_pllb_clk2                                   ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 326        ; 6        ; io_pllb_i2c_sda                                ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 92       ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 344        ; 6        ; io_audio_i2c_scl                               ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 97       ; 345        ; 6        ; io_audio_i2c_sda                               ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; On           ;
; 98       ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 102      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 384        ; 6        ; io_dvi_tmdsCm                                  ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 386        ; 6        ; io_dvi_tmdsCp                                  ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 388        ; 7        ; io_dvi_tmds0m                                  ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 390        ; 7        ; io_dvi_tmds0p                                  ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 112      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 113      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 114      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 115      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 116      ; 423        ; 7        ; io_audio_shdn                                  ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 117      ; 428        ; 7        ; io_dvi_tmds1m                                  ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 118      ; 430        ; 7        ; io_dvi_tmds1p                                  ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 448        ; 7        ; io_dvi_tmds2m                                  ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 450        ; 7        ; io_dvi_tmds2p                                  ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 121      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 122      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 123      ; 472        ; 8        ; io_ddr_sdram_we_n                              ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 124      ; 474        ; 8        ; io_ddr_sdram_dm[0]                             ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 476        ; 8        ; io_ddr_sdram_a[13]                             ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 479        ; 8        ; io_keys[1]                                     ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; On           ;
; 127      ; 481        ; 8        ; io_ddr_sdram_dqs[0]                            ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 480        ; 8        ; io_ddr_sdram_dq[7]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 483        ; 8        ; io_ddr_sdram_dq[6]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 130      ; 482        ; 8        ; io_keys[0]                                     ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; On           ;
; 131      ; 484        ; 8        ; io_ddr_sdram_dq[5]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 132      ; 486        ; 8        ; io_ddr_sdram_dq[4]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 488        ; 8        ; io_ddr_sdram_dq[3]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 134      ; 490        ; 8        ; io_leds[2]                                     ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 491        ; 8        ; io_ddr_sdram_dq[2]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 492        ; 8        ; io_leds[1]                                     ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 137      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 494        ; 8        ; io_leds[0]                                     ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 140      ; 496        ; 8        ; io_ddr_sdram_dq[1]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 141      ; 498        ; 8        ; io_ddr_sdram_dq[0]                             ; bidir  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 142      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; EPAD     ;            ;          ; GND                                            ;        ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Name                          ; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; SDC pin name                  ; board_ctrl|pll|altpll_component|auto_generated|pll1                                       ;
; PLL mode                      ; Normal                                                                                    ;
; Compensate clock              ; clock0                                                                                    ;
; Compensated input/output pins ; --                                                                                        ;
; Switchover type               ; --                                                                                        ;
; Input frequency 0             ; 100.0 MHz                                                                                 ;
; Input frequency 1             ; --                                                                                        ;
; Nominal PFD frequency         ; 20.0 MHz                                                                                  ;
; Nominal VCO frequency         ; 480.0 MHz                                                                                 ;
; VCO post scale K counter      ; 2                                                                                         ;
; VCO frequency control         ; Auto                                                                                      ;
; VCO phase shift step          ; 260 ps                                                                                    ;
; VCO multiply                  ; --                                                                                        ;
; VCO divide                    ; --                                                                                        ;
; Freq min lock                 ; 62.51 MHz                                                                                 ;
; Freq max lock                 ; 135.46 MHz                                                                                ;
; M VCO Tap                     ; 0                                                                                         ;
; M Initial                     ; 1                                                                                         ;
; M value                       ; 24                                                                                        ;
; N value                       ; 5                                                                                         ;
; Charge pump current           ; setting 1                                                                                 ;
; Loop filter resistance        ; setting 24                                                                                ;
; Loop filter capacitance       ; setting 0                                                                                 ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                        ;
; Bandwidth type                ; Medium                                                                                    ;
; Real time reconfigurable      ; Off                                                                                       ;
; Scan chain MIF file           ; --                                                                                        ;
; Preserve PLL counter order    ; Off                                                                                       ;
; PLL location                  ; PLL_1                                                                                     ;
; Inclk0 signal                 ; io_clk_in                                                                                 ;
; Inclk1 signal                 ; --                                                                                        ;
; Inclk0 signal type            ; Dedicated Pin                                                                             ;
; Inclk1 signal type            ; --                                                                                        ;
+-------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+--------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------+
; Name                                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift  ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                               ;
+-------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+--------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------+
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 24   ; 25  ; 96.0 MHz         ; 0 (0 ps)     ; 9.00 (260 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; board_ctrl|pll|altpll_component|auto_generated|pll1|clk[0] ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 24   ; 25  ; 96.0 MHz         ; 90 (2604 ps) ; 9.00 (260 ps)    ; 50/50      ; C3      ; 5             ; 3/2 Odd    ; --            ; 2       ; 2       ; board_ctrl|pll|altpll_component|auto_generated|pll1|clk[1] ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 12   ; 25  ; 48.0 MHz         ; 0 (0 ps)     ; 4.50 (260 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; board_ctrl|pll|altpll_component|auto_generated|pll1|clk[2] ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 12   ; 5   ; 240.0 MHz        ; 0 (0 ps)     ; 22.50 (260 ps)   ; 50/50      ; C2      ; 2             ; 1/1 Even   ; --            ; 1       ; 0       ; board_ctrl|pll|altpll_component|auto_generated|pll1|clk[3] ;
+-------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+--------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; io_plla_i2c_scl     ; Missing drive strength and slew rate ;
; io_pllb_i2c_scl     ; Missing drive strength and slew rate ;
; io_leds[0]          ; Missing drive strength and slew rate ;
; io_leds[1]          ; Missing drive strength and slew rate ;
; io_leds[2]          ; Missing drive strength and slew rate ;
; io_audio_shdn       ; Missing drive strength               ;
; io_audio_i2c_scl    ; Missing drive strength               ;
; io_uart_tx          ; Missing drive strength               ;
; io_dvi_tmds0p       ; Missing drive strength               ;
; io_dvi_tmds0m       ; Missing drive strength               ;
; io_dvi_tmds1p       ; Missing drive strength               ;
; io_dvi_tmds1m       ; Missing drive strength               ;
; io_dvi_tmds2p       ; Missing drive strength               ;
; io_dvi_tmds2m       ; Missing drive strength               ;
; io_dvi_tmdsCp       ; Missing drive strength               ;
; io_dvi_tmdsCm       ; Missing drive strength               ;
; io_sdcard_clk       ; Missing drive strength               ;
; io_ddr_sdram_ck_p   ; Missing drive strength and slew rate ;
; io_ddr_sdram_ck_n   ; Missing drive strength and slew rate ;
; io_ddr_sdram_cke    ; Missing drive strength and slew rate ;
; io_ddr_sdram_cs_n   ; Missing drive strength               ;
; io_ddr_sdram_ras_n  ; Missing drive strength and slew rate ;
; io_ddr_sdram_cas_n  ; Missing drive strength and slew rate ;
; io_ddr_sdram_we_n   ; Missing drive strength and slew rate ;
; io_ddr_sdram_ba[0]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_ba[1]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[0]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[1]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[2]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[3]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[4]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[5]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[6]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[7]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[8]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[9]   ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[10]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[11]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[12]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_a[13]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dm[0]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dm[1]  ; Missing drive strength and slew rate ;
; io_plla_i2c_sda     ; Missing drive strength and slew rate ;
; io_pllb_i2c_sda     ; Missing drive strength               ;
; io_audio_i2c_sda    ; Missing drive strength               ;
; io_sdcard_cmd       ; Missing drive strength               ;
; io_sdcard_data[0]   ; Missing drive strength               ;
; io_sdcard_data[1]   ; Missing drive strength               ;
; io_sdcard_data[2]   ; Missing drive strength               ;
; io_sdcard_data[3]   ; Missing drive strength               ;
; io_ddr_sdram_dqs[0] ; Missing drive strength and slew rate ;
; io_ddr_sdram_dqs[1] ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[0]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[1]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[2]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[3]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[4]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[5]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[6]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[7]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[8]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[9]  ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[10] ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[11] ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[12] ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[13] ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[14] ; Missing drive strength and slew rate ;
; io_ddr_sdram_dq[15] ; Missing drive strength and slew rate ;
+---------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                              ; Entity Name            ; Library Name ;
+--------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |EndeavourSoc                                                      ; 7659 (261)  ; 4024 (223)                ; 48 (48)       ; 242176      ; 40   ; 1          ; 8            ; 0       ; 4         ; 79   ; 0            ; 3635 (35)    ; 804 (145)         ; 3220 (67)        ; 0          ; |EndeavourSoc                                                                                                                                    ; EndeavourSoc           ; work         ;
;    |Apb3Decoder:io_apb_decoder|                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; 0          ; |EndeavourSoc|Apb3Decoder:io_apb_decoder                                                                                                         ; Apb3Decoder            ; work         ;
;    |Apb3Router:apb3Router_1|                                       ; 79 (79)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 38 (38)          ; 0          ; |EndeavourSoc|Apb3Router:apb3Router_1                                                                                                            ; Apb3Router             ; work         ;
;    |AudioController:audio_ctrl|                                    ; 237 (177)   ; 142 (117)                 ; 0 (0)         ; 12288       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (52)      ; 27 (27)           ; 123 (98)         ; 0          ; |EndeavourSoc|AudioController:audio_ctrl                                                                                                         ; AudioController        ; work         ;
;       |I2C:i2c|                                                    ; 60 (60)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 25 (25)          ; 0          ; |EndeavourSoc|AudioController:audio_ctrl|I2C:i2c                                                                                                 ; I2C                    ; work         ;
;       |altsyncram:fifo_rtl_0|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|AudioController:audio_ctrl|altsyncram:fifo_rtl_0                                                                                   ; altsyncram             ; work         ;
;          |altsyncram_sfg1:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|AudioController:audio_ctrl|altsyncram:fifo_rtl_0|altsyncram_sfg1:auto_generated                                                    ; altsyncram_sfg1        ; work         ;
;    |Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|                     ; 70 (55)     ; 15 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (11)      ; 0 (0)             ; 54 (44)          ; 0          ; |EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1                                                                                          ; Axi4ReadOnlyDecoder    ; work         ;
;       |Axi4ReadOnlyErrorSlave:errorSlave|                          ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 10 (10)          ; 0          ; |EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave                                                        ; Axi4ReadOnlyErrorSlave ; work         ;
;    |Axi4SharedArbiter:ram_ctrl_axi_arbiter|                        ; 34 (13)     ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (11)      ; 0 (0)             ; 11 (2)           ; 0          ; |EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter                                                                                             ; Axi4SharedArbiter      ; work         ;
;       |StreamArbiter_2:cmdArbiter|                                 ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamArbiter_2:cmdArbiter                                                                  ; StreamArbiter_2        ; work         ;
;       |StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo| ; 11 (0)      ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 6 (0)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo                                  ; StreamFifoLowLatency_2 ; work         ;
;          |StreamFifo_2:fifo|                                       ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo                ; StreamFifo_2           ; work         ;
;    |Axi4SharedArbiter_1:internalRam_io_axi_arbiter|                ; 35 (10)     ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (6)       ; 0 (0)             ; 15 (4)           ; 0          ; |EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter                                                                                     ; Axi4SharedArbiter_1    ; work         ;
;       |StreamArbiter_1:cmdArbiter|                                 ; 13 (13)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 5 (5)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamArbiter_1:cmdArbiter                                                          ; StreamArbiter_1        ; work         ;
;       |StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo| ; 12 (0)      ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 6 (0)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo                          ; StreamFifoLowLatency_2 ; work         ;
;          |StreamFifo_2:fifo|                                       ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo        ; StreamFifo_2           ; work         ;
;    |Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|                  ; 17 (6)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (4)        ; 0 (0)             ; 9 (2)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter                                                                                       ; Axi4SharedArbiter_2    ; work         ;
;       |StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo| ; 11 (0)      ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 7 (0)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo                            ; StreamFifoLowLatency_2 ; work         ;
;          |StreamFifo_2:fifo|                                       ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; 0          ; |EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo          ; StreamFifo_2           ; work         ;
;    |Axi4SharedDecoder:dbus_axi_decoder|                            ; 103 (83)    ; 22 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (69)      ; 2 (2)             ; 23 (12)          ; 0          ; |EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder                                                                                                 ; Axi4SharedDecoder      ; work         ;
;       |Axi4SharedErrorSlave:errorSlave|                            ; 20 (20)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 11 (11)          ; 0          ; |EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave                                                                 ; Axi4SharedErrorSlave   ; work         ;
;    |Axi4SharedOnChipRam:internalRam|                               ; 68 (68)     ; 27 (27)                   ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 27 (26)          ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam                                                                                                    ; Axi4SharedOnChipRam    ; work         ;
;       |Ram_1wrs:ram|                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram                                                                                       ; Ram_1wrs               ; work         ;
;          |OnChipRAM:internal_ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram                                                                ; OnChipRAM              ; work         ;
;             |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component                                ; altsyncram             ; work         ;
;                |altsyncram_0sk1:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated ; altsyncram_0sk1        ; work         ;
;    |Axi4SharedToApb3Bridge:apbBridge|                              ; 54 (54)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 38 (38)          ; 0          ; |EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge                                                                                                   ; Axi4SharedToApb3Bridge ; work         ;
;    |BoardController:board_ctrl|                                    ; 101 (101)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 2 (2)             ; 68 (68)          ; 0          ; |EndeavourSoc|BoardController:board_ctrl                                                                                                         ; BoardController        ; work         ;
;       |PLL:pll|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|BoardController:board_ctrl|PLL:pll                                                                                                 ; PLL                    ; work         ;
;          |altpll:altpll_component|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|BoardController:board_ctrl|PLL:pll|altpll:altpll_component                                                                         ; altpll                 ; work         ;
;             |PLL_altpll:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                               ; PLL_altpll             ; work         ;
;    |SdcardController:sdcard_ctrl|                                  ; 2154 (38)   ; 1157 (1)                  ; 0 (0)         ; 8192        ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 996 (37)     ; 43 (0)            ; 1115 (1)         ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl                                                                                                       ; SdcardController       ; work         ;
;       |sdio_top:impl|                                              ; 2116 (0)    ; 1156 (0)                  ; 0 (0)         ; 8192        ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 959 (0)      ; 43 (0)            ; 1114 (0)         ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl                                                                                         ; sdio_top               ; work         ;
;          |sdfrontend:u_sdfrontend|                                 ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 4 (4)             ; 12 (12)          ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend                                                                 ; sdfrontend             ; work         ;
;          |sdio:u_sdio|                                             ; 2087 (2)    ; 1141 (1)                  ; 0 (0)         ; 8192        ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 945 (1)      ; 39 (0)            ; 1103 (2)         ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio                                                                             ; sdio                   ; work         ;
;             |sdckgen:u_clkgen|                                     ; 87 (87)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 30 (30)          ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen                                                            ; sdckgen                ; work         ;
;             |sdcmd:u_sdcmd|                                        ; 420 (420)   ; 226 (226)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 194 (194)    ; 35 (35)           ; 191 (191)        ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd                                                               ; sdcmd                  ; work         ;
;             |sdrxframe:u_rxframe|                                  ; 411 (411)   ; 258 (258)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (153)    ; 0 (0)             ; 258 (258)        ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe                                                         ; sdrxframe              ; work         ;
;             |sdtxframe:u_txframe|                                  ; 702 (702)   ; 325 (325)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 377 (377)    ; 0 (0)             ; 325 (325)        ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe                                                         ; sdtxframe              ; work         ;
;             |sdwb:u_control|                                       ; 465 (465)   ; 301 (301)                 ; 0 (0)         ; 8192        ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (163)    ; 4 (4)             ; 298 (298)        ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control                                                              ; sdwb                   ; work         ;
;                |altsyncram:fifo_a[0][15]__3|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_a[0][23]__2|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_a[0][31]__1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_a[0][7]__4|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4                                   ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4|altsyncram_g4d1:auto_generated    ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_b[0][15]__7|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_b[0][23]__6|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_b[0][31]__5|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5                                  ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5|altsyncram_g4d1:auto_generated   ; altsyncram_g4d1        ; work         ;
;                |altsyncram:fifo_b[0][7]__8|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8                                   ; altsyncram             ; work         ;
;                   |altsyncram_g4d1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8|altsyncram_g4d1:auto_generated    ; altsyncram_g4d1        ; work         ;
;    |UartController:uart_ctrl|                                      ; 256 (256)   ; 125 (125)                 ; 0 (0)         ; 17408       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (129)    ; 9 (9)             ; 118 (118)        ; 0          ; |EndeavourSoc|UartController:uart_ctrl                                                                                                           ; UartController         ; work         ;
;       |altsyncram:fifo_rx_rtl_0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0                                                                                  ; altsyncram             ; work         ;
;          |altsyncram_8dg1:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated                                                   ; altsyncram_8dg1        ; work         ;
;       |altsyncram:fifo_tx_rtl_0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0                                                                                  ; altsyncram             ; work         ;
;          |altsyncram_6dg1:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0|altsyncram_6dg1:auto_generated                                                   ; altsyncram_6dg1        ; work         ;
;    |VexRiscv:vexRiscv_1|                                           ; 3606 (2940) ; 1825 (1529)               ; 0 (0)         ; 73216       ; 12   ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 1781 (1401)  ; 504 (419)         ; 1321 (1156)      ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1                                                                                                                ; VexRiscv               ; work         ;
;       |DataCache:dataCache_1|                                      ; 534 (534)   ; 159 (159)                 ; 0 (0)         ; 35584       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 354 (354)    ; 51 (51)           ; 129 (129)        ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1                                                                                          ; DataCache              ; work         ;
;          |altsyncram:ways_0_data_symbol0_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0                                                     ; altsyncram             ; work         ;
;             |altsyncram_s9d1:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated                      ; altsyncram_s9d1        ; work         ;
;          |altsyncram:ways_0_data_symbol1_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0                                                     ; altsyncram             ; work         ;
;             |altsyncram_s9d1:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated                      ; altsyncram_s9d1        ; work         ;
;          |altsyncram:ways_0_data_symbol2_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0                                                     ; altsyncram             ; work         ;
;             |altsyncram_s9d1:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated                      ; altsyncram_s9d1        ; work         ;
;          |altsyncram:ways_0_data_symbol3_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0                                                     ; altsyncram             ; work         ;
;             |altsyncram_s9d1:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated                      ; altsyncram_s9d1        ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2816        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                                                             ; altsyncram             ; work         ;
;             |altsyncram_1ad1:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2816        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated                              ; altsyncram_1ad1        ; work         ;
;       |InstructionCache:IBusCachedPlugin_cache|                    ; 163 (163)   ; 137 (137)                 ; 0 (0)         ; 35584       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 34 (34)           ; 103 (103)        ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache                                                                        ; InstructionCache       ; work         ;
;          |altsyncram:banks_0_rtl_0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0                                               ; altsyncram             ; work         ;
;             |altsyncram_mcd1:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated                ; altsyncram_mcd1        ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2816        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                           ; altsyncram             ; work         ;
;             |altsyncram_1ad1:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2816        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated            ; altsyncram_1ad1        ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_0|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0                                                                         ; altsyncram             ; work         ;
;          |altsyncram_47g1:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated                                          ; altsyncram_47g1        ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_1|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1                                                                         ; altsyncram             ; work         ;
;          |altsyncram_47g1:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated                                          ; altsyncram_47g1        ; work         ;
;       |lpm_mult:Mult0|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult0                                                                                                 ; lpm_mult               ; work         ;
;          |mult_tgs:auto_generated|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult0|mult_tgs:auto_generated                                                                         ; mult_tgs               ; work         ;
;       |lpm_mult:Mult1|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult1                                                                                                 ; lpm_mult               ; work         ;
;          |mult_tgs:auto_generated|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult1|mult_tgs:auto_generated                                                                         ; mult_tgs               ; work         ;
;       |lpm_mult:Mult2|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult2                                                                                                 ; lpm_mult               ; work         ;
;          |mult_tgs:auto_generated|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult2|mult_tgs:auto_generated                                                                         ; mult_tgs               ; work         ;
;       |lpm_mult:Mult3|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult3                                                                                                 ; lpm_mult               ; work         ;
;          |mult_tns:auto_generated|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VexRiscv:vexRiscv_1|lpm_mult:Mult3|mult_tns:auto_generated                                                                         ; mult_tns               ; work         ;
;    |VideoController:video_ctrl|                                    ; 312 (120)   ; 125 (83)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 187 (37)     ; 3 (2)             ; 122 (81)         ; 0          ; |EndeavourSoc|VideoController:video_ctrl                                                                                                         ; VideoController        ; work         ;
;       |DDR_O4:out_m|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m                                                                                            ; DDR_O4                 ; DDR_O4       ;
;          |altera_gpio_lite:ddr_o4_inst|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst                                                               ; altera_gpio_lite       ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_m|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;       |DDR_O4:out_p|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p                                                                                            ; DDR_O4                 ; DDR_O4       ;
;          |altera_gpio_lite:ddr_o4_inst|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst                                                               ; altera_gpio_lite       ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i          ; altgpio_one_bit        ; DDR_O4       ;
;       |TMDS_encoder:encode_B|                                      ; 70 (70)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 1 (1)             ; 13 (13)          ; 0          ; |EndeavourSoc|VideoController:video_ctrl|TMDS_encoder:encode_B                                                                                   ; TMDS_encoder           ; work         ;
;       |TMDS_encoder:encode_G|                                      ; 65 (65)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 14 (14)          ; 0          ; |EndeavourSoc|VideoController:video_ctrl|TMDS_encoder:encode_G                                                                                   ; TMDS_encoder           ; work         ;
;       |TMDS_encoder:encode_R|                                      ; 57 (57)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 14 (14)          ; 0          ; |EndeavourSoc|VideoController:video_ctrl|TMDS_encoder:encode_R                                                                                   ; TMDS_encoder           ; work         ;
;    |ddr_sdram_ctrl:ram_ctrl|                                       ; 364 (316)   ; 226 (178)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (138)    ; 69 (21)           ; 157 (157)        ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl                                                                                                            ; ddr_sdram_ctrl         ; work         ;
;       |DDR_IO8:io_h|                                               ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h                                                                                               ; DDR_IO8                ; DDR_IO8      ;
;          |altera_gpio_lite:ddr_io8_inst|                           ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst                                                                 ; altera_gpio_lite       ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;       |DDR_IO8:io_l|                                               ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l                                                                                               ; DDR_IO8                ; DDR_IO8      ;
;          |altera_gpio_lite:ddr_io8_inst|                           ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst                                                                 ; altera_gpio_lite       ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i            ; altgpio_one_bit        ; DDR_IO8      ;
+--------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                      ;
+---------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+----------+------+
; io_plla_i2c_scl     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_pllb_i2c_scl     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_leds[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_leds[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_leds[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_audio_shdn       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_audio_i2c_scl    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_uart_tx          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_dvi_tmds0p       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; io_dvi_tmds0m       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; io_dvi_tmds1p       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; io_dvi_tmds1m       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; io_dvi_tmds2p       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; io_dvi_tmds2m       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; io_dvi_tmdsCp       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; io_dvi_tmdsCm       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; io_sdcard_clk       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_ck_p   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_ck_n   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_cke    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_cs_n   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_ras_n  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_cas_n  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_we_n   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_ba[0]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_ba[1]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[0]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[1]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[2]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[3]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[4]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[5]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[6]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[7]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[8]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[9]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[10]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[11]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[12]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_a[13]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_dm[0]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_dm[1]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; io_plla_i2c_sda     ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; io_pllb_i2c_sda     ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; io_audio_i2c_sda    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; io_sdcard_cmd       ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --   ;
; io_sdcard_data[0]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --       ; --   ;
; io_sdcard_data[1]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --       ; --   ;
; io_sdcard_data[2]   ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --       ; --   ;
; io_sdcard_data[3]   ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_dqs[0] ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_dqs[1] ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; io_ddr_sdram_dq[0]  ; Bidir    ; (5) 733 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[1]  ; Bidir    ; (6) 868 ps    ; (5) 733 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[2]  ; Bidir    ; (6) 868 ps    ; (5) 733 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[3]  ; Bidir    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[4]  ; Bidir    ; (6) 868 ps    ; (5) 733 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[5]  ; Bidir    ; (5) 733 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[6]  ; Bidir    ; (6) 868 ps    ; (5) 733 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[7]  ; Bidir    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[8]  ; Bidir    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[9]  ; Bidir    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[10] ; Bidir    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[11] ; Bidir    ; (6) 868 ps    ; (5) 733 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[12] ; Bidir    ; (6) 868 ps    ; (5) 733 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[13] ; Bidir    ; (5) 733 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[14] ; Bidir    ; (6) 868 ps    ; (6) 868 ps    ; --                    ; (0) 0 ps ; --   ;
; io_ddr_sdram_dq[15] ; Bidir    ; (6) 868 ps    ; (5) 733 ps    ; --                    ; (0) 0 ps ; --   ;
; io_pllb_clk2        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; io_plla_clk2        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; io_pllb_clk1        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; io_plla_clk1        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; io_pllb_clk0        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; io_plla_clk0        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; io_clk_in           ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; io_nreset           ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --   ;
; io_keys[1]          ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --   ;
; io_keys[0]          ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --   ;
; io_uart_rx          ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+----------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; io_plla_i2c_sda                                                                                                                                                  ;                   ;         ;
; io_pllb_i2c_sda                                                                                                                                                  ;                   ;         ;
; io_audio_i2c_sda                                                                                                                                                 ;                   ;         ;
; io_sdcard_cmd                                                                                                                                                    ;                   ;         ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|r_cmd_strb~0                                                                           ; 0                 ; 6       ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|resp_started~0                                                                         ; 0                 ; 6       ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_cmd_data~0                                                             ; 0                 ; 6       ;
; io_sdcard_data[0]                                                                                                                                                ;                   ;         ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|dat0_busy~2                                                                            ; 1                 ; 6       ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_started~1                                                                           ; 1                 ; 6       ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|wait_for_busy~0                                                                        ; 1                 ; 6       ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[0]~feeder                                                      ; 1                 ; 6       ;
; io_sdcard_data[1]                                                                                                                                                ;                   ;         ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[1]~feeder                                                      ; 1                 ; 6       ;
; io_sdcard_data[2]                                                                                                                                                ;                   ;         ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[2]~feeder                                                      ; 1                 ; 6       ;
; io_sdcard_data[3]                                                                                                                                                ;                   ;         ;
;      - SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[3]~feeder                                                      ; 0                 ; 6       ;
; io_ddr_sdram_dqs[0]                                                                                                                                              ;                   ;         ;
; io_ddr_sdram_dqs[1]                                                                                                                                              ;                   ;         ;
; io_ddr_sdram_dq[0]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 0                 ; 5       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|ddr_input[1]~feeder               ; 1                 ; 6       ;
; io_ddr_sdram_dq[1]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 1                 ; 5       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|ddr_input[1]~feeder               ; 0                 ; 6       ;
; io_ddr_sdram_dq[2]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|ddr_input[1]~feeder               ; 0                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 1                 ; 5       ;
; io_ddr_sdram_dq[3]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|in_path_ddr.input_cell_l          ; 0                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|ddr_input[1]~feeder               ; 1                 ; 6       ;
; io_ddr_sdram_dq[4]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|in_path_ddr.input_cell_h          ; 0                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 1                 ; 5       ;
; io_ddr_sdram_dq[5]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|in_path_ddr.input_cell_h          ; 1                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 0                 ; 5       ;
; io_ddr_sdram_dq[6]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|in_path_ddr.input_cell_h          ; 0                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 1                 ; 5       ;
; io_ddr_sdram_dq[7]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 1                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|ddr_input[1]~feeder               ; 0                 ; 6       ;
; io_ddr_sdram_dq[8]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|ddr_input[1]~feeder               ; 1                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 0                 ; 6       ;
; io_ddr_sdram_dq[9]                                                                                                                                               ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|ddr_input[1]~feeder               ; 0                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 1                 ; 6       ;
; io_ddr_sdram_dq[10]                                                                                                                                              ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|in_path_ddr.input_cell_l          ; 1                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|ddr_input[1]~feeder               ; 0                 ; 6       ;
; io_ddr_sdram_dq[11]                                                                                                                                              ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|in_path_ddr.input_cell_h          ; 0                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 1                 ; 5       ;
; io_ddr_sdram_dq[12]                                                                                                                                              ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|in_path_ddr.input_cell_l          ; 1                 ; 5       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|ddr_input[1]~feeder               ; 0                 ; 6       ;
; io_ddr_sdram_dq[13]                                                                                                                                              ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|in_path_ddr.input_cell_l          ; 0                 ; 5       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|ddr_input[1]~feeder               ; 1                 ; 6       ;
; io_ddr_sdram_dq[14]                                                                                                                                              ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|in_path_ddr.input_cell_h          ; 1                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|in_path_ddr.input_cell_l_q~feeder ; 0                 ; 6       ;
; io_ddr_sdram_dq[15]                                                                                                                                              ;                   ;         ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|in_path_ddr.input_cell_h          ; 0                 ; 6       ;
;      - ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|in_path_ddr.input_cell_l          ; 1                 ; 5       ;
; io_pllb_clk2                                                                                                                                                     ;                   ;         ;
; io_plla_clk2                                                                                                                                                     ;                   ;         ;
; io_pllb_clk1                                                                                                                                                     ;                   ;         ;
; io_plla_clk1                                                                                                                                                     ;                   ;         ;
; io_pllb_clk0                                                                                                                                                     ;                   ;         ;
; io_plla_clk0                                                                                                                                                     ;                   ;         ;
; io_clk_in                                                                                                                                                        ;                   ;         ;
; io_nreset                                                                                                                                                        ;                   ;         ;
;      - BoardController:board_ctrl|reset~0                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~34                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|reset_counter[4]~0                                                                                                             ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~35                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~36                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~37                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~38                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~39                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~40                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~41                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~42                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~43                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~44                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~45                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~46                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~47                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~48                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~49                                                                                                                        ; 0                 ; 6       ;
;      - BoardController:board_ctrl|Add6~50                                                                                                                        ; 0                 ; 6       ;
; io_keys[1]                                                                                                                                                       ;                   ;         ;
;      - Apb3Router:apb3Router_1|Mux31~1                                                                                                                           ; 0                 ; 6       ;
; io_keys[0]                                                                                                                                                       ;                   ;         ;
;      - Apb3Router:apb3Router_1|Mux32~1                                                                                                                           ; 1                 ; 6       ;
; io_uart_rx                                                                                                                                                       ;                   ;         ;
;      - UartController:uart_ctrl|fifo_rx~0                                                                                                                        ; 0                 ; 6       ;
;      - UartController:uart_ctrl|rx_err~0                                                                                                                         ; 0                 ; 6       ;
;      - UartController:uart_ctrl|rx_err~2                                                                                                                         ; 0                 ; 6       ;
;      - UartController:uart_ctrl|read_data[8]                                                                                                                     ; 0                 ; 6       ;
;      - UartController:uart_ctrl|read_state[1]~3                                                                                                                  ; 0                 ; 6       ;
;      - UartController:uart_ctrl|rx_ina[8]~14                                                                                                                     ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Apb3Router:apb3Router_1|selIndex[0]                                                                        ; FF_X40_Y22_N13     ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Apb3Router:apb3Router_1|selIndex[1]                                                                        ; FF_X40_Y22_N17     ; 27      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|I2C:i2c|Equal0~1                                                                ; LCCOMB_X47_Y23_N4  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|I2C:i2c|Equal1~0                                                                ; LCCOMB_X46_Y20_N10 ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|I2C:i2c|always0~0                                                               ; LCCOMB_X46_Y20_N2  ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|I2C:i2c|bit_counter[0]~7                                                        ; LCCOMB_X49_Y23_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|I2C:i2c|data[7]~7                                                               ; LCCOMB_X49_Y23_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|counter[0]~18                                                                   ; LCCOMB_X46_Y22_N20 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|divisor[0]~0                                                                    ; LCCOMB_X41_Y22_N6  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|fifo~8                                                                          ; LCCOMB_X46_Y22_N14 ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|ina[5]~0                                                                        ; LCCOMB_X46_Y22_N18 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|shdn~4                                                                          ; LCCOMB_X46_Y23_N10 ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|state[0]~3                                                                      ; LCCOMB_X46_Y24_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|target_volume[0]~0                                                              ; LCCOMB_X40_Y21_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; AudioController:audio_ctrl|value[7]~1                                                                      ; LCCOMB_X46_Y24_N20 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave|remaining~10                   ; LCCOMB_X35_Y15_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave|sendRsp                        ; FF_X34_Y15_N23     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|io_input_ar_ready~1                                              ; LCCOMB_X34_Y15_N18 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|io_input_r_valid~1                                               ; LCCOMB_X38_Y17_N30 ; 9       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave|remaining[0]~10                         ; LCCOMB_X39_Y17_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave|sendReadRsp                             ; FF_X39_Y17_N29     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Axi4SharedDecoder:dbus_axi_decoder|cmdAllowedStart~1                                                       ; LCCOMB_X38_Y17_N18 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4SharedDecoder:dbus_axi_decoder|pendingSels[2]                                                          ; FF_X39_Y17_N5      ; 71      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|comb~0                                                        ; LCCOMB_X39_Y16_N8  ; 16      ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; Axi4SharedOnChipRam:internalRam|_zz_unburstify_result_ready~0                                              ; LCCOMB_X38_Y16_N20 ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4SharedOnChipRam:internalRam|stage0_valid~0                                                             ; LCCOMB_X39_Y16_N6  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_beat~10                                                  ; LCCOMB_X41_Y16_N20 ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Axi4SharedOnChipRam:internalRam|unburstify_buffer_transaction_write~0                                      ; LCCOMB_X41_Y16_N18 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4SharedToApb3Bridge:apbBridge|Selector5~1                                                               ; LCCOMB_X40_Y22_N8  ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Axi4SharedToApb3Bridge:apbBridge|readedData[5]~17                                                          ; LCCOMB_X41_Y21_N8  ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]      ; PLL_1              ; 3911    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2]      ; PLL_1              ; 90      ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[3]      ; PLL_1              ; 43      ; Clock                                 ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; BoardController:board_ctrl|leds_normalized[2]~3                                                            ; LCCOMB_X38_Y22_N12 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; BoardController:board_ctrl|reset                                                                           ; FF_X3_Y21_N5       ; 383     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; BoardController:board_ctrl|reset                                                                           ; FF_X3_Y21_N5       ; 343     ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; BoardController:board_ctrl|reset_counter[4]~0                                                              ; LCCOMB_X3_Y21_N12  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|comb~36                                                                       ; LCCOMB_X39_Y23_N4  ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_cmd_tristate~0                       ; LCCOMB_X42_Y29_N8  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_dat_tristate~0                       ; LCCOMB_X23_Y26_N8  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_dat_tristate~1                       ; LCCOMB_X23_Y26_N0  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_dat_tristate~2                       ; LCCOMB_X23_Y26_N24 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|io_dat_tristate~3                       ; LCCOMB_X23_Y26_N28 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|r_rx_strb~3                             ; LCCOMB_X38_Y28_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|always12~0                            ; LCCOMB_X50_Y32_N28 ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|crc_fill[0]~2                         ; LCCOMB_X44_Y30_N14 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|o_arg[30]~2                           ; LCCOMB_X46_Y30_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|o_ercode~7                            ; LCCOMB_X50_Y30_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|o_mem_valid~6                         ; LCCOMB_X49_Y31_N10 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|o_resp[4]~1                           ; LCCOMB_X50_Y31_N22 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|r_done~4                              ; LCCOMB_X51_Y31_N26 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|resp_count[2]~5                       ; LCCOMB_X50_Y31_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_sreg[13]~4                         ; LCCOMB_X47_Y30_N2  ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|rx_timeout_counter[14]~9              ; LCCOMB_X42_Y36_N10 ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|srcount[3]~14                         ; LCCOMB_X44_Y31_N10 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|srcount[3]~6                          ; LCCOMB_X44_Y31_N24 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|GEN_RAIL_CRC[0].nedge_crc[4]~0  ; LCCOMB_X46_Y33_N30 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|GEN_RAIL_CRC[0].pedge_crc[9]~0  ; LCCOMB_X46_Y33_N0  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|GEN_RAIL_CRC[1].nedge_crc[15]~0 ; LCCOMB_X46_Y33_N12 ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|GEN_RAIL_CRC[3].pedge_crc[8]~1  ; LCCOMB_X46_Y33_N6  ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|always10~0                      ; LCCOMB_X42_Y35_N10 ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|always28~0                      ; LCCOMB_X46_Y33_N28 ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|always5~0                       ; LCCOMB_X43_Y29_N20 ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|mem_addr[4]~9                   ; LCCOMB_X51_Y30_N30 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|o_ercode~0                      ; LCCOMB_X45_Y32_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|r_timeout[1]~27                 ; LCCOMB_X46_Y36_N26 ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|rail_count[8]~24                ; LCCOMB_X44_Y34_N10 ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|rail_count[8]~33                ; LCCOMB_X42_Y35_N30 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_fill[1]~4                  ; LCCOMB_X46_Y33_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_fill[2]                    ; FF_X46_Y33_N17     ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_fill[3]                    ; FF_X46_Y33_N27     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe|sync_sreg[3]~1                  ; LCCOMB_X44_Y36_N26 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|always6~0                       ; LCCOMB_X32_Y30_N20 ; 154     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|always6~1                       ; LCCOMB_X32_Y28_N10 ; 243     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|cfg_width[0]~2                  ; LCCOMB_X32_Y28_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_counts[2]~0                  ; LCCOMB_X40_Y26_N8  ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_counts[2]~2                  ; LCCOMB_X32_Y26_N16 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_sreg~91                      ; LCCOMB_X31_Y26_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|ck_valid~0                      ; LCCOMB_X32_Y26_N12 ; 205     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|crc_1w_reg[0]~0                 ; LCCOMB_X32_Y30_N24 ; 240     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_count[1]~1                  ; LCCOMB_X32_Y30_N18 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe|pre_data[23]~39                 ; LCCOMB_X32_Y26_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|GEN_R1B.r_busy_counter[9]~3          ; LCCOMB_X40_Y31_N28 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|always37~2                           ; LCCOMB_X49_Y30_N8  ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|always43~0                           ; LCCOMB_X54_Y27_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|always44~0                           ; LCCOMB_X54_Y30_N16 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|always49~1                           ; LCCOMB_X51_Y31_N16 ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|always50~1                           ; LCCOMB_X47_Y32_N4  ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|fif_rdaddr[0]~11                     ; LCCOMB_X50_Y27_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|fif_rdaddr[0]~24                     ; LCCOMB_X49_Y26_N30 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|fif_wraddr[0]~9                      ; LCCOMB_X49_Y26_N28 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|lgblk[2]~5                           ; LCCOMB_X44_Y29_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_data_a[4]~32                  ; LCCOMB_X39_Y23_N18 ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_data_b[25]~32                 ; LCCOMB_X39_Y23_N26 ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_a[0]                     ; FF_X51_Y31_N1      ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_a[1]                     ; FF_X51_Y31_N5      ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_a[2]                     ; FF_X51_Y31_N25     ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_a[3]                     ; FF_X51_Y31_N29     ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_b[0]                     ; FF_X51_Y31_N11     ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_b[1]                     ; FF_X51_Y31_N15     ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_b[2]                     ; FF_X51_Y31_N7      ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|mem_wr_strb_b[3]                     ; FF_X51_Y31_N19     ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cmd_type~2                         ; LCCOMB_X44_Y26_N14 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_rx_en                              ; FF_X45_Y32_N27     ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_tx_en                              ; FF_X46_Y31_N5      ; 32      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_data[10]~17                      ; LCCOMB_X42_Y29_N0  ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|pre_sel.10                           ; FF_X41_Y27_N3      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_arg[6]~2                           ; LCCOMB_X41_Y27_N12 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_ckspeed[7]~19                      ; LCCOMB_X43_Y26_N2  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_cmd_ecode~1                        ; LCCOMB_X44_Y27_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_cmd~1                              ; LCCOMB_X46_Y26_N0  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_tx_sent~2                          ; LCCOMB_X46_Y27_N14 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|r_width[0]                           ; FF_X43_Y30_N7      ; 76      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|tx_mem_addr[2]~21                    ; LCCOMB_X46_Y27_N16 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|Equal11~4                                                                         ; LCCOMB_X39_Y25_N6  ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|divisor[8]~0                                                                      ; LCCOMB_X42_Y24_N12 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|fifo_rx~1                                                                         ; LCCOMB_X40_Y25_N16 ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|fifo_tx~1                                                                         ; LCCOMB_X39_Y25_N16 ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|read_data[1]~0                                                                    ; LCCOMB_X40_Y25_N8  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|rx_ina[8]~14                                                                      ; LCCOMB_X40_Y25_N6  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|rx_outa[0]~13                                                                     ; LCCOMB_X49_Y22_N8  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|tx_ina[0]~1                                                                       ; LCCOMB_X39_Y25_N26 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|tx_outa[9]~30                                                                     ; LCCOMB_X35_Y21_N2  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|write_bit_num[0]~0                                                                ; LCCOMB_X35_Y21_N14 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; UartController:uart_ctrl|write_state[0]~18                                                                 ; LCCOMB_X35_Y21_N8  ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|CsrPlugin_exceptionPortCtrl_exceptionContext_code~1                                    ; LCCOMB_X22_Y10_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|CsrPlugin_mie_MEIE~0                                                                   ; LCCOMB_X16_Y8_N30  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|CsrPlugin_mtvec_base[3]~0                                                              ; LCCOMB_X24_Y7_N0   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|always3~10                                                       ; LCCOMB_X17_Y14_N4  ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|always3~11                                                       ; LCCOMB_X17_Y14_N28 ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|always3~8                                                        ; LCCOMB_X17_Y17_N20 ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|always3~9                                                        ; LCCOMB_X17_Y14_N12 ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|stageB_flusher_counter[3]~2                                      ; LCCOMB_X10_Y14_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|switch_Misc_l241[2]                                              ; LCCOMB_X17_Y19_N6  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|tagsWriteCmd_valid~0                                             ; LCCOMB_X21_Y14_N0  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|when_DataCache_l667                                              ; LCCOMB_X23_Y16_N10 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|when_DataCache_l829                                              ; LCCOMB_X19_Y15_N18 ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|Equal157~0                                                                             ; LCCOMB_X12_Y10_N2  ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|Equal157~1                                                                             ; LCCOMB_X12_Y10_N16 ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|Equal157~2                                                                             ; LCCOMB_X12_Y10_N28 ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|IBusCachedPlugin_fetchPc_inc~3                                                         ; LCCOMB_X30_Y11_N12 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[5]               ; FF_X29_Y10_N17     ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[1]~15                  ; LCCOMB_X35_Y9_N2   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|lineLoader_write_tag_0_valid                   ; LCCOMB_X34_Y9_N28  ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags~27                                 ; LCCOMB_X34_Y9_N4   ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|ways_0_tags~52                                 ; LCCOMB_X34_Y9_N12  ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|MmuPlugin_ports_1_cache_0_virtualAddress_1[9]~0                                        ; LCCOMB_X12_Y10_N6  ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|MmuPlugin_satp_mode~0                                                                  ; LCCOMB_X17_Y8_N0   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|MmuPlugin_shared_vpn_0[3]~1                                                            ; LCCOMB_X15_Y12_N8  ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|MmuPlugin_status_sum~0                                                                 ; LCCOMB_X19_Y7_N28  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|WideOr14~2                                                                             ; LCCOMB_X23_Y9_N26  ; 25      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|WideOr15                                                                               ; LCCOMB_X24_Y11_N16 ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|decode_to_execute_INSTRUCTION[13]                                                      ; FF_X26_Y17_N29     ; 74      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|decode_to_execute_SRC1[0]~25                                                           ; LCCOMB_X23_Y9_N4   ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|decode_to_execute_SRC2[27]~28                                                          ; LCCOMB_X24_Y9_N12  ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|decode_to_execute_SRC2[4]                                                              ; FF_X22_Y13_N27     ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|execute_arbitration_isStuck~2                                                          ; LCCOMB_X23_Y14_N14 ; 238     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|execute_to_memory_SHIFT_RIGHT[4]~21                                                    ; LCCOMB_X19_Y14_N20 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|lastStageRegFileWrite_valid~0                                                          ; LCCOMB_X26_Y11_N18 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|memory_DivPlugin_div_counter_value[0]~19                                               ; LCCOMB_X23_Y16_N26 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|memory_DivPlugin_div_result[31]~97                                                     ; LCCOMB_X23_Y16_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|memory_DivPlugin_rs1[4]~97                                                             ; LCCOMB_X23_Y16_N2  ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|memory_arbitration_isStuck~0                                                           ; LCCOMB_X23_Y14_N26 ; 298     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|vexRiscv_1_dataCache_1_io_mem_cmd_s2mPipe_ready~0                                      ; LCCOMB_X30_Y19_N10 ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|when_CsrPlugin_l1390                                                                   ; LCCOMB_X22_Y9_N22  ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|when_DBusCachedPlugin_l554                                                             ; LCCOMB_X21_Y14_N28 ; 201     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|when_Fetcher_l160~0                                                                    ; LCCOMB_X26_Y10_N28 ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|when_Fetcher_l331_1                                                                    ; LCCOMB_X26_Y10_N6  ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|when_IBusCachedPlugin_l256~0                                                           ; LCCOMB_X31_Y11_N30 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|when_MmuPlugin_l211                                                                    ; LCCOMB_X14_Y10_N30 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|when_Pipeline_l124_46                                                                  ; LCCOMB_X22_Y7_N26  ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VexRiscv:vexRiscv_1|writeBack_arbitration_isFiring~2                                                       ; LCCOMB_X22_Y10_N0  ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VideoController:video_ctrl|DrawArea                                                                        ; LCCOMB_X67_Y50_N28 ; 31      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; VideoController:video_ctrl|Equal3~3                                                                        ; LCCOMB_X61_Y50_N4  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VideoController:video_ctrl|vDraw~2                                                                         ; LCCOMB_X61_Y51_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|cnt[7]~13                                                                          ; LCCOMB_X29_Y19_N16 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|cnt[7]~14                                                                          ; LCCOMB_X29_Y19_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|col_addr[1]~2                                                                      ; LCCOMB_X69_Y13_N26 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|ddr_a[4]~7                                                                         ; LCCOMB_X65_Y14_N12 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|ddr_a[4]~8                                                                         ; LCCOMB_X56_Y16_N8  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|ddr_a~6                                                                            ; LCCOMB_X29_Y19_N30 ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|output_enable                                                                      ; FF_X21_Y20_N13     ; 20      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|ref_cnt[3]~12                                                                      ; LCCOMB_X31_Y20_N4  ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|ref_cnt[3]~13                                                                      ; LCCOMB_X31_Y20_N2  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|ref_idle[1]~0                                                                      ; LCCOMB_X31_Y18_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|stat.IDLE                                                                          ; FF_X37_Y16_N25     ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr_sdram_ctrl:ram_ctrl|stat~54                                                                            ; LCCOMB_X35_Y16_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; io_clk_in                                                                                                  ; PIN_53             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; io_plla_clk0                                                                                               ; PIN_51             ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; io_plla_clk1                                                                                               ; PIN_52             ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; io_plla_clk2                                                                                               ; PIN_55             ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; io_pllb_clk0                                                                                               ; PIN_88             ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; io_pllb_clk1                                                                                               ; PIN_89             ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; io_pllb_clk2                                                                                               ; PIN_90             ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_rValidN                                                       ; FF_X37_Y19_N21     ; 191     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_ready~0                                                               ; LCCOMB_X38_Y20_N20 ; 71      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vexRiscv_1_dBus_cmd_ready~0                                                                                ; LCCOMB_X38_Y20_N2  ; 71      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                  ; Location     ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1        ; 3911    ; 155                                  ; Global Clock         ; GCLK3            ; --                        ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1        ; 3       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1        ; 90      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1        ; 43      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; BoardController:board_ctrl|reset                                                                      ; FF_X3_Y21_N5 ; 343     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; io_plla_clk0                                                                                          ; PIN_51       ; 8       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; io_plla_clk1                                                                                          ; PIN_52       ; 8       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; io_plla_clk2                                                                                          ; PIN_55       ; 8       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; io_pllb_clk0                                                                                          ; PIN_88       ; 8       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; io_pllb_clk1                                                                                          ; PIN_89       ; 8       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; io_pllb_clk2                                                                                          ; PIN_90       ; 8       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+-------------------------------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                          ; Location                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; AudioController:audio_ctrl|altsyncram:fifo_rtl_0|altsyncram_sfg1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 12           ; 1024         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 12288  ; 1024                        ; 12                          ; 1024                        ; 12                          ; 12288               ; 2    ; None                         ; M9K_X53_Y20_N0, M9K_X53_Y21_N0                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 16   ; ../../software/bios/bios.hex ; M9K_X33_Y20_N0, M9K_X53_Y14_N0, M9K_X33_Y17_N0, M9K_X33_Y19_N0, M9K_X53_Y17_N0, M9K_X53_Y16_N0, M9K_X33_Y15_N0, M9K_X33_Y14_N0, M9K_X33_Y18_N0, M9K_X33_Y21_N0, M9K_X53_Y19_N0, M9K_X33_Y16_N0, M9K_X53_Y13_N0, M9K_X53_Y12_N0, M9K_X53_Y18_N0, M9K_X53_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][15]__3|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                         ; M9K_X53_Y26_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][23]__2|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                         ; M9K_X53_Y27_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][31]__1|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                         ; M9K_X53_Y25_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_a[0][7]__4|altsyncram_g4d1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                         ; M9K_X53_Y28_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][15]__7|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                         ; M9K_X53_Y31_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][23]__6|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                         ; M9K_X53_Y30_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][31]__5|altsyncram_g4d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                         ; M9K_X53_Y29_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|altsyncram:fifo_b[0][7]__8|altsyncram_g4d1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                         ; M9K_X53_Y32_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 9            ; 1024         ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 9216   ; 1024                        ; 9                           ; 1024                        ; 9                           ; 9216                ; 1    ; None                         ; M9K_X53_Y22_N0                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; UartController:uart_ctrl|altsyncram:fifo_tx_rtl_0|altsyncram_6dg1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                         ; M9K_X33_Y23_N0                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                         ; M9K_X5_Y19_N0                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                         ; M9K_X5_Y16_N0                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                         ; M9K_X5_Y18_N0                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                         ; M9K_X5_Y17_N0                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 22           ; 128          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 2816   ; 128                         ; 22                          ; 128                         ; 22                          ; 2816                ; 1    ; None                         ; M9K_X5_Y15_N0                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                         ; M9K_X33_Y10_N0, M9K_X33_Y11_N0, M9K_X33_Y8_N0, M9K_X33_Y7_N0                                                                                                                                                                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_1ad1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 22           ; 128          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 2816   ; 128                         ; 22                          ; 128                         ; 22                          ; 2816                ; 1    ; None                         ; M9K_X33_Y9_N0                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_47g1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                         ; M9K_X33_Y13_N0                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; VexRiscv:vexRiscv_1|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_47g1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                         ; M9K_X33_Y12_N0                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |EndeavourSoc|Axi4SharedOnChipRam:internalRam|Ram_1wrs:ram|OnChipRAM:internal_ram|altsyncram:altsyncram_component|altsyncram_0sk1:auto_generated|ALTSYNCRAM                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000001100000000000000001101111) (140000157) (25165935) (180006F)    ;(01011011000000000000000001101111) (1152516509) (1526726767) (5B00006F)   ;(01100011010000000000000001101111) (-2122450787) (1665138799) (6340006F)   ;(00000011000100000000000001101111) (304000157) (51380335) (310006F)   ;(00111101100100000000000001101111) (-1045934435) (1032847471) (3D90006F)   ;(01001110010100000000000001101111) (-523483491) (1313865839) (4E50006F)   ;(01000000000000000100000100110111) (-2147443181) (1073758519) (40004137)   ;(11111111100000010000000100010011) (-37577355) (-8322797) (-7-14-15-14-14-13)   ;
;8;(00000000010000000000000001101111) (20000157) (4194415) (40006F)    ;(11111001000000010000000100010011) (-677577355) (-117374701) (-6-15-14-15-14-14-13)   ;(00000110000100010010011000100011) (604223043) (101787171) (6112623)   ;(00000110100000010010010000100011) (640222043) (109126691) (6812423)   ;(00000110100100010010001000100011) (644221043) (110174755) (6912223)   ;(00000111001000010010000000100011) (710220043) (119611427) (7212023)   ;(00000101001100010010111000100011) (514227043) (87109155) (5312E23)   ;(00000101010000010010110000100011) (520226043) (88157219) (5412C23)   ;
;16;(00000101010100010010101000100011) (524225043) (89205283) (5512A23)    ;(00000101011000010010100000100011) (530224043) (90253347) (5612823)   ;(00000101011100010010011000100011) (534223043) (91301411) (5712623)   ;(00000101100000010010010000100011) (540222043) (92349475) (5812423)   ;(00000101100100010010001000100011) (544221043) (93397539) (5912223)   ;(00000101101000010010000000100011) (550220043) (94445603) (5A12023)   ;(00000000000100000000011110010011) (4003623) (1050515) (100793)   ;(00110000111100000010000000100011) (1779052747) (821043235) (30F02023)   ;
;24;(00000000000001010000011110110111) (1203667) (329655) (507B7)    ;(00110100000001111000011110010011) (2106736327) (872908691) (34078793)   ;(00010000111100000010010000100011) (2074022043) (284173347) (10F02423)   ;(00010000000000000010011110000011) (2000023603) (268445571) (10002783)   ;(11111110000001111101111011100011) (-176020435) (-33038621) (-1-15-8-2-1-1-13)   ;(01000000000000000100100100110111) (-2147439181) (1073760567) (40004937)   ;(00010000000000000010000000100011) (2000020043) (268443683) (10002023)   ;(01000000000000000000010010110111) (-2147481381) (1073743031) (400004B7)   ;
;32;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)    ;(11100101100001010000010100010011) (1058391941) (-444267245) (-1-10-7-10-15-10-14-13)   ;(00000000100001001000010000010011) (41102023) (8684563) (848413)   ;(11111110000010010010110000100011) (-175551735) (-32953309) (-1-15-6-13-3-13-13)   ;(00000000000001000000000011100111) (1000347) (262375) (400E7)   ;(01000111010000000000000011101111) (-1427483291) (1195376879) (474000EF)   ;(11111111100010010010010110000011) (-35555175) (-7789181) (-7-6-13-10-7-13)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;
;40;(11100111100001010000010100010011) (1258391941) (-410712813) (-1-8-7-10-15-10-14-13)    ;(00000001010001011101010110010011) (121352623) (21353875) (145D593)   ;(00000000000001000000000011100111) (1000347) (262375) (400E7)   ;(00001001100100000000000011101111) (1144000357) (160432367) (99000EF)   ;(11111110101010010010111000100011) (-125550735) (-22467037) (-1-5-6-13-1-13-13)   ;(00110000010000000010011110000011) (1725056307) (809510787) (30402783)   ;(00000000000101111111011110010011) (5773623) (1570707) (17F793)   ;(00000010000001111001110001100011) (201716143) (34053219) (2079C63)   ;
;48;(00000000000100000000011110010011) (4003623) (1050515) (100793)    ;(00000010101001111111100001100011) (251774143) (44562531) (2A7F863)   ;(00000001000001001000010010010011) (101102223) (17073299) (1048493)   ;(00000000001000000000011000010011) (10003023) (2098707) (200613)   ;(00000000000000000000010110010011) (2623) (1427) (593)   ;(01000000000000000010010100110111) (-2147461181) (1073751351) (40002537)   ;(00000000000001001000000011100111) (1100347) (295143) (480E7)   ;(00000000001000000000011110010011) (10003623) (2099091) (200793)   ;
;56;(00000000000001010000010010010011) (1202223) (328851) (50493)    ;(00001010111101010000000001100011) (1275200143) (183828579) (AF50063)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(11101000010001010000010100010011) (1538391941) (-398129901) (-1-7-11-10-15-10-14-13)   ;(00000000000001000000000011100111) (1000347) (262375) (400E7)   ;(01000000000000000000010000110111) (-2147481581) (1073742903) (40000437)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(00000000100001000000010000010011) (41002023) (8651795) (840413)   ;
;64;(11101110000001010000010100010011) (2118391941) (-301660909) (-1-1-15-10-15-10-14-13)    ;(01000000000000000001100100110111) (-2147469181) (1073748279) (40001937)   ;(00000000000001000000000011100111) (1000347) (262375) (400E7)   ;(01000000000000000000010010110111) (-2147481381) (1073743031) (400004B7)   ;(01000000000000000001101000110111) (-2147468581) (1073748535) (40001A37)   ;(01000000000000000001100110110111) (-2147468981) (1073748407) (400019B7)   ;(00000100000010010000100100010011) (402204423) (67701011) (4090913)   ;(01000000000000000001101010110111) (-2147468381) (1073748663) (40001AB7)   ;
;72;(11111100100010100000010100010011) (-335375355) (-58063597) (-3-7-5-15-10-14-13)    ;(00000000000001000000000011100111) (1000347) (262375) (400E7)   ;(00000000000000000000101110010011) (5623) (2963) (B93)   ;(00000000010001001000110010010011) (21106223) (4492435) (448C93)   ;(00000010011100000000110100010011) (234006423) (40897811) (2700D13)   ;(00000000101000000000110000010011) (50006023) (10488851) (A00C13)   ;(00100000010000000000000011101111) (-274966939) (541065455) (204000EF)   ;(00001111111101010111101100010011) (1775275423) (267746067) (FF57B13)   ;
;80;(00000000000010110000010100010011) (2602423) (722195) (B0513)    ;(00000000000011001000000011100111) (3100347) (819431) (C80E7)   ;(00000001100000010000011110010011) (140203623) (25233299) (1810793)   ;(00000001011101111000011110110011) (135703663) (24610739) (17787B3)   ;(00000001011001111000000000100011) (131700043) (23560227) (1678023)   ;(00000001101010111000011001100011) (152703143) (28018275) (1AB8663)   ;(00000000000110111000101110010011) (6705623) (1805203) (1B8B93)   ;(11111101100010110001111011100011) (-235160435) (-41214237) (-2-7-4-14-1-1-13)   ;
;88;(00000001100000010100011110000011) (140243603) (25249667) (1814783)    ;(00000000110100000000011100010011) (64003423) (13633299) (D00713)   ;(11111011011001111000011110010011) (-446074155) (-77101165) (-4-9-8-7-8-6-13)   ;(00001111111101111111011110010011) (1775773623) (267909011) (FF7F793)   ;(00011000111101110110110001100011) (-1219301153) (418868323) (18F76C63)   ;(00000000001001111001011110010011) (11713623) (2594707) (279793)   ;(00000001001001111000011110110011) (111703663) (19367859) (12787B3)   ;(00000000000001111010011110000011) (1723603) (501635) (7A783)   ;
;96;(00000000000001111000000001100111) (1700147) (491623) (78067)    ;(01000000000000000010100100110111) (-2147459181) (1073752375) (40002937)   ;(00111111110010010010011100000011) (-827711189) (1070147331) (3FC92703)   ;(01000000010110100000011110110111) (-2121079981) (1079642039) (405A07B7)   ;(00000000111101110000100001100011) (75604143) (16189539) (F70863)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(11101010010001010000010100010011) (1738391941) (-364575469) (-1-5-11-10-15-10-14-13)   ;(11110101010111111111000001101111) (-1250007621) (-178261905) (-10-1000-15-9-1)   ;
;104;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)    ;(11101100110001010000010100010011) (1978391941) (-322632429) (-1-3-3-10-15-10-14-13)   ;(00000000000001000000000011100111) (1000347) (262375) (400E7)   ;(00110000100100000010000000100011) (1749052747) (814751779) (30902023)   ;(00000000000010010000000011100111) (2200347) (590055) (900E7)   ;(11110100000111111111000001101111) (-1370007621) (-199233425) (-11-1400-15-9-1)   ;(01000000000000000001010110110111) (-2147470981) (1073747383) (400015B7)   ;(00000000110001001000011110010011) (61103623) (12879763) (C48793)   ;
;112;(00000001000000010000011010010011) (100203223) (16844435) (1010693)    ;(00000000110000010000011000010011) (60203023) (12650003) (C10613)   ;(11111100110001011000010110010011) (-316475155) (-54164077) (-3-3-10-7-10-6-13)   ;(00000001100000010000010100010011) (140202423) (25232659) (1810513)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;(00000000001000000000011110010011) (10003623) (2099091) (200793)   ;(00010010111101010001100001100011) (-2019753153) (318052451) (12F51863)   ;(00000000110000010010011110000011) (60223603) (12658563) (C12783)   ;
;120;(00000001000000010010011100000011) (100223403) (16852739) (1012703)    ;(00000000111001111010000000100011) (71720043) (15179811) (E7A023)   ;(11110011100111111111000001101111) (-1430007621) (-207622033) (-12-600-15-9-1)   ;(01000000000000000001010110110111) (-2147470981) (1073747383) (400015B7)   ;(00000000110001001000011110010011) (61103623) (12879763) (C48793)   ;(00000000110000010000011000010011) (60203023) (12650003) (C10613)   ;(11111101010001011000010110010011) (-256475155) (-45775469) (-2-11-10-7-10-6-13)   ;(00000001100000010000010100010011) (140202423) (25232659) (1810513)   ;
;128;(00000000000001111000000011100111) (1700347) (491751) (780E7)    ;(00000000000100000000011110010011) (4003623) (1050515) (100793)   ;(00010000111101010001000001100011) (2075210143) (284495971) (10F51063)   ;(00000000110000010010011110000011) (60223603) (12658563) (C12783)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(11111101110001010000010100010011) (-216575355) (-37419757) (-2-3-10-15-10-14-13)   ;(00000000000001111010010110000011) (1722603) (501123) (7A583)   ;(00000000000001000000000011100111) (1000347) (262375) (400E7)   ;
;136;(11110000000111111111000001101111) (-1770007621) (-266342289) (-15-1400-15-9-1)    ;(01000000000000000001010110110111) (-2147470981) (1073747383) (400015B7)   ;(00000000110001001000011110010011) (61103623) (12879763) (C48793)   ;(00000001000000010000011010010011) (100203223) (16844435) (1010693)   ;(00000000110000010000011000010011) (60203023) (12650003) (C10613)   ;(11111110010001011000010110010011) (-156475155) (-28998253) (-1-11-10-7-10-6-13)   ;(00000001100000010000010100010011) (140202423) (25232659) (1810513)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;
;144;(00000000001000000000011110010011) (10003623) (2099091) (200793)    ;(00001100111101010001001001100011) (1475211143) (217387619) (CF51263)   ;(00000001000000010010010110000011) (100222603) (16852355) (1012583)   ;(00000000110000010010010100000011) (60222403) (12657923) (C12503)   ;(00000001000001001000011110010011) (101103623) (17074067) (1048793)   ;(00000000000100000000011000010011) (4003023) (1050131) (100613)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;(11101100000001010001001011100011) (1918400861) (-335211805) (-1-3-15-10-14-13-1-13)   ;
;152;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)    ;(11111111000001010000010100010011) (-76575355) (-16448237) (-15-10-15-10-14-13)   ;(00000000000001000000000011100111) (1000347) (262375) (400E7)   ;(11101011010111111111000001101111) (1844959675) (-346034065) (-1-4-1000-15-9-1)   ;(01000000000000000001010110110111) (-2147470981) (1073747383) (400015B7)   ;(00000000110001001000011110010011) (61103623) (12879763) (C48793)   ;(00000000000000010010100000100011) (224043) (75811) (12823)   ;(00000001000000010000011100010011) (100203423) (16844563) (1010713)   ;
;160;(00000001010000010000011010010011) (120203223) (21038739) (1410693)    ;(00000000110000010000011000010011) (60203023) (12650003) (C10613)   ;(11111111110001011000010110010011) (-16475155) (-3832429) (-3-10-7-10-6-13)   ;(00000001100000010000010100010011) (140202423) (25232659) (1810513)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;(11111111111001010000010100010011) (-6575355) (-1768173) (-1-10-15-10-14-13)   ;(00001111111101010111010100010011) (1775272423) (267744531) (FF57513)   ;(00000000000100000000011110010011) (4003623) (1050515) (100793)   ;
;168;(00000110101001111110010001100011) (651762143) (111666275) (6A7E463)    ;(00000000110000010010010100000011) (60222403) (12657923) (C12503)   ;(01000000000000000010011110110111) (-2147459981) (1073751991) (400027B7)   ;(00000000111101010100011001100011) (75243143) (16074339) (F54663)   ;(00000001010000010010010110000011) (120222603) (21046659) (1412583)   ;(00000000101100000100110001100011) (54046143) (11553891) (B04C63)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(00000000110001010000010100010011) (61202423) (12911891) (C50513)   ;
;176;(00000000000001000000000011100111) (1000347) (262375) (400E7)    ;(00000100110000000000000011101111) (460000357) (79692015) (4C000EF)   ;(11100101100111111111000001101111) (1064959675) (-442503057) (-1-10-600-15-9-1)   ;(00000001000000010010011000000011) (100223003) (16852483) (1012603)   ;(00001000110000000000000011101111) (1060000357) (146800879) (8C000EF)   ;(11100100110111111111000001101111) (984959675) (-455085969) (-1-11-200-15-9-1)   ;(00000000110001001000011110010011) (61103623) (12879763) (C48793)   ;(00000000110000010000011000010011) (60203023) (12650003) (C10613)   ;
;184;(00000010010010101000010110010011) (222502623) (38438291) (24A8593)    ;(00000001100000010000010100010011) (140202423) (25232659) (1810513)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;(00000000000100000000011110010011) (4003623) (1050515) (100793)   ;(00000000111101010001110001100011) (75216143) (16063587) (F51C63)   ;(00000000001000000000011110010011) (10003623) (2099091) (200793)   ;(00110000111100000010000000100011) (1779052747) (821043235) (30F02023)   ;(00000000110000010010011110000011) (60223603) (12658563) (C12783)   ;
;192;(00000000000001111000000011100111) (1700347) (491751) (780E7)    ;(11100001110111111111000001101111) (684959675) (-505417617) (-1-14-200-15-9-1)   ;(00000010110010011000010100010011) (262302423) (46761235) (2C98513)   ;(11111011010111111111000001101111) (-450007621) (-77598609) (-4-1000-15-9-1)   ;(00000000000000000100011110110111) (43667) (18359) (47B7)   ;(00000000111100000100101001100011) (74045143) (15747683) (F04A63)   ;(00010000000000000010011110000011) (2000023603) (268445571) (10002783)   ;(00000000000001111101101001100011) (1755143) (514659) (7DA63)   ;
;200;(00010000000000000010000000100011) (2000020043) (268443683) (10002023)    ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(11111111111101111000011110010011) (-2074155) (-555117) (-8-7-8-6-13)   ;(11111110100111111111000001101111) (-130007621) (-23072657) (-1-600-15-9-1)   ;(00010000000000000010011110000011) (2000023603) (268445571) (10002783)   ;(11111110000001111101111011100011) (-176020435) (-33038621) (-1-15-8-2-1-1-13)   ;(11111101100111111111000001101111) (-230007621) (-39849873) (-2-600-15-9-1)   ;(00010000000000000010010100000011) (2000022403) (268444931) (10002503)   ;
;208;(11111110000001010100111011100011) (-176530435) (-33206557) (-1-15-10-11-1-1-13)    ;(00001111111100000000011110010011) (1774003623) (267388819) (FF00793)   ;(00000000101001111101100001100011) (51754143) (10999907) (A7D863)   ;(00110000000000000010011110000011) (1705056307) (805316483) (30002783)   ;(00000000010001111110011110010011) (21763623) (4712339) (47E793)   ;(00110000111100000010000000100011) (1779052747) (821043235) (30F02023)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(11111101000000010000000100010011) (-277577355) (-50265837) (-2-15-14-15-14-14-13)   ;
;216;(00000001010100010010101000100011) (124225043) (22096419) (1512A23)    ;(00000001011000010010100000100011) (130224043) (23144483) (1612823)   ;(01000000000000000000101010110111) (-2147478381) (1073744567) (40000AB7)   ;(11101101101110001000101100110111) (2073294985) (-306672841) (-1-2-4-7-7-4-12-9)   ;(00000010100000010010010000100011) (240222043) (42017827) (2812423)   ;(00000010100100010010001000100011) (244221043) (43065891) (2912223)   ;(00000011001000010010000000100011) (310220043) (52502563) (3212023)   ;(00000001001100010010111000100011) (114227043) (20000291) (1312E23)   ;
;224;(00000001010000010010110000100011) (120226043) (21048355) (1412C23)    ;(00000001011100010010011000100011) (134223043) (24192547) (1712623)   ;(00000001100000010010010000100011) (140222043) (25240611) (1812423)   ;(00000001100100010010001000100011) (144221043) (26288675) (1912223)   ;(00000010000100010010011000100011) (204223043) (34678307) (2112623)   ;(00000001101000010010000000100011) (150220043) (27336739) (1A12023)   ;(00000000000001010000101000010011) (1205023) (330259) (50A13)   ;(00000000000001011000100110010011) (1304623) (362899) (58993)   ;
;232;(00000000000001100000100100010011) (1404423) (395539) (60913)    ;(00000000000000000000010010010011) (2223) (1171) (493)   ;(11111111111100000000010000010011) (-3775755) (-1047533) (-15-15-11-14-13)   ;(00011111111100000000101110010011) (-520961673) (535825299) (1FF00B93)   ;(00001111111100000000110000010011) (1774006023) (267389971) (FF00C13)   ;(00000000100010101000101010010011) (42505223) (9079443) (8A8A93)   ;(01000000000000000001110010110111) (-2147467381) (1073749175) (40001CB7)   ;(00110010000010110000101100010011) (1907638127) (839584531) (320B0B13)   ;
;240;(00000101001101001100110001100011) (515146143) (87346275) (534CC63)    ;(00010000000010010000011001100011) (2002203143) (269026915) (10090663)   ;(01000000000000000000001100110111) (-2147482181) (1073742647) (40000337)   ;(11111111111101000100010110010011) (-2735155) (-768621) (-11-11-10-6-13)   ;(00000000100000110000001100010011) (40601423) (8586003) (830313)   ;(00001110101110010001010001100011) (1656212143) (247010403) (EB91463)   ;(00000010100000010010010000000011) (240222003) (42017795) (2812403)   ;(00000010110000010010000010000011) (260220203) (46211203) (2C12083)   ;
;248;(00000010010000010010010010000011) (220222203) (37823619) (2412483)    ;(00000010000000010010100100000011) (200224403) (33630467) (2012903)   ;(00000001110000010010100110000011) (160224603) (29436291) (1C12983)   ;(00000001100000010010101000000011) (140225003) (25242115) (1812A03)   ;(00000001010000010010101010000011) (120225203) (21047939) (1412A83)   ;(00000001000000010010101100000011) (100225403) (16853763) (1012B03)   ;(00000000110000010010101110000011) (60225603) (12659587) (C12B83)   ;(00000000100000010010110000000011) (40226003) (8465411) (812C03)   ;
;256;(00000000010000010010110010000011) (20226203) (4271235) (412C83)    ;(00000000000000010010110100000011) (226403) (77059) (12D03)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(11100001100001010000010100010011) (658391941) (-511376109) (-1-14-7-10-15-10-14-13)   ;(00000011000000010000000100010011) (300200423) (50397459) (3010113)   ;(00000000000000110000000001100111) (600147) (196711) (30067)   ;(11110010010111111111000011101111) (-1550007421) (-228593425) (-13-1000-15-1-1)   ;(00000100101010111101101001100011) (452755143) (78371427) (4ABDA63)   ;
;264;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)    ;(01000000000000000000011110110111) (-2147479981) (1073743799) (400007B7)   ;(00000000000001001000010110010011) (1102623) (296339) (48593)   ;(11011110010001010000010100010011) (138391941) (-565902061) (-2-1-11-10-15-10-14-13)   ;(00000000100001111000011110010011) (41703623) (8882067) (878793)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;(00000010100000010010010000000011) (240222003) (42017795) (2812403)   ;(00000010110000010010000010000011) (260220203) (46211203) (2C12083)   ;
;272;(00000010010000010010010010000011) (220222203) (37823619) (2412483)    ;(00000010000000010010100100000011) (200224403) (33630467) (2012903)   ;(00000001110000010010100110000011) (160224603) (29436291) (1C12983)   ;(00000001100000010010101000000011) (140225003) (25242115) (1812A03)   ;(00000001010000010010101010000011) (120225203) (21047939) (1412A83)   ;(00000001000000010010101100000011) (100225403) (16853763) (1012B03)   ;(00000000110000010010101110000011) (60225603) (12659587) (C12B83)   ;(00000000100000010010110000000011) (40226003) (8465411) (812C03)   ;
;280;(00000000010000010010110010000011) (20226203) (4271235) (412C83)    ;(00000000000000010010110100000011) (226403) (77059) (12D03)   ;(00000011000000010000000100010011) (300200423) (50397459) (3010113)   ;(11101010010111111111000001101111) (1744959675) (-362811281) (-1-5-1000-15-9-1)   ;(00000000100110100000110100110011) (46406463) (10095923) (9A0D33)   ;(00000010101011000100101001100011) (253045143) (44845667) (2AC4A63)   ;(00000000101011010000000000100011) (53200043) (11337763) (AD0023)   ;(00000000100000000000011110010011) (40003623) (8390547) (800793)   ;
;288;(00000000100001010100011100110011) (41243463) (8734515) (854733)    ;(00000000000101110111011100010011) (5673423) (1537811) (177713)   ;(00000000000101000101010000010011) (5052023) (1332243) (145413)   ;(01000000000101010101010100010011) (-2142231225) (1075139859) (40155513)   ;(00000000000001110000010001100011) (1602143) (459875) (70463)   ;(00000001011001000100010000110011) (131042063) (23348275) (1644433)   ;(11111111111101111000011110010011) (-2074155) (-555117) (-8-7-8-6-13)   ;(11111110000001111001001011100011) (-176066435) (-33058077) (-1-15-8-6-13-1-13)   ;
;296;(00000000000101001000010010010011) (5102223) (1344659) (148493)    ;(11110001110111111111000001101111) (-1610007621) (-236982161) (-14-200-15-9-1)   ;(11100000000011001000010100010011) (520291941) (-536050413) (-1-15-15-3-7-10-14-13)   ;(00000000000001001000010110010011) (1102623) (296339) (48593)   ;(00000000000010101000000011100111) (2500347) (688359) (A80E7)   ;(00000000000011010100010100000011) (3242403) (869635) (D4503)   ;(11111100010111111111000001101111) (-350007621) (-60821393) (-3-1000-15-9-1)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;
;304;(00000000000010010000011000010011) (2203023) (591379) (90613)    ;(11100010000001010000010100010011) (718391941) (-502987501) (-1-13-15-10-15-10-14-13)   ;(00000000000000110000000011100111) (600347) (196839) (300E7)   ;(11110110110111111111000001101111) (-1110007621) (-153096081) (-9-200-15-9-1)   ;(00000010110000010010000010000011) (260220203) (46211203) (2C12083)   ;(00000010100000010010010000000011) (240222003) (42017795) (2812403)   ;(00000010010000010010010010000011) (220222203) (37823619) (2412483)   ;(00000010000000010010100100000011) (200224403) (33630467) (2012903)   ;
;312;(00000001110000010010100110000011) (160224603) (29436291) (1C12983)    ;(00000001100000010010101000000011) (140225003) (25242115) (1812A03)   ;(00000001010000010010101010000011) (120225203) (21047939) (1412A83)   ;(00000001000000010010101100000011) (100225403) (16853763) (1012B03)   ;(00000000110000010010101110000011) (60225603) (12659587) (C12B83)   ;(00000000100000010010110000000011) (40226003) (8465411) (812C03)   ;(00000000010000010010110010000011) (20226203) (4271235) (412C83)   ;(00000000000000010010110100000011) (226403) (77059) (12D03)   ;
;320;(00000011000000010000000100010011) (300200423) (50397459) (3010113)    ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(11111110000000010000000100010011) (-177577355) (-33488621) (-1-15-14-15-14-14-13)   ;(00000001001000010010100000100011) (110224043) (18950179) (1212823)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(01000000000000000000100100110111) (-2147479181) (1073744183) (40000937)   ;(00000000000100010010111000100011) (4227043) (1125923) (112E23)   ;(00000000100000010010110000100011) (40226043) (8465443) (812C23)   ;
;328;(00000000100100010010101000100011) (44225043) (9513507) (912A23)    ;(00000001001100010010011000100011) (114223043) (19998243) (1312623)   ;(00000000100010010000011110010011) (42203623) (8980371) (890793)   ;(11100011100001010000010100010011) (858391941) (-477821677) (-1-12-7-10-15-10-14-13)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;(00110000000100000010010011110011) (1709055067) (806364403) (301024F3)   ;(11111111111111111111011110110111) (-4111) (-2121) (-8-4-9)   ;(11101111111101111000011110010011) (-2002074155) (-268990573) (-100-8-7-8-6-13)   ;
;336;(00000000111101001111010010110011) (75172263) (16053427) (F4F4B3)    ;(00000110000100000000010000010011) (604002023) (101712915) (6100413)   ;(00000000010010010000100100010011) (22204423) (4786451) (490913)   ;(00000111101100000000100110010011) (754004623) (128977299) (7B00993)   ;(00000000000101001111011110010011) (5173623) (1374099) (14F793)   ;(00000000000001111000011001100011) (1703143) (493155) (78663)   ;(00000000000001000000010100010011) (1002423) (263443) (40513)   ;(00000000000010010000000011100111) (2200347) (590055) (900E7)   ;
;344;(00000000000101000000010000010011) (5002023) (1311763) (140413)    ;(00001111111101000111010000010011) (1775072023) (267678739) (FF47413)   ;(00000000000101001101010010010011) (5152223) (1365139) (14D493)   ;(11111111001101000001001011100011) (-62766435) (-13364509) (-12-11-14-13-1-13)   ;(00110000100000000010010110000011) (1745055307) (813704579) (30802583)   ;(00000000000011110100011110110111) (3643667) (1001399) (F47B7)   ;(00100100000001111000011110010011) (106736327) (604473235) (24078793)   ;(00000010111101011100010110110011) (275342663) (49661363) (2F5C5B3)   ;
;352;(00000001100000010010010000000011) (140222003) (25240579) (1812403)    ;(00000001110000010010000010000011) (160220203) (29433987) (1C12083)   ;(00000001010000010010010010000011) (120222203) (21046403) (1412483)   ;(00000001000000010010100100000011) (100224403) (16853251) (1012903)   ;(00000000110000010010100110000011) (60224603) (12659075) (C12983)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(01000000000000000000001100110111) (-2147482181) (1073742647) (40000337)   ;(11100100010001010000010100010011) (938391941) (-465238765) (-1-11-11-10-15-10-14-13)   ;
;360;(00000000100000110000001100010011) (40601423) (8586003) (830313)    ;(00000010000000010000000100010011) (200200423) (33620243) (2010113)   ;(00000000000000110000000001100111) (600147) (196711) (30067)   ;(00000000000000000000010100010011) (2423) (1299) (513)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(00010000010000000010011110000011) (2020023603) (272639875) (10402783)   ;(11111110000001111100111011100011) (-176030435) (-33042717) (-1-15-8-3-1-1-13)   ;(00010000101000000010001000100011) (2050021043) (278929955) (10A02223)   ;
;368;(00000000000000001000000001100111) (100147) (32871) (8067)    ;(11111101000000010000000100010011) (-277577355) (-50265837) (-2-15-14-15-14-14-13)   ;(00000010100000010010010000100011) (240222043) (42017827) (2812423)   ;(00000000000000010000010000010011) (202023) (66579) (10413)   ;(00000011001000010010000000100011) (310220043) (52502563) (3212023)   ;(00000010000100010010011000100011) (204223043) (34678307) (2112623)   ;(00000010100100010010001000100011) (244221043) (43065891) (2912223)   ;(00000000000001000000100100010011) (1004423) (264467) (40913)   ;
;376;(00000010000001010001011001100011) (201213143) (33887843) (2051663)    ;(00000010110000000100010001100011) (260042143) (46154851) (2C04463)   ;(01000000000000000001010010110111) (-2147471381) (1073747127) (400014B7)   ;(00000111100001001000010010010011) (741102223) (126125203) (7848493)   ;(00000011001001000001101001100011) (311015143) (52697699) (3241A63)   ;(00000010110000010010000010000011) (260220203) (46211203) (2C12083)   ;(00000010100000010010010000000011) (240222003) (42017795) (2812403)   ;(00000010010000010010010010000011) (220222203) (37823619) (2412483)   ;
;384;(00000010000000010010100100000011) (200224403) (33630467) (2012903)    ;(00000011000000010000000100010011) (300200423) (50397459) (3010113)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(00000010101101010111011110110011) (255273663) (45447091) (2B577B3)   ;(00000000000101000000010000010011) (5002023) (1311763) (140413)   ;(11111111111101100000011000010011) (-2374755) (-653805) (-9-15-9-14-13)   ;(00000010101101010101010100110011) (255252463) (45438259) (2B55533)   ;(11111110111101000000111110100011) (-102770135) (-17559645) (-10-11-150-5-13)   ;
;392;(11111100000111111111000001101111) (-370007621) (-65015697) (-3-1400-15-9-1)    ;(11111111111101000100011110000011) (-2734175) (-768125) (-11-11-8-7-13)   ;(11111111111101000000010000010011) (-2775755) (-785389) (-11-15-11-14-13)   ;(00000000111101001000011110110011) (75103663) (16025523) (F487B3)   ;(00000000000001111100010100000011) (1742403) (509187) (7C503)   ;(11111000000111111111000011101111) (-770007421) (-132124433) (-7-1400-15-1-1)   ;(11111011100111111111000001101111) (-430007621) (-73404305) (-4-600-15-9-1)   ;(11111010000000010000000100010011) (-577577355) (-100597485) (-5-15-14-15-14-14-13)   ;
;400;(00000101001100010010011000100011) (514223043) (87107107) (5312623)    ;(00000101010000010010010000100011) (520222043) (88155171) (5412423)   ;(00000101010100010010001000100011) (524221043) (89203235) (5512223)   ;(00000101011000010010000000100011) (530220043) (90251299) (5612023)   ;(00000011011100010010111000100011) (334227043) (57749027) (3712E23)   ;(00000011100000010010110000100011) (340226043) (58797091) (3812C23)   ;(00000011100100010010101000100011) (344225043) (59845155) (3912A23)   ;(00000011101000010010100000100011) (350224043) (60893219) (3A12823)   ;
;408;(00000100000100010010111000100011) (404227043) (68234787) (4112E23)    ;(00000100100000010010110000100011) (440226043) (75574307) (4812C23)   ;(00000100100100010010101000100011) (444225043) (76622371) (4912A23)   ;(00000101001000010010100000100011) (510224043) (86059043) (5212823)   ;(00000000000001010000001100010011) (1201423) (328467) (50313)   ;(00000000101100010010101000100011) (54225043) (11610659) (B12A23)   ;(00000000110000010010110000100011) (60226043) (12659747) (C12C23)   ;(00000000110100010010111000100011) (64227043) (13708835) (D12E23)   ;
;416;(00000010111000010010000000100011) (270220043) (48308259) (2E12023)    ;(00000010111100010010001000100011) (274221043) (49357347) (2F12223)   ;(00000011000000010010010000100011) (300222043) (50406435) (3012423)   ;(00000011000100010010011000100011) (304223043) (51455523) (3112623)   ;(00000001010000010000100110010011) (120204623) (21039507) (1410993)   ;(00000000100100000000101000010011) (44005023) (9439763) (900A13)   ;(00000010010100000000101010010011) (224005223) (38800019) (2500A93)   ;(00000110010000000000101100010011) (620005423) (104860435) (6400B13)   ;
;424;(00000111010100000000101110010011) (724005623) (122686355) (7500B93)    ;(00000111100000000000110000010011) (740006023) (125832211) (7800C13)   ;(00000100001000000000110010010011) (410006223) (69209235) (4200C93)   ;(00000110001100000000110100010011) (614006423) (103812371) (6300D13)   ;(00000000000000110100010100000011) (642403) (214275) (34503)   ;(00000000000100110000100100010011) (4604423) (1247507) (130913)   ;(00000010000001010001111001100011) (201217143) (33889891) (2051E63)   ;(00000101110000010010000010000011) (560220203) (96542851) (5C12083)   ;
;432;(00000101100000010010010000000011) (540222003) (92349443) (5812403)    ;(00000101010000010010010010000011) (520222203) (88155267) (5412483)   ;(00000101000000010010100100000011) (500224403) (83962115) (5012903)   ;(00000100110000010010100110000011) (460224603) (79767939) (4C12983)   ;(00000100100000010010101000000011) (440225003) (75573763) (4812A03)   ;(00000100010000010010101010000011) (420225203) (71379587) (4412A83)   ;(00000100000000010010101100000011) (400225403) (67185411) (4012B03)   ;(00000011110000010010101110000011) (360225603) (62991235) (3C12B83)   ;
;440;(00000011100000010010110000000011) (340226003) (58797059) (3812C03)    ;(00000011010000010010110010000011) (320226203) (54602883) (3412C83)   ;(00000011000000010010110100000011) (300226403) (50408707) (3012D03)   ;(00000110000000010000000100010011) (600200423) (100729107) (6010113)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(00000011010001010001011001100011) (321213143) (54859363) (3451663)   ;(00000010000000000000010100010011) (200002423) (33555731) (2000513)   ;(11101011100111111111000011101111) (1864959875) (-341839633) (-1-4-600-15-1-1)   ;
;448;(00000010000000000000010100010011) (200002423) (33555731) (2000513)    ;(11101011000111111111000011101111) (1824959875) (-350228241) (-1-4-1400-15-1-1)   ;(00000010000000000000010100010011) (200002423) (33555731) (2000513)   ;(11101010100111111111000011101111) (1764959875) (-358616849) (-1-5-600-15-1-1)   ;(00000010000000000000010100010011) (200002423) (33555731) (2000513)   ;(11101010000111111111000011101111) (1724959875) (-367005457) (-1-5-1400-15-1-1)   ;(00000000000010010000001100010011) (2201423) (590611) (90313)   ;(11111001010111111111000001101111) (-650007621) (-111153041) (-6-1000-15-9-1)   ;
;456;(11111111010101010001101011100011) (-52562435) (-11199773) (-10-10-14-5-1-13)    ;(00000000000100110100010000000011) (4642003) (1262595) (134403)   ;(00000000001000110000100100010011) (10604423) (2296083) (230913)   ;(00000001010101000001011001100011) (125013143) (22287971) (1541663)   ;(00000010010100000000010100010011) (224002423) (38798611) (2500513)   ;(11111110000111111111000001101111) (-170007621) (-31461265) (-1-1400-15-9-1)   ;(11111101000001000000011110010011) (-276774155) (-50067565) (-2-15-11-15-8-6-13)   ;(00001111111101111111011100010011) (1775773423) (267908883) (FF7F713)   ;
;464;(00000000000100000000011000010011) (4003023) (1050131) (100613)    ;(00000000111010100110100001100011) (72464143) (15362147) (EA6863)   ;(00000000001000110100010000000011) (10642003) (2311171) (234403)   ;(00000000000001111000011000010011) (1703023) (493075) (78613)   ;(00000000001100110000100100010011) (14604423) (3344659) (330913)   ;(11110110000001000000010011100011) (-1176775435) (-167508765) (-9-15-11-15-11-1-13)   ;(00000000000010011010010010000011) (2322203) (631939) (9A483)   ;(00000101011001000000100001100011) (531004143) (90441827) (5640863)   ;
;472;(00000010100010110110001001100011) (242661143) (42689123) (28B6263)    ;(00000011100101000000111001100011) (345007143) (60034659) (3940E63)   ;(00001111111101001111010100010011) (1775172423) (267711763) (FF4F513)   ;(00000001101001000000100001100011) (151004143) (27527267) (1A40863)   ;(00000010010100000000010100010011) (224002423) (38798611) (2500513)   ;(11100100000111111111000011101111) (924959875) (-467668753) (-1-11-1400-15-1-1)   ;(00000000000001000000010100010011) (1002423) (263443) (40513)   ;(11100011100111111111000011101111) (864959875) (-476057361) (-1-12-600-15-1-1)   ;
;480;(00000001100000000000000001101111) (140000157) (25165935) (180006F)    ;(00000101011101000000000001100011) (535000143) (91488355) (5740063)   ;(00000001000000000000010110010011) (100002623) (16778643) (1000593)   ;(11111111100001000001001011100011) (-36766435) (-8121629) (-7-11-14-13-1-13)   ;(00000000000001001000010100010011) (1102423) (296211) (48513)   ;(11100011000111111111000011101111) (824959875) (-484445969) (-1-12-1400-15-1-1)   ;(00000000010010011000100110010011) (22304623) (4819347) (498993)   ;(11110111110111111111000001101111) (-1010007621) (-136318865) (-8-200-15-9-1)   ;
;488;(00000000001101100001011000010011) (15413023) (3544595) (361613)    ;(00000000001000000000010110010011) (10002623) (2098579) (200593)   ;(11111110100111111111000001101111) (-130007621) (-23072657) (-1-600-15-9-1)   ;(00000000000001001101110001100011) (1156143) (318563) (4DC63)   ;(00000010110100000000010100010011) (264002423) (47187219) (2D00513)   ;(00000000110000010010011000100011) (60223043) (12658211) (C12623)   ;(11011111110111111111000011101111) (284959875) (-538971921) (-20-200-15-1-1)   ;(00000000110000010010011000000011) (60223003) (12658179) (C12603)   ;
;496;(01000000100100000000010010110011) (-2103481385) (1083180211) (409004B3)    ;(00000000101000000000010110010011) (50002623) (10487187) (A00593)   ;(11111100100111111111000001101111) (-330007621) (-56627089) (-3-600-15-9-1)   ;(00000000000001010000011010010011) (1203223) (329363) (50693)   ;(00000000100100000000001100010011) (44001423) (9437971) (900313)   ;(00000000000000000000010100010011) (2423) (1299) (513)   ;(00000000010100000000100000010011) (24004023) (5244947) (500813)   ;(00000000000001101010011000000011) (1523003) (435715) (6A603)   ;
;504;(00000000000001100100011100000011) (1443403) (411395) (64703)    ;(11111101000001110000100010010011) (-276173555) (-49870701) (-2-15-8-15-7-6-13)   ;(00001111111110001111011110010011) (1776173623) (267974547) (FF8F793)   ;(00000000111100110110110001100011) (74666143) (15952995) (F36C63)   ;(00000010101001011000011110110011) (251303663) (44402611) (2A587B3)   ;(00000000111110001000010100110011) (76102463) (16287027) (F88533)   ;(00000000000101100000011000010011) (5403023) (1443347) (160613)   ;(00000000110001101010000000100011) (61520043) (13017123) (C6A023)   ;
;512;(11111101110111111111000001101111) (-210007621) (-35655569) (-2-200-15-9-1)    ;(11111001111101110000011110010011) (-602174155) (-101251181) (-60-8-15-8-6-13)   ;(00001111111101111111011110010011) (1775773623) (267909011) (FF7F793)   ;(00000000111110000110101001100011) (76065143) (16280163) (F86A63)   ;(00000010101001011000011110110011) (251303663) (44402611) (2A587B3)   ;(11111010100101110000011100010011) (-532174355) (-90765549) (-5-6-8-15-8-14-13)   ;(00000000111101110000010100110011) (75602463) (16188723) (F70533)   ;(11111101110111111111000001101111) (-210007621) (-35655569) (-2-200-15-9-1)   ;
;520;(11111011111101110000011110010011) (-402174155) (-67696749) (-40-8-15-8-6-13)    ;(00001111111101111111011110010011) (1775773623) (267909011) (FF7F793)   ;(00000000111110000110100001100011) (76064143) (16279651) (F86863)   ;(00000010101001011000011110110011) (251303663) (44402611) (2A587B3)   ;(11111100100101110000011100010011) (-332174355) (-57211117) (-3-6-8-15-8-14-13)   ;(11111110010111111111000001101111) (-150007621) (-27266961) (-1-1000-15-9-1)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(11111011000000010000000100010011) (-477577355) (-83820269) (-4-15-14-15-14-14-13)   ;
;528;(00000000101000010010011000100011) (50223043) (10561059) (A12623)    ;(00000001010000010000010100010011) (120202423) (21038355) (1410513)   ;(00000100100000010010010000100011) (440222043) (75572259) (4812423)   ;(00000100100100010010001000100011) (444221043) (76620323) (4912223)   ;(00000101001000010010000000100011) (510220043) (86056995) (5212023)   ;(00000100000100010010011000100011) (404223043) (68232739) (4112623)   ;(00000011001100010010111000100011) (314227043) (53554723) (3312E23)   ;(00000011010000010010110000100011) (320226043) (54602787) (3412C23)   ;
;536;(00000011010100010010101000100011) (324225043) (55650851) (3512A23)    ;(00000010000000010010011000100011) (200223043) (33629731) (2012623)   ;(00000000110000010010101000100011) (60225043) (12659235) (C12A23)   ;(00000000110100010010110000100011) (64226043) (13708323) (D12C23)   ;(00000000111000010010111000100011) (70227043) (14757411) (E12E23)   ;(00000010111100010010000000100011) (274220043) (49356835) (2F12023)   ;(00000011000000010010001000100011) (300221043) (50405923) (3012223)   ;(00000011000100010010010000100011) (304222043) (51455011) (3112423)   ;
;544;(00000000000001010000010000010011) (1202023) (328723) (50413)    ;(00000010010100000000010010010011) (224002223) (38798483) (2500493)   ;(00000110010000000000100100010011) (620004423) (104859923) (6400913)   ;(00000000000001011100011110000011) (1343603) (378755) (5C783)   ;(00000010000001111001100001100011) (201714143) (34052195) (2079863)   ;(00000100110000010010000010000011) (460220203) (79765635) (4C12083)   ;(01000000100001010000010100110011) (-2106281185) (1082459443) (40850533)   ;(00000100100000010010010000000011) (440222003) (75572227) (4812403)   ;
;552;(00000100010000010010010010000011) (420222203) (71378051) (4412483)    ;(00000100000000010010100100000011) (400224403) (67184899) (4012903)   ;(00000011110000010010100110000011) (360224603) (62990723) (3C12983)   ;(00000011100000010010101000000011) (340225003) (58796547) (3812A03)   ;(00000011010000010010101010000011) (320225203) (54602371) (3412A83)   ;(01000000001001010101010100010011) (-2136231225) (1076188435) (40255513)   ;(00000101000000010000000100010011) (500200423) (83951891) (5010113)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;
;560;(00000010100101111001110001100011) (245716143) (43490403) (2979C63)    ;(00000000000101011100011110000011) (5343603) (1427331) (15C783)   ;(00000000001001011000100110010011) (11304623) (2460051) (258993)   ;(00000000101000000000010110010011) (50002623) (10487187) (A00593)   ;(00000001001001111000010001100011) (111702143) (19367011) (1278463)   ;(00000001000000000000010110010011) (100002623) (16778643) (1000593)   ;(00000000000001010010101010000011) (1225203) (338563) (52A83)   ;(00000000010001010000101000010011) (21205023) (4524563) (450A13)   ;
;568;(00000000110000010000010100010011) (60202423) (12649747) (C10513)    ;(11101110100111111111000011101111) (-2130007421) (-291507985) (-1-1-600-15-1-1)   ;(00000000101010101010000000100011) (52520043) (11182115) (AAA023)   ;(00000000000010011000010110010011) (2302623) (624019) (98593)   ;(00000000000010100000010100010011) (2402423) (656659) (A0513)   ;(11111001100111111111000001101111) (-630007621) (-106958737) (-6-600-15-9-1)   ;(00000000110000010010011100000011) (60223403) (12658435) (C12703)   ;(00000000000101110000011010010011) (5603223) (1509011) (170693)   ;
;576;(00000000110100010010011000100011) (64223043) (13706787) (D12623)    ;(00000000000001110100011100000011) (1643403) (476931) (74703)   ;(11111000111101110001011011100011) (-702164435) (-118024477) (-70-8-14-9-1-13)   ;(00000000000101011000010110010011) (5302623) (1410451) (158593)   ;(11110111110111111111000001101111) (-1010007621) (-136318865) (-8-200-15-9-1)   ;(00000000000000001000011110110111) (103667) (34743) (87B7)   ;(00000100000001111000011110010011) (401703623) (67602323) (4078793)   ;(00100000101100000010001000100011) (-240946253) (548413987) (20B02223)   ;
;584;(00000000111101010110010100110011) (75262463) (16082227) (F56533)    ;(00000000000100000101011100110111) (4053467) (1070903) (105737)   ;(00100000101000000010000000100011) (-244947253) (547364899) (20A02023)   ;(10000000000001110000011100010011) (-1333723411) (-2147023085) (-7-15-15-8-15-8-14-13)   ;(00100000000000000010011110000011) (-294943693) (536881027) (20002783)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;(11111110000001111001110011100011) (-176061435) (-33055517) (-1-15-8-6-3-1-13)   ;(00100000010000000010010100000011) (-274944893) (541074691) (20402503)   ;
;592;(00000000000000001000000001100111) (100147) (32871) (8067)    ;(11111101000000010000000100010011) (-277577355) (-50265837) (-2-15-14-15-14-14-13)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(01000000000000000000011110110111) (-2147479981) (1073743799) (400007B7)   ;(00000000100001111000011110010011) (41703623) (8882067) (878793)   ;(00000010000100010010011000100011) (204223043) (34678307) (2112623)   ;(00000010100000010010010000100011) (240222043) (42017827) (2812423)   ;(00000010100100010010001000100011) (244221043) (43065891) (2912223)   ;
;600;(00000011001000010010000000100011) (310220043) (52502563) (3212023)    ;(00000001001100010010111000100011) (114227043) (20000291) (1312E23)   ;(00000001010000010010110000100011) (120226043) (21048355) (1412C23)   ;(00000001010100010010101000100011) (124225043) (22096419) (1512A23)   ;(00000001011000010010100000100011) (130224043) (23144483) (1612823)   ;(00001000110001010000010100010011) (1061202423) (147129619) (8C50513)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;(00001001000000000011011110110111) (1100033667) (151009207) (90037B7)   ;
;608;(00000000001101111000011110010011) (15703623) (3639187) (378793)    ;(00100000111100000010100000100011) (-220943253) (552609827) (20F02823)   ;(00000000001100000000011100010011) (14003423) (3147539) (300713)   ;(00100001000000000010011110000011) (-194943693) (553658243) (21002783)   ;(00001111111101111111011110010011) (1775773623) (267909011) (FF7F793)   ;(11111110111001111001110011100011) (-106061435) (-18375453) (-1-1-8-6-3-1-13)   ;(00000000000000000000010110010011) (2623) (1427) (593)   ;(00000000000001000000010100110111) (1002467) (263479) (40537)   ;
;616;(11110111010111111111000011101111) (-1050007421) (-144707345) (-8-1000-15-1-1)    ;(00011010010100000000010110010011) (-1070964673) (441451923) (1A500593)   ;(00010000100000000000010100010011) (2040002423) (276825363) (10800513)   ;(11110110100111111111000011101111) (-1130007421) (-157290257) (-9-600-15-1-1)   ;(00001111111101010111010100010011) (1775272423) (267744531) (FF57513)   ;(00001010010100000000011110010011) (1224003623) (173016979) (A500793)   ;(00000100111101010001110001100011) (475216143) (83172451) (4F51C63)   ;(00100000000000000010010010000011) (-294945093) (536880259) (20002483)   ;
;624;(00000000000000001000011110110111) (103667) (34743) (87B7)    ;(00000000111101001111010010110011) (75172263) (16053427) (F4F4B3)   ;(00000100000001001001010001100011) (401112143) (67408995) (4049463)   ;(00000000000000111000010000110111) (702067) (230455) (38437)   ;(00000000000000001000100110110111) (104667) (35255) (89B7)   ;(00000000000000000000010110010011) (2623) (1427) (593)   ;(00010011011100000000010100010011) (-1960964873) (326108435) (13700513)   ;(11110011100111111111000011101111) (-1430007421) (-207621905) (-12-600-15-1-1)   ;
;632;(01010000111111111000010110110111) (-69780981) (1358923191) (50FF85B7)    ;(00010010100100000000010100010011) (-2050964873) (311428371) (12900513)   ;(11110010110111111111000011101111) (-1510007421) (-220204817) (-13-200-15-1-1)   ;(00100000000000000010011110000011) (-294943693) (536881027) (20002783)   ;(00000000100001111111011110110011) (41773663) (8910771) (87F7B3)   ;(00000111001101111001000001100011) (715710143) (121081955) (7379063)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(01000000000000000000011110110111) (-2147479981) (1073743799) (400007B7)   ;
;640;(00001010010001010000010100010011) (1221202423) (172295443) (A450513)    ;(00000000100001111000011110010011) (41703623) (8882067) (878793)   ;(00000000000001111000000011100111) (1700347) (491751) (780E7)   ;(00000001110000000000000001101111) (160000157) (29360239) (1C0006F)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(01000000000000000000011110110111) (-2147479981) (1073743799) (400007B7)   ;(00001001100001010000010100010011) (1141202423) (159712531) (9850513)   ;(00000000100001111000011110010011) (41703623) (8882067) (878793)   ;
;648;(00000000000001111000000011100111) (1700347) (491751) (780E7)    ;(00000000000000000000010010010011) (2223) (1171) (493)   ;(00000010110000010010000010000011) (260220203) (46211203) (2C12083)   ;(00000010100000010010010000000011) (240222003) (42017795) (2812403)   ;(00000010000000010010100100000011) (200224403) (33630467) (2012903)   ;(00000001110000010010100110000011) (160224603) (29436291) (1C12983)   ;(00000001100000010010101000000011) (140225003) (25242115) (1812A03)   ;(00000001010000010010101010000011) (120225203) (21047939) (1412A83)   ;
;656;(00000001000000010010101100000011) (100225403) (16853763) (1012B03)    ;(00000000000001001000010100010011) (1102423) (296211) (48513)   ;(00000010010000010010010010000011) (220222203) (37823619) (2412483)   ;(00000011000000010000000100010011) (300200423) (50397459) (3010113)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(11111000000001010101000011100011) (-776527435) (-133869341) (-7-15-10-10-15-1-13)   ;(00000000000000000000010110010011) (2623) (1427) (593)   ;(00100000001000000000010100010011) (-284964873) (538969363) (20200513)   ;
;664;(11101011010111111111000011101111) (1844959875) (-346033937) (-1-4-1000-15-1-1)    ;(00100000100000000010011100000011) (-254943893) (545269507) (20802703)   ;(00100000100000000010011110000011) (-254943693) (545269635) (20802783)   ;(00100000100000000010011010000011) (-254944093) (545269379) (20802683)   ;(00100000100000000010011010000011) (-254944093) (545269379) (20802683)   ;(00000000111000010000010000100011) (70202043) (14746659) (E10423)   ;(00000001100001111101011100010011) (141753423) (25679635) (187D713)   ;(00000000111000010000010010100011) (70202243) (14746787) (E104A3)   ;
;672;(00000001000001111101011100010011) (101753423) (17291027) (107D713)    ;(00000000111000010000010100100011) (70202443) (14746915) (E10523)   ;(01000000000000000000100100110111) (-2147479181) (1073744183) (40000937)   ;(00000000100001111101011100010011) (41753423) (8902419) (87D713)   ;(00000000111000010000010110100011) (70202643) (14747043) (E105A3)   ;(00000000111100010000011000100011) (74203043) (15795747) (F10623)   ;(00000000100000010000010100010011) (40202423) (8455443) (810513)   ;(00000000000000010000011010100011) (203243) (67235) (106A3)   ;
;680;(00000000100010010000100100010011) (42204423) (8980755) (890913)    ;(00000000000010010000000011100111) (2200347) (590055) (900E7)   ;(00000000000000000000010110010011) (2623) (1427) (593)   ;(00010000001100000000010100010011) (2014002423) (271582483) (10300513)   ;(11100110010111111111000011101111) (1144959875) (-429920017) (-1-9-1000-15-1-1)   ;(11111111111111110000011110110111) (-174111) (-63561) (-15-8-4-9)   ;(00000000111101010111010000110011) (75272063) (16086067) (F57433)   ;(00000000000001000000010110010011) (1002623) (263571) (40593)   ;
;688;(00100000100100000000010100010011) (-250964873) (546309395) (20900513)    ;(11100101000111111111000011101111) (1024959875) (-450891537) (-1-10-1400-15-1-1)   ;(00100000100000000010010110000011) (-254944693) (545269123) (20802583)   ;(00100000100000000010011110000011) (-254943693) (545269635) (20802783)   ;(00100000100000000010011100000011) (-254943893) (545269507) (20802703)   ;(00100000100000000010011010000011) (-254944093) (545269379) (20802683)   ;(00000001111001011101010110010011) (171352623) (31839635) (1E5D593)   ;(00000000000100000000011010010011) (4003223) (1050259) (100693)   ;
;696;(00000000110101011000101001100011) (65305143) (13994595) (D58A63)    ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(00001011110001010000010100010011) (1361202423) (197461267) (BC50513)   ;(00000000000010010000000011100111) (2200347) (590055) (900E7)   ;(11110011100111111111000001101111) (-1430007621) (-207622033) (-12-600-15-9-1)   ;(00000000001111110000011010110111) (17603267) (4130487) (3F06B7)   ;(00000001000001111001011110010011) (101713623) (17274771) (1079793)   ;(00000001000001110101011100010011) (101653423) (17258259) (1075713)   ;
;704;(00000000110101111111011110110011) (65773663) (14153651) (D7F7B3)    ;(00000000111001111110011110110011) (71763663) (15198131) (E7E7B3)   ;(00000000000101111000011110010011) (5703623) (1542035) (178793)   ;(00000000101001111001010010010011) (51712223) (10982547) (A79493)   ;(01000000000000000001010100110111) (-2147471181) (1073747255) (40001537)   ;(00000000101101001101010110010011) (55152623) (11851155) (B4D593)   ;(11100111110001010000010100010011) (1278391941) (-406518509) (-1-8-3-10-15-10-14-13)   ;(00000000000010010000000011100111) (2200347) (590055) (900E7)   ;
;712;(00000000000001000000010110010011) (1002623) (263571) (40593)    ;(00110000011100000000010100010011) (1739035127) (812647699) (30700513)   ;(11011110110111111111000011101111) (184959875) (-555749137) (-2-1-200-15-1-1)   ;(00000000000001000000010110010011) (1002623) (263571) (40593)   ;(00010011011100000000010100010011) (-1960964873) (326108435) (13700513)   ;(11011110000111111111000011101111) (124959875) (-568332049) (-2-1-1400-15-1-1)   ;(00000000001000000000010110010011) (10002623) (2098579) (200593)   ;(00010000011000000000010100010011) (2030002423) (274728211) (10600513)   ;
;720;(11011101010111111111000011101111) (44959875) (-580914961) (-2-2-1000-15-1-1)    ;(00100001000000000010101000000011) (-194942293) (553658883) (21002A03)   ;(11110001000000000000101010110111) (-1677772511) (-251655497) (-14-15-15-15-5-4-9)   ;(11111111111110101000010000010011) (-1275755) (-359405) (-5-7-11-14-13)   ;(00000110000000000000100100110111) (600004467) (100665655) (6000937)   ;(01000000000010010000011110010011) (-2145280025) (1074333587) (40090793)   ;(00000000100010100111010000110011) (42472063) (9073715) (8A7433)   ;(00000000111101000110010000110011) (75062063) (16016435) (F46433)   ;
;728;(00000001000000000000010110110111) (100002667) (16778679) (10005B7)    ;(00000000000000000001101100110111) (15467) (6967) (1B37)   ;(00100000100000000010100000100011) (-254943253) (545269795) (20802823)   ;(11111111000101011000010110010011) (-72475155) (-15366765) (-14-10-7-10-6-13)   ;(10010000011010110000010100010011) (697275589) (-1872034541) (-6-15-9-4-15-10-14-13)   ;(11011010000111111111000011101111) (-275040125) (-635440913) (-2-5-1400-15-1-1)   ;(00100000100000000010011110000011) (-254943693) (545269635) (20802783)   ;(00100000100000000010011110000011) (-254943693) (545269635) (20802783)   ;
;736;(00100000100000000010011110000011) (-254943693) (545269635) (20802783)    ;(00100000100000000010011110000011) (-254943693) (545269635) (20802783)   ;(00000000111001111001011100010011) (71713423) (15177491) (E79713)   ;(00000010000001110101100001100011) (201654143) (34035811) (2075863)   ;(00100000000000000010011110000011) (-294943693) (536881027) (20002783)   ;(00000001001101111111100110110011) (115774663) (20445619) (137F9B3)   ;(00000010000010011001001001100011) (202311143) (34181731) (2099263)   ;(11110000000010101000010000010011) (-1775275755) (-267746285) (-15-15-5-7-11-14-13)   ;
;744;(10000001000000000000010110110111) (-1235324167) (-2130704969) (-7-14-15-15-15-10-4-9)    ;(00000000100010100111101000110011) (42475063) (9075251) (8A7A33)   ;(11111111000101011000010110010011) (-72475155) (-15366765) (-14-10-7-10-6-13)   ;(10010000011010110000010100010011) (697275589) (-1872034541) (-6-15-9-4-15-10-14-13)   ;(01000000001010010000010000010011) (-2135281625) (1076429843) (40290413)   ;(11010110000111111111000011101111) (-875040125) (-702549777) (-2-9-1400-15-1-1)   ;(00000000100010100110010000110011) (42462063) (9069619) (8A6433)   ;(11110001000000000000011110110111) (-1677774111) (-251656265) (-14-15-15-15-8-4-9)   ;
;752;(11111111111101111000011110010011) (-2074155) (-555117) (-8-7-8-6-13)    ;(00000000111101000111010000110011) (75072063) (16020531) (F47433)   ;(00001001000000000000011110110111) (1100003667) (150996919) (90007B7)   ;(00000000111101000110010000110011) (75062063) (16016435) (F46433)   ;(00100000100000000010100000100011) (-254943253) (545269795) (20802823)   ;(00100001000000000010011110000011) (-194943693) (553658243) (21002783)   ;(00000000100001111100011110110011) (41743663) (8898483) (87C7B3)   ;(00001111111101111111011110010011) (1775773623) (267909011) (FF7F793)   ;
;760;(11111110000001111001101011100011) (-176062435) (-33056029) (-1-15-8-6-5-1-13)    ;(11100100010111111111000001101111) (944959675) (-463474577) (-1-11-1000-15-9-1)   ;(11111111000000010000000100010011) (-77577355) (-16711405) (-15-14-15-14-14-13)   ;(00000000100100010010001000100011) (44221043) (9511459) (912223)   ;(00000000000100010010011000100011) (4223043) (1123875) (112623)   ;(00000000100000010010010000100011) (40222043) (8463395) (812423)   ;(00000001001000010010000000100011) (110220043) (18948131) (1212023)   ;(00000000000001100000010010010011) (1402223) (394387) (60493)   ;
;768;(00000110000001100000001001100011) (601401143) (101057123) (6060263)    ;(00000000000001010000010000010011) (1202023) (328723) (50413)   ;(00000000000000000001010100110111) (12467) (5431) (1537)   ;(10010101000101010000010100010011) (1169875589) (-1793784557) (-6-10-14-10-15-10-14-13)   ;(00000000000001011000100100010011) (1304423) (362771) (58913)   ;(11010000000111111111000011101111) (-1475040125) (-803213073) (-2-15-1400-15-1-1)   ;(00000000000000000001011100110111) (13467) (5943) (1737)   ;(00000000000100000101011000110111) (4053067) (1070647) (105637)   ;
;776;(00100000000001000000010100010011) (-293964873) (537134355) (20040513)    ;(00000000000000000000011010010011) (3223) (1683) (693)   ;(11111111111101001000010110010011) (-2675155) (-752237) (-11-7-10-6-13)   ;(00000000000110010000100100010011) (6204423) (1640723) (190913)   ;(00000000000000000001100010110111) (14267) (6327) (18B7)   ;(10010101000101110000001100010011) (1170274589) (-1793653997) (-6-10-14-8-15-12-14-13)   ;(10000000000001100000011000010011) (-1333923811) (-2147088877) (-7-15-15-9-15-9-14-13)   ;(11100000000001010000011110010011) (518393141) (-536541293) (-1-15-15-10-15-8-6-13)   ;
;784;(00000100101101101110000001100011) (455560143) (79093859) (4B6E063)    ;(00100000000000000010011010000011) (-294944093) (536880771) (20002683)   ;(00000001000001101001011000010011) (101513023) (17208851) (1069613)   ;(00001010000001100100001001100011) (1201441143) (168182371) (A064263)   ;(00100001100000000000011010010011) (-154964073) (562038419) (21800693)   ;(00000000000001110001010001100011) (1612143) (463971) (71463)   ;(00100001110000000000011010010011) (-134964073) (566232723) (21C00693)   ;(00100000000001111000011100010011) (-293263873) (537364243) (20078713)   ;
;792;(00000110111101110001110001100011) (675616143) (116857955) (6F71C63)    ;(00000000110000010010000010000011) (60220203) (12656771) (C12083)   ;(00000000100000010010010000000011) (40222003) (8463363) (812403)   ;(00000000000000010010100100000011) (224403) (76035) (12903)   ;(00000000000001001000010100010011) (1102423) (296211) (48513)   ;(00000000010000010010010010000011) (20222203) (4269187) (412483)   ;(00000001000000010000000100010011) (100200423) (16843027) (1010113)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;
;800;(00100000000000000010100000000011) (-294943293) (536881155) (20002803)    ;(00000001000010000001111000010011) (102017023) (17309203) (1081E13)   ;(00000110000011100100000001100011) (603440143) (101597283) (60E4063)   ;(00000000110110010000100000110011) (66204063) (14223411) (D90833)   ;(00100001000000000010001000100011) (-194946253) (553656867) (21002223)   ;(00000000011001110110100000110011) (31664063) (6776883) (676833)   ;(00100001000000000010000000100011) (-194947253) (553656355) (21002023)   ;(00100001100000000000100000010011) (-154963273) (562038803) (21800813)   ;
;808;(00000000000001110001010001100011) (1612143) (463971) (71463)    ;(00100001110000000000100000010011) (-134963273) (566233107) (21C00813)   ;(00000010101001111001000001100011) (251710143) (44535907) (2A79063)   ;(00100000000000000010011110000011) (-294943693) (536881027) (20002783)   ;(00000000110001111111011110110011) (61773663) (13105075) (C7F7B3)   ;(11111110000001111001110011100011) (-176061435) (-33055517) (-1-15-8-6-3-1-13)   ;(00000001000101110100011100110011) (105643463) (18302771) (1174733)   ;(00000000000101101000011010010011) (5503223) (1476243) (168693)   ;
;816;(00100000000001010000010100010011) (-293764873) (537199891) (20050513)    ;(11110111100111111111000001101111) (-1030007621) (-140513169) (-8-600-15-9-1)   ;(00000000000010000010111000000011) (2027003) (536067) (82E03)   ;(00000000010001111000011110010011) (21703623) (4687763) (478793)   ;(11111111110001111010111000100011) (-16050735) (-3690973) (-3-8-5-1-13-13)   ;(11111101010111111111000001101111) (-250007621) (-44044177) (-2-1000-15-9-1)   ;(00000000000001101010011000000011) (1523003) (435715) (6A603)   ;(00000000010001111000011110010011) (21703623) (4687763) (478793)   ;
;824;(11111110110001111010111000100011) (-116050735) (-20468189) (-1-3-8-5-1-13-13)    ;(11110111110111111111000001101111) (-1010007621) (-136318865) (-8-200-15-9-1)   ;(00000000000001101000010010010011) (1502223) (427155) (68493)   ;(11110111100111111111000001101111) (-1030007621) (-140513169) (-8-600-15-9-1)   ;(00000000000001011000010010010011) (1302223) (361619) (58493)   ;(11110111000111111111000001101111) (-1070007621) (-148901777) (-8-1400-15-9-1)   ;(11111111000000010000000100010011) (-77577355) (-16711405) (-15-14-15-14-14-13)   ;(00000000100000010010010000100011) (40222043) (8463395) (812423)   ;
;832;(00000000000100010010011000100011) (4223043) (1123875) (112623)    ;(00000000100100010010001000100011) (44221043) (9511459) (912223)   ;(00000000000001100000010000010011) (1402023) (394259) (60413)   ;(00000110000001100000010001100011) (601402143) (101057635) (6060463)   ;(00000000000001011000100010010011) (1304223) (362643) (58893)   ;(00100000000001010000011100010011) (-293763873) (537200403) (20050713)   ;(00000000000001010000011110010011) (1203623) (329619) (50793)   ;(00000000000001111010011010000011) (1723203) (501379) (7A683)   ;
;840;(00000000010001111000011110010011) (21703623) (4687763) (478793)    ;(00100000110100000010110000100011) (-230941253) (550513699) (20D02C23)   ;(11111110111001111001101011100011) (-106062435) (-18375965) (-1-1-8-6-5-1-13)   ;(00000000000000001001100000110111) (114067) (38967) (9837)   ;(00000000000100000101001100110111) (4051467) (1069879) (105337)   ;(01000000000001010000011110010011) (-2146280025) (1074071443) (40050793)   ;(00000000000000000000011100010011) (3423) (1811) (713)   ;(00000000000000000000011010010011) (3223) (1683) (693)   ;
;848;(11111111111101000000010010010011) (-2775555) (-785261) (-11-15-11-6-13)    ;(11010101100010000000100000010011) (-940806459) (-712505325) (-2-10-7-7-15-7-14-13)   ;(00000000000000000001111000110111) (17067) (7735) (1E37)   ;(10000000000000110000001100010011) (-1334725411) (-2147286253) (-7-15-15-12-15-12-14-13)   ;(11100000000001111000011000010011) (518892541) (-536377837) (-1-15-15-8-7-9-14-13)   ;(00000001000101110000010110110011) (105602663) (18286003) (11705B3)   ;(00000001000001101110010100110011) (101562463) (17229107) (106E533)   ;(00000010100101110110100001100011) (245664143) (43477091) (2976863)   ;
;856;(10111011010111111111000011101111) (1697476227) (-1151340305) (-4-4-1000-15-1-1)    ;(00100000000000000010011110000011) (-294943693) (536881027) (20002783)   ;(00000001000001111001011100010011) (101713423) (17274643) (1079713)   ;(00000000000001110101010001100011) (1652143) (480355) (75463)   ;(00000000000001001000010000010011) (1102023) (295955) (48413)   ;(00000000110000010010000010000011) (60220203) (12656771) (C12083)   ;(00000000000001000000010100010011) (1002423) (263443) (40513)   ;(00000000100000010010010000000011) (40222003) (8463363) (812403)   ;
;864;(00000000010000010010010010000011) (20222203) (4269187) (412483)    ;(00000001000000010000000100010011) (100200423) (16843027) (1010113)   ;(00000000000000001000000001100111) (100147) (32871) (8067)   ;(00100000101100000010001000100011) (-240946253) (548413987) (20B02223)   ;(00100000101000000010000000100011) (-244947253) (547364899) (20A02023)   ;(00100001110000000000010110010011) (-134964673) (566232467) (21C00593)   ;(00000001110001101100010100110011) (161542463) (29803827) (1C6C533)   ;(00000001110001101001010001100011) (161512143) (29791331) (1C69463)   ;
;872;(00100001100000000000010110010011) (-154964673) (562038163) (21800593)    ;(00000000000001100010011010000011) (1423203) (403075) (62683)   ;(00000000010001100000011000010011) (21403023) (4589075) (460613)   ;(00000000110101011010000000100011) (65320043) (14000163) (D5A023)   ;(11111110111101100001101011100011) (-102362435) (-17425693) (-10-9-14-5-1-13)   ;(00100000000000000010011010000011) (-294944093) (536880771) (20002683)   ;(00000000011001101111011010110011) (31573263) (6747827) (66F6B3)   ;(11111110000001101001110011100011) (-176261435) (-33121053) (-1-15-9-6-3-1-13)   ;
;880;(00100000000000000010011010000011) (-294944093) (536880771) (20002683)    ;(00100000000001111000011110010011) (-293263673) (537364371) (20078793)   ;(00000001000001101001011000010011) (101513023) (17208851) (1069613)   ;(00000000000001100100100001100011) (1444143) (411747) (64863)   ;(00000000000101110000011100010011) (5603423) (1509139) (170713)   ;(00000000000001010000011010010011) (1203223) (329363) (50693)   ;(11110111100111111111000001101111) (-1030007621) (-140513169) (-8-600-15-9-1)   ;(00000000000001110000010000010011) (1602023) (459795) (70413)   ;
;888;(11111001010111111111000001101111) (-650007621) (-111153041) (-6-1000-15-9-1)    ;(01101101011000010111001001000110) (-912179838) (1835102790) (6D617246)   ;(00100000011001110110111001101001) (-263300145) (543649385) (20676E69)   ;(01101111011100100111001001100101) (-707979799) (1869771365) (6F727265)   ;(01110100011000010010000001110010) (-12230782) (1952522354) (74612072)   ;(01110011011011110111000000100000) (-108780904) (1936683040) (736F7020)   ;(00001010011001000010010100100000) (1231022440) (174335264) (A642520)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(01101001011100100110000101010000) (-1307990424) (1769103696) (69726150)    ;(01100101001000000111100101110100) (-1932376380) (1696627060) (65207974)   ;(01110010011011110111001001110010) (-208779782) (1919906418) (726F7272)   ;(00100000011101000110000100100000) (-259906856) (544497952) (20746120)   ;(00100000011100110110111101110000) (-260299736) (544436080) (20736F70)   ;(00000000000010100110010000100101) (2462045) (680997) (A6425)   ;(00100000010000110101001001000011) (-274316193) (541282883) (20435243)   ;(00000000000010100100101101001111) (2445517) (674639) (A4B4F)   ;
;904;(00100000010000110101001001000011) (-274316193) (541282883) (20435243)    ;(01101111011100100111001001100101) (-707979799) (1869771365) (6F727265)   ;(00111000001001010010000001110010) (-1578714430) (941957234) (38252072)   ;(00111101001000010010000001111000) (-1079714422) (1025581176) (3D212078)   ;(01111000001110000010010100100000) (573571496) (2016945440) (78382520)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(00111010010101010101000001000011) (-1364684489) (978669635) (3A555043)   ;(00110011011101100111001000100000) (2040503744) (863400480) (33767220)   ;
;912;(00000000011011010110100100110010) (33264462) (7170354) (6D6932)    ;(00100000001100010010000000101100) (-280747242) (540090412) (2031202C)   ;(01100101011100100110111101100011) (-1907983401) (1701998435) (65726F63)   ;(01110101001001010010000000101100) (68769110) (1965367340) (7525202C)   ;(00001010011110100110100001001101) (1236464115) (175794253) (A7A684D)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00001001000010010000101000001010) (1102205012) (151587338) (9090A0A)   ;(01100100011011100100010100001001) (-2009008533) (1684948233) (646E4509)   ;
;920;(01101111011101100110000101100101) (-706990399) (1870029157) (6F766165)    ;(00001001000010100111001001110101) (1102471165) (151679605) (90A7275)   ;(00111101001111010000100100001001) (-1072730181) (1027410185) (3D3D0909)   ;(00111101001111010011110100111101) (-1072698117) (1027423549) (3D3D3D3D)   ;(00001010001111010011110100111101) (1217236475) (171785533) (A3D3D3D)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(00111010010011010100000101010010) (-1366694070) (978141522) (3A4D4152)   ;(01001101011101010010010100100000) (-612261208) (1299522848) (4D752520)   ;
;928;(00000000000000000000101001000010) (5102) (2626) (A42)    ;(01101100011010010110000101000110) (-1010190438) (1818845510) (6C696146)   ;(01110100001000000110010001100101) (-32388799) (1948279909) (74206465)   ;(01100101011100100010000001101111) (-1908030787) (1701978223) (6572206F)   ;(01010011001000000110010001100001) (162578493) (1394631777) (53206461)   ;(01101111011000100010000001000100) (-712030840) (1868701764) (6F622044)   ;(01110011001000000111010001101111) (-132378787) (1931506799) (7320746F)   ;(01101111011101000110001101100101) (-707389399) (1869898597) (6F746365)   ;
;936;(00000000000000000000101001110010) (5162) (2674) (A72)    ;(01100010001000000100010001010011) (2062558475) (1646281811) (62204453)   ;(00100000011101000110111101101111) (-259899739) (544501615) (20746F6F)   ;(01110100011000110110010101110011) (-11788381) (1952671091) (74636573)   ;(01101000001000000111001001101111) (-1432379787) (1746956911) (6820726F)   ;(01101110001000000111001101100001) (-832379403) (1847620449) (6E207361)   ;(01101111011000100010000001101111) (-712030787) (1868701807) (6F62206F)   ;(01110011001000000111010001101111) (-132378787) (1931506799) (7320746F)   ;
;944;(01100001011011100110011101101001) (1985979903) (1634625385) (616E6769)    ;(01100101011100100111010101110100) (-1907978380) (1701999988) (65727574)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(01110100011011110110111101000010) (-8783442) (1953460034) (746F6F42)   ;(01101111011100100110011000100000) (-707987904) (1869768224) (6F726620)   ;(01000100010100110010000001101101) (-1722863493) (1146298477) (4453206D)   ;(01110010011000010110001100100000) (-212189504) (1918984992) (72616320)   ;(00000000000000000000101001100100) (5144) (2660) (A64)   ;
;952;(01010010010000010101010100001010) (72768764) (1380013322) (5241550A)    ;(01101111011000110010000001010100) (-711830820) (1868767316) (6F632054)   ;(01101100011011110111001101101110) (-1008779388) (1819243374) (6C6F736E)   ;(01000011001000000010111001100101) (-1837456503) (1126182501) (43202E65)   ;(01100001011011010110110101101111) (1985782909) (1634561391) (616D6D6F)   ;(00111010011100110110010001101110) (-1355272436) (980640878) (3A73646E)   ;(00100000010101110000100100001010) (-269362884) (542574858) (2057090A)   ;(01110010011001000110010001100001) (-211388803) (1919181921) (72646461)   ;
;960;(01101100011000010111011000100000) (-1012177904) (1818326560) (6C617620)    ;(00101101000010010000100100001001) (1207237115) (755566857) (2D090909)   ;(01110110011000010111001100100000) (187820496) (1986097952) (76617320)   ;(01000010001101000010000001100101) (-1932463503) (1110712421) (42342065)   ;(00100000011011110111010000100000) (-261295256) (544175136) (206F7420)   ;(00001010010011010100000101010010) (1223240522) (172835154) (A4D4152)   ;(01100001001000000101001000001001) (1962567363) (1629508105) (61205209)   ;(00001001011100100110010001100100) (1134462144) (158491748) (9726464)   ;
;968;(00101101000010010000100100001001) (1207237115) (755566857) (2D090909)    ;(01100001011011110110110000100000) (1986182392) (1634692128) (616F6C20)   ;(01000010001101000010000001100100) (-1932463504) (1110712420) (42342064)   ;(01101111011100100110011000100000) (-707987904) (1869768224) (6F726620)   ;(01000001010100100010000001101101) (-2023063493) (1095901293) (4152206D)   ;(01010011000010010000101001001101) (154721467) (1393101389) (53090A4D)   ;(01100100011000010010000001000100) (-2012230840) (1684086852) (64612044)   ;(01110011001000000111001001100100) (-132379800) (1931506276) (73207264)   ;
;976;(01101111011101000110001101100101) (-707389399) (1869898597) (6F746365)    ;(00101101000010010000100101110010) (1207237266) (755566962) (2D090972)   ;(01100001011011110110110000100000) (1986182392) (1634692128) (616F6C20)   ;(01100101011100110010000001100100) (-1907830800) (1702043748) (65732064)   ;(01110010011011110111010001100011) (-208778801) (1919906915) (726F7463)   ;(01101111011100100110011000100000) (-707987904) (1869768224) (6F726620)   ;(01100100011100110010000001101101) (-2007830789) (1685266541) (6473206D)   ;(01100100011100100110000101100011) (-2007990401) (1685217635) (64726163)   ;
;984;(00100000011011110111010000100000) (-261295256) (544175136) (206F7420)    ;(01110010011001000110010001100001) (-211388803) (1919181921) (72646461)   ;(01000001010101010000100100001010) (-2022279236) (1096091914) (4155090A)   ;(01100001001000000101010001010010) (1962568474) (1629508690) (61205452)   ;(00100000011100100110010001100100) (-260505152) (544367716) (20726464)   ;(01100101011110100110100101110011) (-1905986381) (1702521203) (657A6973)   ;(01100011011100100110001100100000) (-2107989504) (1668440864) (63726320)   ;(00100000001000000011001000110011) (-284936233) (538980915) (20203233)   ;
;992;(01100101011100100010000000101101) (-1908030889) (1701978157) (6572202D)    ;(01110110011010010110010101100011) (189811599) (1986618723) (76696563)   ;(01101001011100110010000001100101) (-1307830799) (1769152613) (69732065)   ;(01100100001010000110010101111010) (-2030388372) (1680369018) (6428657A)   ;(01101101011010010110001101100101) (-910189399) (1835623269) (6D696365)   ;(00100000001010010110110001100001) (-282701155) (539585633) (20296C61)   ;(01100101011101000111100101100010) (-1907376402) (1702132066) (65747962)   ;(01101001011101100010000001110011) (-1307030781) (1769349235) (69762073)   ;
;1000;(01000001010101010010000001100001) (-2022263507) (1096097889) (41552061)    ;(00001001000010100101010001010010) (1102452122) (151671890) (90A5452)   ;(01100100011000010010000001001010) (-2012230832) (1684086858) (6461204A)   ;(00001001000010010111001001100100) (1102271144) (151614052) (9097264)   ;(00100000001011010000100100001001) (-281762885) (539822345) (202D0909)   ;(00100000011011100111010101110010) (-261494734) (544109938) (206E7572)   ;(01100101011001000110111101100011) (-1911383401) (1701080931) (65646F63)   ;(00100000011101000110000100100000) (-259906856) (544497952) (20746120)   ;
;1008;(01110010011001000110010001100001) (-211388803) (1919181921) (72646461)    ;(00000000000000000000101000001010) (5012) (2570) (A0A)   ;(00000000000000000010000000111110) (20076) (8254) (203E)   ;(01111000001001010010000001010111) (568769183) (2015699031) (78252057)   ;(00000000011110000010010100100000) (36022440) (7873824) (782520)   ;(01111000001001010010000001010010) (568769178) (2015699026) (78252052)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00001010011110000011100000100101) (1236034045) (175650853) (A783825)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00100101001000000100010001010011) (215074827) (622871635) (25204453)   ;(01111000001001010010000001111000) (568769226) (2015699064) (78252078)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100101001000000100010001010011) (-1932408821) (1696613459) (65204453)   ;(01110010011011110111001001110010) (-208779782) (1919906418) (726F7272)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(01010100010100100100000101010101) (276956877) (1414676821) (54524155)   ;
;1024;(00100000011110000010010100100000) (-258944856) (544744736) (20782520)    ;(00100101001000000110010000100101) (215094749) (622879781) (25206425)   ;(00000000000000000000000001111000) (170) (120) (78)   ;(01100001011101100110111001001001) (1987983463) (1635151433) (61766E49)   ;(00100000011001000110100101101100) (-263902742) (543451500) (2064696C)   ;(01110100011100110110010101100100) (-7788400) (1953719652) (74736564)   ;(01110100011000010110111001101001) (-12183793) (1952542313) (74616E69)   ;(00001010011011100110111101101001) (1233467551) (175009641) (A6E6F69)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(01111000001001010010000001001010) (568769168) (2015699018) (7825204A)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100001011101100110111001001001) (1987983463) (1635151433) (61766E49)   ;(00100000011001000110100101101100) (-263902742) (543451500) (2064696C)   ;(01101101011011010110111101100011) (-909183401) (1835888483) (6D6D6F63)   ;(00001010011001000110111001100001) (1231067141) (174354017) (A646E61)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(01000000000000000000001011011000) (-2147482318) (1073742552) (400002D8)    ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;
;1048;(01000000000000000000000111101100) (-2147482894) (1073742316) (400001EC)    ;(01000000000000000000001000100100) (-2147482604) (1073742372) (40000224)   ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;(01000000000000000000001001110000) (-2147482488) (1073742448) (40000270)   ;(01000000000000000000001100001000) (-2147482238) (1073742600) (40000308)   ;(01000000000000000000000110111000) (-2147482978) (1073742264) (400001B8)   ;(00110011001100100011000100110000) (2019463164) (858927408) (33323130)   ;(00110111001101100011010100110100) (-1874502128) (926299444) (37363534)   ;
;1056;(01000010010000010011100100111000) (-1927249178) (1111570744) (42413938)    ;(01000110010001010100010001000011) (-1526241545) (1178944579) (46454443)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100011001000000100010001010011) (-2132408821) (1663059027) (63204453)   ;(00111010011001000111001001100001) (-1358863451) (979661409) (3A647261)   ;(00000000000000000000000000100000) (40) (32) (20)   ;(01100011001000000110111101101110) (-2132383388) (1663070062) (63206F6E)   ;(00001010011001000111001001100001) (1231071141) (174355041) (A647261)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(01110100011010010110111001101001) (-10183793) (1953066601) (74696E69)   ;(01101001011011000110000101101001) (-1309390393) (1768710505) (696C6169)   ;(01101001011101000110000101111010) (-1307390372) (1769234810) (6974617A)   ;(01100110001000000110111001101111) (-1832383787) (1713401455) (66206E6F)   ;(01100101011011000110100101100001) (-1909386403) (1701603681) (656C6961)   ;(00000000000000000000101001100100) (5144) (2660) (A64)   ;(01010011010000110010100000100000) (173140392) (1396910112) (53432820)   ;
;1072;(01111001011101000010000001000100) (692569160) (2037653572) (79742044)    ;(00100101001000000110010101110000) (215095264) (622880112) (25206570)   ;(01101110001000000010110001100100) (-832424800) (1847602276) (6E202C64)   ;(01110011001000000111010001101111) (-132378787) (1931506799) (7320746F)   ;(01101111011100000111000001110101) (-708380779) (1869639797) (6F707075)   ;(01100100011001010111010001110010) (-2011178782) (1684370546) (64657472)   ;(00000000000000000000101000101001) (5051) (2601) (A29)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 3           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 1           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LH[0]                         ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    VexRiscv:vexRiscv_1|lpm_mult:Mult2|mult_tgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y16_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_LL[0]                         ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    VexRiscv:vexRiscv_1|lpm_mult:Mult3|mult_tns:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HL[0]                         ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    VexRiscv:vexRiscv_1|lpm_mult:Mult1|mult_tgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; VexRiscv:vexRiscv_1|execute_to_memory_MUL_HH[0]                         ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    VexRiscv:vexRiscv_1|lpm_mult:Mult0|mult_tgs:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 11,981 / 148,641 ( 8 % )  ;
; C16 interconnects     ; 194 / 5,382 ( 4 % )       ;
; C4 interconnects      ; 6,920 / 106,704 ( 6 % )   ;
; Direct links          ; 1,432 / 148,641 ( < 1 % ) ;
; Global clocks         ; 11 / 20 ( 55 % )          ;
; Local interconnects   ; 4,154 / 49,760 ( 8 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 357 / 5,406 ( 7 % )       ;
; R4 interconnects      ; 9,110 / 147,764 ( 6 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.89) ; Number of LABs  (Total = 644) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 77                            ;
; 2                                           ; 27                            ;
; 3                                           ; 13                            ;
; 4                                           ; 17                            ;
; 5                                           ; 6                             ;
; 6                                           ; 5                             ;
; 7                                           ; 6                             ;
; 8                                           ; 10                            ;
; 9                                           ; 12                            ;
; 10                                          ; 14                            ;
; 11                                          ; 13                            ;
; 12                                          ; 13                            ;
; 13                                          ; 25                            ;
; 14                                          ; 38                            ;
; 15                                          ; 53                            ;
; 16                                          ; 315                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.90) ; Number of LABs  (Total = 644) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 65                            ;
; 1 Clock                            ; 566                           ;
; 1 Clock enable                     ; 280                           ;
; 1 Sync. clear                      ; 74                            ;
; 1 Sync. load                       ; 112                           ;
; 2 Clock enables                    ; 118                           ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.86) ; Number of LABs  (Total = 644) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 41                            ;
; 2                                            ; 44                            ;
; 3                                            ; 9                             ;
; 4                                            ; 14                            ;
; 5                                            ; 3                             ;
; 6                                            ; 14                            ;
; 7                                            ; 9                             ;
; 8                                            ; 7                             ;
; 9                                            ; 7                             ;
; 10                                           ; 7                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 3                             ;
; 14                                           ; 9                             ;
; 15                                           ; 11                            ;
; 16                                           ; 30                            ;
; 17                                           ; 21                            ;
; 18                                           ; 35                            ;
; 19                                           ; 32                            ;
; 20                                           ; 34                            ;
; 21                                           ; 39                            ;
; 22                                           ; 46                            ;
; 23                                           ; 34                            ;
; 24                                           ; 40                            ;
; 25                                           ; 26                            ;
; 26                                           ; 24                            ;
; 27                                           ; 13                            ;
; 28                                           ; 23                            ;
; 29                                           ; 9                             ;
; 30                                           ; 11                            ;
; 31                                           ; 6                             ;
; 32                                           ; 36                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.08) ; Number of LABs  (Total = 644) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 83                            ;
; 2                                               ; 51                            ;
; 3                                               ; 35                            ;
; 4                                               ; 35                            ;
; 5                                               ; 23                            ;
; 6                                               ; 27                            ;
; 7                                               ; 40                            ;
; 8                                               ; 50                            ;
; 9                                               ; 48                            ;
; 10                                              ; 52                            ;
; 11                                              ; 30                            ;
; 12                                              ; 23                            ;
; 13                                              ; 27                            ;
; 14                                              ; 31                            ;
; 15                                              ; 18                            ;
; 16                                              ; 45                            ;
; 17                                              ; 13                            ;
; 18                                              ; 4                             ;
; 19                                              ; 5                             ;
; 20                                              ; 0                             ;
; 21                                              ; 2                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.27) ; Number of LABs  (Total = 644) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 21                            ;
; 3                                            ; 42                            ;
; 4                                            ; 35                            ;
; 5                                            ; 19                            ;
; 6                                            ; 22                            ;
; 7                                            ; 17                            ;
; 8                                            ; 17                            ;
; 9                                            ; 14                            ;
; 10                                           ; 13                            ;
; 11                                           ; 20                            ;
; 12                                           ; 27                            ;
; 13                                           ; 19                            ;
; 14                                           ; 22                            ;
; 15                                           ; 20                            ;
; 16                                           ; 20                            ;
; 17                                           ; 24                            ;
; 18                                           ; 20                            ;
; 19                                           ; 20                            ;
; 20                                           ; 19                            ;
; 21                                           ; 22                            ;
; 22                                           ; 21                            ;
; 23                                           ; 20                            ;
; 24                                           ; 17                            ;
; 25                                           ; 13                            ;
; 26                                           ; 17                            ;
; 27                                           ; 14                            ;
; 28                                           ; 16                            ;
; 29                                           ; 20                            ;
; 30                                           ; 13                            ;
; 31                                           ; 6                             ;
; 32                                           ; 4                             ;
; 33                                           ; 15                            ;
; 34                                           ; 10                            ;
; 35                                           ; 10                            ;
; 36                                           ; 7                             ;
; 37                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+--------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+--------------------------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                                      ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                                      ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                                      ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                      ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                      ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                      ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                      ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                                      ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                      ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                                      ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                      ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                                      ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ; 1 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ; 1 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 24           ; 79        ; 79        ; 0            ; 0            ; 79        ; 79        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 48           ; 8            ; 0            ; 15           ; 37           ; 48           ; 0            ; 37           ; 15           ; 0            ; 48           ; 0            ; 79        ; 79        ; 79        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 55           ; 0         ; 0         ; 79           ; 79           ; 0         ; 0         ; 79           ; 79           ; 79           ; 79           ; 79           ; 79           ; 31           ; 71           ; 79           ; 64           ; 42           ; 31           ; 79           ; 42           ; 64           ; 79           ; 31           ; 79           ; 0         ; 0         ; 0         ; 79           ; 79           ;
; Total Fail          ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; io_plla_i2c_scl     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_pllb_i2c_scl     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_leds[0]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_leds[1]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_leds[2]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_audio_shdn       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_audio_i2c_scl    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_uart_tx          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_dvi_tmds0p       ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_dvi_tmds0m       ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_dvi_tmds1p       ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_dvi_tmds1m       ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_dvi_tmds2p       ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_dvi_tmds2m       ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_dvi_tmdsCp       ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_dvi_tmdsCm       ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_sdcard_clk       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_ck_p   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_ck_n   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_cke    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_cs_n   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_ras_n  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_cas_n  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_we_n   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_ba[0]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_ba[1]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[0]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[1]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[2]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[3]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[4]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[5]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[6]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[7]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[8]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[9]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[10]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[11]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[12]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_a[13]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dm[0]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dm[1]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_plla_i2c_sda     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_pllb_i2c_sda     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_audio_i2c_sda    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_sdcard_cmd       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_sdcard_data[0]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_sdcard_data[1]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_sdcard_data[2]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_sdcard_data[3]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dqs[0] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dqs[1] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[0]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[1]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[2]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[3]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[4]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[5]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[6]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[7]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[8]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[9]  ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[10] ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[11] ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[12] ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[13] ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[14] ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_ddr_sdram_dq[15] ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_pllb_clk2        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_plla_clk2        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_pllb_clk1        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_plla_clk1        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_pllb_clk0        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_plla_clk0        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_clk_in           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_nreset           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_keys[1]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_keys[0]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; io_uart_rx          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; Off                    ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                   ;
+----------------------------------------------------------------+------------------------------------------------------------+-------------------+
; Source Clock(s)                                                ; Destination Clock(s)                                       ; Delay Added in ns ;
+----------------------------------------------------------------+------------------------------------------------------------+-------------------+
; I/O                                                            ; board_ctrl|pll|altpll_component|auto_generated|pll1|clk[0] ; 145.5             ;
; board_ctrl|pll|altpll_component|auto_generated|pll1|clk[0],I/O ; board_ctrl|pll|altpll_component|auto_generated|pll1|clk[0] ; 10.7              ;
+----------------------------------------------------------------+------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                               ; Destination Register                                                                                                                 ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; io_ddr_sdram_dq[9]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|ddr_input[1] ; 4.135             ;
; io_ddr_sdram_dq[6]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|ddr_input[1] ; 4.075             ;
; io_ddr_sdram_dq[13]                                                                           ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|ddr_input[1] ; 4.043             ;
; io_ddr_sdram_dq[2]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|ddr_input[1] ; 4.043             ;
; io_ddr_sdram_dq[4]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|ddr_input[1] ; 4.014             ;
; io_ddr_sdram_dq[5]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i|ddr_input[1] ; 4.003             ;
; io_ddr_sdram_dq[7]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|ddr_input[1] ; 3.996             ;
; io_sdcard_data[1]                                                                             ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[1]                                        ; 3.985             ;
; io_sdcard_data[0]                                                                             ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[0]                                        ; 3.985             ;
; io_ddr_sdram_dq[15]                                                                           ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i|ddr_input[1] ; 3.953             ;
; io_ddr_sdram_dq[12]                                                                           ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i|ddr_input[1] ; 3.944             ;
; io_ddr_sdram_dq[8]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|ddr_input[1] ; 3.902             ;
; io_ddr_sdram_dq[14]                                                                           ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i|ddr_input[1] ; 3.894             ;
; io_ddr_sdram_dq[11]                                                                           ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|ddr_input[1] ; 3.879             ;
; io_ddr_sdram_dq[3]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|ddr_input[1] ; 3.875             ;
; io_ddr_sdram_dq[10]                                                                           ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_h|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|ddr_input[1] ; 3.815             ;
; io_ddr_sdram_dq[1]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|ddr_input[1] ; 3.476             ;
; io_ddr_sdram_dq[0]                                                                            ; ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|ddr_input[1] ; 3.441             ;
; io_nreset                                                                                     ; BoardController:board_ctrl|reset_counter[0]                                                                                          ; 3.165             ;
; io_uart_rx                                                                                    ; UartController:uart_ctrl|rx_err                                                                                                      ; 2.263             ;
; io_sdcard_cmd                                                                                 ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_cmd_data                                          ; 2.218             ;
; io_keys[0]                                                                                    ; Axi4SharedToApb3Bridge:apbBridge|readedData[0]                                                                                       ; 1.681             ;
; io_keys[1]                                                                                    ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 1.659             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.ck_psreg[0]  ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.io_started                                          ; 1.504             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.ck_psreg[1]  ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.io_started                                          ; 1.504             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_sample_shift[3]   ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.io_started                                          ; 1.504             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|o_sdclk[7]                             ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.io_started                                          ; 1.504             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.last_ck      ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.io_started                                          ; 1.504             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control|o_cfg_sample_shift[4]   ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.io_started                                          ; 1.504             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|wait_for_busy              ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|dat0_busy                                                         ; 1.233             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|dat0_busy                  ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|dat0_busy                                                         ; 1.233             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.resp_started ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.resp_started                                        ; 1.102             ;
; SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd|active                   ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.resp_started                                        ; 1.102             ;
; io_sdcard_data[3]                                                                             ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[3]                                        ; 1.026             ;
; io_sdcard_data[2]                                                                             ; SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend|GEN_NO_SERDES.r_rx_data[2]                                        ; 0.997             ;
; UartController:uart_ctrl|read_state[13]                                                       ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[12]                                                       ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[11]                                                       ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[10]                                                       ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[9]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[8]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[7]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[6]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[5]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[4]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[3]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|rx_err                                                               ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[2]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[1]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[14]                                                       ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[0]                                                        ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_bit_num[1]                                                      ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_bit_num[2]                                                      ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_state[15]                                                       ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_bit_num[3]                                                      ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; UartController:uart_ctrl|read_bit_num[0]                                                      ; UartController:uart_ctrl|rx_err                                                                                                      ; 0.803             ;
; BoardController:board_ctrl|reset_counter[14]                                                  ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[13]                                                  ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[12]                                                  ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[11]                                                  ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[10]                                                  ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[9]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[8]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[7]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[6]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[5]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[4]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[3]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[2]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[1]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[0]                                                   ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[16]                                                  ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; BoardController:board_ctrl|reset_counter[15]                                                  ; BoardController:board_ctrl|reset_counter[16]                                                                                         ; 0.777             ;
; AudioController:audio_ctrl|remaining[1]                                                       ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 0.596             ;
; BoardController:board_ctrl|leds_normalized[1]                                                 ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 0.596             ;
; AudioController:audio_ctrl|divisor[1]                                                         ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 0.596             ;
; AudioController:audio_ctrl|sel_cfg                                                            ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 0.596             ;
; Apb3Router:apb3Router_1|selIndex[0]                                                           ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 0.596             ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_rData_address[2]                                 ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 0.596             ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_rData_address[2]                                         ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 0.596             ;
; toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_rValidN                                          ; Axi4SharedToApb3Bridge:apbBridge|readedData[1]                                                                                       ; 0.596             ;
; BoardController:board_ctrl|reset                                                              ; UartController:uart_ctrl|read_state[0]                                                                                               ; 0.539             ;
; AudioController:audio_ctrl|remaining[0]                                                       ; Axi4SharedToApb3Bridge:apbBridge|readedData[0]                                                                                       ; 0.526             ;
; BoardController:board_ctrl|leds_normalized[0]                                                 ; Axi4SharedToApb3Bridge:apbBridge|readedData[0]                                                                                       ; 0.526             ;
; AudioController:audio_ctrl|divisor[0]                                                         ; Axi4SharedToApb3Bridge:apbBridge|readedData[0]                                                                                       ; 0.526             ;
; VideoController:video_ctrl|TMDS_encoder:encode_R|TMDS[7]                                      ; VideoController:video_ctrl|tmds2_shift[7]                                                                                            ; 0.107             ;
; VideoController:video_ctrl|TMDS_encoder:encode_R|TMDS[1]                                      ; VideoController:video_ctrl|tmds2_shift[1]                                                                                            ; 0.107             ;
; VideoController:video_ctrl|TMDS_encoder:encode_R|TMDS[2]                                      ; VideoController:video_ctrl|tmds2_shift[2]                                                                                            ; 0.107             ;
; VideoController:video_ctrl|TMDS_encoder:encode_G|TMDS[7]                                      ; VideoController:video_ctrl|tmds1_shift[7]                                                                                            ; 0.107             ;
; VideoController:video_ctrl|TMDS_encoder:encode_G|TMDS[5]                                      ; VideoController:video_ctrl|tmds1_shift[5]                                                                                            ; 0.107             ;
; VideoController:video_ctrl|TMDS_encoder:encode_G|TMDS[3]                                      ; VideoController:video_ctrl|tmds1_shift[3]                                                                                            ; 0.107             ;
; VideoController:video_ctrl|TMDS_encoder:encode_G|TMDS[6]                                      ; VideoController:video_ctrl|tmds1_shift[6]                                                                                            ; 0.107             ;
; VideoController:video_ctrl|TMDS_encoder:encode_G|TMDS[4]                                      ; VideoController:video_ctrl|tmds1_shift[4]                                                                                            ; 0.107             ;
; VideoController:video_ctrl|TMDS_encoder:encode_G|TMDS[2]                                      ; VideoController:video_ctrl|tmds1_shift[2]                                                                                            ; 0.107             ;
; UartController:uart_ctrl|rx_ina[1]                                                            ; UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated|ram_block1a4~porta_address_reg0                     ; 0.096             ;
; VideoController:video_ctrl|TMDS_encoder:encode_R|TMDS[9]                                      ; VideoController:video_ctrl|tmds2_shift[9]                                                                                            ; 0.076             ;
; VideoController:video_ctrl|TMDS_encoder:encode_G|TMDS[8]                                      ; VideoController:video_ctrl|tmds1_shift[8]                                                                                            ; 0.076             ;
; UartController:uart_ctrl|rx_outa[7]                                                           ; UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated|ram_block1a4~portb_address_reg0                     ; 0.070             ;
; UartController:uart_ctrl|rx_outa[6]                                                           ; UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated|ram_block1a4~portb_address_reg0                     ; 0.070             ;
; UartController:uart_ctrl|rx_outa[8]                                                           ; UartController:uart_ctrl|altsyncram:fifo_rx_rtl_0|altsyncram_8dg1:auto_generated|ram_block1a4~portb_address_reg0                     ; 0.069             ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (119006): Selected device 10M50SAE144C8G for design "EndeavourSoc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" as MAX 10 PLL type File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 24, clock division of 25, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] port File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 24, clock division of 25, and phase shift of 90 degrees (2604 ps) for BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] port File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] port File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[3] port File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M50SAE144C8GES is compatible
    Info (176445): Device 10M40SAE144C8G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 17
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 19
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'EndeavourSoc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {board_ctrl|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[0]} {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {board_ctrl|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[1]} {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {board_ctrl|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[2]} {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {board_ctrl|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[3]} {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[15]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
    Info (332050): set_output_delay -clock {board_ctrl|pll|altpll_component|auto_generated|pll1|clk[0]} 0 [get_ports {io_ddr_*}] File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[14]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[13]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[12]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[11]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[10]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[9]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[8]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dq[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dm[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dm[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dqs[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_dqs[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_ck_p". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_ck_n". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_cke". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_cs_n". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_ras_n". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_cas_n". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_we_n". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_ba[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_ba[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[0]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[1]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[2]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[3]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[4]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[5]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[6]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[7]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[8]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[9]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[10]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[11]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[12]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Warning (332054): Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "io_ddr_sdram_a[13]". Please use -add_delay option if you meant to add additional constraints. File: /home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc Line: 80
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 11 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.416 board_ctrl|pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.416 board_ctrl|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   20.833 board_ctrl|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    4.166 board_ctrl|pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   10.000    io_clk_in
    Info (332111):   10.000 io_plla_clk0
    Info (332111):   10.000 io_plla_clk1
    Info (332111):   10.000 io_plla_clk2
    Info (332111):   10.000 io_pllb_clk0
    Info (332111):   10.000 io_pllb_clk1
    Info (332111):   10.000 io_pllb_clk2
Info (176353): Automatically promoted node BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C3 of PLL_1) File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C2 of PLL_1) File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node io_plla_clk0~input (placed in PIN 51 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node io_plla_clk1~input (placed in PIN 52 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node io_plla_clk2~input (placed in PIN 55 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 14
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node io_pllb_clk0~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 17
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node io_pllb_clk1~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed)) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 18
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node io_pllb_clk2~input (placed in PIN 90 (CLK3p, DIFFIO_RX_R40p, DIFFOUT_R40p, High_Speed)) File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 19
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node BoardController:board_ctrl|reset  File: /home/petya/endeavour/rtl/verilog/board_controller.sv Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AudioController:audio_ctrl|state[0] File: /home/petya/endeavour/rtl/verilog/audio_controller.sv Line: 64
        Info (176357): Destination node AudioController:audio_ctrl|state[1] File: /home/petya/endeavour/rtl/verilog/audio_controller.sv Line: 64
        Info (176357): Destination node AudioController:audio_ctrl|state[2] File: /home/petya/endeavour/rtl/verilog/audio_controller.sv Line: 64
        Info (176357): Destination node UartController:uart_ctrl|uart_tx File: /home/petya/endeavour/rtl/verilog/uart_controller.sv Line: 5
        Info (176357): Destination node ddr_sdram_ctrl:ram_ctrl|ddr_ba[0] File: /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v Line: 154
        Info (176357): Destination node ddr_sdram_ctrl:ram_ctrl|ddr_ba[1] File: /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v Line: 154
        Info (176357): Destination node ddr_sdram_ctrl:ram_ctrl|ddr_a[0] File: /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v Line: 154
        Info (176357): Destination node ddr_sdram_ctrl:ram_ctrl|ddr_a[8] File: /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v Line: 154
        Info (176357): Destination node UartController:uart_ctrl|selbuf_conf File: /home/petya/endeavour/rtl/verilog/uart_controller.sv Line: 37
        Info (176357): Destination node ddr_sdram_ctrl:ram_ctrl|init_done File: /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v Line: 70
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Block RAM
    Extra Info (176218): Packed 132 registers into blocks of type Embedded multiplier output
Warning (15064): PLL "BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "io_ddr_sdram_ck_n~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 44
Warning (15064): PLL "BoardController:board_ctrl|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "io_ddr_sdram_ck_p~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during the Fitter is 7.47 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin io_pllb_i2c_sda uses I/O standard 3.3-V LVTTL at 91 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 16
    Info (169178): Pin io_audio_i2c_sda uses I/O standard 3.3-V LVTTL at 97 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 24
    Info (169178): Pin io_sdcard_cmd uses I/O standard 3.3-V LVTTL at 30 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 36
    Info (169178): Pin io_sdcard_data[0] uses I/O standard 3.3-V LVTTL at 27 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 37
    Info (169178): Pin io_sdcard_data[1] uses I/O standard 3.3-V LVTTL at 26 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 37
    Info (169178): Pin io_sdcard_data[2] uses I/O standard 3.3-V LVTTL at 33 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 37
    Info (169178): Pin io_sdcard_data[3] uses I/O standard 3.3-V LVTTL at 32 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 37
    Info (169178): Pin io_pllb_clk2 uses I/O standard 3.3-V LVTTL at 90 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 19
    Info (169178): Pin io_pllb_clk1 uses I/O standard 3.3-V LVTTL at 89 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 18
    Info (169178): Pin io_pllb_clk0 uses I/O standard 3.3-V LVTTL at 88 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 17
    Info (169178): Pin io_nreset uses I/O standard 3.3-V LVTTL at 25 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 8
    Info (169178): Pin io_keys[1] uses I/O standard 2.5 V Schmitt Trigger at 126 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 21
    Info (169178): Pin io_keys[0] uses I/O standard 2.5 V Schmitt Trigger at 130 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 21
    Info (169178): Pin io_uart_rx uses I/O standard 3.3 V Schmitt Trigger at 23 File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 25
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin io_plla_i2c_sda has a permanently disabled output enable File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 11
    Info (169065): Pin io_pllb_i2c_sda has a permanently disabled output enable File: /home/petya/endeavour/rtl/spinal/EndeavourSoc.v Line: 16
Info (144001): Generated suppressed messages file /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 1391 megabytes
    Info: Processing ended: Wed May  1 14:55:39 2024
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.fit.smsg.


