
*** Running vivado
    with args -log dist_mem_gen_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_mem_gen_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dist_mem_gen_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 290.383 ; gain = 79.832
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [c:/Users/19079/lab05/lab05.srcs/sources_1/ip/dist_mem_gen_1_1/synth/dist_mem_gen_1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_1' (4#1) [c:/Users/19079/lab05/lab05.srcs/sources_1/ip/dist_mem_gen_1_1/synth/dist_mem_gen_1.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 01:05:46 ; elapsed = 01:07:11 . Memory (MB): peak = 774.527 ; gain = 563.977
Finished RTL Optimization Phase 1 : Time (s): cpu = 01:05:46 ; elapsed = 01:07:11 . Memory (MB): peak = 774.527 ; gain = 563.977
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 817.270 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 01:05:55 ; elapsed = 01:07:24 . Memory (MB): peak = 817.270 ; gain = 606.719
Finished Loading Part and Timing Information : Time (s): cpu = 01:05:55 ; elapsed = 01:07:24 . Memory (MB): peak = 817.270 ; gain = 606.719
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 01:05:55 ; elapsed = 01:07:24 . Memory (MB): peak = 817.270 ; gain = 606.719
Finished RTL Optimization Phase 2 : Time (s): cpu = 01:05:55 ; elapsed = 01:07:24 . Memory (MB): peak = 817.270 ; gain = 606.719
Finished Cross Boundary and Area Optimization : Time (s): cpu = 01:06:11 ; elapsed = 01:07:41 . Memory (MB): peak = 817.270 ; gain = 606.719
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name          | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+---------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg | User Attribute | 64 K x 32            | RAM256X1S x 8192   | 
+---------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 01:06:23 ; elapsed = 01:07:53 . Memory (MB): peak = 817.270 ; gain = 606.719
Finished Timing Optimization : Time (s): cpu = 01:06:27 ; elapsed = 01:07:58 . Memory (MB): peak = 817.270 ; gain = 606.719
Finished Technology Mapping : Time (s): cpu = 01:06:35 ; elapsed = 01:08:06 . Memory (MB): peak = 971.305 ; gain = 760.754
Finished IO Insertion : Time (s): cpu = 01:06:37 ; elapsed = 01:08:08 . Memory (MB): peak = 971.305 ; gain = 760.754
Finished Renaming Generated Instances : Time (s): cpu = 01:06:37 ; elapsed = 01:08:08 . Memory (MB): peak = 971.305 ; gain = 760.754
Finished Rebuilding User Hierarchy : Time (s): cpu = 01:06:38 ; elapsed = 01:08:09 . Memory (MB): peak = 971.305 ; gain = 760.754
Finished Renaming Generated Ports : Time (s): cpu = 01:06:38 ; elapsed = 01:08:09 . Memory (MB): peak = 971.305 ; gain = 760.754
Finished Handling Custom Attributes : Time (s): cpu = 01:06:45 ; elapsed = 01:08:16 . Memory (MB): peak = 971.305 ; gain = 760.754
Finished Renaming Generated Nets : Time (s): cpu = 01:06:45 ; elapsed = 01:08:16 . Memory (MB): peak = 971.305 ; gain = 760.754

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT4      |  4251|
|2     |LUT6      |  6462|
|3     |MUXF7     |  1088|
|4     |MUXF8     |   544|
|5     |RAM256X1S |  8192|
|6     |FDRE      |    32|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 01:06:45 ; elapsed = 01:08:16 . Memory (MB): peak = 971.305 ; gain = 760.754
synth_design: Time (s): cpu = 01:07:00 ; elapsed = 01:08:31 . Memory (MB): peak = 971.305 ; gain = 757.512
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 971.305 ; gain = 0.000
