INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sources_1/new/fulladd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sources_1/new/logic1_fulladd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic1_fulladd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sources_1/new/logic2_fulladd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic2_fulladd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
