INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/compare_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/compare_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/compare_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/comparer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/detect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/detect2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/detect3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/detect4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/splitstring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitstring
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/state00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state00
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/state01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state01
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/state10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state10
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/state11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state11
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/traceback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traceback
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_compare_1_0_0/sim/viter_compare_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_compare_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_compare_2_0_0/sim/viter_compare_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_compare_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_compare_3_0_0/sim/viter_compare_3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_compare_3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_comparer_4_0_0/sim/viter_comparer_4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_comparer_4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_control_0_0/sim/viter_control_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_control_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_detect1_0_0/sim/viter_detect1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_detect1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_detect2_0_0/sim/viter_detect2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_detect2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_detect3_0_0/sim/viter_detect3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_detect3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_detect4_0_0/sim/viter_detect4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_detect4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_splitstring_0_0/sim/viter_splitstring_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_splitstring_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_state00_0_0/sim/viter_state00_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_state00_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_state01_0_0/sim/viter_state01_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_state01_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_state10_0_0/sim/viter_state10_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_state10_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_state11_0_0/sim/viter_state11_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_state11_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/ip/viter_traceback_0_0/sim/viter_traceback_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_traceback_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.ip_user_files/bd/viter/sim/viter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/bd/viter/hdl/viter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/verilog/project_viterbi/project_viterbi.srcs/sim_1/new/tb_compare1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_compare1
