<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='751' type='const llvm::TargetRegisterClass * llvm::SIInstrInfo::getOpRegClass(const llvm::MachineInstr &amp; MI, unsigned int OpNo) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='746'>/// Return the correct register class for \p OpNo.  For target-specific
  /// instructions, this will return the register class that has been defined
  /// in tablegen.  For generic instructions, like REG_SEQUENCE it will return
  /// the register class of its machine operand.
  /// to infer the correct register class base on the other operands.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='133' u='c' c='_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='151' u='c' c='_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='685' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='494' u='c' c='_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='299' u='c' c='_ZNK4llvm11SIInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='303' u='c' c='_ZNK4llvm11SIInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3126' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3354' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3488' ll='3503' type='const llvm::TargetRegisterClass * llvm::SIInstrInfo::getOpRegClass(const llvm::MachineInstr &amp; MI, unsigned int OpNo) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4229' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5351' u='c' c='_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE'/>
