read_verilog library.v
hierarchy -check -top library
proc; opt; fsm; opt; memory; opt
techmap; opt
abc -liberty cmos_cells.lib
show -lib cmos_cells.v
clean
write_verilog -noattr synth.v
