// Seed: 652122483
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    output wand id_2,
    output wand id_3,
    output tri0 id_4,
    input  tri  id_5
);
  logic id_7;
  ;
  assign id_1 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output tri1 id_2,
    input wire id_3
    , id_11,
    output wire id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_6,
      id_6,
      id_5
  );
  assign id_2 = (|id_5);
endmodule
