// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="merge_sort_merge_sort,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.348000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=899,HLS_SYN_LUT=1111,HLS_VERSION=2022_2_2}" *)

module merge_sort (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [3:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] A_address0;
reg A_ce0;
reg A_we0;
reg A_ce1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [31:0] width_2_fu_127_p2;
reg  signed [31:0] width_2_reg_269;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln17_fu_121_p2;
wire  signed [63:0] sext_ln18_fu_133_p1;
reg  signed [63:0] sext_ln18_reg_275;
wire   [31:0] i3_fu_158_p2;
reg   [31:0] i3_reg_283;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln18_fu_147_p2;
wire   [31:0] i2_2_fu_179_p3;
reg   [31:0] i2_2_reg_288;
wire   [31:0] i3_1_fu_203_p3;
reg   [31:0] i3_1_reg_293;
wire   [0:0] icmp_ln6_fu_219_p2;
reg   [0:0] icmp_ln6_reg_301;
wire    ap_CS_fsm_state4;
wire   [62:0] select_ln6_fu_242_p3;
reg   [62:0] select_ln6_reg_305;
wire   [63:0] add_ln18_fu_251_p2;
wire    ap_CS_fsm_state5;
reg   [3:0] temp_address0;
reg    temp_ce0;
reg    temp_we0;
wire   [31:0] temp_q0;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_done;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_idle;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_ready;
wire   [3:0] grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_temp_address0;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_temp_ce0;
wire   [3:0] grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_address0;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_ce0;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_we0;
wire   [31:0] grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_d0;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_done;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_idle;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_ready;
wire   [3:0] grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_address0;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_ce0;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_we0;
wire   [31:0] grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_d0;
wire   [3:0] grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_address0;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_ce0;
wire   [3:0] grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_address1;
wire    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_ce1;
reg   [63:0] indvars_iv_reg_58;
reg    ap_block_state5_on_subcall_done;
reg   [31:0] i1_1_reg_70;
reg    grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start_reg;
reg   [31:0] width_fu_50;
wire   [27:0] tmp_fu_111_p4;
wire   [27:0] tmp_1_fu_137_p4;
wire   [31:0] i2_fu_153_p2;
wire   [27:0] tmp_2_fu_163_p4;
wire   [0:0] icmp_ln21_fu_173_p2;
wire   [27:0] tmp_3_fu_187_p4;
wire   [0:0] icmp_ln22_fu_197_p2;
wire   [63:0] zext_ln6_fu_224_p1;
wire   [62:0] trunc_ln18_fu_215_p1;
wire   [0:0] icmp_ln6_1_fu_230_p2;
wire   [62:0] zext_ln6_1_fu_227_p1;
wire   [62:0] or_ln6_fu_236_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start_reg = 1'b0;
#0 grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start_reg = 1'b0;
end

merge_sort_temp_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_address0),
    .ce0(temp_ce0),
    .we0(temp_we0),
    .d0(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_d0),
    .q0(temp_q0)
);

merge_sort_merge_sort_Pipeline_VITIS_LOOP_25_3 grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start),
    .ap_done(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_done),
    .ap_idle(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_idle),
    .ap_ready(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_ready),
    .temp_address0(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_temp_address0),
    .temp_ce0(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_temp_ce0),
    .temp_q0(temp_q0),
    .A_address0(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_address0),
    .A_ce0(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_ce0),
    .A_we0(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_we0),
    .A_d0(grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_d0)
);

merge_sort_merge_sort_Pipeline_VITIS_LOOP_6_1 grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start),
    .ap_done(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_done),
    .ap_idle(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_idle),
    .ap_ready(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_ready),
    .indvars_iv(indvars_iv_reg_58),
    .i2_2(i2_2_reg_288),
    .i1_1(i1_1_reg_70),
    .zext_ln6_2(select_ln6_reg_305),
    .temp_address0(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_address0),
    .temp_ce0(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_ce0),
    .temp_we0(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_we0),
    .temp_d0(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_d0),
    .i3_1(i3_1_reg_293),
    .A_address0(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_address0),
    .A_ce0(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_address1),
    .A_ce1(grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_ce1),
    .A_q1(A_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln18_fu_147_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_ready == 1'b1)) begin
            grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln6_fu_219_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_ready == 1'b1)) begin
            grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_121_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_1_reg_70 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        i1_1_reg_70 <= i3_reg_283;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_121_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv_reg_58 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        indvars_iv_reg_58 <= add_ln18_fu_251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        width_fu_50 <= 32'd1;
    end else if (((icmp_ln18_fu_147_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        width_fu_50 <= width_2_reg_269;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_147_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i2_2_reg_288 <= i2_2_fu_179_p3;
        i3_1_reg_293 <= i3_1_fu_203_p3;
        i3_reg_283 <= i3_fu_158_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln6_reg_301 <= icmp_ln6_fu_219_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6_fu_219_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln6_reg_305 <= select_ln6_fu_242_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_121_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sext_ln18_reg_275[63 : 1] <= sext_ln18_fu_133_p1[63 : 1];
        width_2_reg_269[31 : 1] <= width_2_fu_127_p2[31 : 1];
    end
end

always @ (*) begin
    if (((icmp_ln6_reg_301 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        A_address0 = grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln6_reg_301 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        A_ce0 = grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_ce0 = grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln6_reg_301 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        A_ce1 = grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_we0 = grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17_fu_121_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17_fu_121_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln6_reg_301 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        temp_address0 = grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_address0 = grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_temp_address0;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln6_reg_301 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        temp_ce0 = grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_ce0 = grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_temp_ce0;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln6_reg_301 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        temp_we0 = grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_temp_we0;
    end else begin
        temp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln17_fu_121_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln18_fu_147_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address1 = grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_A_address1;

assign A_d0 = grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_A_d0;

assign add_ln18_fu_251_p2 = ($signed(sext_ln18_reg_275) + $signed(indvars_iv_reg_58));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((icmp_ln6_reg_301 == 1'd1) & (grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_done == 1'b0));
end

assign grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start = grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start_reg;

assign grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start = grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start_reg;

assign i2_2_fu_179_p3 = ((icmp_ln21_fu_173_p2[0:0] == 1'b1) ? i2_fu_153_p2 : 32'd16);

assign i2_fu_153_p2 = (i1_1_reg_70 + width_fu_50);

assign i3_1_fu_203_p3 = ((icmp_ln22_fu_197_p2[0:0] == 1'b1) ? i3_fu_158_p2 : 32'd16);

assign i3_fu_158_p2 = ($signed(width_2_reg_269) + $signed(i1_1_reg_70));

assign icmp_ln17_fu_121_p2 = (($signed(tmp_fu_111_p4) < $signed(28'd1)) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_147_p2 = (($signed(tmp_1_fu_137_p4) < $signed(28'd1)) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_173_p2 = (($signed(tmp_2_fu_163_p4) < $signed(28'd1)) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_197_p2 = (($signed(tmp_3_fu_187_p4) < $signed(28'd1)) ? 1'b1 : 1'b0);

assign icmp_ln6_1_fu_230_p2 = (($signed(indvars_iv_reg_58) < $signed(zext_ln6_fu_224_p1)) ? 1'b1 : 1'b0);

assign icmp_ln6_fu_219_p2 = (($signed(i1_1_reg_70) < $signed(i3_1_reg_293)) ? 1'b1 : 1'b0);

assign or_ln6_fu_236_p2 = (trunc_ln18_fu_215_p1 | 63'd1);

assign select_ln6_fu_242_p3 = ((icmp_ln6_1_fu_230_p2[0:0] == 1'b1) ? zext_ln6_1_fu_227_p1 : or_ln6_fu_236_p2);

assign sext_ln18_fu_133_p1 = width_2_fu_127_p2;

assign tmp_1_fu_137_p4 = {{i1_1_reg_70[31:4]}};

assign tmp_2_fu_163_p4 = {{i2_fu_153_p2[31:4]}};

assign tmp_3_fu_187_p4 = {{i3_fu_158_p2[31:4]}};

assign tmp_fu_111_p4 = {{width_fu_50[31:4]}};

assign trunc_ln18_fu_215_p1 = indvars_iv_reg_58[62:0];

assign width_2_fu_127_p2 = width_fu_50 << 32'd1;

assign zext_ln6_1_fu_227_p1 = i3_1_reg_293;

assign zext_ln6_fu_224_p1 = i3_1_reg_293;

always @ (posedge ap_clk) begin
    width_2_reg_269[0] <= 1'b0;
    sext_ln18_reg_275[0] <= 1'b0;
end

endmodule //merge_sort
