Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 19 19:22:27 2024
| Host         : Kashfy-yoga7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25MHz/slow_clk_reg/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: nolabel_line62/get_fps_clock/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 345 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.474        0.000                      0                  140        0.261        0.000                      0                  140        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.474        0.000                      0                  140        0.261        0.000                      0                  140        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.516ns (40.129%)  route 2.262ns (59.871%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.112     8.861    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.442    14.783    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[0]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.713    14.335    nolabel_line62/get_fps_clock/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.516ns (40.129%)  route 2.262ns (59.871%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.112     8.861    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.442    14.783    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.713    14.335    nolabel_line62/get_fps_clock/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.516ns (40.129%)  route 2.262ns (59.871%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.112     8.861    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.442    14.783    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[2]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.713    14.335    nolabel_line62/get_fps_clock/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.516ns (40.129%)  route 2.262ns (59.871%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.112     8.861    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.442    14.783    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[3]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.713    14.335    nolabel_line62/get_fps_clock/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.516ns (41.683%)  route 2.121ns (58.317%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.972     8.720    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y41         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[4]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.713    14.311    nolabel_line62/get_fps_clock/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.516ns (41.683%)  route 2.121ns (58.317%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.972     8.720    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y41         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[5]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.713    14.311    nolabel_line62/get_fps_clock/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.516ns (41.683%)  route 2.121ns (58.317%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.972     8.720    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y41         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.713    14.311    nolabel_line62/get_fps_clock/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.516ns (41.683%)  route 2.121ns (58.317%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.972     8.720    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y41         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[7]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.713    14.311    nolabel_line62/get_fps_clock/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.516ns (43.486%)  route 1.970ns (56.514%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.821     8.569    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y42         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[10]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.713    14.311    nolabel_line62/get_fps_clock/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.516ns (43.486%)  route 1.970ns (56.514%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.562     5.083    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nolabel_line62/get_fps_clock/COUNT_reg[1]/Q
                         net (fo=3, routed)           1.149     6.751    nolabel_line62/get_fps_clock/COUNT_reg[1]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.875 r  nolabel_line62/get_fps_clock/COUNT[0]_i_16/O
                         net (fo=1, routed)           0.000     6.875    nolabel_line62/get_fps_clock/COUNT[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.407 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.407    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_8_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.521    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.749 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.821     8.569    nolabel_line62/get_fps_clock/clear
    SLICE_X34Y42         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[11]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.713    14.311    nolabel_line62/get_fps_clock/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  5.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.563     1.446    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  clk_6p25MHz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25MHz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25MHz/COUNT_reg[19]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_6p25MHz/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_6p25MHz/COUNT_reg[16]_i_1__0_n_4
    SLICE_X31Y44         FDRE                                         r  clk_6p25MHz/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  clk_6p25MHz/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_6p25MHz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.563     1.446    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  clk_6p25MHz/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25MHz/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clk_6p25MHz/COUNT_reg[23]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_6p25MHz/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_6p25MHz/COUNT_reg[20]_i_1__0_n_4
    SLICE_X31Y45         FDRE                                         r  clk_6p25MHz/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  clk_6p25MHz/COUNT_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_6p25MHz/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.447    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25MHz/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.705    clk_6p25MHz/COUNT_reg[31]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_6p25MHz/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_6p25MHz/COUNT_reg[28]_i_1__0_n_4
    SLICE_X31Y47         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.960    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_6p25MHz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line62/get_fps_clock/slow_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.563     1.446    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  nolabel_line62/get_fps_clock/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line62/get_fps_clock/slow_clk_reg/Q
                         net (fo=2, routed)           0.168     1.755    nolabel_line62/get_fps_clock/slow_clk_reg_0
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  nolabel_line62/get_fps_clock/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.800    nolabel_line62/get_fps_clock/slow_clk_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  nolabel_line62/get_fps_clock/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  nolabel_line62/get_fps_clock/slow_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    nolabel_line62/get_fps_clock/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.563     1.446    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  clk_6p25MHz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25MHz/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    clk_6p25MHz/COUNT_reg[15]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_6p25MHz/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_6p25MHz/COUNT_reg[12]_i_1__0_n_4
    SLICE_X31Y43         FDRE                                         r  clk_6p25MHz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  clk_6p25MHz/COUNT_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_6p25MHz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.563     1.446    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_6p25MHz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_6p25MHz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    clk_6p25MHz/COUNT_reg[27]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_6p25MHz/COUNT_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_6p25MHz/COUNT_reg[24]_i_1__0_n_4
    SLICE_X31Y46         FDRE                                         r  clk_6p25MHz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_6p25MHz/COUNT_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_6p25MHz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  clk_6p25MHz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_6p25MHz/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.706    clk_6p25MHz/COUNT_reg[7]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_6p25MHz/COUNT_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_6p25MHz/COUNT_reg[4]_i_1__0_n_4
    SLICE_X31Y41         FDRE                                         r  clk_6p25MHz/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  clk_6p25MHz/COUNT_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_6p25MHz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_6p25MHz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.706    clk_6p25MHz/COUNT_reg[3]
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_6p25MHz/COUNT_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_6p25MHz/COUNT_reg[0]_i_2__0_n_4
    SLICE_X31Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_6p25MHz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  clk_6p25MHz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_6p25MHz/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.115     1.701    clk_6p25MHz/COUNT_reg[4]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  clk_6p25MHz/COUNT_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.816    clk_6p25MHz/COUNT_reg[4]_i_1__0_n_7
    SLICE_X31Y41         FDRE                                         r  clk_6p25MHz/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  clk_6p25MHz/COUNT_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_6p25MHz/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line62/get_fps_clock/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/get_fps_clock/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.444    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line62/get_fps_clock/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.127     1.735    nolabel_line62/get_fps_clock/COUNT_reg[2]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  nolabel_line62/get_fps_clock/COUNT_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.845    nolabel_line62/get_fps_clock/COUNT_reg[0]_i_2_n_5
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.957    nolabel_line62/get_fps_clock/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  nolabel_line62/get_fps_clock/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.134     1.578    nolabel_line62/get_fps_clock/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   clk_6p25MHz/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clk_6p25MHz/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clk_6p25MHz/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   clk_6p25MHz/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clk_6p25MHz/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clk_6p25MHz/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   clk_6p25MHz/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41   clk_6p25MHz/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41   clk_6p25MHz/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   clk_6p25MHz/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_6p25MHz/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_6p25MHz/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_6p25MHz/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_6p25MHz/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   nolabel_line62/get_fps_clock/slow_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   clk_6p25MHz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   clk_6p25MHz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   clk_6p25MHz/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   clk_6p25MHz/COUNT_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   draw_sq/oled_data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y14   draw_sq/oled_data_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   draw_sq/oled_data_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   draw_sq/oled_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y14   draw_sq/oled_data_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   choose_direction/x_vect_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   choose_direction/x_vect_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   choose_direction/y_vect_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y16   choose_direction/y_vect_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   choose_direction/y_vect_reg[0]_rep__0/C



