{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671448393672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671448393673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 20:13:13 2022 " "Processing started: Mon Dec 19 20:13:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671448393673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448393673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fullSubtracter -c fullSubtracter " "Command: quartus_map --read_settings_files=on --write_settings_files=off fullSubtracter -c fullSubtracter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448393673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671448394050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671448394050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/20.1/dectobin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/dectobin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecToBin " "Found entity 1: DecToBin" {  } { { "../DecToBin.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/DecToBin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/20.1/cnt_ten.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/cnt_ten.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_ten " "Found entity 1: cnt_ten" {  } { { "../cnt_ten.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/cnt_ten.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/2022/calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total_calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file total_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 total_calculator " "Found entity 1: total_calculator" {  } { { "total_calculator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/2022/total_calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/20.1/assignment11/b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/assignment11/b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "../assignment11/b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/20.1/assignment11/mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/assignment11/mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "../assignment11/mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/20.1/four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "../four_bit_reg_ce.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/20.1/mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "../mx_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/20.1/four_bit_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/20.1/four_bit_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter " "Found entity 1: four_bit_counter" {  } { { "../four_bit_counter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/four_bit_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671448402569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671448402601 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "g " "Found inconsistent dimensions for element \"g\"" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1592 2168 2344 1608 "G\[3..0\]" "" } { 1920 1752 1928 1936 "g" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671448402609 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G " "Converted elements in bus name \"G\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[3..0\] G3..0 " "Converted element name(s) from \"G\[3..0\]\" to \"G3..0\"" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1592 2168 2344 1608 "G\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1671448402609 ""}  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1592 2168 2344 1608 "G\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1671448402609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter four_bit_counter:inst57 " "Elaborating entity \"four_bit_counter\" for hierarchy \"four_bit_counter:inst57\"" {  } { { "Block1.bdf" "inst57" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 2216 960 1088 2312 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671448402638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus b2seg_bus:inst21 " "Elaborating entity \"b2seg_bus\" for hierarchy \"b2seg_bus:inst21\"" {  } { { "Block1.bdf" "inst21" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1800 1576 1696 1960 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671448402640 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "../assignment11/b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf" { { 872 1056 1120 920 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1671448402640 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "../assignment11/b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf" { { 408 1304 1368 456 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1671448402640 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "../assignment11/b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/b2seg_bus.bdf" { { 488 624 672 520 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1671448402640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 mx_4bit_2x1:inst56 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"mx_4bit_2x1:inst56\"" {  } { { "Block1.bdf" "inst56" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1800 1408 1576 1896 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671448402641 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "../assignment11/mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/assignment11/mx_4bit_2x1.bdf" { { 488 1056 1120 536 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1671448402642 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst43 trigger " "Node instance \"inst43\" instantiates undefined entity \"trigger\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Block1.bdf" "inst43" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 880 520 632 976 "inst43" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671448402685 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst42 trigger " "Node instance \"inst42\" instantiates undefined entity \"trigger\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Block1.bdf" "inst42" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 784 520 632 880 "inst42" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671448402686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst47 four_bit_register_ce " "Node instance \"inst47\" instantiates undefined entity \"four_bit_register_ce\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Block1.bdf" "inst47" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1568 952 1104 1696 "inst47" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671448402686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst52 ten_counter " "Node instance \"inst52\" instantiates undefined entity \"ten_counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Block1.bdf" "inst52" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1200 688 832 1296 "inst52" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671448402686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst48 four_bit_register_ce " "Node instance \"inst48\" instantiates undefined entity \"four_bit_register_ce\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Block1.bdf" "inst48" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1728 952 1104 1856 "inst48" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671448402686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst53 ten_counter " "Node instance \"inst53\" instantiates undefined entity \"ten_counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Block1.bdf" "inst53" { Schematic "C:/intelFPGA_lite/20.1/2022/Block1.bdf" { { 1320 688 832 1416 "inst53" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671448402686 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671448402748 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 19 20:13:22 2022 " "Processing ended: Mon Dec 19 20:13:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671448402748 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671448402748 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671448402748 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671448402748 ""}
