
sinking-clock_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004770  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  0800482c  0800482c  0001482c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004954  08004954  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004954  08004954  00014954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800495c  0800495c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800495c  0800495c  0001495c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004960  08004960  00014960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000070  080049d4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  080049d4  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d555  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0b  00000000  00000000  0002d5ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  0002f4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a20  00000000  00000000  0002ffe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017214  00000000  00000000  00030a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d085  00000000  00000000  00047c14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090613  00000000  00000000  00054c99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e52ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e8c  00000000  00000000  000e52fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004814 	.word	0x08004814

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	08004814 	.word	0x08004814

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 f8ba 	bl	8000408 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 f8b5 	bl	8000408 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	469b      	mov	fp, r3
 80002a6:	d433      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a8:	465a      	mov	r2, fp
 80002aa:	4653      	mov	r3, sl
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83a      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e078      	b.n	80003b4 <__udivmoddi4+0x144>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e075      	b.n	80003ba <__udivmoddi4+0x14a>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e028      	b.n	800033a <__udivmoddi4+0xca>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	2320      	movs	r3, #32
 8000314:	1a9b      	subs	r3, r3, r2
 8000316:	4652      	mov	r2, sl
 8000318:	40da      	lsrs	r2, r3
 800031a:	4641      	mov	r1, r8
 800031c:	0013      	movs	r3, r2
 800031e:	464a      	mov	r2, r9
 8000320:	408a      	lsls	r2, r1
 8000322:	0017      	movs	r7, r2
 8000324:	4642      	mov	r2, r8
 8000326:	431f      	orrs	r7, r3
 8000328:	4653      	mov	r3, sl
 800032a:	4093      	lsls	r3, r2
 800032c:	001e      	movs	r6, r3
 800032e:	42af      	cmp	r7, r5
 8000330:	d9c4      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	4643      	mov	r3, r8
 800033c:	2b00      	cmp	r3, #0
 800033e:	d0d9      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000340:	07fb      	lsls	r3, r7, #31
 8000342:	0872      	lsrs	r2, r6, #1
 8000344:	431a      	orrs	r2, r3
 8000346:	4646      	mov	r6, r8
 8000348:	087b      	lsrs	r3, r7, #1
 800034a:	e00e      	b.n	800036a <__udivmoddi4+0xfa>
 800034c:	42ab      	cmp	r3, r5
 800034e:	d101      	bne.n	8000354 <__udivmoddi4+0xe4>
 8000350:	42a2      	cmp	r2, r4
 8000352:	d80c      	bhi.n	800036e <__udivmoddi4+0xfe>
 8000354:	1aa4      	subs	r4, r4, r2
 8000356:	419d      	sbcs	r5, r3
 8000358:	2001      	movs	r0, #1
 800035a:	1924      	adds	r4, r4, r4
 800035c:	416d      	adcs	r5, r5
 800035e:	2100      	movs	r1, #0
 8000360:	3e01      	subs	r6, #1
 8000362:	1824      	adds	r4, r4, r0
 8000364:	414d      	adcs	r5, r1
 8000366:	2e00      	cmp	r6, #0
 8000368:	d006      	beq.n	8000378 <__udivmoddi4+0x108>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d9ee      	bls.n	800034c <__udivmoddi4+0xdc>
 800036e:	3e01      	subs	r6, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2e00      	cmp	r6, #0
 8000376:	d1f8      	bne.n	800036a <__udivmoddi4+0xfa>
 8000378:	9800      	ldr	r0, [sp, #0]
 800037a:	9901      	ldr	r1, [sp, #4]
 800037c:	465b      	mov	r3, fp
 800037e:	1900      	adds	r0, r0, r4
 8000380:	4169      	adcs	r1, r5
 8000382:	2b00      	cmp	r3, #0
 8000384:	db24      	blt.n	80003d0 <__udivmoddi4+0x160>
 8000386:	002b      	movs	r3, r5
 8000388:	465a      	mov	r2, fp
 800038a:	4644      	mov	r4, r8
 800038c:	40d3      	lsrs	r3, r2
 800038e:	002a      	movs	r2, r5
 8000390:	40e2      	lsrs	r2, r4
 8000392:	001c      	movs	r4, r3
 8000394:	465b      	mov	r3, fp
 8000396:	0015      	movs	r5, r2
 8000398:	2b00      	cmp	r3, #0
 800039a:	db2a      	blt.n	80003f2 <__udivmoddi4+0x182>
 800039c:	0026      	movs	r6, r4
 800039e:	409e      	lsls	r6, r3
 80003a0:	0033      	movs	r3, r6
 80003a2:	0026      	movs	r6, r4
 80003a4:	4647      	mov	r7, r8
 80003a6:	40be      	lsls	r6, r7
 80003a8:	0032      	movs	r2, r6
 80003aa:	1a80      	subs	r0, r0, r2
 80003ac:	4199      	sbcs	r1, r3
 80003ae:	9000      	str	r0, [sp, #0]
 80003b0:	9101      	str	r1, [sp, #4]
 80003b2:	e79f      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b4:	42a3      	cmp	r3, r4
 80003b6:	d8bc      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80003b8:	e783      	b.n	80002c2 <__udivmoddi4+0x52>
 80003ba:	4642      	mov	r2, r8
 80003bc:	2320      	movs	r3, #32
 80003be:	2100      	movs	r1, #0
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	2200      	movs	r2, #0
 80003c4:	9100      	str	r1, [sp, #0]
 80003c6:	9201      	str	r2, [sp, #4]
 80003c8:	2201      	movs	r2, #1
 80003ca:	40da      	lsrs	r2, r3
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	e786      	b.n	80002de <__udivmoddi4+0x6e>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	4646      	mov	r6, r8
 80003da:	409a      	lsls	r2, r3
 80003dc:	0023      	movs	r3, r4
 80003de:	40f3      	lsrs	r3, r6
 80003e0:	4644      	mov	r4, r8
 80003e2:	4313      	orrs	r3, r2
 80003e4:	002a      	movs	r2, r5
 80003e6:	40e2      	lsrs	r2, r4
 80003e8:	001c      	movs	r4, r3
 80003ea:	465b      	mov	r3, fp
 80003ec:	0015      	movs	r5, r2
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	dad4      	bge.n	800039c <__udivmoddi4+0x12c>
 80003f2:	4642      	mov	r2, r8
 80003f4:	002f      	movs	r7, r5
 80003f6:	2320      	movs	r3, #32
 80003f8:	0026      	movs	r6, r4
 80003fa:	4097      	lsls	r7, r2
 80003fc:	1a9b      	subs	r3, r3, r2
 80003fe:	40de      	lsrs	r6, r3
 8000400:	003b      	movs	r3, r7
 8000402:	4333      	orrs	r3, r6
 8000404:	e7cd      	b.n	80003a2 <__udivmoddi4+0x132>
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	0008      	movs	r0, r1
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	; (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000464:	2301      	movs	r3, #1
 8000466:	425b      	negs	r3, r3
 8000468:	1d39      	adds	r1, r7, #4
 800046a:	4804      	ldr	r0, [pc, #16]	; (800047c <__io_putchar+0x20>)
 800046c:	2201      	movs	r2, #1
 800046e:	f002 fc8b 	bl	8002d88 <HAL_UART_Transmit>
  return ch;
 8000472:	687b      	ldr	r3, [r7, #4]
}
 8000474:	0018      	movs	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	b002      	add	sp, #8
 800047a:	bd80      	pop	{r7, pc}
 800047c:	200000b8 	.word	0x200000b8

08000480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000484:	f000 fca6 	bl	8000dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000488:	f000 f807 	bl	800049a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048c:	f000 f932 	bl	80006f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000490:	f000 f8fc 	bl	800068c <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000494:	f000 f84e 	bl	8000534 <MX_RTC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000498:	e7fe      	b.n	8000498 <main+0x18>

0800049a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800049a:	b590      	push	{r4, r7, lr}
 800049c:	b093      	sub	sp, #76	; 0x4c
 800049e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004a0:	2410      	movs	r4, #16
 80004a2:	193b      	adds	r3, r7, r4
 80004a4:	0018      	movs	r0, r3
 80004a6:	2338      	movs	r3, #56	; 0x38
 80004a8:	001a      	movs	r2, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	f003 f974 	bl	8003798 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004b0:	003b      	movs	r3, r7
 80004b2:	0018      	movs	r0, r3
 80004b4:	2310      	movs	r3, #16
 80004b6:	001a      	movs	r2, r3
 80004b8:	2100      	movs	r1, #0
 80004ba:	f003 f96d 	bl	8003798 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004be:	2380      	movs	r3, #128	; 0x80
 80004c0:	009b      	lsls	r3, r3, #2
 80004c2:	0018      	movs	r0, r3
 80004c4:	f000 ffba 	bl	800143c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	220a      	movs	r2, #10
 80004cc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004ce:	193b      	adds	r3, r7, r4
 80004d0:	2280      	movs	r2, #128	; 0x80
 80004d2:	0052      	lsls	r2, r2, #1
 80004d4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004d6:	0021      	movs	r1, r4
 80004d8:	187b      	adds	r3, r7, r1
 80004da:	2200      	movs	r2, #0
 80004dc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004de:	187b      	adds	r3, r7, r1
 80004e0:	2240      	movs	r2, #64	; 0x40
 80004e2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	2201      	movs	r2, #1
 80004e8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	2200      	movs	r2, #0
 80004ee:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004f0:	187b      	adds	r3, r7, r1
 80004f2:	0018      	movs	r0, r3
 80004f4:	f000 ffee 	bl	80014d4 <HAL_RCC_OscConfig>
 80004f8:	1e03      	subs	r3, r0, #0
 80004fa:	d001      	beq.n	8000500 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80004fc:	f000 fa98 	bl	8000a30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000500:	003b      	movs	r3, r7
 8000502:	2207      	movs	r2, #7
 8000504:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000506:	003b      	movs	r3, r7
 8000508:	2200      	movs	r2, #0
 800050a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800050c:	003b      	movs	r3, r7
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000512:	003b      	movs	r3, r7
 8000514:	2200      	movs	r2, #0
 8000516:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000518:	003b      	movs	r3, r7
 800051a:	2100      	movs	r1, #0
 800051c:	0018      	movs	r0, r3
 800051e:	f001 faf3 	bl	8001b08 <HAL_RCC_ClockConfig>
 8000522:	1e03      	subs	r3, r0, #0
 8000524:	d001      	beq.n	800052a <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000526:	f000 fa83 	bl	8000a30 <Error_Handler>
  }
}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	46bd      	mov	sp, r7
 800052e:	b013      	add	sp, #76	; 0x4c
 8000530:	bd90      	pop	{r4, r7, pc}
	...

08000534 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b090      	sub	sp, #64	; 0x40
 8000538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800053a:	232c      	movs	r3, #44	; 0x2c
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	0018      	movs	r0, r3
 8000540:	2314      	movs	r3, #20
 8000542:	001a      	movs	r2, r3
 8000544:	2100      	movs	r1, #0
 8000546:	f003 f927 	bl	8003798 <memset>
  RTC_DateTypeDef sDate = {0};
 800054a:	2328      	movs	r3, #40	; 0x28
 800054c:	18fb      	adds	r3, r7, r3
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000552:	003b      	movs	r3, r7
 8000554:	0018      	movs	r0, r3
 8000556:	2328      	movs	r3, #40	; 0x28
 8000558:	001a      	movs	r2, r3
 800055a:	2100      	movs	r1, #0
 800055c:	f003 f91c 	bl	8003798 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000560:	4b47      	ldr	r3, [pc, #284]	; (8000680 <MX_RTC_Init+0x14c>)
 8000562:	4a48      	ldr	r2, [pc, #288]	; (8000684 <MX_RTC_Init+0x150>)
 8000564:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000566:	4b46      	ldr	r3, [pc, #280]	; (8000680 <MX_RTC_Init+0x14c>)
 8000568:	2240      	movs	r2, #64	; 0x40
 800056a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800056c:	4b44      	ldr	r3, [pc, #272]	; (8000680 <MX_RTC_Init+0x14c>)
 800056e:	227f      	movs	r2, #127	; 0x7f
 8000570:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000572:	4b43      	ldr	r3, [pc, #268]	; (8000680 <MX_RTC_Init+0x14c>)
 8000574:	22ff      	movs	r2, #255	; 0xff
 8000576:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000578:	4b41      	ldr	r3, [pc, #260]	; (8000680 <MX_RTC_Init+0x14c>)
 800057a:	2200      	movs	r2, #0
 800057c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800057e:	4b40      	ldr	r3, [pc, #256]	; (8000680 <MX_RTC_Init+0x14c>)
 8000580:	2200      	movs	r2, #0
 8000582:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000584:	4b3e      	ldr	r3, [pc, #248]	; (8000680 <MX_RTC_Init+0x14c>)
 8000586:	2200      	movs	r2, #0
 8000588:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800058a:	4b3d      	ldr	r3, [pc, #244]	; (8000680 <MX_RTC_Init+0x14c>)
 800058c:	2280      	movs	r2, #128	; 0x80
 800058e:	05d2      	lsls	r2, r2, #23
 8000590:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000592:	4b3b      	ldr	r3, [pc, #236]	; (8000680 <MX_RTC_Init+0x14c>)
 8000594:	2200      	movs	r2, #0
 8000596:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000598:	4b39      	ldr	r3, [pc, #228]	; (8000680 <MX_RTC_Init+0x14c>)
 800059a:	0018      	movs	r0, r3
 800059c:	f001 fdd8 	bl	8002150 <HAL_RTC_Init>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80005a4:	f000 fa44 	bl	8000a30 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 80005a8:	212c      	movs	r1, #44	; 0x2c
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2201      	movs	r2, #1
 80005ae:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2200      	movs	r2, #0
 80005ba:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2200      	movs	r2, #0
 80005c0:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2200      	movs	r2, #0
 80005c6:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2200      	movs	r2, #0
 80005d2:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80005d4:	1879      	adds	r1, r7, r1
 80005d6:	4b2a      	ldr	r3, [pc, #168]	; (8000680 <MX_RTC_Init+0x14c>)
 80005d8:	2201      	movs	r2, #1
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 fe5a 	bl	8002294 <HAL_RTC_SetTime>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 80005e4:	f000 fa24 	bl	8000a30 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80005e8:	2128      	movs	r1, #40	; 0x28
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2201      	movs	r2, #1
 80005ee:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2201      	movs	r2, #1
 80005f4:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2201      	movs	r2, #1
 80005fa:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	2200      	movs	r2, #0
 8000600:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000602:	1879      	adds	r1, r7, r1
 8000604:	4b1e      	ldr	r3, [pc, #120]	; (8000680 <MX_RTC_Init+0x14c>)
 8000606:	2201      	movs	r2, #1
 8000608:	0018      	movs	r0, r3
 800060a:	f001 ff47 	bl	800249c <HAL_RTC_SetDate>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 8000612:	f000 fa0d 	bl	8000a30 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000616:	003b      	movs	r3, r7
 8000618:	2201      	movs	r2, #1
 800061a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800061c:	003b      	movs	r3, r7
 800061e:	2200      	movs	r2, #0
 8000620:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x1;
 8000622:	003b      	movs	r3, r7
 8000624:	2201      	movs	r2, #1
 8000626:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000628:	003b      	movs	r3, r7
 800062a:	2200      	movs	r2, #0
 800062c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800062e:	003b      	movs	r3, r7
 8000630:	2200      	movs	r2, #0
 8000632:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000634:	003b      	movs	r3, r7
 8000636:	2200      	movs	r2, #0
 8000638:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800063a:	003b      	movs	r3, r7
 800063c:	2200      	movs	r2, #0
 800063e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000640:	003b      	movs	r3, r7
 8000642:	4a11      	ldr	r2, [pc, #68]	; (8000688 <MX_RTC_Init+0x154>)
 8000644:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_MINUTES;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000646:	003b      	movs	r3, r7
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800064c:	003b      	movs	r3, r7
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000652:	003b      	movs	r3, r7
 8000654:	2220      	movs	r2, #32
 8000656:	2101      	movs	r1, #1
 8000658:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800065a:	003b      	movs	r3, r7
 800065c:	2280      	movs	r2, #128	; 0x80
 800065e:	0052      	lsls	r2, r2, #1
 8000660:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000662:	0039      	movs	r1, r7
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <MX_RTC_Init+0x14c>)
 8000666:	2201      	movs	r2, #1
 8000668:	0018      	movs	r0, r3
 800066a:	f001 fff7 	bl	800265c <HAL_RTC_SetAlarm_IT>
 800066e:	1e03      	subs	r3, r0, #0
 8000670:	d001      	beq.n	8000676 <MX_RTC_Init+0x142>
  {
    Error_Handler();
 8000672:	f000 f9dd 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b010      	add	sp, #64	; 0x40
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	2000008c 	.word	0x2000008c
 8000684:	40002800 	.word	0x40002800
 8000688:	80808000 	.word	0x80808000

0800068c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000690:	4b16      	ldr	r3, [pc, #88]	; (80006ec <MX_USART2_UART_Init+0x60>)
 8000692:	4a17      	ldr	r2, [pc, #92]	; (80006f0 <MX_USART2_UART_Init+0x64>)
 8000694:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000696:	4b15      	ldr	r3, [pc, #84]	; (80006ec <MX_USART2_UART_Init+0x60>)
 8000698:	22e1      	movs	r2, #225	; 0xe1
 800069a:	0252      	lsls	r2, r2, #9
 800069c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006a0:	2280      	movs	r2, #128	; 0x80
 80006a2:	0552      	lsls	r2, r2, #21
 80006a4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006b4:	220c      	movs	r2, #12
 80006b6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006be:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006c4:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006d6:	4b05      	ldr	r3, [pc, #20]	; (80006ec <MX_USART2_UART_Init+0x60>)
 80006d8:	0018      	movs	r0, r3
 80006da:	f002 faff 	bl	8002cdc <HAL_UART_Init>
 80006de:	1e03      	subs	r3, r0, #0
 80006e0:	d001      	beq.n	80006e6 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80006e2:	f000 f9a5 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200000b8 	.word	0x200000b8
 80006f0:	40004400 	.word	0x40004400

080006f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f4:	b590      	push	{r4, r7, lr}
 80006f6:	b08b      	sub	sp, #44	; 0x2c
 80006f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fa:	2414      	movs	r4, #20
 80006fc:	193b      	adds	r3, r7, r4
 80006fe:	0018      	movs	r0, r3
 8000700:	2314      	movs	r3, #20
 8000702:	001a      	movs	r2, r3
 8000704:	2100      	movs	r1, #0
 8000706:	f003 f847 	bl	8003798 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	4b72      	ldr	r3, [pc, #456]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 800070c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800070e:	4b71      	ldr	r3, [pc, #452]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000710:	2104      	movs	r1, #4
 8000712:	430a      	orrs	r2, r1
 8000714:	635a      	str	r2, [r3, #52]	; 0x34
 8000716:	4b6f      	ldr	r3, [pc, #444]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800071a:	2204      	movs	r2, #4
 800071c:	4013      	ands	r3, r2
 800071e:	613b      	str	r3, [r7, #16]
 8000720:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000722:	4b6c      	ldr	r3, [pc, #432]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000724:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000726:	4b6b      	ldr	r3, [pc, #428]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000728:	2120      	movs	r1, #32
 800072a:	430a      	orrs	r2, r1
 800072c:	635a      	str	r2, [r3, #52]	; 0x34
 800072e:	4b69      	ldr	r3, [pc, #420]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000732:	2220      	movs	r2, #32
 8000734:	4013      	ands	r3, r2
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	4b66      	ldr	r3, [pc, #408]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 800073c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800073e:	4b65      	ldr	r3, [pc, #404]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000740:	2101      	movs	r1, #1
 8000742:	430a      	orrs	r2, r1
 8000744:	635a      	str	r2, [r3, #52]	; 0x34
 8000746:	4b63      	ldr	r3, [pc, #396]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800074a:	2201      	movs	r2, #1
 800074c:	4013      	ands	r3, r2
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	4b60      	ldr	r3, [pc, #384]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000754:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000756:	4b5f      	ldr	r3, [pc, #380]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000758:	2102      	movs	r1, #2
 800075a:	430a      	orrs	r2, r1
 800075c:	635a      	str	r2, [r3, #52]	; 0x34
 800075e:	4b5d      	ldr	r3, [pc, #372]	; (80008d4 <MX_GPIO_Init+0x1e0>)
 8000760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000762:	2202      	movs	r2, #2
 8000764:	4013      	ands	r3, r2
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTC_Interrupt_LED_Pin|Minute_Set_LED_Pin|Hour_Set_LED_Pin, GPIO_PIN_RESET);
 800076a:	23c8      	movs	r3, #200	; 0xc8
 800076c:	00d9      	lsls	r1, r3, #3
 800076e:	23a0      	movs	r3, #160	; 0xa0
 8000770:	05db      	lsls	r3, r3, #23
 8000772:	2200      	movs	r2, #0
 8000774:	0018      	movs	r0, r3
 8000776:	f000 fdf5 	bl	8001364 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Snooze_LED_Pin|Alarm_Set_LED_Pin|Alarm_Enable_LED_Pin|Display_LED_Pin, GPIO_PIN_RESET);
 800077a:	4b57      	ldr	r3, [pc, #348]	; (80008d8 <MX_GPIO_Init+0x1e4>)
 800077c:	2200      	movs	r2, #0
 800077e:	21c3      	movs	r1, #195	; 0xc3
 8000780:	0018      	movs	r0, r3
 8000782:	f000 fdef 	bl	8001364 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000786:	4b55      	ldr	r3, [pc, #340]	; (80008dc <MX_GPIO_Init+0x1e8>)
 8000788:	2200      	movs	r2, #0
 800078a:	2140      	movs	r1, #64	; 0x40
 800078c:	0018      	movs	r0, r3
 800078e:	f000 fde9 	bl	8001364 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000792:	193b      	adds	r3, r7, r4
 8000794:	2204      	movs	r2, #4
 8000796:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000798:	193b      	adds	r3, r7, r4
 800079a:	2288      	movs	r2, #136	; 0x88
 800079c:	0352      	lsls	r2, r2, #13
 800079e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	4a4d      	ldr	r2, [pc, #308]	; (80008e0 <MX_GPIO_Init+0x1ec>)
 80007aa:	0019      	movs	r1, r3
 80007ac:	0010      	movs	r0, r2
 80007ae:	f000 fc75 	bl	800109c <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_Button_Pin Alarm_Enable_Button_Pin Alarm_Set_Button_Pin Hour_Set_Button_Pin
                           Snooze_Button_Pin Minute_Set_Button_Pin */
  GPIO_InitStruct.Pin = Display_Button_Pin|Alarm_Enable_Button_Pin|Alarm_Set_Button_Pin|Hour_Set_Button_Pin
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	4a4b      	ldr	r2, [pc, #300]	; (80008e4 <MX_GPIO_Init+0x1f0>)
 80007b6:	601a      	str	r2, [r3, #0]
                          |Snooze_Button_Pin|Minute_Set_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2284      	movs	r2, #132	; 0x84
 80007bc:	0392      	lsls	r2, r2, #14
 80007be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	2201      	movs	r2, #1
 80007c4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c6:	193a      	adds	r2, r7, r4
 80007c8:	23a0      	movs	r3, #160	; 0xa0
 80007ca:	05db      	lsls	r3, r3, #23
 80007cc:	0011      	movs	r1, r2
 80007ce:	0018      	movs	r0, r3
 80007d0:	f000 fc64 	bl	800109c <HAL_GPIO_Init>

  /*Configure GPIO pins : RTC_Interrupt_LED_Pin Minute_Set_LED_Pin Hour_Set_LED_Pin */
  GPIO_InitStruct.Pin = RTC_Interrupt_LED_Pin|Minute_Set_LED_Pin|Hour_Set_LED_Pin;
 80007d4:	0021      	movs	r1, r4
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	22c8      	movs	r2, #200	; 0xc8
 80007da:	00d2      	lsls	r2, r2, #3
 80007dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007de:	000c      	movs	r4, r1
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	2201      	movs	r2, #1
 80007e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	193b      	adds	r3, r7, r4
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f2:	193a      	adds	r2, r7, r4
 80007f4:	23a0      	movs	r3, #160	; 0xa0
 80007f6:	05db      	lsls	r3, r3, #23
 80007f8:	0011      	movs	r1, r2
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 fc4e 	bl	800109c <HAL_GPIO_Init>

  /*Configure GPIO pins : Snooze_LED_Pin Alarm_Set_LED_Pin Alarm_Enable_LED_Pin Display_LED_Pin */
  GPIO_InitStruct.Pin = Snooze_LED_Pin|Alarm_Set_LED_Pin|Alarm_Enable_LED_Pin|Display_LED_Pin;
 8000800:	193b      	adds	r3, r7, r4
 8000802:	22c3      	movs	r2, #195	; 0xc3
 8000804:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	193b      	adds	r3, r7, r4
 8000808:	2201      	movs	r2, #1
 800080a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	193b      	adds	r3, r7, r4
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	193b      	adds	r3, r7, r4
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000818:	193b      	adds	r3, r7, r4
 800081a:	4a2f      	ldr	r2, [pc, #188]	; (80008d8 <MX_GPIO_Init+0x1e4>)
 800081c:	0019      	movs	r1, r3
 800081e:	0010      	movs	r0, r2
 8000820:	f000 fc3c 	bl	800109c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000824:	0021      	movs	r1, r4
 8000826:	187b      	adds	r3, r7, r1
 8000828:	2240      	movs	r2, #64	; 0x40
 800082a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082c:	187b      	adds	r3, r7, r1
 800082e:	2201      	movs	r2, #1
 8000830:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	187b      	adds	r3, r7, r1
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000838:	187b      	adds	r3, r7, r1
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800083e:	187b      	adds	r3, r7, r1
 8000840:	4a26      	ldr	r2, [pc, #152]	; (80008dc <MX_GPIO_Init+0x1e8>)
 8000842:	0019      	movs	r1, r3
 8000844:	0010      	movs	r0, r2
 8000846:	f000 fc29 	bl	800109c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	2100      	movs	r1, #0
 800084e:	2005      	movs	r0, #5
 8000850:	f000 fbf2 	bl	8001038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000854:	2005      	movs	r0, #5
 8000856:	f000 fc04 	bl	8001062 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 800085a:	2200      	movs	r2, #0
 800085c:	2100      	movs	r1, #0
 800085e:	2006      	movs	r0, #6
 8000860:	f000 fbea 	bl	8001038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000864:	2006      	movs	r0, #6
 8000866:	f000 fbfc 	bl	8001062 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	2100      	movs	r1, #0
 800086e:	2007      	movs	r0, #7
 8000870:	f000 fbe2 	bl	8001038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000874:	2007      	movs	r0, #7
 8000876:	f000 fbf4 	bl	8001062 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  // Initialize all output pins to low
	HAL_GPIO_WritePin(GPIOB, displayLEDPin, 0);
 800087a:	2180      	movs	r1, #128	; 0x80
 800087c:	4b16      	ldr	r3, [pc, #88]	; (80008d8 <MX_GPIO_Init+0x1e4>)
 800087e:	2200      	movs	r2, #0
 8000880:	0018      	movs	r0, r3
 8000882:	f000 fd6f 	bl	8001364 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, alarmEnableLEDPin, 0);
 8000886:	2140      	movs	r1, #64	; 0x40
 8000888:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <MX_GPIO_Init+0x1e4>)
 800088a:	2200      	movs	r2, #0
 800088c:	0018      	movs	r0, r3
 800088e:	f000 fd69 	bl	8001364 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, alarmSetLEDPin, 0);
 8000892:	2102      	movs	r1, #2
 8000894:	4b10      	ldr	r3, [pc, #64]	; (80008d8 <MX_GPIO_Init+0x1e4>)
 8000896:	2200      	movs	r2, #0
 8000898:	0018      	movs	r0, r3
 800089a:	f000 fd63 	bl	8001364 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, hourSetLEDPin, 0);
 800089e:	2380      	movs	r3, #128	; 0x80
 80008a0:	00d9      	lsls	r1, r3, #3
 80008a2:	23a0      	movs	r3, #160	; 0xa0
 80008a4:	05db      	lsls	r3, r3, #23
 80008a6:	2200      	movs	r2, #0
 80008a8:	0018      	movs	r0, r3
 80008aa:	f000 fd5b 	bl	8001364 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, minuteSetLEDPin, 0);
 80008ae:	2380      	movs	r3, #128	; 0x80
 80008b0:	0099      	lsls	r1, r3, #2
 80008b2:	23a0      	movs	r3, #160	; 0xa0
 80008b4:	05db      	lsls	r3, r3, #23
 80008b6:	2200      	movs	r2, #0
 80008b8:	0018      	movs	r0, r3
 80008ba:	f000 fd53 	bl	8001364 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, snoozeButtonLEDPin, 0);
 80008be:	2101      	movs	r1, #1
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <MX_GPIO_Init+0x1e4>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	0018      	movs	r0, r3
 80008c6:	f000 fd4d 	bl	8001364 <HAL_GPIO_WritePin>
/* USER CODE END MX_GPIO_Init_2 */
}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b00b      	add	sp, #44	; 0x2c
 80008d0:	bd90      	pop	{r4, r7, pc}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	40021000 	.word	0x40021000
 80008d8:	50000400 	.word	0x50000400
 80008dc:	50000800 	.word	0x50000800
 80008e0:	50001400 	.word	0x50001400
 80008e4:	00001833 	.word	0x00001833

080008e8 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	0002      	movs	r2, r0
 80008f0:	1dbb      	adds	r3, r7, #6
 80008f2:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == displayButtonPin) {
 80008f4:	2201      	movs	r2, #1
 80008f6:	1dbb      	adds	r3, r7, #6
 80008f8:	881b      	ldrh	r3, [r3, #0]
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d106      	bne.n	800090c <HAL_GPIO_EXTI_Falling_Callback+0x24>
		HAL_GPIO_TogglePin(GPIOB, displayLEDPin);
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	4b26      	ldr	r3, [pc, #152]	; (800099c <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8000902:	0011      	movs	r1, r2
 8000904:	0018      	movs	r0, r3
 8000906:	f000 fd4a 	bl	800139e <HAL_GPIO_TogglePin>
//    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
//    printf("ISR Entered\n");
//  } else {
//      __NOP();
//  }
}
 800090a:	e042      	b.n	8000992 <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 800090c:	2202      	movs	r2, #2
 800090e:	1dbb      	adds	r3, r7, #6
 8000910:	881b      	ldrh	r3, [r3, #0]
 8000912:	4293      	cmp	r3, r2
 8000914:	d106      	bne.n	8000924 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		HAL_GPIO_TogglePin(GPIOB, alarmEnableLEDPin);
 8000916:	2240      	movs	r2, #64	; 0x40
 8000918:	4b20      	ldr	r3, [pc, #128]	; (800099c <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 800091a:	0011      	movs	r1, r2
 800091c:	0018      	movs	r0, r3
 800091e:	f000 fd3e 	bl	800139e <HAL_GPIO_TogglePin>
}
 8000922:	e036      	b.n	8000992 <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000924:	2210      	movs	r2, #16
 8000926:	1dbb      	adds	r3, r7, #6
 8000928:	881b      	ldrh	r3, [r3, #0]
 800092a:	4293      	cmp	r3, r2
 800092c:	d106      	bne.n	800093c <HAL_GPIO_EXTI_Falling_Callback+0x54>
		HAL_GPIO_TogglePin(GPIOB, alarmSetLEDPin);
 800092e:	2202      	movs	r2, #2
 8000930:	4b1a      	ldr	r3, [pc, #104]	; (800099c <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8000932:	0011      	movs	r1, r2
 8000934:	0018      	movs	r0, r3
 8000936:	f000 fd32 	bl	800139e <HAL_GPIO_TogglePin>
}
 800093a:	e02a      	b.n	8000992 <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == hourSetButtonPin) {
 800093c:	2220      	movs	r2, #32
 800093e:	1dbb      	adds	r3, r7, #6
 8000940:	881b      	ldrh	r3, [r3, #0]
 8000942:	4293      	cmp	r3, r2
 8000944:	d108      	bne.n	8000958 <HAL_GPIO_EXTI_Falling_Callback+0x70>
		HAL_GPIO_TogglePin(GPIOA, hourSetLEDPin);
 8000946:	2380      	movs	r3, #128	; 0x80
 8000948:	00da      	lsls	r2, r3, #3
 800094a:	23a0      	movs	r3, #160	; 0xa0
 800094c:	05db      	lsls	r3, r3, #23
 800094e:	0011      	movs	r1, r2
 8000950:	0018      	movs	r0, r3
 8000952:	f000 fd24 	bl	800139e <HAL_GPIO_TogglePin>
}
 8000956:	e01c      	b.n	8000992 <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000958:	2380      	movs	r3, #128	; 0x80
 800095a:	015b      	lsls	r3, r3, #5
 800095c:	1dba      	adds	r2, r7, #6
 800095e:	8812      	ldrh	r2, [r2, #0]
 8000960:	429a      	cmp	r2, r3
 8000962:	d108      	bne.n	8000976 <HAL_GPIO_EXTI_Falling_Callback+0x8e>
		HAL_GPIO_TogglePin(GPIOA, minuteSetLEDPin);
 8000964:	2380      	movs	r3, #128	; 0x80
 8000966:	009a      	lsls	r2, r3, #2
 8000968:	23a0      	movs	r3, #160	; 0xa0
 800096a:	05db      	lsls	r3, r3, #23
 800096c:	0011      	movs	r1, r2
 800096e:	0018      	movs	r0, r3
 8000970:	f000 fd15 	bl	800139e <HAL_GPIO_TogglePin>
}
 8000974:	e00d      	b.n	8000992 <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == snoozeButtonPin) {
 8000976:	2380      	movs	r3, #128	; 0x80
 8000978:	011b      	lsls	r3, r3, #4
 800097a:	1dba      	adds	r2, r7, #6
 800097c:	8812      	ldrh	r2, [r2, #0]
 800097e:	429a      	cmp	r2, r3
 8000980:	d106      	bne.n	8000990 <HAL_GPIO_EXTI_Falling_Callback+0xa8>
		HAL_GPIO_TogglePin(GPIOB, snoozeButtonLEDPin);
 8000982:	2201      	movs	r2, #1
 8000984:	4b05      	ldr	r3, [pc, #20]	; (800099c <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8000986:	0011      	movs	r1, r2
 8000988:	0018      	movs	r0, r3
 800098a:	f000 fd08 	bl	800139e <HAL_GPIO_TogglePin>
}
 800098e:	e000      	b.n	8000992 <HAL_GPIO_EXTI_Falling_Callback+0xaa>
		__NOP();
 8000990:	46c0      	nop			; (mov r8, r8)
}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	46bd      	mov	sp, r7
 8000996:	b002      	add	sp, #8
 8000998:	bd80      	pop	{r7, pc}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	50000400 	.word	0x50000400

080009a0 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80009a0:	b590      	push	{r4, r7, lr}
 80009a2:	b093      	sub	sp, #76	; 0x4c
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]

  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	005a      	lsls	r2, r3, #1
 80009ac:	2420      	movs	r4, #32
 80009ae:	1939      	adds	r1, r7, r4
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	2300      	movs	r3, #0
 80009b4:	f001 ff92 	bl	80028dc <HAL_RTC_GetAlarm>

  printf("Enter alarm interrupt");
 80009b8:	4b1c      	ldr	r3, [pc, #112]	; (8000a2c <HAL_RTC_AlarmAEventCallback+0x8c>)
 80009ba:	0018      	movs	r0, r3
 80009bc:	f002 fef4 	bl	80037a8 <iprintf>
  printf("\n");
 80009c0:	200a      	movs	r0, #10
 80009c2:	f002 ff0b 	bl	80037dc <putchar>

  RTC_TimeTypeDef currTime;
  RTC_DateTypeDef currDate;
  HAL_RTC_GetTime(hrtc, &currTime, RTC_FORMAT_BIN);
 80009c6:	230c      	movs	r3, #12
 80009c8:	18f9      	adds	r1, r7, r3
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	0018      	movs	r0, r3
 80009d0:	f001 fd08 	bl	80023e4 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(hrtc, &currDate, RTC_FORMAT_BIN);
 80009d4:	2308      	movs	r3, #8
 80009d6:	18f9      	adds	r1, r7, r3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2200      	movs	r2, #0
 80009dc:	0018      	movs	r0, r3
 80009de:	f001 fdef 	bl	80025c0 <HAL_RTC_GetDate>

  if(sAlarm.AlarmTime.Seconds>58) {
 80009e2:	193b      	adds	r3, r7, r4
 80009e4:	789b      	ldrb	r3, [r3, #2]
 80009e6:	2b3a      	cmp	r3, #58	; 0x3a
 80009e8:	d903      	bls.n	80009f2 <HAL_RTC_AlarmAEventCallback+0x52>
    sAlarm.AlarmTime.Seconds=0;
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	2200      	movs	r2, #0
 80009ee:	709a      	strb	r2, [r3, #2]
 80009f0:	e006      	b.n	8000a00 <HAL_RTC_AlarmAEventCallback+0x60>
  } else {
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 80009f2:	2120      	movs	r1, #32
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	789b      	ldrb	r3, [r3, #2]
 80009f8:	3301      	adds	r3, #1
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	709a      	strb	r2, [r3, #2]
  }
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8000a00:	46c0      	nop			; (mov r8, r8)
 8000a02:	2320      	movs	r3, #32
 8000a04:	18f9      	adds	r1, r7, r3
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2200      	movs	r2, #0
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f001 fe26 	bl	800265c <HAL_RTC_SetAlarm_IT>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d1f6      	bne.n	8000a02 <HAL_RTC_AlarmAEventCallback+0x62>
    HAL_GPIO_TogglePin(GPIOA, RTCInterruptLEDPin);
 8000a14:	2240      	movs	r2, #64	; 0x40
 8000a16:	23a0      	movs	r3, #160	; 0xa0
 8000a18:	05db      	lsls	r3, r3, #23
 8000a1a:	0011      	movs	r1, r2
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f000 fcbe 	bl	800139e <HAL_GPIO_TogglePin>
}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	46bd      	mov	sp, r7
 8000a26:	b013      	add	sp, #76	; 0x4c
 8000a28:	bd90      	pop	{r4, r7, pc}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	0800482c 	.word	0x0800482c

08000a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a34:	b672      	cpsid	i
}
 8000a36:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <Error_Handler+0x8>
	...

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <HAL_MspInit+0x44>)
 8000a44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <HAL_MspInit+0x44>)
 8000a48:	2101      	movs	r1, #1
 8000a4a:	430a      	orrs	r2, r1
 8000a4c:	641a      	str	r2, [r3, #64]	; 0x40
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <HAL_MspInit+0x44>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a52:	2201      	movs	r2, #1
 8000a54:	4013      	ands	r3, r2
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <HAL_MspInit+0x44>)
 8000a5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a5e:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <HAL_MspInit+0x44>)
 8000a60:	2180      	movs	r1, #128	; 0x80
 8000a62:	0549      	lsls	r1, r1, #21
 8000a64:	430a      	orrs	r2, r1
 8000a66:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a68:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <HAL_MspInit+0x44>)
 8000a6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a6c:	2380      	movs	r3, #128	; 0x80
 8000a6e:	055b      	lsls	r3, r3, #21
 8000a70:	4013      	ands	r3, r2
 8000a72:	603b      	str	r3, [r7, #0]
 8000a74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	b002      	add	sp, #8
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	40021000 	.word	0x40021000

08000a84 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000a84:	b590      	push	{r4, r7, lr}
 8000a86:	b08f      	sub	sp, #60	; 0x3c
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a8c:	2410      	movs	r4, #16
 8000a8e:	193b      	adds	r3, r7, r4
 8000a90:	0018      	movs	r0, r3
 8000a92:	2328      	movs	r3, #40	; 0x28
 8000a94:	001a      	movs	r2, r3
 8000a96:	2100      	movs	r1, #0
 8000a98:	f002 fe7e 	bl	8003798 <memset>
  if(hrtc->Instance==RTC)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a19      	ldr	r2, [pc, #100]	; (8000b08 <HAL_RTC_MspInit+0x84>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d12c      	bne.n	8000b00 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000aa6:	193b      	adds	r3, r7, r4
 8000aa8:	2280      	movs	r2, #128	; 0x80
 8000aaa:	0292      	lsls	r2, r2, #10
 8000aac:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	2280      	movs	r2, #128	; 0x80
 8000ab2:	0092      	lsls	r2, r2, #2
 8000ab4:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ab6:	193b      	adds	r3, r7, r4
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f001 f9cf 	bl	8001e5c <HAL_RCCEx_PeriphCLKConfig>
 8000abe:	1e03      	subs	r3, r0, #0
 8000ac0:	d001      	beq.n	8000ac6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000ac2:	f7ff ffb5 	bl	8000a30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ac6:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <HAL_RTC_MspInit+0x88>)
 8000ac8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000aca:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <HAL_RTC_MspInit+0x88>)
 8000acc:	2180      	movs	r1, #128	; 0x80
 8000ace:	0209      	lsls	r1, r1, #8
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000ad4:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <HAL_RTC_MspInit+0x88>)
 8000ad6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <HAL_RTC_MspInit+0x88>)
 8000ada:	2180      	movs	r1, #128	; 0x80
 8000adc:	00c9      	lsls	r1, r1, #3
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	; (8000b0c <HAL_RTC_MspInit+0x88>)
 8000ae4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	00db      	lsls	r3, r3, #3
 8000aea:	4013      	ands	r3, r2
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2100      	movs	r1, #0
 8000af4:	2002      	movs	r0, #2
 8000af6:	f000 fa9f 	bl	8001038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000afa:	2002      	movs	r0, #2
 8000afc:	f000 fab1 	bl	8001062 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	b00f      	add	sp, #60	; 0x3c
 8000b06:	bd90      	pop	{r4, r7, pc}
 8000b08:	40002800 	.word	0x40002800
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b10:	b590      	push	{r4, r7, lr}
 8000b12:	b08b      	sub	sp, #44	; 0x2c
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	2414      	movs	r4, #20
 8000b1a:	193b      	adds	r3, r7, r4
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	2314      	movs	r3, #20
 8000b20:	001a      	movs	r2, r3
 8000b22:	2100      	movs	r1, #0
 8000b24:	f002 fe38 	bl	8003798 <memset>
  if(huart->Instance==USART2)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a1b      	ldr	r2, [pc, #108]	; (8000b9c <HAL_UART_MspInit+0x8c>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d130      	bne.n	8000b94 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b32:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <HAL_UART_MspInit+0x90>)
 8000b34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b36:	4b1a      	ldr	r3, [pc, #104]	; (8000ba0 <HAL_UART_MspInit+0x90>)
 8000b38:	2180      	movs	r1, #128	; 0x80
 8000b3a:	0289      	lsls	r1, r1, #10
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b40:	4b17      	ldr	r3, [pc, #92]	; (8000ba0 <HAL_UART_MspInit+0x90>)
 8000b42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b44:	2380      	movs	r3, #128	; 0x80
 8000b46:	029b      	lsls	r3, r3, #10
 8000b48:	4013      	ands	r3, r2
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <HAL_UART_MspInit+0x90>)
 8000b50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b52:	4b13      	ldr	r3, [pc, #76]	; (8000ba0 <HAL_UART_MspInit+0x90>)
 8000b54:	2101      	movs	r1, #1
 8000b56:	430a      	orrs	r2, r1
 8000b58:	635a      	str	r2, [r3, #52]	; 0x34
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <HAL_UART_MspInit+0x90>)
 8000b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4013      	ands	r3, r2
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8000b66:	0021      	movs	r1, r4
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6e:	187b      	adds	r3, r7, r1
 8000b70:	2202      	movs	r2, #2
 8000b72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b74:	187b      	adds	r3, r7, r1
 8000b76:	2201      	movs	r2, #1
 8000b78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7a:	187b      	adds	r3, r7, r1
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000b80:	187b      	adds	r3, r7, r1
 8000b82:	2201      	movs	r2, #1
 8000b84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b86:	187a      	adds	r2, r7, r1
 8000b88:	23a0      	movs	r3, #160	; 0xa0
 8000b8a:	05db      	lsls	r3, r3, #23
 8000b8c:	0011      	movs	r1, r2
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f000 fa84 	bl	800109c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b94:	46c0      	nop			; (mov r8, r8)
 8000b96:	46bd      	mov	sp, r7
 8000b98:	b00b      	add	sp, #44	; 0x2c
 8000b9a:	bd90      	pop	{r4, r7, pc}
 8000b9c:	40004400 	.word	0x40004400
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <NMI_Handler+0x4>

08000baa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bae:	e7fe      	b.n	8000bae <HardFault_Handler+0x4>

08000bb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bb4:	46c0      	nop			; (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc8:	f000 f96e 	bl	8000ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bcc:	46c0      	nop			; (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000bd8:	4b03      	ldr	r3, [pc, #12]	; (8000be8 <RTC_TAMP_IRQHandler+0x14>)
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f001 ff44 	bl	8002a68 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8000be0:	46c0      	nop			; (mov r8, r8)
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	46c0      	nop			; (mov r8, r8)
 8000be8:	2000008c 	.word	0x2000008c

08000bec <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */



  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Display_Button_Pin);
 8000bf0:	2001      	movs	r0, #1
 8000bf2:	f000 fbef 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Alarm_Enable_Button_Pin);
 8000bf6:	2002      	movs	r0, #2
 8000bf8:	f000 fbec 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  //NOT the interrupt part for GPIO pin 1 (I think)

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000c02:	b580      	push	{r7, lr}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_NRST_Pin);
 8000c06:	2004      	movs	r0, #4
 8000c08:	f000 fbe4 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000c0c:	46c0      	nop			; (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Alarm_Set_Button_Pin);
 8000c16:	2010      	movs	r0, #16
 8000c18:	f000 fbdc 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Hour_Set_Button_Pin);
 8000c1c:	2020      	movs	r0, #32
 8000c1e:	f000 fbd9 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Snooze_Button_Pin);
 8000c22:	2380      	movs	r3, #128	; 0x80
 8000c24:	011b      	lsls	r3, r3, #4
 8000c26:	0018      	movs	r0, r3
 8000c28:	f000 fbd4 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Minute_Set_Button_Pin);
 8000c2c:	2380      	movs	r3, #128	; 0x80
 8000c2e:	015b      	lsls	r3, r3, #5
 8000c30:	0018      	movs	r0, r3
 8000c32:	f000 fbcf 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
 8000c4c:	e00a      	b.n	8000c64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c4e:	e000      	b.n	8000c52 <_read+0x16>
 8000c50:	bf00      	nop
 8000c52:	0001      	movs	r1, r0
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	1c5a      	adds	r2, r3, #1
 8000c58:	60ba      	str	r2, [r7, #8]
 8000c5a:	b2ca      	uxtb	r2, r1
 8000c5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	3301      	adds	r3, #1
 8000c62:	617b      	str	r3, [r7, #20]
 8000c64:	697a      	ldr	r2, [r7, #20]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	dbf0      	blt.n	8000c4e <_read+0x12>
  }

  return len;
 8000c6c:	687b      	ldr	r3, [r7, #4]
}
 8000c6e:	0018      	movs	r0, r3
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b006      	add	sp, #24
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b086      	sub	sp, #24
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	60f8      	str	r0, [r7, #12]
 8000c7e:	60b9      	str	r1, [r7, #8]
 8000c80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]
 8000c86:	e009      	b.n	8000c9c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	1c5a      	adds	r2, r3, #1
 8000c8c:	60ba      	str	r2, [r7, #8]
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	0018      	movs	r0, r3
 8000c92:	f7ff fbe3 	bl	800045c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	617b      	str	r3, [r7, #20]
 8000c9c:	697a      	ldr	r2, [r7, #20]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	dbf1      	blt.n	8000c88 <_write+0x12>
  }
  return len;
 8000ca4:	687b      	ldr	r3, [r7, #4]
}
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b006      	add	sp, #24
 8000cac:	bd80      	pop	{r7, pc}

08000cae <_close>:

int _close(int file)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	425b      	negs	r3, r3
}
 8000cba:	0018      	movs	r0, r3
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	b002      	add	sp, #8
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b082      	sub	sp, #8
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
 8000cca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	2280      	movs	r2, #128	; 0x80
 8000cd0:	0192      	lsls	r2, r2, #6
 8000cd2:	605a      	str	r2, [r3, #4]
  return 0;
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	b002      	add	sp, #8
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <_isatty>:

int _isatty(int file)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b082      	sub	sp, #8
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ce6:	2301      	movs	r3, #1
}
 8000ce8:	0018      	movs	r0, r3
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b002      	add	sp, #8
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	60f8      	str	r0, [r7, #12]
 8000cf8:	60b9      	str	r1, [r7, #8]
 8000cfa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	0018      	movs	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b004      	add	sp, #16
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d10:	4a14      	ldr	r2, [pc, #80]	; (8000d64 <_sbrk+0x5c>)
 8000d12:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <_sbrk+0x60>)
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d1c:	4b13      	ldr	r3, [pc, #76]	; (8000d6c <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d102      	bne.n	8000d2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d24:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <_sbrk+0x64>)
 8000d26:	4a12      	ldr	r2, [pc, #72]	; (8000d70 <_sbrk+0x68>)
 8000d28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d2a:	4b10      	ldr	r3, [pc, #64]	; (8000d6c <_sbrk+0x64>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	18d3      	adds	r3, r2, r3
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	d207      	bcs.n	8000d48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d38:	f002 fd04 	bl	8003744 <__errno>
 8000d3c:	0003      	movs	r3, r0
 8000d3e:	220c      	movs	r2, #12
 8000d40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d42:	2301      	movs	r3, #1
 8000d44:	425b      	negs	r3, r3
 8000d46:	e009      	b.n	8000d5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <_sbrk+0x64>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d4e:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <_sbrk+0x64>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	18d2      	adds	r2, r2, r3
 8000d56:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <_sbrk+0x64>)
 8000d58:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
}
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	b006      	add	sp, #24
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20002000 	.word	0x20002000
 8000d68:	00000400 	.word	0x00000400
 8000d6c:	2000014c 	.word	0x2000014c
 8000d70:	20000168 	.word	0x20000168

08000d74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d78:	46c0      	nop			; (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d80:	480d      	ldr	r0, [pc, #52]	; (8000db8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d82:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d84:	f7ff fff6 	bl	8000d74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d88:	480c      	ldr	r0, [pc, #48]	; (8000dbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000d8a:	490d      	ldr	r1, [pc, #52]	; (8000dc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d8c:	4a0d      	ldr	r2, [pc, #52]	; (8000dc4 <LoopForever+0xe>)
  movs r3, #0
 8000d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d90:	e002      	b.n	8000d98 <LoopCopyDataInit>

08000d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d96:	3304      	adds	r3, #4

08000d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d9c:	d3f9      	bcc.n	8000d92 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	; (8000dc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da0:	4c0a      	ldr	r4, [pc, #40]	; (8000dcc <LoopForever+0x16>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da4:	e001      	b.n	8000daa <LoopFillZerobss>

08000da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da8:	3204      	adds	r2, #4

08000daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dac:	d3fb      	bcc.n	8000da6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dae:	f002 fccf 	bl	8003750 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000db2:	f7ff fb65 	bl	8000480 <main>

08000db6 <LoopForever>:

LoopForever:
  b LoopForever
 8000db6:	e7fe      	b.n	8000db6 <LoopForever>
  ldr   r0, =_estack
 8000db8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000dc4:	08004964 	.word	0x08004964
  ldr r2, =_sbss
 8000dc8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000dcc:	20000164 	.word	0x20000164

08000dd0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dd0:	e7fe      	b.n	8000dd0 <ADC1_IRQHandler>
	...

08000dd4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dda:	1dfb      	adds	r3, r7, #7
 8000ddc:	2200      	movs	r2, #0
 8000dde:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <HAL_Init+0x3c>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <HAL_Init+0x3c>)
 8000de6:	2180      	movs	r1, #128	; 0x80
 8000de8:	0049      	lsls	r1, r1, #1
 8000dea:	430a      	orrs	r2, r1
 8000dec:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dee:	2000      	movs	r0, #0
 8000df0:	f000 f810 	bl	8000e14 <HAL_InitTick>
 8000df4:	1e03      	subs	r3, r0, #0
 8000df6:	d003      	beq.n	8000e00 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000df8:	1dfb      	adds	r3, r7, #7
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	701a      	strb	r2, [r3, #0]
 8000dfe:	e001      	b.n	8000e04 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e00:	f7ff fe1c 	bl	8000a3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e04:	1dfb      	adds	r3, r7, #7
 8000e06:	781b      	ldrb	r3, [r3, #0]
}
 8000e08:	0018      	movs	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	b002      	add	sp, #8
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40022000 	.word	0x40022000

08000e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	18fb      	adds	r3, r7, r3
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e24:	4b1d      	ldr	r3, [pc, #116]	; (8000e9c <HAL_InitTick+0x88>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d02b      	beq.n	8000e84 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e2c:	4b1c      	ldr	r3, [pc, #112]	; (8000ea0 <HAL_InitTick+0x8c>)
 8000e2e:	681c      	ldr	r4, [r3, #0]
 8000e30:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <HAL_InitTick+0x88>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	0019      	movs	r1, r3
 8000e36:	23fa      	movs	r3, #250	; 0xfa
 8000e38:	0098      	lsls	r0, r3, #2
 8000e3a:	f7ff f96d 	bl	8000118 <__udivsi3>
 8000e3e:	0003      	movs	r3, r0
 8000e40:	0019      	movs	r1, r3
 8000e42:	0020      	movs	r0, r4
 8000e44:	f7ff f968 	bl	8000118 <__udivsi3>
 8000e48:	0003      	movs	r3, r0
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f000 f919 	bl	8001082 <HAL_SYSTICK_Config>
 8000e50:	1e03      	subs	r3, r0, #0
 8000e52:	d112      	bne.n	8000e7a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2b03      	cmp	r3, #3
 8000e58:	d80a      	bhi.n	8000e70 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e5a:	6879      	ldr	r1, [r7, #4]
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	425b      	negs	r3, r3
 8000e60:	2200      	movs	r2, #0
 8000e62:	0018      	movs	r0, r3
 8000e64:	f000 f8e8 	bl	8001038 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e68:	4b0e      	ldr	r3, [pc, #56]	; (8000ea4 <HAL_InitTick+0x90>)
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	e00d      	b.n	8000e8c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000e70:	230f      	movs	r3, #15
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	2201      	movs	r2, #1
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	e008      	b.n	8000e8c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e7a:	230f      	movs	r3, #15
 8000e7c:	18fb      	adds	r3, r7, r3
 8000e7e:	2201      	movs	r2, #1
 8000e80:	701a      	strb	r2, [r3, #0]
 8000e82:	e003      	b.n	8000e8c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e84:	230f      	movs	r3, #15
 8000e86:	18fb      	adds	r3, r7, r3
 8000e88:	2201      	movs	r2, #1
 8000e8a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000e8c:	230f      	movs	r3, #15
 8000e8e:	18fb      	adds	r3, r7, r3
 8000e90:	781b      	ldrb	r3, [r3, #0]
}
 8000e92:	0018      	movs	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b005      	add	sp, #20
 8000e98:	bd90      	pop	{r4, r7, pc}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	20000008 	.word	0x20000008
 8000ea0:	20000000 	.word	0x20000000
 8000ea4:	20000004 	.word	0x20000004

08000ea8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <HAL_IncTick+0x1c>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	001a      	movs	r2, r3
 8000eb2:	4b05      	ldr	r3, [pc, #20]	; (8000ec8 <HAL_IncTick+0x20>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	18d2      	adds	r2, r2, r3
 8000eb8:	4b03      	ldr	r3, [pc, #12]	; (8000ec8 <HAL_IncTick+0x20>)
 8000eba:	601a      	str	r2, [r3, #0]
}
 8000ebc:	46c0      	nop			; (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	20000008 	.word	0x20000008
 8000ec8:	20000150 	.word	0x20000150

08000ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed0:	4b02      	ldr	r3, [pc, #8]	; (8000edc <HAL_GetTick+0x10>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
}
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	46c0      	nop			; (mov r8, r8)
 8000edc:	20000150 	.word	0x20000150

08000ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	0002      	movs	r2, r0
 8000ee8:	1dfb      	adds	r3, r7, #7
 8000eea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000eec:	1dfb      	adds	r3, r7, #7
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b7f      	cmp	r3, #127	; 0x7f
 8000ef2:	d809      	bhi.n	8000f08 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef4:	1dfb      	adds	r3, r7, #7
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	001a      	movs	r2, r3
 8000efa:	231f      	movs	r3, #31
 8000efc:	401a      	ands	r2, r3
 8000efe:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <__NVIC_EnableIRQ+0x30>)
 8000f00:	2101      	movs	r1, #1
 8000f02:	4091      	lsls	r1, r2
 8000f04:	000a      	movs	r2, r1
 8000f06:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000f08:	46c0      	nop			; (mov r8, r8)
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	b002      	add	sp, #8
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	e000e100 	.word	0xe000e100

08000f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	0002      	movs	r2, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f22:	1dfb      	adds	r3, r7, #7
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b7f      	cmp	r3, #127	; 0x7f
 8000f28:	d828      	bhi.n	8000f7c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f2a:	4a2f      	ldr	r2, [pc, #188]	; (8000fe8 <__NVIC_SetPriority+0xd4>)
 8000f2c:	1dfb      	adds	r3, r7, #7
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	b25b      	sxtb	r3, r3
 8000f32:	089b      	lsrs	r3, r3, #2
 8000f34:	33c0      	adds	r3, #192	; 0xc0
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	589b      	ldr	r3, [r3, r2]
 8000f3a:	1dfa      	adds	r2, r7, #7
 8000f3c:	7812      	ldrb	r2, [r2, #0]
 8000f3e:	0011      	movs	r1, r2
 8000f40:	2203      	movs	r2, #3
 8000f42:	400a      	ands	r2, r1
 8000f44:	00d2      	lsls	r2, r2, #3
 8000f46:	21ff      	movs	r1, #255	; 0xff
 8000f48:	4091      	lsls	r1, r2
 8000f4a:	000a      	movs	r2, r1
 8000f4c:	43d2      	mvns	r2, r2
 8000f4e:	401a      	ands	r2, r3
 8000f50:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	019b      	lsls	r3, r3, #6
 8000f56:	22ff      	movs	r2, #255	; 0xff
 8000f58:	401a      	ands	r2, r3
 8000f5a:	1dfb      	adds	r3, r7, #7
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	0018      	movs	r0, r3
 8000f60:	2303      	movs	r3, #3
 8000f62:	4003      	ands	r3, r0
 8000f64:	00db      	lsls	r3, r3, #3
 8000f66:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f68:	481f      	ldr	r0, [pc, #124]	; (8000fe8 <__NVIC_SetPriority+0xd4>)
 8000f6a:	1dfb      	adds	r3, r7, #7
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	b25b      	sxtb	r3, r3
 8000f70:	089b      	lsrs	r3, r3, #2
 8000f72:	430a      	orrs	r2, r1
 8000f74:	33c0      	adds	r3, #192	; 0xc0
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f7a:	e031      	b.n	8000fe0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f7c:	4a1b      	ldr	r2, [pc, #108]	; (8000fec <__NVIC_SetPriority+0xd8>)
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	0019      	movs	r1, r3
 8000f84:	230f      	movs	r3, #15
 8000f86:	400b      	ands	r3, r1
 8000f88:	3b08      	subs	r3, #8
 8000f8a:	089b      	lsrs	r3, r3, #2
 8000f8c:	3306      	adds	r3, #6
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	18d3      	adds	r3, r2, r3
 8000f92:	3304      	adds	r3, #4
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	1dfa      	adds	r2, r7, #7
 8000f98:	7812      	ldrb	r2, [r2, #0]
 8000f9a:	0011      	movs	r1, r2
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	400a      	ands	r2, r1
 8000fa0:	00d2      	lsls	r2, r2, #3
 8000fa2:	21ff      	movs	r1, #255	; 0xff
 8000fa4:	4091      	lsls	r1, r2
 8000fa6:	000a      	movs	r2, r1
 8000fa8:	43d2      	mvns	r2, r2
 8000faa:	401a      	ands	r2, r3
 8000fac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	019b      	lsls	r3, r3, #6
 8000fb2:	22ff      	movs	r2, #255	; 0xff
 8000fb4:	401a      	ands	r2, r3
 8000fb6:	1dfb      	adds	r3, r7, #7
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	0018      	movs	r0, r3
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	4003      	ands	r3, r0
 8000fc0:	00db      	lsls	r3, r3, #3
 8000fc2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fc4:	4809      	ldr	r0, [pc, #36]	; (8000fec <__NVIC_SetPriority+0xd8>)
 8000fc6:	1dfb      	adds	r3, r7, #7
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	001c      	movs	r4, r3
 8000fcc:	230f      	movs	r3, #15
 8000fce:	4023      	ands	r3, r4
 8000fd0:	3b08      	subs	r3, #8
 8000fd2:	089b      	lsrs	r3, r3, #2
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	3306      	adds	r3, #6
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	18c3      	adds	r3, r0, r3
 8000fdc:	3304      	adds	r3, #4
 8000fde:	601a      	str	r2, [r3, #0]
}
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b003      	add	sp, #12
 8000fe6:	bd90      	pop	{r4, r7, pc}
 8000fe8:	e000e100 	.word	0xe000e100
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	1e5a      	subs	r2, r3, #1
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	045b      	lsls	r3, r3, #17
 8001000:	429a      	cmp	r2, r3
 8001002:	d301      	bcc.n	8001008 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001004:	2301      	movs	r3, #1
 8001006:	e010      	b.n	800102a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001008:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <SysTick_Config+0x44>)
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	3a01      	subs	r2, #1
 800100e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001010:	2301      	movs	r3, #1
 8001012:	425b      	negs	r3, r3
 8001014:	2103      	movs	r1, #3
 8001016:	0018      	movs	r0, r3
 8001018:	f7ff ff7c 	bl	8000f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <SysTick_Config+0x44>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <SysTick_Config+0x44>)
 8001024:	2207      	movs	r2, #7
 8001026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001028:	2300      	movs	r3, #0
}
 800102a:	0018      	movs	r0, r3
 800102c:	46bd      	mov	sp, r7
 800102e:	b002      	add	sp, #8
 8001030:	bd80      	pop	{r7, pc}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	e000e010 	.word	0xe000e010

08001038 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	210f      	movs	r1, #15
 8001044:	187b      	adds	r3, r7, r1
 8001046:	1c02      	adds	r2, r0, #0
 8001048:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	187b      	adds	r3, r7, r1
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	b25b      	sxtb	r3, r3
 8001052:	0011      	movs	r1, r2
 8001054:	0018      	movs	r0, r3
 8001056:	f7ff ff5d 	bl	8000f14 <__NVIC_SetPriority>
}
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	46bd      	mov	sp, r7
 800105e:	b004      	add	sp, #16
 8001060:	bd80      	pop	{r7, pc}

08001062 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	0002      	movs	r2, r0
 800106a:	1dfb      	adds	r3, r7, #7
 800106c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	b25b      	sxtb	r3, r3
 8001074:	0018      	movs	r0, r3
 8001076:	f7ff ff33 	bl	8000ee0 <__NVIC_EnableIRQ>
}
 800107a:	46c0      	nop			; (mov r8, r8)
 800107c:	46bd      	mov	sp, r7
 800107e:	b002      	add	sp, #8
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	0018      	movs	r0, r3
 800108e:	f7ff ffaf 	bl	8000ff0 <SysTick_Config>
 8001092:	0003      	movs	r3, r0
}
 8001094:	0018      	movs	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	b002      	add	sp, #8
 800109a:	bd80      	pop	{r7, pc}

0800109c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010a6:	2300      	movs	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010aa:	e147      	b.n	800133c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2101      	movs	r1, #1
 80010b2:	697a      	ldr	r2, [r7, #20]
 80010b4:	4091      	lsls	r1, r2
 80010b6:	000a      	movs	r2, r1
 80010b8:	4013      	ands	r3, r2
 80010ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d100      	bne.n	80010c4 <HAL_GPIO_Init+0x28>
 80010c2:	e138      	b.n	8001336 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	2203      	movs	r2, #3
 80010ca:	4013      	ands	r3, r2
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d005      	beq.n	80010dc <HAL_GPIO_Init+0x40>
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	2203      	movs	r2, #3
 80010d6:	4013      	ands	r3, r2
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d130      	bne.n	800113e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	2203      	movs	r2, #3
 80010e8:	409a      	lsls	r2, r3
 80010ea:	0013      	movs	r3, r2
 80010ec:	43da      	mvns	r2, r3
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	4013      	ands	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	68da      	ldr	r2, [r3, #12]
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	409a      	lsls	r2, r3
 80010fe:	0013      	movs	r3, r2
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	4313      	orrs	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001112:	2201      	movs	r2, #1
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	409a      	lsls	r2, r3
 8001118:	0013      	movs	r3, r2
 800111a:	43da      	mvns	r2, r3
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	4013      	ands	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	091b      	lsrs	r3, r3, #4
 8001128:	2201      	movs	r2, #1
 800112a:	401a      	ands	r2, r3
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	409a      	lsls	r2, r3
 8001130:	0013      	movs	r3, r2
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	4313      	orrs	r3, r2
 8001136:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	2203      	movs	r2, #3
 8001144:	4013      	ands	r3, r2
 8001146:	2b03      	cmp	r3, #3
 8001148:	d017      	beq.n	800117a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	2203      	movs	r2, #3
 8001156:	409a      	lsls	r2, r3
 8001158:	0013      	movs	r3, r2
 800115a:	43da      	mvns	r2, r3
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	689a      	ldr	r2, [r3, #8]
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	409a      	lsls	r2, r3
 800116c:	0013      	movs	r3, r2
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	4313      	orrs	r3, r2
 8001172:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2203      	movs	r2, #3
 8001180:	4013      	ands	r3, r2
 8001182:	2b02      	cmp	r3, #2
 8001184:	d123      	bne.n	80011ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	08da      	lsrs	r2, r3, #3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	3208      	adds	r2, #8
 800118e:	0092      	lsls	r2, r2, #2
 8001190:	58d3      	ldr	r3, [r2, r3]
 8001192:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	2207      	movs	r2, #7
 8001198:	4013      	ands	r3, r2
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	220f      	movs	r2, #15
 800119e:	409a      	lsls	r2, r3
 80011a0:	0013      	movs	r3, r2
 80011a2:	43da      	mvns	r2, r3
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4013      	ands	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	691a      	ldr	r2, [r3, #16]
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	2107      	movs	r1, #7
 80011b2:	400b      	ands	r3, r1
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	409a      	lsls	r2, r3
 80011b8:	0013      	movs	r3, r2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4313      	orrs	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	08da      	lsrs	r2, r3, #3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3208      	adds	r2, #8
 80011c8:	0092      	lsls	r2, r2, #2
 80011ca:	6939      	ldr	r1, [r7, #16]
 80011cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	2203      	movs	r2, #3
 80011da:	409a      	lsls	r2, r3
 80011dc:	0013      	movs	r3, r2
 80011de:	43da      	mvns	r2, r3
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	4013      	ands	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2203      	movs	r2, #3
 80011ec:	401a      	ands	r2, r3
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	409a      	lsls	r2, r3
 80011f4:	0013      	movs	r3, r2
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	23c0      	movs	r3, #192	; 0xc0
 8001208:	029b      	lsls	r3, r3, #10
 800120a:	4013      	ands	r3, r2
 800120c:	d100      	bne.n	8001210 <HAL_GPIO_Init+0x174>
 800120e:	e092      	b.n	8001336 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001210:	4a50      	ldr	r2, [pc, #320]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	089b      	lsrs	r3, r3, #2
 8001216:	3318      	adds	r3, #24
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	589b      	ldr	r3, [r3, r2]
 800121c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	2203      	movs	r2, #3
 8001222:	4013      	ands	r3, r2
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	220f      	movs	r2, #15
 8001228:	409a      	lsls	r2, r3
 800122a:	0013      	movs	r3, r2
 800122c:	43da      	mvns	r2, r3
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	4013      	ands	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	23a0      	movs	r3, #160	; 0xa0
 8001238:	05db      	lsls	r3, r3, #23
 800123a:	429a      	cmp	r2, r3
 800123c:	d013      	beq.n	8001266 <HAL_GPIO_Init+0x1ca>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a45      	ldr	r2, [pc, #276]	; (8001358 <HAL_GPIO_Init+0x2bc>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d00d      	beq.n	8001262 <HAL_GPIO_Init+0x1c6>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a44      	ldr	r2, [pc, #272]	; (800135c <HAL_GPIO_Init+0x2c0>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d007      	beq.n	800125e <HAL_GPIO_Init+0x1c2>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a43      	ldr	r2, [pc, #268]	; (8001360 <HAL_GPIO_Init+0x2c4>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d101      	bne.n	800125a <HAL_GPIO_Init+0x1be>
 8001256:	2303      	movs	r3, #3
 8001258:	e006      	b.n	8001268 <HAL_GPIO_Init+0x1cc>
 800125a:	2305      	movs	r3, #5
 800125c:	e004      	b.n	8001268 <HAL_GPIO_Init+0x1cc>
 800125e:	2302      	movs	r3, #2
 8001260:	e002      	b.n	8001268 <HAL_GPIO_Init+0x1cc>
 8001262:	2301      	movs	r3, #1
 8001264:	e000      	b.n	8001268 <HAL_GPIO_Init+0x1cc>
 8001266:	2300      	movs	r3, #0
 8001268:	697a      	ldr	r2, [r7, #20]
 800126a:	2103      	movs	r1, #3
 800126c:	400a      	ands	r2, r1
 800126e:	00d2      	lsls	r2, r2, #3
 8001270:	4093      	lsls	r3, r2
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	4313      	orrs	r3, r2
 8001276:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001278:	4936      	ldr	r1, [pc, #216]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	089b      	lsrs	r3, r3, #2
 800127e:	3318      	adds	r3, #24
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001286:	4b33      	ldr	r3, [pc, #204]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	43da      	mvns	r2, r3
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	4013      	ands	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	2380      	movs	r3, #128	; 0x80
 800129c:	035b      	lsls	r3, r3, #13
 800129e:	4013      	ands	r3, r2
 80012a0:	d003      	beq.n	80012aa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012aa:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80012b0:	4b28      	ldr	r3, [pc, #160]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	43da      	mvns	r2, r3
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685a      	ldr	r2, [r3, #4]
 80012c4:	2380      	movs	r3, #128	; 0x80
 80012c6:	039b      	lsls	r3, r3, #14
 80012c8:	4013      	ands	r3, r2
 80012ca:	d003      	beq.n	80012d4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80012cc:	693a      	ldr	r2, [r7, #16]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012d4:	4b1f      	ldr	r3, [pc, #124]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80012da:	4a1e      	ldr	r2, [pc, #120]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 80012dc:	2384      	movs	r3, #132	; 0x84
 80012de:	58d3      	ldr	r3, [r2, r3]
 80012e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	43da      	mvns	r2, r3
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	4013      	ands	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685a      	ldr	r2, [r3, #4]
 80012f0:	2380      	movs	r3, #128	; 0x80
 80012f2:	029b      	lsls	r3, r3, #10
 80012f4:	4013      	ands	r3, r2
 80012f6:	d003      	beq.n	8001300 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001300:	4914      	ldr	r1, [pc, #80]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 8001302:	2284      	movs	r2, #132	; 0x84
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001308:	4a12      	ldr	r2, [pc, #72]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 800130a:	2380      	movs	r3, #128	; 0x80
 800130c:	58d3      	ldr	r3, [r2, r3]
 800130e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	43da      	mvns	r2, r3
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	4013      	ands	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	2380      	movs	r3, #128	; 0x80
 8001320:	025b      	lsls	r3, r3, #9
 8001322:	4013      	ands	r3, r2
 8001324:	d003      	beq.n	800132e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4313      	orrs	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800132e:	4909      	ldr	r1, [pc, #36]	; (8001354 <HAL_GPIO_Init+0x2b8>)
 8001330:	2280      	movs	r2, #128	; 0x80
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	3301      	adds	r3, #1
 800133a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	40da      	lsrs	r2, r3
 8001344:	1e13      	subs	r3, r2, #0
 8001346:	d000      	beq.n	800134a <HAL_GPIO_Init+0x2ae>
 8001348:	e6b0      	b.n	80010ac <HAL_GPIO_Init+0x10>
  }
}
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	46c0      	nop			; (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	b006      	add	sp, #24
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40021800 	.word	0x40021800
 8001358:	50000400 	.word	0x50000400
 800135c:	50000800 	.word	0x50000800
 8001360:	50000c00 	.word	0x50000c00

08001364 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	0008      	movs	r0, r1
 800136e:	0011      	movs	r1, r2
 8001370:	1cbb      	adds	r3, r7, #2
 8001372:	1c02      	adds	r2, r0, #0
 8001374:	801a      	strh	r2, [r3, #0]
 8001376:	1c7b      	adds	r3, r7, #1
 8001378:	1c0a      	adds	r2, r1, #0
 800137a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800137c:	1c7b      	adds	r3, r7, #1
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d004      	beq.n	800138e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001384:	1cbb      	adds	r3, r7, #2
 8001386:	881a      	ldrh	r2, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800138c:	e003      	b.n	8001396 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800138e:	1cbb      	adds	r3, r7, #2
 8001390:	881a      	ldrh	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001396:	46c0      	nop			; (mov r8, r8)
 8001398:	46bd      	mov	sp, r7
 800139a:	b002      	add	sp, #8
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b084      	sub	sp, #16
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	000a      	movs	r2, r1
 80013a8:	1cbb      	adds	r3, r7, #2
 80013aa:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	695b      	ldr	r3, [r3, #20]
 80013b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013b2:	1cbb      	adds	r3, r7, #2
 80013b4:	881b      	ldrh	r3, [r3, #0]
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	4013      	ands	r3, r2
 80013ba:	041a      	lsls	r2, r3, #16
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	43db      	mvns	r3, r3
 80013c0:	1cb9      	adds	r1, r7, #2
 80013c2:	8809      	ldrh	r1, [r1, #0]
 80013c4:	400b      	ands	r3, r1
 80013c6:	431a      	orrs	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	619a      	str	r2, [r3, #24]
}
 80013cc:	46c0      	nop			; (mov r8, r8)
 80013ce:	46bd      	mov	sp, r7
 80013d0:	b004      	add	sp, #16
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	0002      	movs	r2, r0
 80013dc:	1dbb      	adds	r3, r7, #6
 80013de:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80013e0:	4b10      	ldr	r3, [pc, #64]	; (8001424 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	1dba      	adds	r2, r7, #6
 80013e6:	8812      	ldrh	r2, [r2, #0]
 80013e8:	4013      	ands	r3, r2
 80013ea:	d008      	beq.n	80013fe <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80013ec:	4b0d      	ldr	r3, [pc, #52]	; (8001424 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80013ee:	1dba      	adds	r2, r7, #6
 80013f0:	8812      	ldrh	r2, [r2, #0]
 80013f2:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80013f4:	1dbb      	adds	r3, r7, #6
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	0018      	movs	r0, r3
 80013fa:	f000 f815 	bl	8001428 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001400:	691b      	ldr	r3, [r3, #16]
 8001402:	1dba      	adds	r2, r7, #6
 8001404:	8812      	ldrh	r2, [r2, #0]
 8001406:	4013      	ands	r3, r2
 8001408:	d008      	beq.n	800141c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800140c:	1dba      	adds	r2, r7, #6
 800140e:	8812      	ldrh	r2, [r2, #0]
 8001410:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001412:	1dbb      	adds	r3, r7, #6
 8001414:	881b      	ldrh	r3, [r3, #0]
 8001416:	0018      	movs	r0, r3
 8001418:	f7ff fa66 	bl	80008e8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800141c:	46c0      	nop			; (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	b002      	add	sp, #8
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40021800 	.word	0x40021800

08001428 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	0002      	movs	r2, r0
 8001430:	1dbb      	adds	r3, r7, #6
 8001432:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001434:	46c0      	nop			; (mov r8, r8)
 8001436:	46bd      	mov	sp, r7
 8001438:	b002      	add	sp, #8
 800143a:	bd80      	pop	{r7, pc}

0800143c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001444:	4b19      	ldr	r3, [pc, #100]	; (80014ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a19      	ldr	r2, [pc, #100]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800144a:	4013      	ands	r3, r2
 800144c:	0019      	movs	r1, r3
 800144e:	4b17      	ldr	r3, [pc, #92]	; (80014ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	430a      	orrs	r2, r1
 8001454:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	429a      	cmp	r2, r3
 800145e:	d11f      	bne.n	80014a0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001460:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	0013      	movs	r3, r2
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	189b      	adds	r3, r3, r2
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	4912      	ldr	r1, [pc, #72]	; (80014b8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800146e:	0018      	movs	r0, r3
 8001470:	f7fe fe52 	bl	8000118 <__udivsi3>
 8001474:	0003      	movs	r3, r0
 8001476:	3301      	adds	r3, #1
 8001478:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800147a:	e008      	b.n	800148e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	3b01      	subs	r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	e001      	b.n	800148e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e009      	b.n	80014a2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800148e:	4b07      	ldr	r3, [pc, #28]	; (80014ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001490:	695a      	ldr	r2, [r3, #20]
 8001492:	2380      	movs	r3, #128	; 0x80
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	401a      	ands	r2, r3
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	429a      	cmp	r2, r3
 800149e:	d0ed      	beq.n	800147c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	0018      	movs	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	b004      	add	sp, #16
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	46c0      	nop			; (mov r8, r8)
 80014ac:	40007000 	.word	0x40007000
 80014b0:	fffff9ff 	.word	0xfffff9ff
 80014b4:	20000000 	.word	0x20000000
 80014b8:	000f4240 	.word	0x000f4240

080014bc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80014c0:	4b03      	ldr	r3, [pc, #12]	; (80014d0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80014c2:	689a      	ldr	r2, [r3, #8]
 80014c4:	23e0      	movs	r3, #224	; 0xe0
 80014c6:	01db      	lsls	r3, r3, #7
 80014c8:	4013      	ands	r3, r2
}
 80014ca:	0018      	movs	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40021000 	.word	0x40021000

080014d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e2fe      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2201      	movs	r2, #1
 80014ec:	4013      	ands	r3, r2
 80014ee:	d100      	bne.n	80014f2 <HAL_RCC_OscConfig+0x1e>
 80014f0:	e07c      	b.n	80015ec <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014f2:	4bc3      	ldr	r3, [pc, #780]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	2238      	movs	r2, #56	; 0x38
 80014f8:	4013      	ands	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014fc:	4bc0      	ldr	r3, [pc, #768]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	2203      	movs	r2, #3
 8001502:	4013      	ands	r3, r2
 8001504:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	2b10      	cmp	r3, #16
 800150a:	d102      	bne.n	8001512 <HAL_RCC_OscConfig+0x3e>
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	2b03      	cmp	r3, #3
 8001510:	d002      	beq.n	8001518 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	2b08      	cmp	r3, #8
 8001516:	d10b      	bne.n	8001530 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001518:	4bb9      	ldr	r3, [pc, #740]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	2380      	movs	r3, #128	; 0x80
 800151e:	029b      	lsls	r3, r3, #10
 8001520:	4013      	ands	r3, r2
 8001522:	d062      	beq.n	80015ea <HAL_RCC_OscConfig+0x116>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d15e      	bne.n	80015ea <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e2d9      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685a      	ldr	r2, [r3, #4]
 8001534:	2380      	movs	r3, #128	; 0x80
 8001536:	025b      	lsls	r3, r3, #9
 8001538:	429a      	cmp	r2, r3
 800153a:	d107      	bne.n	800154c <HAL_RCC_OscConfig+0x78>
 800153c:	4bb0      	ldr	r3, [pc, #704]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	4baf      	ldr	r3, [pc, #700]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001542:	2180      	movs	r1, #128	; 0x80
 8001544:	0249      	lsls	r1, r1, #9
 8001546:	430a      	orrs	r2, r1
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	e020      	b.n	800158e <HAL_RCC_OscConfig+0xba>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	23a0      	movs	r3, #160	; 0xa0
 8001552:	02db      	lsls	r3, r3, #11
 8001554:	429a      	cmp	r2, r3
 8001556:	d10e      	bne.n	8001576 <HAL_RCC_OscConfig+0xa2>
 8001558:	4ba9      	ldr	r3, [pc, #676]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4ba8      	ldr	r3, [pc, #672]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800155e:	2180      	movs	r1, #128	; 0x80
 8001560:	02c9      	lsls	r1, r1, #11
 8001562:	430a      	orrs	r2, r1
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	4ba6      	ldr	r3, [pc, #664]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	4ba5      	ldr	r3, [pc, #660]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800156c:	2180      	movs	r1, #128	; 0x80
 800156e:	0249      	lsls	r1, r1, #9
 8001570:	430a      	orrs	r2, r1
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	e00b      	b.n	800158e <HAL_RCC_OscConfig+0xba>
 8001576:	4ba2      	ldr	r3, [pc, #648]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	4ba1      	ldr	r3, [pc, #644]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800157c:	49a1      	ldr	r1, [pc, #644]	; (8001804 <HAL_RCC_OscConfig+0x330>)
 800157e:	400a      	ands	r2, r1
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	4b9f      	ldr	r3, [pc, #636]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	4b9e      	ldr	r3, [pc, #632]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001588:	499f      	ldr	r1, [pc, #636]	; (8001808 <HAL_RCC_OscConfig+0x334>)
 800158a:	400a      	ands	r2, r1
 800158c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d014      	beq.n	80015c0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001596:	f7ff fc99 	bl	8000ecc <HAL_GetTick>
 800159a:	0003      	movs	r3, r0
 800159c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fc94 	bl	8000ecc <HAL_GetTick>
 80015a4:	0002      	movs	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	; 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e298      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015b2:	4b93      	ldr	r3, [pc, #588]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	; 0x80
 80015b8:	029b      	lsls	r3, r3, #10
 80015ba:	4013      	ands	r3, r2
 80015bc:	d0f0      	beq.n	80015a0 <HAL_RCC_OscConfig+0xcc>
 80015be:	e015      	b.n	80015ec <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c0:	f7ff fc84 	bl	8000ecc <HAL_GetTick>
 80015c4:	0003      	movs	r3, r0
 80015c6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ca:	f7ff fc7f 	bl	8000ecc <HAL_GetTick>
 80015ce:	0002      	movs	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b64      	cmp	r3, #100	; 0x64
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e283      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015dc:	4b88      	ldr	r3, [pc, #544]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	2380      	movs	r3, #128	; 0x80
 80015e2:	029b      	lsls	r3, r3, #10
 80015e4:	4013      	ands	r3, r2
 80015e6:	d1f0      	bne.n	80015ca <HAL_RCC_OscConfig+0xf6>
 80015e8:	e000      	b.n	80015ec <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ea:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2202      	movs	r2, #2
 80015f2:	4013      	ands	r3, r2
 80015f4:	d100      	bne.n	80015f8 <HAL_RCC_OscConfig+0x124>
 80015f6:	e099      	b.n	800172c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015f8:	4b81      	ldr	r3, [pc, #516]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	2238      	movs	r2, #56	; 0x38
 80015fe:	4013      	ands	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001602:	4b7f      	ldr	r3, [pc, #508]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	2203      	movs	r2, #3
 8001608:	4013      	ands	r3, r2
 800160a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	2b10      	cmp	r3, #16
 8001610:	d102      	bne.n	8001618 <HAL_RCC_OscConfig+0x144>
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	2b02      	cmp	r3, #2
 8001616:	d002      	beq.n	800161e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d135      	bne.n	800168a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800161e:	4b78      	ldr	r3, [pc, #480]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	2380      	movs	r3, #128	; 0x80
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	4013      	ands	r3, r2
 8001628:	d005      	beq.n	8001636 <HAL_RCC_OscConfig+0x162>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d101      	bne.n	8001636 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e256      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001636:	4b72      	ldr	r3, [pc, #456]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	4a74      	ldr	r2, [pc, #464]	; (800180c <HAL_RCC_OscConfig+0x338>)
 800163c:	4013      	ands	r3, r2
 800163e:	0019      	movs	r1, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	021a      	lsls	r2, r3, #8
 8001646:	4b6e      	ldr	r3, [pc, #440]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001648:	430a      	orrs	r2, r1
 800164a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d112      	bne.n	8001678 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001652:	4b6b      	ldr	r3, [pc, #428]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a6e      	ldr	r2, [pc, #440]	; (8001810 <HAL_RCC_OscConfig+0x33c>)
 8001658:	4013      	ands	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	691a      	ldr	r2, [r3, #16]
 8001660:	4b67      	ldr	r3, [pc, #412]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001662:	430a      	orrs	r2, r1
 8001664:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001666:	4b66      	ldr	r3, [pc, #408]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	0adb      	lsrs	r3, r3, #11
 800166c:	2207      	movs	r2, #7
 800166e:	4013      	ands	r3, r2
 8001670:	4a68      	ldr	r2, [pc, #416]	; (8001814 <HAL_RCC_OscConfig+0x340>)
 8001672:	40da      	lsrs	r2, r3
 8001674:	4b68      	ldr	r3, [pc, #416]	; (8001818 <HAL_RCC_OscConfig+0x344>)
 8001676:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001678:	4b68      	ldr	r3, [pc, #416]	; (800181c <HAL_RCC_OscConfig+0x348>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	0018      	movs	r0, r3
 800167e:	f7ff fbc9 	bl	8000e14 <HAL_InitTick>
 8001682:	1e03      	subs	r3, r0, #0
 8001684:	d051      	beq.n	800172a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e22c      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d030      	beq.n	80016f4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001692:	4b5b      	ldr	r3, [pc, #364]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a5e      	ldr	r2, [pc, #376]	; (8001810 <HAL_RCC_OscConfig+0x33c>)
 8001698:	4013      	ands	r3, r2
 800169a:	0019      	movs	r1, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	691a      	ldr	r2, [r3, #16]
 80016a0:	4b57      	ldr	r3, [pc, #348]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80016a2:	430a      	orrs	r2, r1
 80016a4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80016a6:	4b56      	ldr	r3, [pc, #344]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	4b55      	ldr	r3, [pc, #340]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80016ac:	2180      	movs	r1, #128	; 0x80
 80016ae:	0049      	lsls	r1, r1, #1
 80016b0:	430a      	orrs	r2, r1
 80016b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b4:	f7ff fc0a 	bl	8000ecc <HAL_GetTick>
 80016b8:	0003      	movs	r3, r0
 80016ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016be:	f7ff fc05 	bl	8000ecc <HAL_GetTick>
 80016c2:	0002      	movs	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e209      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016d0:	4b4b      	ldr	r3, [pc, #300]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2380      	movs	r3, #128	; 0x80
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	4013      	ands	r3, r2
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016dc:	4b48      	ldr	r3, [pc, #288]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	4a4a      	ldr	r2, [pc, #296]	; (800180c <HAL_RCC_OscConfig+0x338>)
 80016e2:	4013      	ands	r3, r2
 80016e4:	0019      	movs	r1, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	695b      	ldr	r3, [r3, #20]
 80016ea:	021a      	lsls	r2, r3, #8
 80016ec:	4b44      	ldr	r3, [pc, #272]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80016ee:	430a      	orrs	r2, r1
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	e01b      	b.n	800172c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80016f4:	4b42      	ldr	r3, [pc, #264]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	4b41      	ldr	r3, [pc, #260]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80016fa:	4949      	ldr	r1, [pc, #292]	; (8001820 <HAL_RCC_OscConfig+0x34c>)
 80016fc:	400a      	ands	r2, r1
 80016fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001700:	f7ff fbe4 	bl	8000ecc <HAL_GetTick>
 8001704:	0003      	movs	r3, r0
 8001706:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800170a:	f7ff fbdf 	bl	8000ecc <HAL_GetTick>
 800170e:	0002      	movs	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e1e3      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800171c:	4b38      	ldr	r3, [pc, #224]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	2380      	movs	r3, #128	; 0x80
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	4013      	ands	r3, r2
 8001726:	d1f0      	bne.n	800170a <HAL_RCC_OscConfig+0x236>
 8001728:	e000      	b.n	800172c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800172a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2208      	movs	r2, #8
 8001732:	4013      	ands	r3, r2
 8001734:	d047      	beq.n	80017c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001736:	4b32      	ldr	r3, [pc, #200]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	2238      	movs	r2, #56	; 0x38
 800173c:	4013      	ands	r3, r2
 800173e:	2b18      	cmp	r3, #24
 8001740:	d10a      	bne.n	8001758 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001742:	4b2f      	ldr	r3, [pc, #188]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001744:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001746:	2202      	movs	r2, #2
 8001748:	4013      	ands	r3, r2
 800174a:	d03c      	beq.n	80017c6 <HAL_RCC_OscConfig+0x2f2>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d138      	bne.n	80017c6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e1c5      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d019      	beq.n	8001794 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001760:	4b27      	ldr	r3, [pc, #156]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001762:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001764:	4b26      	ldr	r3, [pc, #152]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001766:	2101      	movs	r1, #1
 8001768:	430a      	orrs	r2, r1
 800176a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176c:	f7ff fbae 	bl	8000ecc <HAL_GetTick>
 8001770:	0003      	movs	r3, r0
 8001772:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001776:	f7ff fba9 	bl	8000ecc <HAL_GetTick>
 800177a:	0002      	movs	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e1ad      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001788:	4b1d      	ldr	r3, [pc, #116]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800178a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800178c:	2202      	movs	r2, #2
 800178e:	4013      	ands	r3, r2
 8001790:	d0f1      	beq.n	8001776 <HAL_RCC_OscConfig+0x2a2>
 8001792:	e018      	b.n	80017c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001794:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 8001796:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001798:	4b19      	ldr	r3, [pc, #100]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 800179a:	2101      	movs	r1, #1
 800179c:	438a      	bics	r2, r1
 800179e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a0:	f7ff fb94 	bl	8000ecc <HAL_GetTick>
 80017a4:	0003      	movs	r3, r0
 80017a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017a8:	e008      	b.n	80017bc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017aa:	f7ff fb8f 	bl	8000ecc <HAL_GetTick>
 80017ae:	0002      	movs	r2, r0
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e193      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017bc:	4b10      	ldr	r3, [pc, #64]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80017be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017c0:	2202      	movs	r2, #2
 80017c2:	4013      	ands	r3, r2
 80017c4:	d1f1      	bne.n	80017aa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2204      	movs	r2, #4
 80017cc:	4013      	ands	r3, r2
 80017ce:	d100      	bne.n	80017d2 <HAL_RCC_OscConfig+0x2fe>
 80017d0:	e0c6      	b.n	8001960 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017d2:	231f      	movs	r3, #31
 80017d4:	18fb      	adds	r3, r7, r3
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017da:	4b09      	ldr	r3, [pc, #36]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	2238      	movs	r2, #56	; 0x38
 80017e0:	4013      	ands	r3, r2
 80017e2:	2b20      	cmp	r3, #32
 80017e4:	d11e      	bne.n	8001824 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80017e6:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_RCC_OscConfig+0x32c>)
 80017e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ea:	2202      	movs	r2, #2
 80017ec:	4013      	ands	r3, r2
 80017ee:	d100      	bne.n	80017f2 <HAL_RCC_OscConfig+0x31e>
 80017f0:	e0b6      	b.n	8001960 <HAL_RCC_OscConfig+0x48c>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d000      	beq.n	80017fc <HAL_RCC_OscConfig+0x328>
 80017fa:	e0b1      	b.n	8001960 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e171      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
 8001800:	40021000 	.word	0x40021000
 8001804:	fffeffff 	.word	0xfffeffff
 8001808:	fffbffff 	.word	0xfffbffff
 800180c:	ffff80ff 	.word	0xffff80ff
 8001810:	ffffc7ff 	.word	0xffffc7ff
 8001814:	00f42400 	.word	0x00f42400
 8001818:	20000000 	.word	0x20000000
 800181c:	20000004 	.word	0x20000004
 8001820:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001824:	4bb1      	ldr	r3, [pc, #708]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001826:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001828:	2380      	movs	r3, #128	; 0x80
 800182a:	055b      	lsls	r3, r3, #21
 800182c:	4013      	ands	r3, r2
 800182e:	d101      	bne.n	8001834 <HAL_RCC_OscConfig+0x360>
 8001830:	2301      	movs	r3, #1
 8001832:	e000      	b.n	8001836 <HAL_RCC_OscConfig+0x362>
 8001834:	2300      	movs	r3, #0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d011      	beq.n	800185e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4bac      	ldr	r3, [pc, #688]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 800183c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800183e:	4bab      	ldr	r3, [pc, #684]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001840:	2180      	movs	r1, #128	; 0x80
 8001842:	0549      	lsls	r1, r1, #21
 8001844:	430a      	orrs	r2, r1
 8001846:	63da      	str	r2, [r3, #60]	; 0x3c
 8001848:	4ba8      	ldr	r3, [pc, #672]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 800184a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800184c:	2380      	movs	r3, #128	; 0x80
 800184e:	055b      	lsls	r3, r3, #21
 8001850:	4013      	ands	r3, r2
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001856:	231f      	movs	r3, #31
 8001858:	18fb      	adds	r3, r7, r3
 800185a:	2201      	movs	r2, #1
 800185c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800185e:	4ba4      	ldr	r3, [pc, #656]	; (8001af0 <HAL_RCC_OscConfig+0x61c>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	2380      	movs	r3, #128	; 0x80
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	4013      	ands	r3, r2
 8001868:	d11a      	bne.n	80018a0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800186a:	4ba1      	ldr	r3, [pc, #644]	; (8001af0 <HAL_RCC_OscConfig+0x61c>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	4ba0      	ldr	r3, [pc, #640]	; (8001af0 <HAL_RCC_OscConfig+0x61c>)
 8001870:	2180      	movs	r1, #128	; 0x80
 8001872:	0049      	lsls	r1, r1, #1
 8001874:	430a      	orrs	r2, r1
 8001876:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001878:	f7ff fb28 	bl	8000ecc <HAL_GetTick>
 800187c:	0003      	movs	r3, r0
 800187e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001882:	f7ff fb23 	bl	8000ecc <HAL_GetTick>
 8001886:	0002      	movs	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e127      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001894:	4b96      	ldr	r3, [pc, #600]	; (8001af0 <HAL_RCC_OscConfig+0x61c>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	2380      	movs	r3, #128	; 0x80
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	4013      	ands	r3, r2
 800189e:	d0f0      	beq.n	8001882 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d106      	bne.n	80018b6 <HAL_RCC_OscConfig+0x3e2>
 80018a8:	4b90      	ldr	r3, [pc, #576]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018ac:	4b8f      	ldr	r3, [pc, #572]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018ae:	2101      	movs	r1, #1
 80018b0:	430a      	orrs	r2, r1
 80018b2:	65da      	str	r2, [r3, #92]	; 0x5c
 80018b4:	e01c      	b.n	80018f0 <HAL_RCC_OscConfig+0x41c>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b05      	cmp	r3, #5
 80018bc:	d10c      	bne.n	80018d8 <HAL_RCC_OscConfig+0x404>
 80018be:	4b8b      	ldr	r3, [pc, #556]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018c2:	4b8a      	ldr	r3, [pc, #552]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018c4:	2104      	movs	r1, #4
 80018c6:	430a      	orrs	r2, r1
 80018c8:	65da      	str	r2, [r3, #92]	; 0x5c
 80018ca:	4b88      	ldr	r3, [pc, #544]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018ce:	4b87      	ldr	r3, [pc, #540]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018d0:	2101      	movs	r1, #1
 80018d2:	430a      	orrs	r2, r1
 80018d4:	65da      	str	r2, [r3, #92]	; 0x5c
 80018d6:	e00b      	b.n	80018f0 <HAL_RCC_OscConfig+0x41c>
 80018d8:	4b84      	ldr	r3, [pc, #528]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018dc:	4b83      	ldr	r3, [pc, #524]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018de:	2101      	movs	r1, #1
 80018e0:	438a      	bics	r2, r1
 80018e2:	65da      	str	r2, [r3, #92]	; 0x5c
 80018e4:	4b81      	ldr	r3, [pc, #516]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018e8:	4b80      	ldr	r3, [pc, #512]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80018ea:	2104      	movs	r1, #4
 80018ec:	438a      	bics	r2, r1
 80018ee:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d014      	beq.n	8001922 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f8:	f7ff fae8 	bl	8000ecc <HAL_GetTick>
 80018fc:	0003      	movs	r3, r0
 80018fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001900:	e009      	b.n	8001916 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001902:	f7ff fae3 	bl	8000ecc <HAL_GetTick>
 8001906:	0002      	movs	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	4a79      	ldr	r2, [pc, #484]	; (8001af4 <HAL_RCC_OscConfig+0x620>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e0e6      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001916:	4b75      	ldr	r3, [pc, #468]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001918:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800191a:	2202      	movs	r2, #2
 800191c:	4013      	ands	r3, r2
 800191e:	d0f0      	beq.n	8001902 <HAL_RCC_OscConfig+0x42e>
 8001920:	e013      	b.n	800194a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001922:	f7ff fad3 	bl	8000ecc <HAL_GetTick>
 8001926:	0003      	movs	r3, r0
 8001928:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800192a:	e009      	b.n	8001940 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800192c:	f7ff face 	bl	8000ecc <HAL_GetTick>
 8001930:	0002      	movs	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	4a6f      	ldr	r2, [pc, #444]	; (8001af4 <HAL_RCC_OscConfig+0x620>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e0d1      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001940:	4b6a      	ldr	r3, [pc, #424]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001942:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001944:	2202      	movs	r2, #2
 8001946:	4013      	ands	r3, r2
 8001948:	d1f0      	bne.n	800192c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800194a:	231f      	movs	r3, #31
 800194c:	18fb      	adds	r3, r7, r3
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d105      	bne.n	8001960 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001954:	4b65      	ldr	r3, [pc, #404]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001956:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001958:	4b64      	ldr	r3, [pc, #400]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 800195a:	4967      	ldr	r1, [pc, #412]	; (8001af8 <HAL_RCC_OscConfig+0x624>)
 800195c:	400a      	ands	r2, r1
 800195e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	69db      	ldr	r3, [r3, #28]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d100      	bne.n	800196a <HAL_RCC_OscConfig+0x496>
 8001968:	e0bb      	b.n	8001ae2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800196a:	4b60      	ldr	r3, [pc, #384]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	2238      	movs	r2, #56	; 0x38
 8001970:	4013      	ands	r3, r2
 8001972:	2b10      	cmp	r3, #16
 8001974:	d100      	bne.n	8001978 <HAL_RCC_OscConfig+0x4a4>
 8001976:	e07b      	b.n	8001a70 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	69db      	ldr	r3, [r3, #28]
 800197c:	2b02      	cmp	r3, #2
 800197e:	d156      	bne.n	8001a2e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001980:	4b5a      	ldr	r3, [pc, #360]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	4b59      	ldr	r3, [pc, #356]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001986:	495d      	ldr	r1, [pc, #372]	; (8001afc <HAL_RCC_OscConfig+0x628>)
 8001988:	400a      	ands	r2, r1
 800198a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198c:	f7ff fa9e 	bl	8000ecc <HAL_GetTick>
 8001990:	0003      	movs	r3, r0
 8001992:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001994:	e008      	b.n	80019a8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001996:	f7ff fa99 	bl	8000ecc <HAL_GetTick>
 800199a:	0002      	movs	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e09d      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019a8:	4b50      	ldr	r3, [pc, #320]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	2380      	movs	r3, #128	; 0x80
 80019ae:	049b      	lsls	r3, r3, #18
 80019b0:	4013      	ands	r3, r2
 80019b2:	d1f0      	bne.n	8001996 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019b4:	4b4d      	ldr	r3, [pc, #308]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	4a51      	ldr	r2, [pc, #324]	; (8001b00 <HAL_RCC_OscConfig+0x62c>)
 80019ba:	4013      	ands	r3, r2
 80019bc:	0019      	movs	r1, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a1a      	ldr	r2, [r3, #32]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019cc:	021b      	lsls	r3, r3, #8
 80019ce:	431a      	orrs	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d4:	431a      	orrs	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	431a      	orrs	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e0:	431a      	orrs	r2, r3
 80019e2:	4b42      	ldr	r3, [pc, #264]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80019e4:	430a      	orrs	r2, r1
 80019e6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019e8:	4b40      	ldr	r3, [pc, #256]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	4b3f      	ldr	r3, [pc, #252]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80019ee:	2180      	movs	r1, #128	; 0x80
 80019f0:	0449      	lsls	r1, r1, #17
 80019f2:	430a      	orrs	r2, r1
 80019f4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80019f6:	4b3d      	ldr	r3, [pc, #244]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80019f8:	68da      	ldr	r2, [r3, #12]
 80019fa:	4b3c      	ldr	r3, [pc, #240]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 80019fc:	2180      	movs	r1, #128	; 0x80
 80019fe:	0549      	lsls	r1, r1, #21
 8001a00:	430a      	orrs	r2, r1
 8001a02:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a04:	f7ff fa62 	bl	8000ecc <HAL_GetTick>
 8001a08:	0003      	movs	r3, r0
 8001a0a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a0c:	e008      	b.n	8001a20 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a0e:	f7ff fa5d 	bl	8000ecc <HAL_GetTick>
 8001a12:	0002      	movs	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d901      	bls.n	8001a20 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e061      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a20:	4b32      	ldr	r3, [pc, #200]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	2380      	movs	r3, #128	; 0x80
 8001a26:	049b      	lsls	r3, r3, #18
 8001a28:	4013      	ands	r3, r2
 8001a2a:	d0f0      	beq.n	8001a0e <HAL_RCC_OscConfig+0x53a>
 8001a2c:	e059      	b.n	8001ae2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a2e:	4b2f      	ldr	r3, [pc, #188]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	4b2e      	ldr	r3, [pc, #184]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001a34:	4931      	ldr	r1, [pc, #196]	; (8001afc <HAL_RCC_OscConfig+0x628>)
 8001a36:	400a      	ands	r2, r1
 8001a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3a:	f7ff fa47 	bl	8000ecc <HAL_GetTick>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a44:	f7ff fa42 	bl	8000ecc <HAL_GetTick>
 8001a48:	0002      	movs	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e046      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a56:	4b25      	ldr	r3, [pc, #148]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	2380      	movs	r3, #128	; 0x80
 8001a5c:	049b      	lsls	r3, r3, #18
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001a62:	4b22      	ldr	r3, [pc, #136]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001a64:	68da      	ldr	r2, [r3, #12]
 8001a66:	4b21      	ldr	r3, [pc, #132]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001a68:	4926      	ldr	r1, [pc, #152]	; (8001b04 <HAL_RCC_OscConfig+0x630>)
 8001a6a:	400a      	ands	r2, r1
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	e038      	b.n	8001ae2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d101      	bne.n	8001a7c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e033      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001a7c:	4b1b      	ldr	r3, [pc, #108]	; (8001aec <HAL_RCC_OscConfig+0x618>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	2203      	movs	r2, #3
 8001a86:	401a      	ands	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d126      	bne.n	8001ade <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	2270      	movs	r2, #112	; 0x70
 8001a94:	401a      	ands	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d11f      	bne.n	8001ade <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a9e:	697a      	ldr	r2, [r7, #20]
 8001aa0:	23fe      	movs	r3, #254	; 0xfe
 8001aa2:	01db      	lsls	r3, r3, #7
 8001aa4:	401a      	ands	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aaa:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d116      	bne.n	8001ade <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	23f8      	movs	r3, #248	; 0xf8
 8001ab4:	039b      	lsls	r3, r3, #14
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d10e      	bne.n	8001ade <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	23e0      	movs	r3, #224	; 0xe0
 8001ac4:	051b      	lsls	r3, r3, #20
 8001ac6:	401a      	ands	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d106      	bne.n	8001ade <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	0f5b      	lsrs	r3, r3, #29
 8001ad4:	075a      	lsls	r2, r3, #29
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d001      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b008      	add	sp, #32
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40007000 	.word	0x40007000
 8001af4:	00001388 	.word	0x00001388
 8001af8:	efffffff 	.word	0xefffffff
 8001afc:	feffffff 	.word	0xfeffffff
 8001b00:	11c1808c 	.word	0x11c1808c
 8001b04:	eefefffc 	.word	0xeefefffc

08001b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0e9      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b1c:	4b76      	ldr	r3, [pc, #472]	; (8001cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2207      	movs	r2, #7
 8001b22:	4013      	ands	r3, r2
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d91e      	bls.n	8001b68 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2a:	4b73      	ldr	r3, [pc, #460]	; (8001cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2207      	movs	r2, #7
 8001b30:	4393      	bics	r3, r2
 8001b32:	0019      	movs	r1, r3
 8001b34:	4b70      	ldr	r3, [pc, #448]	; (8001cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b36:	683a      	ldr	r2, [r7, #0]
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b3c:	f7ff f9c6 	bl	8000ecc <HAL_GetTick>
 8001b40:	0003      	movs	r3, r0
 8001b42:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b44:	e009      	b.n	8001b5a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b46:	f7ff f9c1 	bl	8000ecc <HAL_GetTick>
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	4a6a      	ldr	r2, [pc, #424]	; (8001cfc <HAL_RCC_ClockConfig+0x1f4>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e0ca      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b5a:	4b67      	ldr	r3, [pc, #412]	; (8001cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2207      	movs	r2, #7
 8001b60:	4013      	ands	r3, r2
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d1ee      	bne.n	8001b46 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2202      	movs	r2, #2
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d015      	beq.n	8001b9e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2204      	movs	r2, #4
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d006      	beq.n	8001b8a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b7c:	4b60      	ldr	r3, [pc, #384]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	4b5f      	ldr	r3, [pc, #380]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001b82:	21e0      	movs	r1, #224	; 0xe0
 8001b84:	01c9      	lsls	r1, r1, #7
 8001b86:	430a      	orrs	r2, r1
 8001b88:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b8a:	4b5d      	ldr	r3, [pc, #372]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	4a5d      	ldr	r2, [pc, #372]	; (8001d04 <HAL_RCC_ClockConfig+0x1fc>)
 8001b90:	4013      	ands	r3, r2
 8001b92:	0019      	movs	r1, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	4b59      	ldr	r3, [pc, #356]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d057      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d107      	bne.n	8001bc0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bb0:	4b53      	ldr	r3, [pc, #332]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	2380      	movs	r3, #128	; 0x80
 8001bb6:	029b      	lsls	r3, r3, #10
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d12b      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e097      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d107      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bc8:	4b4d      	ldr	r3, [pc, #308]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	2380      	movs	r3, #128	; 0x80
 8001bce:	049b      	lsls	r3, r3, #18
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d11f      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e08b      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d107      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001be0:	4b47      	ldr	r3, [pc, #284]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	4013      	ands	r3, r2
 8001bea:	d113      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e07f      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b03      	cmp	r3, #3
 8001bf6:	d106      	bne.n	8001c06 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bf8:	4b41      	ldr	r3, [pc, #260]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	4013      	ands	r3, r2
 8001c00:	d108      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e074      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c06:	4b3e      	ldr	r3, [pc, #248]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d101      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e06d      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c14:	4b3a      	ldr	r3, [pc, #232]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	2207      	movs	r2, #7
 8001c1a:	4393      	bics	r3, r2
 8001c1c:	0019      	movs	r1, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	4b37      	ldr	r3, [pc, #220]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001c24:	430a      	orrs	r2, r1
 8001c26:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c28:	f7ff f950 	bl	8000ecc <HAL_GetTick>
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c30:	e009      	b.n	8001c46 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c32:	f7ff f94b 	bl	8000ecc <HAL_GetTick>
 8001c36:	0002      	movs	r2, r0
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	4a2f      	ldr	r2, [pc, #188]	; (8001cfc <HAL_RCC_ClockConfig+0x1f4>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e054      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c46:	4b2e      	ldr	r3, [pc, #184]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	2238      	movs	r2, #56	; 0x38
 8001c4c:	401a      	ands	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d1ec      	bne.n	8001c32 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c58:	4b27      	ldr	r3, [pc, #156]	; (8001cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2207      	movs	r2, #7
 8001c5e:	4013      	ands	r3, r2
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d21e      	bcs.n	8001ca4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c66:	4b24      	ldr	r3, [pc, #144]	; (8001cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2207      	movs	r2, #7
 8001c6c:	4393      	bics	r3, r2
 8001c6e:	0019      	movs	r1, r3
 8001c70:	4b21      	ldr	r3, [pc, #132]	; (8001cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	430a      	orrs	r2, r1
 8001c76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c78:	f7ff f928 	bl	8000ecc <HAL_GetTick>
 8001c7c:	0003      	movs	r3, r0
 8001c7e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c80:	e009      	b.n	8001c96 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c82:	f7ff f923 	bl	8000ecc <HAL_GetTick>
 8001c86:	0002      	movs	r2, r0
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	4a1b      	ldr	r2, [pc, #108]	; (8001cfc <HAL_RCC_ClockConfig+0x1f4>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e02c      	b.n	8001cf0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c96:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2207      	movs	r2, #7
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	683a      	ldr	r2, [r7, #0]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d1ee      	bne.n	8001c82 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2204      	movs	r2, #4
 8001caa:	4013      	ands	r3, r2
 8001cac:	d009      	beq.n	8001cc2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001cae:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	4a15      	ldr	r2, [pc, #84]	; (8001d08 <HAL_RCC_ClockConfig+0x200>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	0019      	movs	r1, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68da      	ldr	r2, [r3, #12]
 8001cbc:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001cc2:	f000 f829 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 8001cc6:	0001      	movs	r1, r0
 8001cc8:	4b0d      	ldr	r3, [pc, #52]	; (8001d00 <HAL_RCC_ClockConfig+0x1f8>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	0a1b      	lsrs	r3, r3, #8
 8001cce:	220f      	movs	r2, #15
 8001cd0:	401a      	ands	r2, r3
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <HAL_RCC_ClockConfig+0x204>)
 8001cd4:	0092      	lsls	r2, r2, #2
 8001cd6:	58d3      	ldr	r3, [r2, r3]
 8001cd8:	221f      	movs	r2, #31
 8001cda:	4013      	ands	r3, r2
 8001cdc:	000a      	movs	r2, r1
 8001cde:	40da      	lsrs	r2, r3
 8001ce0:	4b0b      	ldr	r3, [pc, #44]	; (8001d10 <HAL_RCC_ClockConfig+0x208>)
 8001ce2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001ce4:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <HAL_RCC_ClockConfig+0x20c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f7ff f893 	bl	8000e14 <HAL_InitTick>
 8001cee:	0003      	movs	r3, r0
}
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	b004      	add	sp, #16
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40022000 	.word	0x40022000
 8001cfc:	00001388 	.word	0x00001388
 8001d00:	40021000 	.word	0x40021000
 8001d04:	fffff0ff 	.word	0xfffff0ff
 8001d08:	ffff8fff 	.word	0xffff8fff
 8001d0c:	08004844 	.word	0x08004844
 8001d10:	20000000 	.word	0x20000000
 8001d14:	20000004 	.word	0x20000004

08001d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d1e:	4b3c      	ldr	r3, [pc, #240]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	2238      	movs	r2, #56	; 0x38
 8001d24:	4013      	ands	r3, r2
 8001d26:	d10f      	bne.n	8001d48 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d28:	4b39      	ldr	r3, [pc, #228]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	0adb      	lsrs	r3, r3, #11
 8001d2e:	2207      	movs	r2, #7
 8001d30:	4013      	ands	r3, r2
 8001d32:	2201      	movs	r2, #1
 8001d34:	409a      	lsls	r2, r3
 8001d36:	0013      	movs	r3, r2
 8001d38:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d3a:	6839      	ldr	r1, [r7, #0]
 8001d3c:	4835      	ldr	r0, [pc, #212]	; (8001e14 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d3e:	f7fe f9eb 	bl	8000118 <__udivsi3>
 8001d42:	0003      	movs	r3, r0
 8001d44:	613b      	str	r3, [r7, #16]
 8001d46:	e05d      	b.n	8001e04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d48:	4b31      	ldr	r3, [pc, #196]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	2238      	movs	r2, #56	; 0x38
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2b08      	cmp	r3, #8
 8001d52:	d102      	bne.n	8001d5a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d54:	4b30      	ldr	r3, [pc, #192]	; (8001e18 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d56:	613b      	str	r3, [r7, #16]
 8001d58:	e054      	b.n	8001e04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d5a:	4b2d      	ldr	r3, [pc, #180]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	2238      	movs	r2, #56	; 0x38
 8001d60:	4013      	ands	r3, r2
 8001d62:	2b10      	cmp	r3, #16
 8001d64:	d138      	bne.n	8001dd8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d66:	4b2a      	ldr	r3, [pc, #168]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	2203      	movs	r2, #3
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d70:	4b27      	ldr	r3, [pc, #156]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	091b      	lsrs	r3, r3, #4
 8001d76:	2207      	movs	r2, #7
 8001d78:	4013      	ands	r3, r2
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2b03      	cmp	r3, #3
 8001d82:	d10d      	bne.n	8001da0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d84:	68b9      	ldr	r1, [r7, #8]
 8001d86:	4824      	ldr	r0, [pc, #144]	; (8001e18 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d88:	f7fe f9c6 	bl	8000118 <__udivsi3>
 8001d8c:	0003      	movs	r3, r0
 8001d8e:	0019      	movs	r1, r3
 8001d90:	4b1f      	ldr	r3, [pc, #124]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	0a1b      	lsrs	r3, r3, #8
 8001d96:	227f      	movs	r2, #127	; 0x7f
 8001d98:	4013      	ands	r3, r2
 8001d9a:	434b      	muls	r3, r1
 8001d9c:	617b      	str	r3, [r7, #20]
        break;
 8001d9e:	e00d      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001da0:	68b9      	ldr	r1, [r7, #8]
 8001da2:	481c      	ldr	r0, [pc, #112]	; (8001e14 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001da4:	f7fe f9b8 	bl	8000118 <__udivsi3>
 8001da8:	0003      	movs	r3, r0
 8001daa:	0019      	movs	r1, r3
 8001dac:	4b18      	ldr	r3, [pc, #96]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	0a1b      	lsrs	r3, r3, #8
 8001db2:	227f      	movs	r2, #127	; 0x7f
 8001db4:	4013      	ands	r3, r2
 8001db6:	434b      	muls	r3, r1
 8001db8:	617b      	str	r3, [r7, #20]
        break;
 8001dba:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001dbc:	4b14      	ldr	r3, [pc, #80]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	0f5b      	lsrs	r3, r3, #29
 8001dc2:	2207      	movs	r2, #7
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	6978      	ldr	r0, [r7, #20]
 8001dce:	f7fe f9a3 	bl	8000118 <__udivsi3>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	613b      	str	r3, [r7, #16]
 8001dd6:	e015      	b.n	8001e04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001dd8:	4b0d      	ldr	r3, [pc, #52]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2238      	movs	r2, #56	; 0x38
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b20      	cmp	r3, #32
 8001de2:	d103      	bne.n	8001dec <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001de4:	2380      	movs	r3, #128	; 0x80
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	e00b      	b.n	8001e04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001dec:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2238      	movs	r2, #56	; 0x38
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b18      	cmp	r3, #24
 8001df6:	d103      	bne.n	8001e00 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001df8:	23fa      	movs	r3, #250	; 0xfa
 8001dfa:	01db      	lsls	r3, r3, #7
 8001dfc:	613b      	str	r3, [r7, #16]
 8001dfe:	e001      	b.n	8001e04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e04:	693b      	ldr	r3, [r7, #16]
}
 8001e06:	0018      	movs	r0, r3
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	b006      	add	sp, #24
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	46c0      	nop			; (mov r8, r8)
 8001e10:	40021000 	.word	0x40021000
 8001e14:	00f42400 	.word	0x00f42400
 8001e18:	007a1200 	.word	0x007a1200

08001e1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e20:	4b02      	ldr	r3, [pc, #8]	; (8001e2c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e22:	681b      	ldr	r3, [r3, #0]
}
 8001e24:	0018      	movs	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	46c0      	nop			; (mov r8, r8)
 8001e2c:	20000000 	.word	0x20000000

08001e30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e30:	b5b0      	push	{r4, r5, r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e34:	f7ff fff2 	bl	8001e1c <HAL_RCC_GetHCLKFreq>
 8001e38:	0004      	movs	r4, r0
 8001e3a:	f7ff fb3f 	bl	80014bc <LL_RCC_GetAPB1Prescaler>
 8001e3e:	0003      	movs	r3, r0
 8001e40:	0b1a      	lsrs	r2, r3, #12
 8001e42:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e44:	0092      	lsls	r2, r2, #2
 8001e46:	58d3      	ldr	r3, [r2, r3]
 8001e48:	221f      	movs	r2, #31
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	40dc      	lsrs	r4, r3
 8001e4e:	0023      	movs	r3, r4
}
 8001e50:	0018      	movs	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bdb0      	pop	{r4, r5, r7, pc}
 8001e56:	46c0      	nop			; (mov r8, r8)
 8001e58:	08004884 	.word	0x08004884

08001e5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001e64:	2313      	movs	r3, #19
 8001e66:	18fb      	adds	r3, r7, r3
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e6c:	2312      	movs	r3, #18
 8001e6e:	18fb      	adds	r3, r7, r3
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	2380      	movs	r3, #128	; 0x80
 8001e7a:	029b      	lsls	r3, r3, #10
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d100      	bne.n	8001e82 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001e80:	e0a3      	b.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e82:	2011      	movs	r0, #17
 8001e84:	183b      	adds	r3, r7, r0
 8001e86:	2200      	movs	r2, #0
 8001e88:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e8a:	4ba5      	ldr	r3, [pc, #660]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e8e:	2380      	movs	r3, #128	; 0x80
 8001e90:	055b      	lsls	r3, r3, #21
 8001e92:	4013      	ands	r3, r2
 8001e94:	d110      	bne.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e96:	4ba2      	ldr	r3, [pc, #648]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e9a:	4ba1      	ldr	r3, [pc, #644]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e9c:	2180      	movs	r1, #128	; 0x80
 8001e9e:	0549      	lsls	r1, r1, #21
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ea4:	4b9e      	ldr	r3, [pc, #632]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ea6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ea8:	2380      	movs	r3, #128	; 0x80
 8001eaa:	055b      	lsls	r3, r3, #21
 8001eac:	4013      	ands	r3, r2
 8001eae:	60bb      	str	r3, [r7, #8]
 8001eb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eb2:	183b      	adds	r3, r7, r0
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001eb8:	4b9a      	ldr	r3, [pc, #616]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	4b99      	ldr	r3, [pc, #612]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001ebe:	2180      	movs	r1, #128	; 0x80
 8001ec0:	0049      	lsls	r1, r1, #1
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ec6:	f7ff f801 	bl	8000ecc <HAL_GetTick>
 8001eca:	0003      	movs	r3, r0
 8001ecc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ece:	e00b      	b.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ed0:	f7fe fffc 	bl	8000ecc <HAL_GetTick>
 8001ed4:	0002      	movs	r2, r0
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d904      	bls.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001ede:	2313      	movs	r3, #19
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	2203      	movs	r2, #3
 8001ee4:	701a      	strb	r2, [r3, #0]
        break;
 8001ee6:	e005      	b.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ee8:	4b8e      	ldr	r3, [pc, #568]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d0ed      	beq.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001ef4:	2313      	movs	r3, #19
 8001ef6:	18fb      	adds	r3, r7, r3
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d154      	bne.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001efe:	4b88      	ldr	r3, [pc, #544]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f02:	23c0      	movs	r3, #192	; 0xc0
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4013      	ands	r3, r2
 8001f08:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d019      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d014      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f1a:	4b81      	ldr	r3, [pc, #516]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f1e:	4a82      	ldr	r2, [pc, #520]	; (8002128 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001f20:	4013      	ands	r3, r2
 8001f22:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f24:	4b7e      	ldr	r3, [pc, #504]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f26:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f28:	4b7d      	ldr	r3, [pc, #500]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f2a:	2180      	movs	r1, #128	; 0x80
 8001f2c:	0249      	lsls	r1, r1, #9
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f32:	4b7b      	ldr	r3, [pc, #492]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f34:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f36:	4b7a      	ldr	r3, [pc, #488]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f38:	497c      	ldr	r1, [pc, #496]	; (800212c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001f3a:	400a      	ands	r2, r1
 8001f3c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f3e:	4b78      	ldr	r3, [pc, #480]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	2201      	movs	r2, #1
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d016      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4c:	f7fe ffbe 	bl	8000ecc <HAL_GetTick>
 8001f50:	0003      	movs	r3, r0
 8001f52:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f54:	e00c      	b.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f56:	f7fe ffb9 	bl	8000ecc <HAL_GetTick>
 8001f5a:	0002      	movs	r2, r0
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	4a73      	ldr	r2, [pc, #460]	; (8002130 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d904      	bls.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001f66:	2313      	movs	r3, #19
 8001f68:	18fb      	adds	r3, r7, r3
 8001f6a:	2203      	movs	r2, #3
 8001f6c:	701a      	strb	r2, [r3, #0]
            break;
 8001f6e:	e004      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f70:	4b6b      	ldr	r3, [pc, #428]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f74:	2202      	movs	r2, #2
 8001f76:	4013      	ands	r3, r2
 8001f78:	d0ed      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001f7a:	2313      	movs	r3, #19
 8001f7c:	18fb      	adds	r3, r7, r3
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d10a      	bne.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f84:	4b66      	ldr	r3, [pc, #408]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f88:	4a67      	ldr	r2, [pc, #412]	; (8002128 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	0019      	movs	r1, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f92:	4b63      	ldr	r3, [pc, #396]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f94:	430a      	orrs	r2, r1
 8001f96:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f98:	e00c      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f9a:	2312      	movs	r3, #18
 8001f9c:	18fb      	adds	r3, r7, r3
 8001f9e:	2213      	movs	r2, #19
 8001fa0:	18ba      	adds	r2, r7, r2
 8001fa2:	7812      	ldrb	r2, [r2, #0]
 8001fa4:	701a      	strb	r2, [r3, #0]
 8001fa6:	e005      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fa8:	2312      	movs	r3, #18
 8001faa:	18fb      	adds	r3, r7, r3
 8001fac:	2213      	movs	r2, #19
 8001fae:	18ba      	adds	r2, r7, r2
 8001fb0:	7812      	ldrb	r2, [r2, #0]
 8001fb2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fb4:	2311      	movs	r3, #17
 8001fb6:	18fb      	adds	r3, r7, r3
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d105      	bne.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fbe:	4b58      	ldr	r3, [pc, #352]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001fc2:	4b57      	ldr	r3, [pc, #348]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fc4:	495b      	ldr	r1, [pc, #364]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8001fc6:	400a      	ands	r2, r1
 8001fc8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	d009      	beq.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fd4:	4b52      	ldr	r3, [pc, #328]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd8:	2203      	movs	r2, #3
 8001fda:	4393      	bics	r3, r2
 8001fdc:	0019      	movs	r1, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	4b4f      	ldr	r3, [pc, #316]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2210      	movs	r2, #16
 8001fee:	4013      	ands	r3, r2
 8001ff0:	d009      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001ff2:	4b4b      	ldr	r3, [pc, #300]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff6:	4a50      	ldr	r2, [pc, #320]	; (8002138 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	4b47      	ldr	r3, [pc, #284]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002002:	430a      	orrs	r2, r1
 8002004:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	2380      	movs	r3, #128	; 0x80
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4013      	ands	r3, r2
 8002010:	d009      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002012:	4b43      	ldr	r3, [pc, #268]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002016:	4a49      	ldr	r2, [pc, #292]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002018:	4013      	ands	r3, r2
 800201a:	0019      	movs	r1, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	695a      	ldr	r2, [r3, #20]
 8002020:	4b3f      	ldr	r3, [pc, #252]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002022:	430a      	orrs	r2, r1
 8002024:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	2380      	movs	r3, #128	; 0x80
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	4013      	ands	r3, r2
 8002030:	d009      	beq.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002032:	4b3b      	ldr	r3, [pc, #236]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002036:	4a42      	ldr	r2, [pc, #264]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002038:	4013      	ands	r3, r2
 800203a:	0019      	movs	r1, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	699a      	ldr	r2, [r3, #24]
 8002040:	4b37      	ldr	r3, [pc, #220]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002042:	430a      	orrs	r2, r1
 8002044:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2220      	movs	r2, #32
 800204c:	4013      	ands	r3, r2
 800204e:	d009      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002050:	4b33      	ldr	r3, [pc, #204]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002054:	4a3b      	ldr	r2, [pc, #236]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002056:	4013      	ands	r3, r2
 8002058:	0019      	movs	r1, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	4b30      	ldr	r3, [pc, #192]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002060:	430a      	orrs	r2, r1
 8002062:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	2380      	movs	r3, #128	; 0x80
 800206a:	01db      	lsls	r3, r3, #7
 800206c:	4013      	ands	r3, r2
 800206e:	d015      	beq.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002070:	4b2b      	ldr	r3, [pc, #172]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	0899      	lsrs	r1, r3, #2
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	69da      	ldr	r2, [r3, #28]
 800207c:	4b28      	ldr	r3, [pc, #160]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800207e:	430a      	orrs	r2, r1
 8002080:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	69da      	ldr	r2, [r3, #28]
 8002086:	2380      	movs	r3, #128	; 0x80
 8002088:	05db      	lsls	r3, r3, #23
 800208a:	429a      	cmp	r2, r3
 800208c:	d106      	bne.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800208e:	4b24      	ldr	r3, [pc, #144]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002090:	68da      	ldr	r2, [r3, #12]
 8002092:	4b23      	ldr	r3, [pc, #140]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002094:	2180      	movs	r1, #128	; 0x80
 8002096:	0249      	lsls	r1, r1, #9
 8002098:	430a      	orrs	r2, r1
 800209a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	2380      	movs	r3, #128	; 0x80
 80020a2:	039b      	lsls	r3, r3, #14
 80020a4:	4013      	ands	r3, r2
 80020a6:	d016      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020a8:	4b1d      	ldr	r3, [pc, #116]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ac:	4a26      	ldr	r2, [pc, #152]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80020ae:	4013      	ands	r3, r2
 80020b0:	0019      	movs	r1, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a1a      	ldr	r2, [r3, #32]
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020b8:	430a      	orrs	r2, r1
 80020ba:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a1a      	ldr	r2, [r3, #32]
 80020c0:	2380      	movs	r3, #128	; 0x80
 80020c2:	03db      	lsls	r3, r3, #15
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d106      	bne.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80020c8:	4b15      	ldr	r3, [pc, #84]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	4b14      	ldr	r3, [pc, #80]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020ce:	2180      	movs	r1, #128	; 0x80
 80020d0:	0449      	lsls	r1, r1, #17
 80020d2:	430a      	orrs	r2, r1
 80020d4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	2380      	movs	r3, #128	; 0x80
 80020dc:	011b      	lsls	r3, r3, #4
 80020de:	4013      	ands	r3, r2
 80020e0:	d016      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80020e2:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e6:	4a19      	ldr	r2, [pc, #100]	; (800214c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691a      	ldr	r2, [r3, #16]
 80020f0:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020f2:	430a      	orrs	r2, r1
 80020f4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	691a      	ldr	r2, [r3, #16]
 80020fa:	2380      	movs	r3, #128	; 0x80
 80020fc:	01db      	lsls	r3, r3, #7
 80020fe:	429a      	cmp	r2, r3
 8002100:	d106      	bne.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002102:	4b07      	ldr	r3, [pc, #28]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002104:	68da      	ldr	r2, [r3, #12]
 8002106:	4b06      	ldr	r3, [pc, #24]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002108:	2180      	movs	r1, #128	; 0x80
 800210a:	0249      	lsls	r1, r1, #9
 800210c:	430a      	orrs	r2, r1
 800210e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002110:	2312      	movs	r3, #18
 8002112:	18fb      	adds	r3, r7, r3
 8002114:	781b      	ldrb	r3, [r3, #0]
}
 8002116:	0018      	movs	r0, r3
 8002118:	46bd      	mov	sp, r7
 800211a:	b006      	add	sp, #24
 800211c:	bd80      	pop	{r7, pc}
 800211e:	46c0      	nop			; (mov r8, r8)
 8002120:	40021000 	.word	0x40021000
 8002124:	40007000 	.word	0x40007000
 8002128:	fffffcff 	.word	0xfffffcff
 800212c:	fffeffff 	.word	0xfffeffff
 8002130:	00001388 	.word	0x00001388
 8002134:	efffffff 	.word	0xefffffff
 8002138:	fffff3ff 	.word	0xfffff3ff
 800213c:	fff3ffff 	.word	0xfff3ffff
 8002140:	ffcfffff 	.word	0xffcfffff
 8002144:	ffffcfff 	.word	0xffffcfff
 8002148:	ffbfffff 	.word	0xffbfffff
 800214c:	ffff3fff 	.word	0xffff3fff

08002150 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002150:	b5b0      	push	{r4, r5, r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002158:	230f      	movs	r3, #15
 800215a:	18fb      	adds	r3, r7, r3
 800215c:	2201      	movs	r2, #1
 800215e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d100      	bne.n	8002168 <HAL_RTC_Init+0x18>
 8002166:	e08c      	b.n	8002282 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2229      	movs	r2, #41	; 0x29
 800216c:	5c9b      	ldrb	r3, [r3, r2]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d10b      	bne.n	800218c <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2228      	movs	r2, #40	; 0x28
 8002178:	2100      	movs	r1, #0
 800217a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2288      	movs	r2, #136	; 0x88
 8002180:	0212      	lsls	r2, r2, #8
 8002182:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	0018      	movs	r0, r3
 8002188:	f7fe fc7c 	bl	8000a84 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2229      	movs	r2, #41	; 0x29
 8002190:	2102      	movs	r1, #2
 8002192:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	2210      	movs	r2, #16
 800219c:	4013      	ands	r3, r2
 800219e:	2b10      	cmp	r3, #16
 80021a0:	d062      	beq.n	8002268 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	22ca      	movs	r2, #202	; 0xca
 80021a8:	625a      	str	r2, [r3, #36]	; 0x24
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2253      	movs	r2, #83	; 0x53
 80021b0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80021b2:	250f      	movs	r5, #15
 80021b4:	197c      	adds	r4, r7, r5
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	0018      	movs	r0, r3
 80021ba:	f000 fcba 	bl	8002b32 <RTC_EnterInitMode>
 80021be:	0003      	movs	r3, r0
 80021c0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80021c2:	0028      	movs	r0, r5
 80021c4:	183b      	adds	r3, r7, r0
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d12c      	bne.n	8002226 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	699a      	ldr	r2, [r3, #24]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	492e      	ldr	r1, [pc, #184]	; (8002290 <HAL_RTC_Init+0x140>)
 80021d8:	400a      	ands	r2, r1
 80021da:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6999      	ldr	r1, [r3, #24]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	431a      	orrs	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	430a      	orrs	r2, r1
 80021f8:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6912      	ldr	r2, [r2, #16]
 8002202:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6919      	ldr	r1, [r3, #16]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	041a      	lsls	r2, r3, #16
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002218:	183c      	adds	r4, r7, r0
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	0018      	movs	r0, r3
 800221e:	f000 fccb 	bl	8002bb8 <RTC_ExitInitMode>
 8002222:	0003      	movs	r3, r0
 8002224:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002226:	230f      	movs	r3, #15
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d116      	bne.n	800225e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	699a      	ldr	r2, [r3, #24]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	00d2      	lsls	r2, r2, #3
 800223c:	08d2      	lsrs	r2, r2, #3
 800223e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6999      	ldr	r1, [r3, #24]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	431a      	orrs	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	430a      	orrs	r2, r1
 800225c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	22ff      	movs	r2, #255	; 0xff
 8002264:	625a      	str	r2, [r3, #36]	; 0x24
 8002266:	e003      	b.n	8002270 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002268:	230f      	movs	r3, #15
 800226a:	18fb      	adds	r3, r7, r3
 800226c:	2200      	movs	r2, #0
 800226e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002270:	230f      	movs	r3, #15
 8002272:	18fb      	adds	r3, r7, r3
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d103      	bne.n	8002282 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2229      	movs	r2, #41	; 0x29
 800227e:	2101      	movs	r1, #1
 8002280:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002282:	230f      	movs	r3, #15
 8002284:	18fb      	adds	r3, r7, r3
 8002286:	781b      	ldrb	r3, [r3, #0]
}
 8002288:	0018      	movs	r0, r3
 800228a:	46bd      	mov	sp, r7
 800228c:	b004      	add	sp, #16
 800228e:	bdb0      	pop	{r4, r5, r7, pc}
 8002290:	fb8fffbf 	.word	0xfb8fffbf

08002294 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002294:	b5b0      	push	{r4, r5, r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2228      	movs	r2, #40	; 0x28
 80022a4:	5c9b      	ldrb	r3, [r3, r2]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d101      	bne.n	80022ae <HAL_RTC_SetTime+0x1a>
 80022aa:	2302      	movs	r3, #2
 80022ac:	e092      	b.n	80023d4 <HAL_RTC_SetTime+0x140>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2228      	movs	r2, #40	; 0x28
 80022b2:	2101      	movs	r1, #1
 80022b4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2229      	movs	r2, #41	; 0x29
 80022ba:	2102      	movs	r1, #2
 80022bc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	22ca      	movs	r2, #202	; 0xca
 80022c4:	625a      	str	r2, [r3, #36]	; 0x24
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2253      	movs	r2, #83	; 0x53
 80022cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80022ce:	2513      	movs	r5, #19
 80022d0:	197c      	adds	r4, r7, r5
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	0018      	movs	r0, r3
 80022d6:	f000 fc2c 	bl	8002b32 <RTC_EnterInitMode>
 80022da:	0003      	movs	r3, r0
 80022dc:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80022de:	197b      	adds	r3, r7, r5
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d162      	bne.n	80023ac <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d125      	bne.n	8002338 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	2240      	movs	r2, #64	; 0x40
 80022f4:	4013      	ands	r3, r2
 80022f6:	d102      	bne.n	80022fe <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2200      	movs	r2, #0
 80022fc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	0018      	movs	r0, r3
 8002304:	f000 fc9c 	bl	8002c40 <RTC_ByteToBcd2>
 8002308:	0003      	movs	r3, r0
 800230a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	785b      	ldrb	r3, [r3, #1]
 8002310:	0018      	movs	r0, r3
 8002312:	f000 fc95 	bl	8002c40 <RTC_ByteToBcd2>
 8002316:	0003      	movs	r3, r0
 8002318:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800231a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	789b      	ldrb	r3, [r3, #2]
 8002320:	0018      	movs	r0, r3
 8002322:	f000 fc8d 	bl	8002c40 <RTC_ByteToBcd2>
 8002326:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002328:	0022      	movs	r2, r4
 800232a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	78db      	ldrb	r3, [r3, #3]
 8002330:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002332:	4313      	orrs	r3, r2
 8002334:	617b      	str	r3, [r7, #20]
 8002336:	e017      	b.n	8002368 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	2240      	movs	r2, #64	; 0x40
 8002340:	4013      	ands	r3, r2
 8002342:	d102      	bne.n	800234a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2200      	movs	r2, #0
 8002348:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	785b      	ldrb	r3, [r3, #1]
 8002354:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002356:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800235c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	78db      	ldrb	r3, [r3, #3]
 8002362:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002364:	4313      	orrs	r3, r2
 8002366:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	697a      	ldr	r2, [r7, #20]
 800236e:	491b      	ldr	r1, [pc, #108]	; (80023dc <HAL_RTC_SetTime+0x148>)
 8002370:	400a      	ands	r2, r1
 8002372:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	699a      	ldr	r2, [r3, #24]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4918      	ldr	r1, [pc, #96]	; (80023e0 <HAL_RTC_SetTime+0x14c>)
 8002380:	400a      	ands	r2, r1
 8002382:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6999      	ldr	r1, [r3, #24]
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	431a      	orrs	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800239c:	2313      	movs	r3, #19
 800239e:	18fc      	adds	r4, r7, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	0018      	movs	r0, r3
 80023a4:	f000 fc08 	bl	8002bb8 <RTC_ExitInitMode>
 80023a8:	0003      	movs	r3, r0
 80023aa:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	22ff      	movs	r2, #255	; 0xff
 80023b2:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80023b4:	2313      	movs	r3, #19
 80023b6:	18fb      	adds	r3, r7, r3
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d103      	bne.n	80023c6 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2229      	movs	r2, #41	; 0x29
 80023c2:	2101      	movs	r1, #1
 80023c4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2228      	movs	r2, #40	; 0x28
 80023ca:	2100      	movs	r1, #0
 80023cc:	5499      	strb	r1, [r3, r2]

  return status;
 80023ce:	2313      	movs	r3, #19
 80023d0:	18fb      	adds	r3, r7, r3
 80023d2:	781b      	ldrb	r3, [r3, #0]
}
 80023d4:	0018      	movs	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	b006      	add	sp, #24
 80023da:	bdb0      	pop	{r4, r5, r7, pc}
 80023dc:	007f7f7f 	.word	0x007f7f7f
 80023e0:	fffbffff 	.word	0xfffbffff

080023e4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	045b      	lsls	r3, r3, #17
 8002402:	0c5a      	lsrs	r2, r3, #17
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a22      	ldr	r2, [pc, #136]	; (8002498 <HAL_RTC_GetTime+0xb4>)
 8002410:	4013      	ands	r3, r2
 8002412:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	0c1b      	lsrs	r3, r3, #16
 8002418:	b2db      	uxtb	r3, r3
 800241a:	223f      	movs	r2, #63	; 0x3f
 800241c:	4013      	ands	r3, r2
 800241e:	b2da      	uxtb	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	0a1b      	lsrs	r3, r3, #8
 8002428:	b2db      	uxtb	r3, r3
 800242a:	227f      	movs	r2, #127	; 0x7f
 800242c:	4013      	ands	r3, r2
 800242e:	b2da      	uxtb	r2, r3
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	b2db      	uxtb	r3, r3
 8002438:	227f      	movs	r2, #127	; 0x7f
 800243a:	4013      	ands	r3, r2
 800243c:	b2da      	uxtb	r2, r3
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	0d9b      	lsrs	r3, r3, #22
 8002446:	b2db      	uxtb	r3, r3
 8002448:	2201      	movs	r2, #1
 800244a:	4013      	ands	r3, r2
 800244c:	b2da      	uxtb	r2, r3
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d11a      	bne.n	800248e <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	0018      	movs	r0, r3
 800245e:	f000 fc17 	bl	8002c90 <RTC_Bcd2ToByte>
 8002462:	0003      	movs	r3, r0
 8002464:	001a      	movs	r2, r3
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	785b      	ldrb	r3, [r3, #1]
 800246e:	0018      	movs	r0, r3
 8002470:	f000 fc0e 	bl	8002c90 <RTC_Bcd2ToByte>
 8002474:	0003      	movs	r3, r0
 8002476:	001a      	movs	r2, r3
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	789b      	ldrb	r3, [r3, #2]
 8002480:	0018      	movs	r0, r3
 8002482:	f000 fc05 	bl	8002c90 <RTC_Bcd2ToByte>
 8002486:	0003      	movs	r3, r0
 8002488:	001a      	movs	r2, r3
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	0018      	movs	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	b006      	add	sp, #24
 8002496:	bd80      	pop	{r7, pc}
 8002498:	007f7f7f 	.word	0x007f7f7f

0800249c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800249c:	b5b0      	push	{r4, r5, r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2228      	movs	r2, #40	; 0x28
 80024ac:	5c9b      	ldrb	r3, [r3, r2]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d101      	bne.n	80024b6 <HAL_RTC_SetDate+0x1a>
 80024b2:	2302      	movs	r3, #2
 80024b4:	e07e      	b.n	80025b4 <HAL_RTC_SetDate+0x118>
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2228      	movs	r2, #40	; 0x28
 80024ba:	2101      	movs	r1, #1
 80024bc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2229      	movs	r2, #41	; 0x29
 80024c2:	2102      	movs	r1, #2
 80024c4:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10e      	bne.n	80024ea <HAL_RTC_SetDate+0x4e>
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	785b      	ldrb	r3, [r3, #1]
 80024d0:	001a      	movs	r2, r3
 80024d2:	2310      	movs	r3, #16
 80024d4:	4013      	ands	r3, r2
 80024d6:	d008      	beq.n	80024ea <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	785b      	ldrb	r3, [r3, #1]
 80024dc:	2210      	movs	r2, #16
 80024de:	4393      	bics	r3, r2
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	330a      	adds	r3, #10
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d11c      	bne.n	800252a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	78db      	ldrb	r3, [r3, #3]
 80024f4:	0018      	movs	r0, r3
 80024f6:	f000 fba3 	bl	8002c40 <RTC_ByteToBcd2>
 80024fa:	0003      	movs	r3, r0
 80024fc:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	785b      	ldrb	r3, [r3, #1]
 8002502:	0018      	movs	r0, r3
 8002504:	f000 fb9c 	bl	8002c40 <RTC_ByteToBcd2>
 8002508:	0003      	movs	r3, r0
 800250a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800250c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	789b      	ldrb	r3, [r3, #2]
 8002512:	0018      	movs	r0, r3
 8002514:	f000 fb94 	bl	8002c40 <RTC_ByteToBcd2>
 8002518:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800251a:	0022      	movs	r2, r4
 800251c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002524:	4313      	orrs	r3, r2
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	e00e      	b.n	8002548 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	78db      	ldrb	r3, [r3, #3]
 800252e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	785b      	ldrb	r3, [r3, #1]
 8002534:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002536:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800253c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002544:	4313      	orrs	r3, r2
 8002546:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	22ca      	movs	r2, #202	; 0xca
 800254e:	625a      	str	r2, [r3, #36]	; 0x24
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2253      	movs	r2, #83	; 0x53
 8002556:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002558:	2513      	movs	r5, #19
 800255a:	197c      	adds	r4, r7, r5
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	0018      	movs	r0, r3
 8002560:	f000 fae7 	bl	8002b32 <RTC_EnterInitMode>
 8002564:	0003      	movs	r3, r0
 8002566:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8002568:	0028      	movs	r0, r5
 800256a:	183b      	adds	r3, r7, r0
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10c      	bne.n	800258c <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	4910      	ldr	r1, [pc, #64]	; (80025bc <HAL_RTC_SetDate+0x120>)
 800257a:	400a      	ands	r2, r1
 800257c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800257e:	183c      	adds	r4, r7, r0
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	0018      	movs	r0, r3
 8002584:	f000 fb18 	bl	8002bb8 <RTC_ExitInitMode>
 8002588:	0003      	movs	r3, r0
 800258a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	22ff      	movs	r2, #255	; 0xff
 8002592:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8002594:	2313      	movs	r3, #19
 8002596:	18fb      	adds	r3, r7, r3
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d103      	bne.n	80025a6 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2229      	movs	r2, #41	; 0x29
 80025a2:	2101      	movs	r1, #1
 80025a4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2228      	movs	r2, #40	; 0x28
 80025aa:	2100      	movs	r1, #0
 80025ac:	5499      	strb	r1, [r3, r2]

  return status;
 80025ae:	2313      	movs	r3, #19
 80025b0:	18fb      	adds	r3, r7, r3
 80025b2:	781b      	ldrb	r3, [r3, #0]
}
 80025b4:	0018      	movs	r0, r3
 80025b6:	46bd      	mov	sp, r7
 80025b8:	b006      	add	sp, #24
 80025ba:	bdb0      	pop	{r4, r5, r7, pc}
 80025bc:	00ffff3f 	.word	0x00ffff3f

080025c0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	4a21      	ldr	r2, [pc, #132]	; (8002658 <HAL_RTC_GetDate+0x98>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	0c1b      	lsrs	r3, r3, #16
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	0a1b      	lsrs	r3, r3, #8
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	221f      	movs	r2, #31
 80025ea:	4013      	ands	r3, r2
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	223f      	movs	r2, #63	; 0x3f
 80025f8:	4013      	ands	r3, r2
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	0b5b      	lsrs	r3, r3, #13
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2207      	movs	r2, #7
 8002608:	4013      	ands	r3, r2
 800260a:	b2da      	uxtb	r2, r3
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d11a      	bne.n	800264c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	78db      	ldrb	r3, [r3, #3]
 800261a:	0018      	movs	r0, r3
 800261c:	f000 fb38 	bl	8002c90 <RTC_Bcd2ToByte>
 8002620:	0003      	movs	r3, r0
 8002622:	001a      	movs	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	785b      	ldrb	r3, [r3, #1]
 800262c:	0018      	movs	r0, r3
 800262e:	f000 fb2f 	bl	8002c90 <RTC_Bcd2ToByte>
 8002632:	0003      	movs	r3, r0
 8002634:	001a      	movs	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	789b      	ldrb	r3, [r3, #2]
 800263e:	0018      	movs	r0, r3
 8002640:	f000 fb26 	bl	8002c90 <RTC_Bcd2ToByte>
 8002644:	0003      	movs	r3, r0
 8002646:	001a      	movs	r2, r3
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	0018      	movs	r0, r3
 8002650:	46bd      	mov	sp, r7
 8002652:	b006      	add	sp, #24
 8002654:	bd80      	pop	{r7, pc}
 8002656:	46c0      	nop			; (mov r8, r8)
 8002658:	00ffff3f 	.word	0x00ffff3f

0800265c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800265c:	b590      	push	{r4, r7, lr}
 800265e:	b089      	sub	sp, #36	; 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2228      	movs	r2, #40	; 0x28
 800266c:	5c9b      	ldrb	r3, [r3, r2]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d101      	bne.n	8002676 <HAL_RTC_SetAlarm_IT+0x1a>
 8002672:	2302      	movs	r3, #2
 8002674:	e127      	b.n	80028c6 <HAL_RTC_SetAlarm_IT+0x26a>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2228      	movs	r2, #40	; 0x28
 800267a:	2101      	movs	r1, #1
 800267c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2229      	movs	r2, #41	; 0x29
 8002682:	2102      	movs	r1, #2
 8002684:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d136      	bne.n	80026fa <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	2240      	movs	r2, #64	; 0x40
 8002694:	4013      	ands	r3, r2
 8002696:	d102      	bne.n	800269e <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	2200      	movs	r2, #0
 800269c:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	0018      	movs	r0, r3
 80026a4:	f000 facc 	bl	8002c40 <RTC_ByteToBcd2>
 80026a8:	0003      	movs	r3, r0
 80026aa:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	785b      	ldrb	r3, [r3, #1]
 80026b0:	0018      	movs	r0, r3
 80026b2:	f000 fac5 	bl	8002c40 <RTC_ByteToBcd2>
 80026b6:	0003      	movs	r3, r0
 80026b8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80026ba:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	789b      	ldrb	r3, [r3, #2]
 80026c0:	0018      	movs	r0, r3
 80026c2:	f000 fabd 	bl	8002c40 <RTC_ByteToBcd2>
 80026c6:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80026c8:	0022      	movs	r2, r4
 80026ca:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	78db      	ldrb	r3, [r3, #3]
 80026d0:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80026d2:	431a      	orrs	r2, r3
 80026d4:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2220      	movs	r2, #32
 80026da:	5c9b      	ldrb	r3, [r3, r2]
 80026dc:	0018      	movs	r0, r3
 80026de:	f000 faaf 	bl	8002c40 <RTC_ByteToBcd2>
 80026e2:	0003      	movs	r3, r0
 80026e4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80026e6:	0022      	movs	r2, r4
 80026e8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80026ee:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80026f4:	4313      	orrs	r3, r2
 80026f6:	61fb      	str	r3, [r7, #28]
 80026f8:	e022      	b.n	8002740 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	2240      	movs	r2, #64	; 0x40
 8002702:	4013      	ands	r3, r2
 8002704:	d102      	bne.n	800270c <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	2200      	movs	r2, #0
 800270a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	785b      	ldrb	r3, [r3, #1]
 8002716:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002718:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800271e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	78db      	ldrb	r3, [r3, #3]
 8002724:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002726:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2120      	movs	r1, #32
 800272c:	5c5b      	ldrb	r3, [r3, r1]
 800272e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002730:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8002736:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800273c:	4313      	orrs	r3, r2
 800273e:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	4313      	orrs	r3, r2
 800274a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	22ca      	movs	r2, #202	; 0xca
 8002752:	625a      	str	r2, [r3, #36]	; 0x24
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2253      	movs	r2, #83	; 0x53
 800275a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002760:	2380      	movs	r3, #128	; 0x80
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	429a      	cmp	r2, r3
 8002766:	d14c      	bne.n	8002802 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	699a      	ldr	r2, [r3, #24]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4957      	ldr	r1, [pc, #348]	; (80028d0 <HAL_RTC_SetAlarm_IT+0x274>)
 8002774:	400a      	ands	r2, r1
 8002776:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2101      	movs	r1, #1
 8002784:	430a      	orrs	r2, r1
 8002786:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8002788:	f7fe fba0 	bl	8000ecc <HAL_GetTick>
 800278c:	0003      	movs	r3, r0
 800278e:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002790:	e016      	b.n	80027c0 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002792:	f7fe fb9b 	bl	8000ecc <HAL_GetTick>
 8002796:	0002      	movs	r2, r0
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	1ad2      	subs	r2, r2, r3
 800279c:	23fa      	movs	r3, #250	; 0xfa
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d90d      	bls.n	80027c0 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	22ff      	movs	r2, #255	; 0xff
 80027aa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2229      	movs	r2, #41	; 0x29
 80027b0:	2103      	movs	r1, #3
 80027b2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2228      	movs	r2, #40	; 0x28
 80027b8:	2100      	movs	r1, #0
 80027ba:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e082      	b.n	80028c6 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	2201      	movs	r2, #1
 80027c8:	4013      	ands	r3, r2
 80027ca:	d0e2      	beq.n	8002792 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	69fa      	ldr	r2, [r7, #28]
 80027d2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	699a      	ldr	r2, [r3, #24]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2180      	movs	r1, #128	; 0x80
 80027e8:	0049      	lsls	r1, r1, #1
 80027ea:	430a      	orrs	r2, r1
 80027ec:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	699a      	ldr	r2, [r3, #24]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2180      	movs	r1, #128	; 0x80
 80027fa:	0149      	lsls	r1, r1, #5
 80027fc:	430a      	orrs	r2, r1
 80027fe:	619a      	str	r2, [r3, #24]
 8002800:	e04b      	b.n	800289a <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	699a      	ldr	r2, [r3, #24]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4931      	ldr	r1, [pc, #196]	; (80028d4 <HAL_RTC_SetAlarm_IT+0x278>)
 800280e:	400a      	ands	r2, r1
 8002810:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2102      	movs	r1, #2
 800281e:	430a      	orrs	r2, r1
 8002820:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8002822:	f7fe fb53 	bl	8000ecc <HAL_GetTick>
 8002826:	0003      	movs	r3, r0
 8002828:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800282a:	e016      	b.n	800285a <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800282c:	f7fe fb4e 	bl	8000ecc <HAL_GetTick>
 8002830:	0002      	movs	r2, r0
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	1ad2      	subs	r2, r2, r3
 8002836:	23fa      	movs	r3, #250	; 0xfa
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	429a      	cmp	r2, r3
 800283c:	d90d      	bls.n	800285a <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	22ff      	movs	r2, #255	; 0xff
 8002844:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2229      	movs	r2, #41	; 0x29
 800284a:	2103      	movs	r1, #3
 800284c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2228      	movs	r2, #40	; 0x28
 8002852:	2100      	movs	r1, #0
 8002854:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e035      	b.n	80028c6 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	2202      	movs	r2, #2
 8002862:	4013      	ands	r3, r2
 8002864:	d0e2      	beq.n	800282c <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	69fa      	ldr	r2, [r7, #28]
 800286c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	69ba      	ldr	r2, [r7, #24]
 8002874:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	699a      	ldr	r2, [r3, #24]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2180      	movs	r1, #128	; 0x80
 8002882:	0089      	lsls	r1, r1, #2
 8002884:	430a      	orrs	r2, r1
 8002886:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2180      	movs	r1, #128	; 0x80
 8002894:	0189      	lsls	r1, r1, #6
 8002896:	430a      	orrs	r2, r1
 8002898:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800289a:	4a0f      	ldr	r2, [pc, #60]	; (80028d8 <HAL_RTC_SetAlarm_IT+0x27c>)
 800289c:	2380      	movs	r3, #128	; 0x80
 800289e:	58d3      	ldr	r3, [r2, r3]
 80028a0:	490d      	ldr	r1, [pc, #52]	; (80028d8 <HAL_RTC_SetAlarm_IT+0x27c>)
 80028a2:	2280      	movs	r2, #128	; 0x80
 80028a4:	0312      	lsls	r2, r2, #12
 80028a6:	4313      	orrs	r3, r2
 80028a8:	2280      	movs	r2, #128	; 0x80
 80028aa:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	22ff      	movs	r2, #255	; 0xff
 80028b2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2229      	movs	r2, #41	; 0x29
 80028b8:	2101      	movs	r1, #1
 80028ba:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2228      	movs	r2, #40	; 0x28
 80028c0:	2100      	movs	r1, #0
 80028c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	0018      	movs	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	b009      	add	sp, #36	; 0x24
 80028cc:	bd90      	pop	{r4, r7, pc}
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	fffffeff 	.word	0xfffffeff
 80028d4:	fffffdff 	.word	0xfffffdff
 80028d8:	40021800 	.word	0x40021800

080028dc <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
 80028e8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	2380      	movs	r3, #128	; 0x80
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d144      	bne.n	800297e <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2280      	movs	r2, #128	; 0x80
 80028f8:	0052      	lsls	r2, r2, #1
 80028fa:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290a:	045b      	lsls	r3, r3, #17
 800290c:	0c5b      	lsrs	r3, r3, #17
 800290e:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	0c1b      	lsrs	r3, r3, #16
 8002914:	b2db      	uxtb	r3, r3
 8002916:	223f      	movs	r2, #63	; 0x3f
 8002918:	4013      	ands	r3, r2
 800291a:	b2da      	uxtb	r2, r3
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	0a1b      	lsrs	r3, r3, #8
 8002924:	b2db      	uxtb	r3, r3
 8002926:	227f      	movs	r2, #127	; 0x7f
 8002928:	4013      	ands	r3, r2
 800292a:	b2da      	uxtb	r2, r3
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	b2db      	uxtb	r3, r3
 8002934:	227f      	movs	r2, #127	; 0x7f
 8002936:	4013      	ands	r3, r2
 8002938:	b2da      	uxtb	r2, r3
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	0d9b      	lsrs	r3, r3, #22
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2201      	movs	r2, #1
 8002946:	4013      	ands	r3, r2
 8002948:	b2da      	uxtb	r2, r3
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	0e1b      	lsrs	r3, r3, #24
 8002958:	b2db      	uxtb	r3, r3
 800295a:	223f      	movs	r2, #63	; 0x3f
 800295c:	4013      	ands	r3, r2
 800295e:	b2d9      	uxtb	r1, r3
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2220      	movs	r2, #32
 8002964:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	2380      	movs	r3, #128	; 0x80
 800296a:	05db      	lsls	r3, r3, #23
 800296c:	401a      	ands	r2, r3
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	4a3b      	ldr	r2, [pc, #236]	; (8002a64 <HAL_RTC_GetAlarm+0x188>)
 8002976:	401a      	ands	r2, r3
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	615a      	str	r2, [r3, #20]
 800297c:	e043      	b.n	8002a06 <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	2280      	movs	r2, #128	; 0x80
 8002982:	0092      	lsls	r2, r2, #2
 8002984:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800298c:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002994:	045b      	lsls	r3, r3, #17
 8002996:	0c5b      	lsrs	r3, r3, #17
 8002998:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	0c1b      	lsrs	r3, r3, #16
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	223f      	movs	r2, #63	; 0x3f
 80029a2:	4013      	ands	r3, r2
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	0a1b      	lsrs	r3, r3, #8
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	227f      	movs	r2, #127	; 0x7f
 80029b2:	4013      	ands	r3, r2
 80029b4:	b2da      	uxtb	r2, r3
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	227f      	movs	r2, #127	; 0x7f
 80029c0:	4013      	ands	r3, r2
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	0d9b      	lsrs	r3, r3, #22
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2201      	movs	r2, #1
 80029d0:	4013      	ands	r3, r2
 80029d2:	b2da      	uxtb	r2, r3
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	0e1b      	lsrs	r3, r3, #24
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	223f      	movs	r2, #63	; 0x3f
 80029e6:	4013      	ands	r3, r2
 80029e8:	b2d9      	uxtb	r1, r3
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2220      	movs	r2, #32
 80029ee:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	2380      	movs	r3, #128	; 0x80
 80029f4:	05db      	lsls	r3, r3, #23
 80029f6:	401a      	ands	r2, r3
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	4a19      	ldr	r2, [pc, #100]	; (8002a64 <HAL_RTC_GetAlarm+0x188>)
 8002a00:	401a      	ands	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d125      	bne.n	8002a58 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	0018      	movs	r0, r3
 8002a12:	f000 f93d 	bl	8002c90 <RTC_Bcd2ToByte>
 8002a16:	0003      	movs	r3, r0
 8002a18:	001a      	movs	r2, r3
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	785b      	ldrb	r3, [r3, #1]
 8002a22:	0018      	movs	r0, r3
 8002a24:	f000 f934 	bl	8002c90 <RTC_Bcd2ToByte>
 8002a28:	0003      	movs	r3, r0
 8002a2a:	001a      	movs	r2, r3
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	789b      	ldrb	r3, [r3, #2]
 8002a34:	0018      	movs	r0, r3
 8002a36:	f000 f92b 	bl	8002c90 <RTC_Bcd2ToByte>
 8002a3a:	0003      	movs	r3, r0
 8002a3c:	001a      	movs	r2, r3
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	2220      	movs	r2, #32
 8002a46:	5c9b      	ldrb	r3, [r3, r2]
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f000 f921 	bl	8002c90 <RTC_Bcd2ToByte>
 8002a4e:	0003      	movs	r3, r0
 8002a50:	0019      	movs	r1, r3
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	2220      	movs	r2, #32
 8002a56:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b006      	add	sp, #24
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	46c0      	nop			; (mov r8, r8)
 8002a64:	80808080 	.word	0x80808080

08002a68 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	699a      	ldr	r2, [r3, #24]
 8002a76:	2380      	movs	r3, #128	; 0x80
 8002a78:	015b      	lsls	r3, r3, #5
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d011      	beq.n	8002aa2 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a84:	2201      	movs	r2, #1
 8002a86:	4013      	ands	r3, r2
 8002a88:	d00b      	beq.n	8002aa2 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2101      	movs	r1, #1
 8002a96:	430a      	orrs	r2, r1
 8002a98:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f7fd ff7f 	bl	80009a0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	699a      	ldr	r2, [r3, #24]
 8002aa8:	2380      	movs	r3, #128	; 0x80
 8002aaa:	019b      	lsls	r3, r3, #6
 8002aac:	4013      	ands	r3, r2
 8002aae:	d011      	beq.n	8002ad4 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d00b      	beq.n	8002ad4 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2102      	movs	r1, #2
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f000 f8fb 	bl	8002cca <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2229      	movs	r2, #41	; 0x29
 8002ad8:	2101      	movs	r1, #1
 8002ada:	5499      	strb	r1, [r3, r2]
}
 8002adc:	46c0      	nop			; (mov r8, r8)
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b002      	add	sp, #8
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	21a0      	movs	r1, #160	; 0xa0
 8002af8:	438a      	bics	r2, r1
 8002afa:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002afc:	f7fe f9e6 	bl	8000ecc <HAL_GetTick>
 8002b00:	0003      	movs	r3, r0
 8002b02:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002b04:	e00a      	b.n	8002b1c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002b06:	f7fe f9e1 	bl	8000ecc <HAL_GetTick>
 8002b0a:	0002      	movs	r2, r0
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	1ad2      	subs	r2, r2, r3
 8002b10:	23fa      	movs	r3, #250	; 0xfa
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d901      	bls.n	8002b1c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e006      	b.n	8002b2a <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	2220      	movs	r2, #32
 8002b24:	4013      	ands	r3, r2
 8002b26:	d0ee      	beq.n	8002b06 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	b004      	add	sp, #16
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b084      	sub	sp, #16
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8002b3a:	230f      	movs	r3, #15
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	2200      	movs	r2, #0
 8002b40:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	2240      	movs	r2, #64	; 0x40
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d12c      	bne.n	8002ba8 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68da      	ldr	r2, [r3, #12]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2180      	movs	r1, #128	; 0x80
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002b5e:	f7fe f9b5 	bl	8000ecc <HAL_GetTick>
 8002b62:	0003      	movs	r3, r0
 8002b64:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002b66:	e014      	b.n	8002b92 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002b68:	f7fe f9b0 	bl	8000ecc <HAL_GetTick>
 8002b6c:	0002      	movs	r2, r0
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	1ad2      	subs	r2, r2, r3
 8002b72:	200f      	movs	r0, #15
 8002b74:	183b      	adds	r3, r7, r0
 8002b76:	1839      	adds	r1, r7, r0
 8002b78:	7809      	ldrb	r1, [r1, #0]
 8002b7a:	7019      	strb	r1, [r3, #0]
 8002b7c:	23fa      	movs	r3, #250	; 0xfa
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d906      	bls.n	8002b92 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8002b84:	183b      	adds	r3, r7, r0
 8002b86:	2203      	movs	r2, #3
 8002b88:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2229      	movs	r2, #41	; 0x29
 8002b8e:	2103      	movs	r1, #3
 8002b90:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	2240      	movs	r2, #64	; 0x40
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d104      	bne.n	8002ba8 <RTC_EnterInitMode+0x76>
 8002b9e:	230f      	movs	r3, #15
 8002ba0:	18fb      	adds	r3, r7, r3
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b03      	cmp	r3, #3
 8002ba6:	d1df      	bne.n	8002b68 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002ba8:	230f      	movs	r3, #15
 8002baa:	18fb      	adds	r3, r7, r3
 8002bac:	781b      	ldrb	r3, [r3, #0]
}
 8002bae:	0018      	movs	r0, r3
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	b004      	add	sp, #16
 8002bb4:	bd80      	pop	{r7, pc}
	...

08002bb8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002bb8:	b590      	push	{r4, r7, lr}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc0:	240f      	movs	r4, #15
 8002bc2:	193b      	adds	r3, r7, r4
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002bc8:	4b1c      	ldr	r3, [pc, #112]	; (8002c3c <RTC_ExitInitMode+0x84>)
 8002bca:	68da      	ldr	r2, [r3, #12]
 8002bcc:	4b1b      	ldr	r3, [pc, #108]	; (8002c3c <RTC_ExitInitMode+0x84>)
 8002bce:	2180      	movs	r1, #128	; 0x80
 8002bd0:	438a      	bics	r2, r1
 8002bd2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002bd4:	4b19      	ldr	r3, [pc, #100]	; (8002c3c <RTC_ExitInitMode+0x84>)
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	4013      	ands	r3, r2
 8002bdc:	d10d      	bne.n	8002bfa <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7ff ff7f 	bl	8002ae4 <HAL_RTC_WaitForSynchro>
 8002be6:	1e03      	subs	r3, r0, #0
 8002be8:	d021      	beq.n	8002c2e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2229      	movs	r2, #41	; 0x29
 8002bee:	2103      	movs	r1, #3
 8002bf0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002bf2:	193b      	adds	r3, r7, r4
 8002bf4:	2203      	movs	r2, #3
 8002bf6:	701a      	strb	r2, [r3, #0]
 8002bf8:	e019      	b.n	8002c2e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002bfa:	4b10      	ldr	r3, [pc, #64]	; (8002c3c <RTC_ExitInitMode+0x84>)
 8002bfc:	699a      	ldr	r2, [r3, #24]
 8002bfe:	4b0f      	ldr	r3, [pc, #60]	; (8002c3c <RTC_ExitInitMode+0x84>)
 8002c00:	2120      	movs	r1, #32
 8002c02:	438a      	bics	r2, r1
 8002c04:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f7ff ff6b 	bl	8002ae4 <HAL_RTC_WaitForSynchro>
 8002c0e:	1e03      	subs	r3, r0, #0
 8002c10:	d007      	beq.n	8002c22 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2229      	movs	r2, #41	; 0x29
 8002c16:	2103      	movs	r1, #3
 8002c18:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002c1a:	230f      	movs	r3, #15
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	2203      	movs	r2, #3
 8002c20:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002c22:	4b06      	ldr	r3, [pc, #24]	; (8002c3c <RTC_ExitInitMode+0x84>)
 8002c24:	699a      	ldr	r2, [r3, #24]
 8002c26:	4b05      	ldr	r3, [pc, #20]	; (8002c3c <RTC_ExitInitMode+0x84>)
 8002c28:	2120      	movs	r1, #32
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	619a      	str	r2, [r3, #24]
  }

  return status;
 8002c2e:	230f      	movs	r3, #15
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	781b      	ldrb	r3, [r3, #0]
}
 8002c34:	0018      	movs	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b005      	add	sp, #20
 8002c3a:	bd90      	pop	{r4, r7, pc}
 8002c3c:	40002800 	.word	0x40002800

08002c40 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	0002      	movs	r2, r0
 8002c48:	1dfb      	adds	r3, r7, #7
 8002c4a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8002c50:	230b      	movs	r3, #11
 8002c52:	18fb      	adds	r3, r7, r3
 8002c54:	1dfa      	adds	r2, r7, #7
 8002c56:	7812      	ldrb	r2, [r2, #0]
 8002c58:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8002c5a:	e008      	b.n	8002c6e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8002c62:	220b      	movs	r2, #11
 8002c64:	18bb      	adds	r3, r7, r2
 8002c66:	18ba      	adds	r2, r7, r2
 8002c68:	7812      	ldrb	r2, [r2, #0]
 8002c6a:	3a0a      	subs	r2, #10
 8002c6c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8002c6e:	210b      	movs	r1, #11
 8002c70:	187b      	adds	r3, r7, r1
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	2b09      	cmp	r3, #9
 8002c76:	d8f1      	bhi.n	8002c5c <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	011b      	lsls	r3, r3, #4
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	187b      	adds	r3, r7, r1
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	b2db      	uxtb	r3, r3
}
 8002c88:	0018      	movs	r0, r3
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	b004      	add	sp, #16
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	0002      	movs	r2, r0
 8002c98:	1dfb      	adds	r3, r7, #7
 8002c9a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8002c9c:	1dfb      	adds	r3, r7, #7
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	091b      	lsrs	r3, r3, #4
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	001a      	movs	r2, r3
 8002ca6:	0013      	movs	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	189b      	adds	r3, r3, r2
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	1dfb      	adds	r3, r7, #7
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	210f      	movs	r1, #15
 8002cba:	400b      	ands	r3, r1
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	18d3      	adds	r3, r2, r3
 8002cc0:	b2db      	uxtb	r3, r3
}
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	b004      	add	sp, #16
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b082      	sub	sp, #8
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	b002      	add	sp, #8
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d101      	bne.n	8002cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e046      	b.n	8002d7c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2288      	movs	r2, #136	; 0x88
 8002cf2:	589b      	ldr	r3, [r3, r2]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d107      	bne.n	8002d08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2284      	movs	r2, #132	; 0x84
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	0018      	movs	r0, r3
 8002d04:	f7fd ff04 	bl	8000b10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2288      	movs	r2, #136	; 0x88
 8002d0c:	2124      	movs	r1, #36	; 0x24
 8002d0e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	438a      	bics	r2, r1
 8002d1e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	0018      	movs	r0, r3
 8002d24:	f000 f8cc 	bl	8002ec0 <UART_SetConfig>
 8002d28:	0003      	movs	r3, r0
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d101      	bne.n	8002d32 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e024      	b.n	8002d7c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f000 fb37 	bl	80033b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	490d      	ldr	r1, [pc, #52]	; (8002d84 <HAL_UART_Init+0xa8>)
 8002d4e:	400a      	ands	r2, r1
 8002d50:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	212a      	movs	r1, #42	; 0x2a
 8002d5e:	438a      	bics	r2, r1
 8002d60:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	0018      	movs	r0, r3
 8002d76:	f000 fbcf 	bl	8003518 <UART_CheckIdleState>
 8002d7a:	0003      	movs	r3, r0
}
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	b002      	add	sp, #8
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	ffffb7ff 	.word	0xffffb7ff

08002d88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08a      	sub	sp, #40	; 0x28
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	603b      	str	r3, [r7, #0]
 8002d94:	1dbb      	adds	r3, r7, #6
 8002d96:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2288      	movs	r2, #136	; 0x88
 8002d9c:	589b      	ldr	r3, [r3, r2]
 8002d9e:	2b20      	cmp	r3, #32
 8002da0:	d000      	beq.n	8002da4 <HAL_UART_Transmit+0x1c>
 8002da2:	e088      	b.n	8002eb6 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_UART_Transmit+0x2a>
 8002daa:	1dbb      	adds	r3, r7, #6
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e080      	b.n	8002eb8 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	2380      	movs	r3, #128	; 0x80
 8002dbc:	015b      	lsls	r3, r3, #5
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d109      	bne.n	8002dd6 <HAL_UART_Transmit+0x4e>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d105      	bne.n	8002dd6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4013      	ands	r3, r2
 8002dd0:	d001      	beq.n	8002dd6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e070      	b.n	8002eb8 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2290      	movs	r2, #144	; 0x90
 8002dda:	2100      	movs	r1, #0
 8002ddc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2288      	movs	r2, #136	; 0x88
 8002de2:	2121      	movs	r1, #33	; 0x21
 8002de4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002de6:	f7fe f871 	bl	8000ecc <HAL_GetTick>
 8002dea:	0003      	movs	r3, r0
 8002dec:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	1dba      	adds	r2, r7, #6
 8002df2:	2154      	movs	r1, #84	; 0x54
 8002df4:	8812      	ldrh	r2, [r2, #0]
 8002df6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	1dba      	adds	r2, r7, #6
 8002dfc:	2156      	movs	r1, #86	; 0x56
 8002dfe:	8812      	ldrh	r2, [r2, #0]
 8002e00:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	2380      	movs	r3, #128	; 0x80
 8002e08:	015b      	lsls	r3, r3, #5
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d108      	bne.n	8002e20 <HAL_UART_Transmit+0x98>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d104      	bne.n	8002e20 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	61bb      	str	r3, [r7, #24]
 8002e1e:	e003      	b.n	8002e28 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e24:	2300      	movs	r3, #0
 8002e26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e28:	e02c      	b.n	8002e84 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e2a:	697a      	ldr	r2, [r7, #20]
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	0013      	movs	r3, r2
 8002e34:	2200      	movs	r2, #0
 8002e36:	2180      	movs	r1, #128	; 0x80
 8002e38:	f000 fbbc 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8002e3c:	1e03      	subs	r3, r0, #0
 8002e3e:	d001      	beq.n	8002e44 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e039      	b.n	8002eb8 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10b      	bne.n	8002e62 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	001a      	movs	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	05d2      	lsls	r2, r2, #23
 8002e56:	0dd2      	lsrs	r2, r2, #23
 8002e58:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	3302      	adds	r3, #2
 8002e5e:	61bb      	str	r3, [r7, #24]
 8002e60:	e007      	b.n	8002e72 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	781a      	ldrb	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2256      	movs	r2, #86	; 0x56
 8002e76:	5a9b      	ldrh	r3, [r3, r2]
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	b299      	uxth	r1, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2256      	movs	r2, #86	; 0x56
 8002e82:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2256      	movs	r2, #86	; 0x56
 8002e88:	5a9b      	ldrh	r3, [r3, r2]
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1cc      	bne.n	8002e2a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	0013      	movs	r3, r2
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2140      	movs	r1, #64	; 0x40
 8002e9e:	f000 fb89 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8002ea2:	1e03      	subs	r3, r0, #0
 8002ea4:	d001      	beq.n	8002eaa <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e006      	b.n	8002eb8 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2288      	movs	r2, #136	; 0x88
 8002eae:	2120      	movs	r1, #32
 8002eb0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	e000      	b.n	8002eb8 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8002eb6:	2302      	movs	r3, #2
  }
}
 8002eb8:	0018      	movs	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	b008      	add	sp, #32
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ec0:	b5b0      	push	{r4, r5, r7, lr}
 8002ec2:	b090      	sub	sp, #64	; 0x40
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ec8:	231a      	movs	r3, #26
 8002eca:	2220      	movs	r2, #32
 8002ecc:	189b      	adds	r3, r3, r2
 8002ece:	19db      	adds	r3, r3, r7
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	431a      	orrs	r2, r3
 8002ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4ac4      	ldr	r2, [pc, #784]	; (8003204 <UART_SetConfig+0x344>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	0019      	movs	r1, r3
 8002ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002efe:	430b      	orrs	r3, r1
 8002f00:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	4abf      	ldr	r2, [pc, #764]	; (8003208 <UART_SetConfig+0x348>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f10:	68d9      	ldr	r1, [r3, #12]
 8002f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	0003      	movs	r3, r0
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4ab9      	ldr	r2, [pc, #740]	; (800320c <UART_SetConfig+0x34c>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d004      	beq.n	8002f36 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f32:	4313      	orrs	r3, r2
 8002f34:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	4ab4      	ldr	r2, [pc, #720]	; (8003210 <UART_SetConfig+0x350>)
 8002f3e:	4013      	ands	r3, r2
 8002f40:	0019      	movs	r1, r3
 8002f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f48:	430b      	orrs	r3, r1
 8002f4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f52:	220f      	movs	r2, #15
 8002f54:	4393      	bics	r3, r2
 8002f56:	0018      	movs	r0, r3
 8002f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	0003      	movs	r3, r0
 8002f62:	430b      	orrs	r3, r1
 8002f64:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4aaa      	ldr	r2, [pc, #680]	; (8003214 <UART_SetConfig+0x354>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d131      	bne.n	8002fd4 <UART_SetConfig+0x114>
 8002f70:	4ba9      	ldr	r3, [pc, #676]	; (8003218 <UART_SetConfig+0x358>)
 8002f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f74:	2203      	movs	r2, #3
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d01d      	beq.n	8002fb8 <UART_SetConfig+0xf8>
 8002f7c:	d823      	bhi.n	8002fc6 <UART_SetConfig+0x106>
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d00c      	beq.n	8002f9c <UART_SetConfig+0xdc>
 8002f82:	d820      	bhi.n	8002fc6 <UART_SetConfig+0x106>
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <UART_SetConfig+0xce>
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d00e      	beq.n	8002faa <UART_SetConfig+0xea>
 8002f8c:	e01b      	b.n	8002fc6 <UART_SetConfig+0x106>
 8002f8e:	231b      	movs	r3, #27
 8002f90:	2220      	movs	r2, #32
 8002f92:	189b      	adds	r3, r3, r2
 8002f94:	19db      	adds	r3, r3, r7
 8002f96:	2200      	movs	r2, #0
 8002f98:	701a      	strb	r2, [r3, #0]
 8002f9a:	e071      	b.n	8003080 <UART_SetConfig+0x1c0>
 8002f9c:	231b      	movs	r3, #27
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	189b      	adds	r3, r3, r2
 8002fa2:	19db      	adds	r3, r3, r7
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	701a      	strb	r2, [r3, #0]
 8002fa8:	e06a      	b.n	8003080 <UART_SetConfig+0x1c0>
 8002faa:	231b      	movs	r3, #27
 8002fac:	2220      	movs	r2, #32
 8002fae:	189b      	adds	r3, r3, r2
 8002fb0:	19db      	adds	r3, r3, r7
 8002fb2:	2204      	movs	r2, #4
 8002fb4:	701a      	strb	r2, [r3, #0]
 8002fb6:	e063      	b.n	8003080 <UART_SetConfig+0x1c0>
 8002fb8:	231b      	movs	r3, #27
 8002fba:	2220      	movs	r2, #32
 8002fbc:	189b      	adds	r3, r3, r2
 8002fbe:	19db      	adds	r3, r3, r7
 8002fc0:	2208      	movs	r2, #8
 8002fc2:	701a      	strb	r2, [r3, #0]
 8002fc4:	e05c      	b.n	8003080 <UART_SetConfig+0x1c0>
 8002fc6:	231b      	movs	r3, #27
 8002fc8:	2220      	movs	r2, #32
 8002fca:	189b      	adds	r3, r3, r2
 8002fcc:	19db      	adds	r3, r3, r7
 8002fce:	2210      	movs	r2, #16
 8002fd0:	701a      	strb	r2, [r3, #0]
 8002fd2:	e055      	b.n	8003080 <UART_SetConfig+0x1c0>
 8002fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a90      	ldr	r2, [pc, #576]	; (800321c <UART_SetConfig+0x35c>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d106      	bne.n	8002fec <UART_SetConfig+0x12c>
 8002fde:	231b      	movs	r3, #27
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	189b      	adds	r3, r3, r2
 8002fe4:	19db      	adds	r3, r3, r7
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	701a      	strb	r2, [r3, #0]
 8002fea:	e049      	b.n	8003080 <UART_SetConfig+0x1c0>
 8002fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a86      	ldr	r2, [pc, #536]	; (800320c <UART_SetConfig+0x34c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d13e      	bne.n	8003074 <UART_SetConfig+0x1b4>
 8002ff6:	4b88      	ldr	r3, [pc, #544]	; (8003218 <UART_SetConfig+0x358>)
 8002ff8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002ffa:	23c0      	movs	r3, #192	; 0xc0
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	4013      	ands	r3, r2
 8003000:	22c0      	movs	r2, #192	; 0xc0
 8003002:	0112      	lsls	r2, r2, #4
 8003004:	4293      	cmp	r3, r2
 8003006:	d027      	beq.n	8003058 <UART_SetConfig+0x198>
 8003008:	22c0      	movs	r2, #192	; 0xc0
 800300a:	0112      	lsls	r2, r2, #4
 800300c:	4293      	cmp	r3, r2
 800300e:	d82a      	bhi.n	8003066 <UART_SetConfig+0x1a6>
 8003010:	2280      	movs	r2, #128	; 0x80
 8003012:	0112      	lsls	r2, r2, #4
 8003014:	4293      	cmp	r3, r2
 8003016:	d011      	beq.n	800303c <UART_SetConfig+0x17c>
 8003018:	2280      	movs	r2, #128	; 0x80
 800301a:	0112      	lsls	r2, r2, #4
 800301c:	4293      	cmp	r3, r2
 800301e:	d822      	bhi.n	8003066 <UART_SetConfig+0x1a6>
 8003020:	2b00      	cmp	r3, #0
 8003022:	d004      	beq.n	800302e <UART_SetConfig+0x16e>
 8003024:	2280      	movs	r2, #128	; 0x80
 8003026:	00d2      	lsls	r2, r2, #3
 8003028:	4293      	cmp	r3, r2
 800302a:	d00e      	beq.n	800304a <UART_SetConfig+0x18a>
 800302c:	e01b      	b.n	8003066 <UART_SetConfig+0x1a6>
 800302e:	231b      	movs	r3, #27
 8003030:	2220      	movs	r2, #32
 8003032:	189b      	adds	r3, r3, r2
 8003034:	19db      	adds	r3, r3, r7
 8003036:	2200      	movs	r2, #0
 8003038:	701a      	strb	r2, [r3, #0]
 800303a:	e021      	b.n	8003080 <UART_SetConfig+0x1c0>
 800303c:	231b      	movs	r3, #27
 800303e:	2220      	movs	r2, #32
 8003040:	189b      	adds	r3, r3, r2
 8003042:	19db      	adds	r3, r3, r7
 8003044:	2202      	movs	r2, #2
 8003046:	701a      	strb	r2, [r3, #0]
 8003048:	e01a      	b.n	8003080 <UART_SetConfig+0x1c0>
 800304a:	231b      	movs	r3, #27
 800304c:	2220      	movs	r2, #32
 800304e:	189b      	adds	r3, r3, r2
 8003050:	19db      	adds	r3, r3, r7
 8003052:	2204      	movs	r2, #4
 8003054:	701a      	strb	r2, [r3, #0]
 8003056:	e013      	b.n	8003080 <UART_SetConfig+0x1c0>
 8003058:	231b      	movs	r3, #27
 800305a:	2220      	movs	r2, #32
 800305c:	189b      	adds	r3, r3, r2
 800305e:	19db      	adds	r3, r3, r7
 8003060:	2208      	movs	r2, #8
 8003062:	701a      	strb	r2, [r3, #0]
 8003064:	e00c      	b.n	8003080 <UART_SetConfig+0x1c0>
 8003066:	231b      	movs	r3, #27
 8003068:	2220      	movs	r2, #32
 800306a:	189b      	adds	r3, r3, r2
 800306c:	19db      	adds	r3, r3, r7
 800306e:	2210      	movs	r2, #16
 8003070:	701a      	strb	r2, [r3, #0]
 8003072:	e005      	b.n	8003080 <UART_SetConfig+0x1c0>
 8003074:	231b      	movs	r3, #27
 8003076:	2220      	movs	r2, #32
 8003078:	189b      	adds	r3, r3, r2
 800307a:	19db      	adds	r3, r3, r7
 800307c:	2210      	movs	r2, #16
 800307e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a61      	ldr	r2, [pc, #388]	; (800320c <UART_SetConfig+0x34c>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d000      	beq.n	800308c <UART_SetConfig+0x1cc>
 800308a:	e092      	b.n	80031b2 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800308c:	231b      	movs	r3, #27
 800308e:	2220      	movs	r2, #32
 8003090:	189b      	adds	r3, r3, r2
 8003092:	19db      	adds	r3, r3, r7
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	2b08      	cmp	r3, #8
 8003098:	d015      	beq.n	80030c6 <UART_SetConfig+0x206>
 800309a:	dc18      	bgt.n	80030ce <UART_SetConfig+0x20e>
 800309c:	2b04      	cmp	r3, #4
 800309e:	d00d      	beq.n	80030bc <UART_SetConfig+0x1fc>
 80030a0:	dc15      	bgt.n	80030ce <UART_SetConfig+0x20e>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d002      	beq.n	80030ac <UART_SetConfig+0x1ec>
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d005      	beq.n	80030b6 <UART_SetConfig+0x1f6>
 80030aa:	e010      	b.n	80030ce <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030ac:	f7fe fec0 	bl	8001e30 <HAL_RCC_GetPCLK1Freq>
 80030b0:	0003      	movs	r3, r0
 80030b2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80030b4:	e014      	b.n	80030e0 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030b6:	4b5a      	ldr	r3, [pc, #360]	; (8003220 <UART_SetConfig+0x360>)
 80030b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80030ba:	e011      	b.n	80030e0 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030bc:	f7fe fe2c 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 80030c0:	0003      	movs	r3, r0
 80030c2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80030c4:	e00c      	b.n	80030e0 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030c6:	2380      	movs	r3, #128	; 0x80
 80030c8:	021b      	lsls	r3, r3, #8
 80030ca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80030cc:	e008      	b.n	80030e0 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80030d2:	231a      	movs	r3, #26
 80030d4:	2220      	movs	r2, #32
 80030d6:	189b      	adds	r3, r3, r2
 80030d8:	19db      	adds	r3, r3, r7
 80030da:	2201      	movs	r2, #1
 80030dc:	701a      	strb	r2, [r3, #0]
        break;
 80030de:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80030e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d100      	bne.n	80030e8 <UART_SetConfig+0x228>
 80030e6:	e147      	b.n	8003378 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80030e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030ec:	4b4d      	ldr	r3, [pc, #308]	; (8003224 <UART_SetConfig+0x364>)
 80030ee:	0052      	lsls	r2, r2, #1
 80030f0:	5ad3      	ldrh	r3, [r2, r3]
 80030f2:	0019      	movs	r1, r3
 80030f4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80030f6:	f7fd f80f 	bl	8000118 <__udivsi3>
 80030fa:	0003      	movs	r3, r0
 80030fc:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80030fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	0013      	movs	r3, r2
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	189b      	adds	r3, r3, r2
 8003108:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800310a:	429a      	cmp	r2, r3
 800310c:	d305      	bcc.n	800311a <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800310e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003114:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003116:	429a      	cmp	r2, r3
 8003118:	d906      	bls.n	8003128 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 800311a:	231a      	movs	r3, #26
 800311c:	2220      	movs	r2, #32
 800311e:	189b      	adds	r3, r3, r2
 8003120:	19db      	adds	r3, r3, r7
 8003122:	2201      	movs	r2, #1
 8003124:	701a      	strb	r2, [r3, #0]
 8003126:	e127      	b.n	8003378 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800312a:	61bb      	str	r3, [r7, #24]
 800312c:	2300      	movs	r3, #0
 800312e:	61fb      	str	r3, [r7, #28]
 8003130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003132:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003134:	4b3b      	ldr	r3, [pc, #236]	; (8003224 <UART_SetConfig+0x364>)
 8003136:	0052      	lsls	r2, r2, #1
 8003138:	5ad3      	ldrh	r3, [r2, r3]
 800313a:	613b      	str	r3, [r7, #16]
 800313c:	2300      	movs	r3, #0
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	69b8      	ldr	r0, [r7, #24]
 8003146:	69f9      	ldr	r1, [r7, #28]
 8003148:	f7fd f872 	bl	8000230 <__aeabi_uldivmod>
 800314c:	0002      	movs	r2, r0
 800314e:	000b      	movs	r3, r1
 8003150:	0e11      	lsrs	r1, r2, #24
 8003152:	021d      	lsls	r5, r3, #8
 8003154:	430d      	orrs	r5, r1
 8003156:	0214      	lsls	r4, r2, #8
 8003158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	085b      	lsrs	r3, r3, #1
 800315e:	60bb      	str	r3, [r7, #8]
 8003160:	2300      	movs	r3, #0
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	68b8      	ldr	r0, [r7, #8]
 8003166:	68f9      	ldr	r1, [r7, #12]
 8003168:	1900      	adds	r0, r0, r4
 800316a:	4169      	adcs	r1, r5
 800316c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	603b      	str	r3, [r7, #0]
 8003172:	2300      	movs	r3, #0
 8003174:	607b      	str	r3, [r7, #4]
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f7fd f859 	bl	8000230 <__aeabi_uldivmod>
 800317e:	0002      	movs	r2, r0
 8003180:	000b      	movs	r3, r1
 8003182:	0013      	movs	r3, r2
 8003184:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003186:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003188:	23c0      	movs	r3, #192	; 0xc0
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	429a      	cmp	r2, r3
 800318e:	d309      	bcc.n	80031a4 <UART_SetConfig+0x2e4>
 8003190:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003192:	2380      	movs	r3, #128	; 0x80
 8003194:	035b      	lsls	r3, r3, #13
 8003196:	429a      	cmp	r2, r3
 8003198:	d204      	bcs.n	80031a4 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800319a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031a0:	60da      	str	r2, [r3, #12]
 80031a2:	e0e9      	b.n	8003378 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 80031a4:	231a      	movs	r3, #26
 80031a6:	2220      	movs	r2, #32
 80031a8:	189b      	adds	r3, r3, r2
 80031aa:	19db      	adds	r3, r3, r7
 80031ac:	2201      	movs	r2, #1
 80031ae:	701a      	strb	r2, [r3, #0]
 80031b0:	e0e2      	b.n	8003378 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b4:	69da      	ldr	r2, [r3, #28]
 80031b6:	2380      	movs	r3, #128	; 0x80
 80031b8:	021b      	lsls	r3, r3, #8
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d000      	beq.n	80031c0 <UART_SetConfig+0x300>
 80031be:	e083      	b.n	80032c8 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80031c0:	231b      	movs	r3, #27
 80031c2:	2220      	movs	r2, #32
 80031c4:	189b      	adds	r3, r3, r2
 80031c6:	19db      	adds	r3, r3, r7
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d015      	beq.n	80031fa <UART_SetConfig+0x33a>
 80031ce:	dc2b      	bgt.n	8003228 <UART_SetConfig+0x368>
 80031d0:	2b04      	cmp	r3, #4
 80031d2:	d00d      	beq.n	80031f0 <UART_SetConfig+0x330>
 80031d4:	dc28      	bgt.n	8003228 <UART_SetConfig+0x368>
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d002      	beq.n	80031e0 <UART_SetConfig+0x320>
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d005      	beq.n	80031ea <UART_SetConfig+0x32a>
 80031de:	e023      	b.n	8003228 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031e0:	f7fe fe26 	bl	8001e30 <HAL_RCC_GetPCLK1Freq>
 80031e4:	0003      	movs	r3, r0
 80031e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80031e8:	e027      	b.n	800323a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031ea:	4b0d      	ldr	r3, [pc, #52]	; (8003220 <UART_SetConfig+0x360>)
 80031ec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80031ee:	e024      	b.n	800323a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031f0:	f7fe fd92 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 80031f4:	0003      	movs	r3, r0
 80031f6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80031f8:	e01f      	b.n	800323a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031fa:	2380      	movs	r3, #128	; 0x80
 80031fc:	021b      	lsls	r3, r3, #8
 80031fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003200:	e01b      	b.n	800323a <UART_SetConfig+0x37a>
 8003202:	46c0      	nop			; (mov r8, r8)
 8003204:	cfff69f3 	.word	0xcfff69f3
 8003208:	ffffcfff 	.word	0xffffcfff
 800320c:	40008000 	.word	0x40008000
 8003210:	11fff4ff 	.word	0x11fff4ff
 8003214:	40013800 	.word	0x40013800
 8003218:	40021000 	.word	0x40021000
 800321c:	40004400 	.word	0x40004400
 8003220:	00f42400 	.word	0x00f42400
 8003224:	080048a4 	.word	0x080048a4
      default:
        pclk = 0U;
 8003228:	2300      	movs	r3, #0
 800322a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800322c:	231a      	movs	r3, #26
 800322e:	2220      	movs	r2, #32
 8003230:	189b      	adds	r3, r3, r2
 8003232:	19db      	adds	r3, r3, r7
 8003234:	2201      	movs	r2, #1
 8003236:	701a      	strb	r2, [r3, #0]
        break;
 8003238:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800323a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800323c:	2b00      	cmp	r3, #0
 800323e:	d100      	bne.n	8003242 <UART_SetConfig+0x382>
 8003240:	e09a      	b.n	8003378 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003246:	4b58      	ldr	r3, [pc, #352]	; (80033a8 <UART_SetConfig+0x4e8>)
 8003248:	0052      	lsls	r2, r2, #1
 800324a:	5ad3      	ldrh	r3, [r2, r3]
 800324c:	0019      	movs	r1, r3
 800324e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003250:	f7fc ff62 	bl	8000118 <__udivsi3>
 8003254:	0003      	movs	r3, r0
 8003256:	005a      	lsls	r2, r3, #1
 8003258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	085b      	lsrs	r3, r3, #1
 800325e:	18d2      	adds	r2, r2, r3
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	0019      	movs	r1, r3
 8003266:	0010      	movs	r0, r2
 8003268:	f7fc ff56 	bl	8000118 <__udivsi3>
 800326c:	0003      	movs	r3, r0
 800326e:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003272:	2b0f      	cmp	r3, #15
 8003274:	d921      	bls.n	80032ba <UART_SetConfig+0x3fa>
 8003276:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003278:	2380      	movs	r3, #128	; 0x80
 800327a:	025b      	lsls	r3, r3, #9
 800327c:	429a      	cmp	r2, r3
 800327e:	d21c      	bcs.n	80032ba <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003282:	b29a      	uxth	r2, r3
 8003284:	200e      	movs	r0, #14
 8003286:	2420      	movs	r4, #32
 8003288:	1903      	adds	r3, r0, r4
 800328a:	19db      	adds	r3, r3, r7
 800328c:	210f      	movs	r1, #15
 800328e:	438a      	bics	r2, r1
 8003290:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003294:	085b      	lsrs	r3, r3, #1
 8003296:	b29b      	uxth	r3, r3
 8003298:	2207      	movs	r2, #7
 800329a:	4013      	ands	r3, r2
 800329c:	b299      	uxth	r1, r3
 800329e:	1903      	adds	r3, r0, r4
 80032a0:	19db      	adds	r3, r3, r7
 80032a2:	1902      	adds	r2, r0, r4
 80032a4:	19d2      	adds	r2, r2, r7
 80032a6:	8812      	ldrh	r2, [r2, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80032ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	1902      	adds	r2, r0, r4
 80032b2:	19d2      	adds	r2, r2, r7
 80032b4:	8812      	ldrh	r2, [r2, #0]
 80032b6:	60da      	str	r2, [r3, #12]
 80032b8:	e05e      	b.n	8003378 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80032ba:	231a      	movs	r3, #26
 80032bc:	2220      	movs	r2, #32
 80032be:	189b      	adds	r3, r3, r2
 80032c0:	19db      	adds	r3, r3, r7
 80032c2:	2201      	movs	r2, #1
 80032c4:	701a      	strb	r2, [r3, #0]
 80032c6:	e057      	b.n	8003378 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032c8:	231b      	movs	r3, #27
 80032ca:	2220      	movs	r2, #32
 80032cc:	189b      	adds	r3, r3, r2
 80032ce:	19db      	adds	r3, r3, r7
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	2b08      	cmp	r3, #8
 80032d4:	d015      	beq.n	8003302 <UART_SetConfig+0x442>
 80032d6:	dc18      	bgt.n	800330a <UART_SetConfig+0x44a>
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d00d      	beq.n	80032f8 <UART_SetConfig+0x438>
 80032dc:	dc15      	bgt.n	800330a <UART_SetConfig+0x44a>
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d002      	beq.n	80032e8 <UART_SetConfig+0x428>
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d005      	beq.n	80032f2 <UART_SetConfig+0x432>
 80032e6:	e010      	b.n	800330a <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032e8:	f7fe fda2 	bl	8001e30 <HAL_RCC_GetPCLK1Freq>
 80032ec:	0003      	movs	r3, r0
 80032ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032f0:	e014      	b.n	800331c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032f2:	4b2e      	ldr	r3, [pc, #184]	; (80033ac <UART_SetConfig+0x4ec>)
 80032f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032f6:	e011      	b.n	800331c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032f8:	f7fe fd0e 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 80032fc:	0003      	movs	r3, r0
 80032fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003300:	e00c      	b.n	800331c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003302:	2380      	movs	r3, #128	; 0x80
 8003304:	021b      	lsls	r3, r3, #8
 8003306:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003308:	e008      	b.n	800331c <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800330e:	231a      	movs	r3, #26
 8003310:	2220      	movs	r2, #32
 8003312:	189b      	adds	r3, r3, r2
 8003314:	19db      	adds	r3, r3, r7
 8003316:	2201      	movs	r2, #1
 8003318:	701a      	strb	r2, [r3, #0]
        break;
 800331a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800331c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800331e:	2b00      	cmp	r3, #0
 8003320:	d02a      	beq.n	8003378 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003324:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003326:	4b20      	ldr	r3, [pc, #128]	; (80033a8 <UART_SetConfig+0x4e8>)
 8003328:	0052      	lsls	r2, r2, #1
 800332a:	5ad3      	ldrh	r3, [r2, r3]
 800332c:	0019      	movs	r1, r3
 800332e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003330:	f7fc fef2 	bl	8000118 <__udivsi3>
 8003334:	0003      	movs	r3, r0
 8003336:	001a      	movs	r2, r3
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	085b      	lsrs	r3, r3, #1
 800333e:	18d2      	adds	r2, r2, r3
 8003340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	0019      	movs	r1, r3
 8003346:	0010      	movs	r0, r2
 8003348:	f7fc fee6 	bl	8000118 <__udivsi3>
 800334c:	0003      	movs	r3, r0
 800334e:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003352:	2b0f      	cmp	r3, #15
 8003354:	d90a      	bls.n	800336c <UART_SetConfig+0x4ac>
 8003356:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003358:	2380      	movs	r3, #128	; 0x80
 800335a:	025b      	lsls	r3, r3, #9
 800335c:	429a      	cmp	r2, r3
 800335e:	d205      	bcs.n	800336c <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003362:	b29a      	uxth	r2, r3
 8003364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	60da      	str	r2, [r3, #12]
 800336a:	e005      	b.n	8003378 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800336c:	231a      	movs	r3, #26
 800336e:	2220      	movs	r2, #32
 8003370:	189b      	adds	r3, r3, r2
 8003372:	19db      	adds	r3, r3, r7
 8003374:	2201      	movs	r2, #1
 8003376:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337a:	226a      	movs	r2, #106	; 0x6a
 800337c:	2101      	movs	r1, #1
 800337e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003382:	2268      	movs	r2, #104	; 0x68
 8003384:	2101      	movs	r1, #1
 8003386:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338a:	2200      	movs	r2, #0
 800338c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800338e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003390:	2200      	movs	r2, #0
 8003392:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003394:	231a      	movs	r3, #26
 8003396:	2220      	movs	r2, #32
 8003398:	189b      	adds	r3, r3, r2
 800339a:	19db      	adds	r3, r3, r7
 800339c:	781b      	ldrb	r3, [r3, #0]
}
 800339e:	0018      	movs	r0, r3
 80033a0:	46bd      	mov	sp, r7
 80033a2:	b010      	add	sp, #64	; 0x40
 80033a4:	bdb0      	pop	{r4, r5, r7, pc}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	080048a4 	.word	0x080048a4
 80033ac:	00f42400 	.word	0x00f42400

080033b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033bc:	2201      	movs	r2, #1
 80033be:	4013      	ands	r3, r2
 80033c0:	d00b      	beq.n	80033da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4a4a      	ldr	r2, [pc, #296]	; (80034f4 <UART_AdvFeatureConfig+0x144>)
 80033ca:	4013      	ands	r3, r2
 80033cc:	0019      	movs	r1, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033de:	2202      	movs	r2, #2
 80033e0:	4013      	ands	r3, r2
 80033e2:	d00b      	beq.n	80033fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	4a43      	ldr	r2, [pc, #268]	; (80034f8 <UART_AdvFeatureConfig+0x148>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	0019      	movs	r1, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003400:	2204      	movs	r2, #4
 8003402:	4013      	ands	r3, r2
 8003404:	d00b      	beq.n	800341e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	4a3b      	ldr	r2, [pc, #236]	; (80034fc <UART_AdvFeatureConfig+0x14c>)
 800340e:	4013      	ands	r3, r2
 8003410:	0019      	movs	r1, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003422:	2208      	movs	r2, #8
 8003424:	4013      	ands	r3, r2
 8003426:	d00b      	beq.n	8003440 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	4a34      	ldr	r2, [pc, #208]	; (8003500 <UART_AdvFeatureConfig+0x150>)
 8003430:	4013      	ands	r3, r2
 8003432:	0019      	movs	r1, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	430a      	orrs	r2, r1
 800343e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003444:	2210      	movs	r2, #16
 8003446:	4013      	ands	r3, r2
 8003448:	d00b      	beq.n	8003462 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	4a2c      	ldr	r2, [pc, #176]	; (8003504 <UART_AdvFeatureConfig+0x154>)
 8003452:	4013      	ands	r3, r2
 8003454:	0019      	movs	r1, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003466:	2220      	movs	r2, #32
 8003468:	4013      	ands	r3, r2
 800346a:	d00b      	beq.n	8003484 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	4a25      	ldr	r2, [pc, #148]	; (8003508 <UART_AdvFeatureConfig+0x158>)
 8003474:	4013      	ands	r3, r2
 8003476:	0019      	movs	r1, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003488:	2240      	movs	r2, #64	; 0x40
 800348a:	4013      	ands	r3, r2
 800348c:	d01d      	beq.n	80034ca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	4a1d      	ldr	r2, [pc, #116]	; (800350c <UART_AdvFeatureConfig+0x15c>)
 8003496:	4013      	ands	r3, r2
 8003498:	0019      	movs	r1, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034aa:	2380      	movs	r3, #128	; 0x80
 80034ac:	035b      	lsls	r3, r3, #13
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d10b      	bne.n	80034ca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4a15      	ldr	r2, [pc, #84]	; (8003510 <UART_AdvFeatureConfig+0x160>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	0019      	movs	r1, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ce:	2280      	movs	r2, #128	; 0x80
 80034d0:	4013      	ands	r3, r2
 80034d2:	d00b      	beq.n	80034ec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	4a0e      	ldr	r2, [pc, #56]	; (8003514 <UART_AdvFeatureConfig+0x164>)
 80034dc:	4013      	ands	r3, r2
 80034de:	0019      	movs	r1, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	605a      	str	r2, [r3, #4]
  }
}
 80034ec:	46c0      	nop			; (mov r8, r8)
 80034ee:	46bd      	mov	sp, r7
 80034f0:	b002      	add	sp, #8
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	fffdffff 	.word	0xfffdffff
 80034f8:	fffeffff 	.word	0xfffeffff
 80034fc:	fffbffff 	.word	0xfffbffff
 8003500:	ffff7fff 	.word	0xffff7fff
 8003504:	ffffefff 	.word	0xffffefff
 8003508:	ffffdfff 	.word	0xffffdfff
 800350c:	ffefffff 	.word	0xffefffff
 8003510:	ff9fffff 	.word	0xff9fffff
 8003514:	fff7ffff 	.word	0xfff7ffff

08003518 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af02      	add	r7, sp, #8
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2290      	movs	r2, #144	; 0x90
 8003524:	2100      	movs	r1, #0
 8003526:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003528:	f7fd fcd0 	bl	8000ecc <HAL_GetTick>
 800352c:	0003      	movs	r3, r0
 800352e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2208      	movs	r2, #8
 8003538:	4013      	ands	r3, r2
 800353a:	2b08      	cmp	r3, #8
 800353c:	d10c      	bne.n	8003558 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2280      	movs	r2, #128	; 0x80
 8003542:	0391      	lsls	r1, r2, #14
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	4a1a      	ldr	r2, [pc, #104]	; (80035b0 <UART_CheckIdleState+0x98>)
 8003548:	9200      	str	r2, [sp, #0]
 800354a:	2200      	movs	r2, #0
 800354c:	f000 f832 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8003550:	1e03      	subs	r3, r0, #0
 8003552:	d001      	beq.n	8003558 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e026      	b.n	80035a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2204      	movs	r2, #4
 8003560:	4013      	ands	r3, r2
 8003562:	2b04      	cmp	r3, #4
 8003564:	d10c      	bne.n	8003580 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2280      	movs	r2, #128	; 0x80
 800356a:	03d1      	lsls	r1, r2, #15
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	4a10      	ldr	r2, [pc, #64]	; (80035b0 <UART_CheckIdleState+0x98>)
 8003570:	9200      	str	r2, [sp, #0]
 8003572:	2200      	movs	r2, #0
 8003574:	f000 f81e 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8003578:	1e03      	subs	r3, r0, #0
 800357a:	d001      	beq.n	8003580 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e012      	b.n	80035a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2288      	movs	r2, #136	; 0x88
 8003584:	2120      	movs	r1, #32
 8003586:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	228c      	movs	r2, #140	; 0x8c
 800358c:	2120      	movs	r1, #32
 800358e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2284      	movs	r2, #132	; 0x84
 80035a0:	2100      	movs	r1, #0
 80035a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	0018      	movs	r0, r3
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b004      	add	sp, #16
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	01ffffff 	.word	0x01ffffff

080035b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b094      	sub	sp, #80	; 0x50
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	1dfb      	adds	r3, r7, #7
 80035c2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035c4:	e0a7      	b.n	8003716 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035c8:	3301      	adds	r3, #1
 80035ca:	d100      	bne.n	80035ce <UART_WaitOnFlagUntilTimeout+0x1a>
 80035cc:	e0a3      	b.n	8003716 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ce:	f7fd fc7d 	bl	8000ecc <HAL_GetTick>
 80035d2:	0002      	movs	r2, r0
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035da:	429a      	cmp	r2, r3
 80035dc:	d302      	bcc.n	80035e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80035de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d13f      	bne.n	8003664 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035e4:	f3ef 8310 	mrs	r3, PRIMASK
 80035e8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80035ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80035ec:	647b      	str	r3, [r7, #68]	; 0x44
 80035ee:	2301      	movs	r3, #1
 80035f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f4:	f383 8810 	msr	PRIMASK, r3
}
 80035f8:	46c0      	nop			; (mov r8, r8)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	494e      	ldr	r1, [pc, #312]	; (8003740 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003606:	400a      	ands	r2, r1
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800360c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003610:	f383 8810 	msr	PRIMASK, r3
}
 8003614:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003616:	f3ef 8310 	mrs	r3, PRIMASK
 800361a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800361c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800361e:	643b      	str	r3, [r7, #64]	; 0x40
 8003620:	2301      	movs	r3, #1
 8003622:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003626:	f383 8810 	msr	PRIMASK, r3
}
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2101      	movs	r1, #1
 8003638:	438a      	bics	r2, r1
 800363a:	609a      	str	r2, [r3, #8]
 800363c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800363e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003642:	f383 8810 	msr	PRIMASK, r3
}
 8003646:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2288      	movs	r2, #136	; 0x88
 800364c:	2120      	movs	r1, #32
 800364e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	228c      	movs	r2, #140	; 0x8c
 8003654:	2120      	movs	r1, #32
 8003656:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2284      	movs	r2, #132	; 0x84
 800365c:	2100      	movs	r1, #0
 800365e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e069      	b.n	8003738 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2204      	movs	r2, #4
 800366c:	4013      	ands	r3, r2
 800366e:	d052      	beq.n	8003716 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	69da      	ldr	r2, [r3, #28]
 8003676:	2380      	movs	r3, #128	; 0x80
 8003678:	011b      	lsls	r3, r3, #4
 800367a:	401a      	ands	r2, r3
 800367c:	2380      	movs	r3, #128	; 0x80
 800367e:	011b      	lsls	r3, r3, #4
 8003680:	429a      	cmp	r2, r3
 8003682:	d148      	bne.n	8003716 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2280      	movs	r2, #128	; 0x80
 800368a:	0112      	lsls	r2, r2, #4
 800368c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800368e:	f3ef 8310 	mrs	r3, PRIMASK
 8003692:	613b      	str	r3, [r7, #16]
  return(result);
 8003694:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003698:	2301      	movs	r3, #1
 800369a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	f383 8810 	msr	PRIMASK, r3
}
 80036a2:	46c0      	nop			; (mov r8, r8)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4924      	ldr	r1, [pc, #144]	; (8003740 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80036b0:	400a      	ands	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036b6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	f383 8810 	msr	PRIMASK, r3
}
 80036be:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c0:	f3ef 8310 	mrs	r3, PRIMASK
 80036c4:	61fb      	str	r3, [r7, #28]
  return(result);
 80036c6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80036ca:	2301      	movs	r3, #1
 80036cc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ce:	6a3b      	ldr	r3, [r7, #32]
 80036d0:	f383 8810 	msr	PRIMASK, r3
}
 80036d4:	46c0      	nop			; (mov r8, r8)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2101      	movs	r1, #1
 80036e2:	438a      	bics	r2, r1
 80036e4:	609a      	str	r2, [r3, #8]
 80036e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	f383 8810 	msr	PRIMASK, r3
}
 80036f0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2288      	movs	r2, #136	; 0x88
 80036f6:	2120      	movs	r1, #32
 80036f8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	228c      	movs	r2, #140	; 0x8c
 80036fe:	2120      	movs	r1, #32
 8003700:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2290      	movs	r2, #144	; 0x90
 8003706:	2120      	movs	r1, #32
 8003708:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2284      	movs	r2, #132	; 0x84
 800370e:	2100      	movs	r1, #0
 8003710:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e010      	b.n	8003738 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	69db      	ldr	r3, [r3, #28]
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	4013      	ands	r3, r2
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	425a      	negs	r2, r3
 8003726:	4153      	adcs	r3, r2
 8003728:	b2db      	uxtb	r3, r3
 800372a:	001a      	movs	r2, r3
 800372c:	1dfb      	adds	r3, r7, #7
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d100      	bne.n	8003736 <UART_WaitOnFlagUntilTimeout+0x182>
 8003734:	e747      	b.n	80035c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	0018      	movs	r0, r3
 800373a:	46bd      	mov	sp, r7
 800373c:	b014      	add	sp, #80	; 0x50
 800373e:	bd80      	pop	{r7, pc}
 8003740:	fffffe5f 	.word	0xfffffe5f

08003744 <__errno>:
 8003744:	4b01      	ldr	r3, [pc, #4]	; (800374c <__errno+0x8>)
 8003746:	6818      	ldr	r0, [r3, #0]
 8003748:	4770      	bx	lr
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	2000000c 	.word	0x2000000c

08003750 <__libc_init_array>:
 8003750:	b570      	push	{r4, r5, r6, lr}
 8003752:	2600      	movs	r6, #0
 8003754:	4d0c      	ldr	r5, [pc, #48]	; (8003788 <__libc_init_array+0x38>)
 8003756:	4c0d      	ldr	r4, [pc, #52]	; (800378c <__libc_init_array+0x3c>)
 8003758:	1b64      	subs	r4, r4, r5
 800375a:	10a4      	asrs	r4, r4, #2
 800375c:	42a6      	cmp	r6, r4
 800375e:	d109      	bne.n	8003774 <__libc_init_array+0x24>
 8003760:	2600      	movs	r6, #0
 8003762:	f001 f857 	bl	8004814 <_init>
 8003766:	4d0a      	ldr	r5, [pc, #40]	; (8003790 <__libc_init_array+0x40>)
 8003768:	4c0a      	ldr	r4, [pc, #40]	; (8003794 <__libc_init_array+0x44>)
 800376a:	1b64      	subs	r4, r4, r5
 800376c:	10a4      	asrs	r4, r4, #2
 800376e:	42a6      	cmp	r6, r4
 8003770:	d105      	bne.n	800377e <__libc_init_array+0x2e>
 8003772:	bd70      	pop	{r4, r5, r6, pc}
 8003774:	00b3      	lsls	r3, r6, #2
 8003776:	58eb      	ldr	r3, [r5, r3]
 8003778:	4798      	blx	r3
 800377a:	3601      	adds	r6, #1
 800377c:	e7ee      	b.n	800375c <__libc_init_array+0xc>
 800377e:	00b3      	lsls	r3, r6, #2
 8003780:	58eb      	ldr	r3, [r5, r3]
 8003782:	4798      	blx	r3
 8003784:	3601      	adds	r6, #1
 8003786:	e7f2      	b.n	800376e <__libc_init_array+0x1e>
 8003788:	0800495c 	.word	0x0800495c
 800378c:	0800495c 	.word	0x0800495c
 8003790:	0800495c 	.word	0x0800495c
 8003794:	08004960 	.word	0x08004960

08003798 <memset>:
 8003798:	0003      	movs	r3, r0
 800379a:	1882      	adds	r2, r0, r2
 800379c:	4293      	cmp	r3, r2
 800379e:	d100      	bne.n	80037a2 <memset+0xa>
 80037a0:	4770      	bx	lr
 80037a2:	7019      	strb	r1, [r3, #0]
 80037a4:	3301      	adds	r3, #1
 80037a6:	e7f9      	b.n	800379c <memset+0x4>

080037a8 <iprintf>:
 80037a8:	b40f      	push	{r0, r1, r2, r3}
 80037aa:	4b0b      	ldr	r3, [pc, #44]	; (80037d8 <iprintf+0x30>)
 80037ac:	b513      	push	{r0, r1, r4, lr}
 80037ae:	681c      	ldr	r4, [r3, #0]
 80037b0:	2c00      	cmp	r4, #0
 80037b2:	d005      	beq.n	80037c0 <iprintf+0x18>
 80037b4:	69a3      	ldr	r3, [r4, #24]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d102      	bne.n	80037c0 <iprintf+0x18>
 80037ba:	0020      	movs	r0, r4
 80037bc:	f000 f884 	bl	80038c8 <__sinit>
 80037c0:	ab05      	add	r3, sp, #20
 80037c2:	0020      	movs	r0, r4
 80037c4:	9a04      	ldr	r2, [sp, #16]
 80037c6:	68a1      	ldr	r1, [r4, #8]
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	f000 f9e1 	bl	8003b90 <_vfiprintf_r>
 80037ce:	bc16      	pop	{r1, r2, r4}
 80037d0:	bc08      	pop	{r3}
 80037d2:	b004      	add	sp, #16
 80037d4:	4718      	bx	r3
 80037d6:	46c0      	nop			; (mov r8, r8)
 80037d8:	2000000c 	.word	0x2000000c

080037dc <putchar>:
 80037dc:	4b08      	ldr	r3, [pc, #32]	; (8003800 <putchar+0x24>)
 80037de:	b570      	push	{r4, r5, r6, lr}
 80037e0:	681c      	ldr	r4, [r3, #0]
 80037e2:	0005      	movs	r5, r0
 80037e4:	2c00      	cmp	r4, #0
 80037e6:	d005      	beq.n	80037f4 <putchar+0x18>
 80037e8:	69a3      	ldr	r3, [r4, #24]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d102      	bne.n	80037f4 <putchar+0x18>
 80037ee:	0020      	movs	r0, r4
 80037f0:	f000 f86a 	bl	80038c8 <__sinit>
 80037f4:	0029      	movs	r1, r5
 80037f6:	0020      	movs	r0, r4
 80037f8:	68a2      	ldr	r2, [r4, #8]
 80037fa:	f000 fc85 	bl	8004108 <_putc_r>
 80037fe:	bd70      	pop	{r4, r5, r6, pc}
 8003800:	2000000c 	.word	0x2000000c

08003804 <std>:
 8003804:	2300      	movs	r3, #0
 8003806:	b510      	push	{r4, lr}
 8003808:	0004      	movs	r4, r0
 800380a:	6003      	str	r3, [r0, #0]
 800380c:	6043      	str	r3, [r0, #4]
 800380e:	6083      	str	r3, [r0, #8]
 8003810:	8181      	strh	r1, [r0, #12]
 8003812:	6643      	str	r3, [r0, #100]	; 0x64
 8003814:	0019      	movs	r1, r3
 8003816:	81c2      	strh	r2, [r0, #14]
 8003818:	6103      	str	r3, [r0, #16]
 800381a:	6143      	str	r3, [r0, #20]
 800381c:	6183      	str	r3, [r0, #24]
 800381e:	2208      	movs	r2, #8
 8003820:	305c      	adds	r0, #92	; 0x5c
 8003822:	f7ff ffb9 	bl	8003798 <memset>
 8003826:	4b05      	ldr	r3, [pc, #20]	; (800383c <std+0x38>)
 8003828:	6224      	str	r4, [r4, #32]
 800382a:	6263      	str	r3, [r4, #36]	; 0x24
 800382c:	4b04      	ldr	r3, [pc, #16]	; (8003840 <std+0x3c>)
 800382e:	62a3      	str	r3, [r4, #40]	; 0x28
 8003830:	4b04      	ldr	r3, [pc, #16]	; (8003844 <std+0x40>)
 8003832:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003834:	4b04      	ldr	r3, [pc, #16]	; (8003848 <std+0x44>)
 8003836:	6323      	str	r3, [r4, #48]	; 0x30
 8003838:	bd10      	pop	{r4, pc}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	080041c1 	.word	0x080041c1
 8003840:	080041e9 	.word	0x080041e9
 8003844:	08004221 	.word	0x08004221
 8003848:	0800424d 	.word	0x0800424d

0800384c <_cleanup_r>:
 800384c:	b510      	push	{r4, lr}
 800384e:	4902      	ldr	r1, [pc, #8]	; (8003858 <_cleanup_r+0xc>)
 8003850:	f000 f8ba 	bl	80039c8 <_fwalk_reent>
 8003854:	bd10      	pop	{r4, pc}
 8003856:	46c0      	nop			; (mov r8, r8)
 8003858:	08004559 	.word	0x08004559

0800385c <__sfmoreglue>:
 800385c:	b570      	push	{r4, r5, r6, lr}
 800385e:	2568      	movs	r5, #104	; 0x68
 8003860:	1e4a      	subs	r2, r1, #1
 8003862:	4355      	muls	r5, r2
 8003864:	000e      	movs	r6, r1
 8003866:	0029      	movs	r1, r5
 8003868:	3174      	adds	r1, #116	; 0x74
 800386a:	f000 f8f3 	bl	8003a54 <_malloc_r>
 800386e:	1e04      	subs	r4, r0, #0
 8003870:	d008      	beq.n	8003884 <__sfmoreglue+0x28>
 8003872:	2100      	movs	r1, #0
 8003874:	002a      	movs	r2, r5
 8003876:	6001      	str	r1, [r0, #0]
 8003878:	6046      	str	r6, [r0, #4]
 800387a:	300c      	adds	r0, #12
 800387c:	60a0      	str	r0, [r4, #8]
 800387e:	3268      	adds	r2, #104	; 0x68
 8003880:	f7ff ff8a 	bl	8003798 <memset>
 8003884:	0020      	movs	r0, r4
 8003886:	bd70      	pop	{r4, r5, r6, pc}

08003888 <__sfp_lock_acquire>:
 8003888:	b510      	push	{r4, lr}
 800388a:	4802      	ldr	r0, [pc, #8]	; (8003894 <__sfp_lock_acquire+0xc>)
 800388c:	f000 f8bd 	bl	8003a0a <__retarget_lock_acquire_recursive>
 8003890:	bd10      	pop	{r4, pc}
 8003892:	46c0      	nop			; (mov r8, r8)
 8003894:	20000155 	.word	0x20000155

08003898 <__sfp_lock_release>:
 8003898:	b510      	push	{r4, lr}
 800389a:	4802      	ldr	r0, [pc, #8]	; (80038a4 <__sfp_lock_release+0xc>)
 800389c:	f000 f8b6 	bl	8003a0c <__retarget_lock_release_recursive>
 80038a0:	bd10      	pop	{r4, pc}
 80038a2:	46c0      	nop			; (mov r8, r8)
 80038a4:	20000155 	.word	0x20000155

080038a8 <__sinit_lock_acquire>:
 80038a8:	b510      	push	{r4, lr}
 80038aa:	4802      	ldr	r0, [pc, #8]	; (80038b4 <__sinit_lock_acquire+0xc>)
 80038ac:	f000 f8ad 	bl	8003a0a <__retarget_lock_acquire_recursive>
 80038b0:	bd10      	pop	{r4, pc}
 80038b2:	46c0      	nop			; (mov r8, r8)
 80038b4:	20000156 	.word	0x20000156

080038b8 <__sinit_lock_release>:
 80038b8:	b510      	push	{r4, lr}
 80038ba:	4802      	ldr	r0, [pc, #8]	; (80038c4 <__sinit_lock_release+0xc>)
 80038bc:	f000 f8a6 	bl	8003a0c <__retarget_lock_release_recursive>
 80038c0:	bd10      	pop	{r4, pc}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	20000156 	.word	0x20000156

080038c8 <__sinit>:
 80038c8:	b513      	push	{r0, r1, r4, lr}
 80038ca:	0004      	movs	r4, r0
 80038cc:	f7ff ffec 	bl	80038a8 <__sinit_lock_acquire>
 80038d0:	69a3      	ldr	r3, [r4, #24]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d002      	beq.n	80038dc <__sinit+0x14>
 80038d6:	f7ff ffef 	bl	80038b8 <__sinit_lock_release>
 80038da:	bd13      	pop	{r0, r1, r4, pc}
 80038dc:	64a3      	str	r3, [r4, #72]	; 0x48
 80038de:	64e3      	str	r3, [r4, #76]	; 0x4c
 80038e0:	6523      	str	r3, [r4, #80]	; 0x50
 80038e2:	4b13      	ldr	r3, [pc, #76]	; (8003930 <__sinit+0x68>)
 80038e4:	4a13      	ldr	r2, [pc, #76]	; (8003934 <__sinit+0x6c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80038ea:	9301      	str	r3, [sp, #4]
 80038ec:	42a3      	cmp	r3, r4
 80038ee:	d101      	bne.n	80038f4 <__sinit+0x2c>
 80038f0:	2301      	movs	r3, #1
 80038f2:	61a3      	str	r3, [r4, #24]
 80038f4:	0020      	movs	r0, r4
 80038f6:	f000 f81f 	bl	8003938 <__sfp>
 80038fa:	6060      	str	r0, [r4, #4]
 80038fc:	0020      	movs	r0, r4
 80038fe:	f000 f81b 	bl	8003938 <__sfp>
 8003902:	60a0      	str	r0, [r4, #8]
 8003904:	0020      	movs	r0, r4
 8003906:	f000 f817 	bl	8003938 <__sfp>
 800390a:	2200      	movs	r2, #0
 800390c:	2104      	movs	r1, #4
 800390e:	60e0      	str	r0, [r4, #12]
 8003910:	6860      	ldr	r0, [r4, #4]
 8003912:	f7ff ff77 	bl	8003804 <std>
 8003916:	2201      	movs	r2, #1
 8003918:	2109      	movs	r1, #9
 800391a:	68a0      	ldr	r0, [r4, #8]
 800391c:	f7ff ff72 	bl	8003804 <std>
 8003920:	2202      	movs	r2, #2
 8003922:	2112      	movs	r1, #18
 8003924:	68e0      	ldr	r0, [r4, #12]
 8003926:	f7ff ff6d 	bl	8003804 <std>
 800392a:	2301      	movs	r3, #1
 800392c:	61a3      	str	r3, [r4, #24]
 800392e:	e7d2      	b.n	80038d6 <__sinit+0xe>
 8003930:	080048bc 	.word	0x080048bc
 8003934:	0800384d 	.word	0x0800384d

08003938 <__sfp>:
 8003938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800393a:	0007      	movs	r7, r0
 800393c:	f7ff ffa4 	bl	8003888 <__sfp_lock_acquire>
 8003940:	4b1f      	ldr	r3, [pc, #124]	; (80039c0 <__sfp+0x88>)
 8003942:	681e      	ldr	r6, [r3, #0]
 8003944:	69b3      	ldr	r3, [r6, #24]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d102      	bne.n	8003950 <__sfp+0x18>
 800394a:	0030      	movs	r0, r6
 800394c:	f7ff ffbc 	bl	80038c8 <__sinit>
 8003950:	3648      	adds	r6, #72	; 0x48
 8003952:	68b4      	ldr	r4, [r6, #8]
 8003954:	6873      	ldr	r3, [r6, #4]
 8003956:	3b01      	subs	r3, #1
 8003958:	d504      	bpl.n	8003964 <__sfp+0x2c>
 800395a:	6833      	ldr	r3, [r6, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d022      	beq.n	80039a6 <__sfp+0x6e>
 8003960:	6836      	ldr	r6, [r6, #0]
 8003962:	e7f6      	b.n	8003952 <__sfp+0x1a>
 8003964:	220c      	movs	r2, #12
 8003966:	5ea5      	ldrsh	r5, [r4, r2]
 8003968:	2d00      	cmp	r5, #0
 800396a:	d11a      	bne.n	80039a2 <__sfp+0x6a>
 800396c:	0020      	movs	r0, r4
 800396e:	4b15      	ldr	r3, [pc, #84]	; (80039c4 <__sfp+0x8c>)
 8003970:	3058      	adds	r0, #88	; 0x58
 8003972:	60e3      	str	r3, [r4, #12]
 8003974:	6665      	str	r5, [r4, #100]	; 0x64
 8003976:	f000 f847 	bl	8003a08 <__retarget_lock_init_recursive>
 800397a:	f7ff ff8d 	bl	8003898 <__sfp_lock_release>
 800397e:	0020      	movs	r0, r4
 8003980:	2208      	movs	r2, #8
 8003982:	0029      	movs	r1, r5
 8003984:	6025      	str	r5, [r4, #0]
 8003986:	60a5      	str	r5, [r4, #8]
 8003988:	6065      	str	r5, [r4, #4]
 800398a:	6125      	str	r5, [r4, #16]
 800398c:	6165      	str	r5, [r4, #20]
 800398e:	61a5      	str	r5, [r4, #24]
 8003990:	305c      	adds	r0, #92	; 0x5c
 8003992:	f7ff ff01 	bl	8003798 <memset>
 8003996:	6365      	str	r5, [r4, #52]	; 0x34
 8003998:	63a5      	str	r5, [r4, #56]	; 0x38
 800399a:	64a5      	str	r5, [r4, #72]	; 0x48
 800399c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800399e:	0020      	movs	r0, r4
 80039a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039a2:	3468      	adds	r4, #104	; 0x68
 80039a4:	e7d7      	b.n	8003956 <__sfp+0x1e>
 80039a6:	2104      	movs	r1, #4
 80039a8:	0038      	movs	r0, r7
 80039aa:	f7ff ff57 	bl	800385c <__sfmoreglue>
 80039ae:	1e04      	subs	r4, r0, #0
 80039b0:	6030      	str	r0, [r6, #0]
 80039b2:	d1d5      	bne.n	8003960 <__sfp+0x28>
 80039b4:	f7ff ff70 	bl	8003898 <__sfp_lock_release>
 80039b8:	230c      	movs	r3, #12
 80039ba:	603b      	str	r3, [r7, #0]
 80039bc:	e7ef      	b.n	800399e <__sfp+0x66>
 80039be:	46c0      	nop			; (mov r8, r8)
 80039c0:	080048bc 	.word	0x080048bc
 80039c4:	ffff0001 	.word	0xffff0001

080039c8 <_fwalk_reent>:
 80039c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039ca:	0004      	movs	r4, r0
 80039cc:	0006      	movs	r6, r0
 80039ce:	2700      	movs	r7, #0
 80039d0:	9101      	str	r1, [sp, #4]
 80039d2:	3448      	adds	r4, #72	; 0x48
 80039d4:	6863      	ldr	r3, [r4, #4]
 80039d6:	68a5      	ldr	r5, [r4, #8]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	9b00      	ldr	r3, [sp, #0]
 80039dc:	3b01      	subs	r3, #1
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	d504      	bpl.n	80039ec <_fwalk_reent+0x24>
 80039e2:	6824      	ldr	r4, [r4, #0]
 80039e4:	2c00      	cmp	r4, #0
 80039e6:	d1f5      	bne.n	80039d4 <_fwalk_reent+0xc>
 80039e8:	0038      	movs	r0, r7
 80039ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80039ec:	89ab      	ldrh	r3, [r5, #12]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d908      	bls.n	8003a04 <_fwalk_reent+0x3c>
 80039f2:	220e      	movs	r2, #14
 80039f4:	5eab      	ldrsh	r3, [r5, r2]
 80039f6:	3301      	adds	r3, #1
 80039f8:	d004      	beq.n	8003a04 <_fwalk_reent+0x3c>
 80039fa:	0029      	movs	r1, r5
 80039fc:	0030      	movs	r0, r6
 80039fe:	9b01      	ldr	r3, [sp, #4]
 8003a00:	4798      	blx	r3
 8003a02:	4307      	orrs	r7, r0
 8003a04:	3568      	adds	r5, #104	; 0x68
 8003a06:	e7e8      	b.n	80039da <_fwalk_reent+0x12>

08003a08 <__retarget_lock_init_recursive>:
 8003a08:	4770      	bx	lr

08003a0a <__retarget_lock_acquire_recursive>:
 8003a0a:	4770      	bx	lr

08003a0c <__retarget_lock_release_recursive>:
 8003a0c:	4770      	bx	lr
	...

08003a10 <sbrk_aligned>:
 8003a10:	b570      	push	{r4, r5, r6, lr}
 8003a12:	4e0f      	ldr	r6, [pc, #60]	; (8003a50 <sbrk_aligned+0x40>)
 8003a14:	000d      	movs	r5, r1
 8003a16:	6831      	ldr	r1, [r6, #0]
 8003a18:	0004      	movs	r4, r0
 8003a1a:	2900      	cmp	r1, #0
 8003a1c:	d102      	bne.n	8003a24 <sbrk_aligned+0x14>
 8003a1e:	f000 fbbd 	bl	800419c <_sbrk_r>
 8003a22:	6030      	str	r0, [r6, #0]
 8003a24:	0029      	movs	r1, r5
 8003a26:	0020      	movs	r0, r4
 8003a28:	f000 fbb8 	bl	800419c <_sbrk_r>
 8003a2c:	1c43      	adds	r3, r0, #1
 8003a2e:	d00a      	beq.n	8003a46 <sbrk_aligned+0x36>
 8003a30:	2303      	movs	r3, #3
 8003a32:	1cc5      	adds	r5, r0, #3
 8003a34:	439d      	bics	r5, r3
 8003a36:	42a8      	cmp	r0, r5
 8003a38:	d007      	beq.n	8003a4a <sbrk_aligned+0x3a>
 8003a3a:	1a29      	subs	r1, r5, r0
 8003a3c:	0020      	movs	r0, r4
 8003a3e:	f000 fbad 	bl	800419c <_sbrk_r>
 8003a42:	1c43      	adds	r3, r0, #1
 8003a44:	d101      	bne.n	8003a4a <sbrk_aligned+0x3a>
 8003a46:	2501      	movs	r5, #1
 8003a48:	426d      	negs	r5, r5
 8003a4a:	0028      	movs	r0, r5
 8003a4c:	bd70      	pop	{r4, r5, r6, pc}
 8003a4e:	46c0      	nop			; (mov r8, r8)
 8003a50:	2000015c 	.word	0x2000015c

08003a54 <_malloc_r>:
 8003a54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a56:	2203      	movs	r2, #3
 8003a58:	1ccb      	adds	r3, r1, #3
 8003a5a:	4393      	bics	r3, r2
 8003a5c:	3308      	adds	r3, #8
 8003a5e:	0006      	movs	r6, r0
 8003a60:	001f      	movs	r7, r3
 8003a62:	2b0c      	cmp	r3, #12
 8003a64:	d232      	bcs.n	8003acc <_malloc_r+0x78>
 8003a66:	270c      	movs	r7, #12
 8003a68:	42b9      	cmp	r1, r7
 8003a6a:	d831      	bhi.n	8003ad0 <_malloc_r+0x7c>
 8003a6c:	0030      	movs	r0, r6
 8003a6e:	f000 fe3f 	bl	80046f0 <__malloc_lock>
 8003a72:	4d32      	ldr	r5, [pc, #200]	; (8003b3c <_malloc_r+0xe8>)
 8003a74:	682b      	ldr	r3, [r5, #0]
 8003a76:	001c      	movs	r4, r3
 8003a78:	2c00      	cmp	r4, #0
 8003a7a:	d12e      	bne.n	8003ada <_malloc_r+0x86>
 8003a7c:	0039      	movs	r1, r7
 8003a7e:	0030      	movs	r0, r6
 8003a80:	f7ff ffc6 	bl	8003a10 <sbrk_aligned>
 8003a84:	0004      	movs	r4, r0
 8003a86:	1c43      	adds	r3, r0, #1
 8003a88:	d11e      	bne.n	8003ac8 <_malloc_r+0x74>
 8003a8a:	682c      	ldr	r4, [r5, #0]
 8003a8c:	0025      	movs	r5, r4
 8003a8e:	2d00      	cmp	r5, #0
 8003a90:	d14a      	bne.n	8003b28 <_malloc_r+0xd4>
 8003a92:	6823      	ldr	r3, [r4, #0]
 8003a94:	0029      	movs	r1, r5
 8003a96:	18e3      	adds	r3, r4, r3
 8003a98:	0030      	movs	r0, r6
 8003a9a:	9301      	str	r3, [sp, #4]
 8003a9c:	f000 fb7e 	bl	800419c <_sbrk_r>
 8003aa0:	9b01      	ldr	r3, [sp, #4]
 8003aa2:	4283      	cmp	r3, r0
 8003aa4:	d143      	bne.n	8003b2e <_malloc_r+0xda>
 8003aa6:	6823      	ldr	r3, [r4, #0]
 8003aa8:	3703      	adds	r7, #3
 8003aaa:	1aff      	subs	r7, r7, r3
 8003aac:	2303      	movs	r3, #3
 8003aae:	439f      	bics	r7, r3
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	2f0c      	cmp	r7, #12
 8003ab4:	d200      	bcs.n	8003ab8 <_malloc_r+0x64>
 8003ab6:	270c      	movs	r7, #12
 8003ab8:	0039      	movs	r1, r7
 8003aba:	0030      	movs	r0, r6
 8003abc:	f7ff ffa8 	bl	8003a10 <sbrk_aligned>
 8003ac0:	1c43      	adds	r3, r0, #1
 8003ac2:	d034      	beq.n	8003b2e <_malloc_r+0xda>
 8003ac4:	6823      	ldr	r3, [r4, #0]
 8003ac6:	19df      	adds	r7, r3, r7
 8003ac8:	6027      	str	r7, [r4, #0]
 8003aca:	e013      	b.n	8003af4 <_malloc_r+0xa0>
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	dacb      	bge.n	8003a68 <_malloc_r+0x14>
 8003ad0:	230c      	movs	r3, #12
 8003ad2:	2500      	movs	r5, #0
 8003ad4:	6033      	str	r3, [r6, #0]
 8003ad6:	0028      	movs	r0, r5
 8003ad8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ada:	6822      	ldr	r2, [r4, #0]
 8003adc:	1bd1      	subs	r1, r2, r7
 8003ade:	d420      	bmi.n	8003b22 <_malloc_r+0xce>
 8003ae0:	290b      	cmp	r1, #11
 8003ae2:	d917      	bls.n	8003b14 <_malloc_r+0xc0>
 8003ae4:	19e2      	adds	r2, r4, r7
 8003ae6:	6027      	str	r7, [r4, #0]
 8003ae8:	42a3      	cmp	r3, r4
 8003aea:	d111      	bne.n	8003b10 <_malloc_r+0xbc>
 8003aec:	602a      	str	r2, [r5, #0]
 8003aee:	6863      	ldr	r3, [r4, #4]
 8003af0:	6011      	str	r1, [r2, #0]
 8003af2:	6053      	str	r3, [r2, #4]
 8003af4:	0030      	movs	r0, r6
 8003af6:	0025      	movs	r5, r4
 8003af8:	f000 fe02 	bl	8004700 <__malloc_unlock>
 8003afc:	2207      	movs	r2, #7
 8003afe:	350b      	adds	r5, #11
 8003b00:	1d23      	adds	r3, r4, #4
 8003b02:	4395      	bics	r5, r2
 8003b04:	1aea      	subs	r2, r5, r3
 8003b06:	429d      	cmp	r5, r3
 8003b08:	d0e5      	beq.n	8003ad6 <_malloc_r+0x82>
 8003b0a:	1b5b      	subs	r3, r3, r5
 8003b0c:	50a3      	str	r3, [r4, r2]
 8003b0e:	e7e2      	b.n	8003ad6 <_malloc_r+0x82>
 8003b10:	605a      	str	r2, [r3, #4]
 8003b12:	e7ec      	b.n	8003aee <_malloc_r+0x9a>
 8003b14:	6862      	ldr	r2, [r4, #4]
 8003b16:	42a3      	cmp	r3, r4
 8003b18:	d101      	bne.n	8003b1e <_malloc_r+0xca>
 8003b1a:	602a      	str	r2, [r5, #0]
 8003b1c:	e7ea      	b.n	8003af4 <_malloc_r+0xa0>
 8003b1e:	605a      	str	r2, [r3, #4]
 8003b20:	e7e8      	b.n	8003af4 <_malloc_r+0xa0>
 8003b22:	0023      	movs	r3, r4
 8003b24:	6864      	ldr	r4, [r4, #4]
 8003b26:	e7a7      	b.n	8003a78 <_malloc_r+0x24>
 8003b28:	002c      	movs	r4, r5
 8003b2a:	686d      	ldr	r5, [r5, #4]
 8003b2c:	e7af      	b.n	8003a8e <_malloc_r+0x3a>
 8003b2e:	230c      	movs	r3, #12
 8003b30:	0030      	movs	r0, r6
 8003b32:	6033      	str	r3, [r6, #0]
 8003b34:	f000 fde4 	bl	8004700 <__malloc_unlock>
 8003b38:	e7cd      	b.n	8003ad6 <_malloc_r+0x82>
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	20000158 	.word	0x20000158

08003b40 <__sfputc_r>:
 8003b40:	6893      	ldr	r3, [r2, #8]
 8003b42:	b510      	push	{r4, lr}
 8003b44:	3b01      	subs	r3, #1
 8003b46:	6093      	str	r3, [r2, #8]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	da04      	bge.n	8003b56 <__sfputc_r+0x16>
 8003b4c:	6994      	ldr	r4, [r2, #24]
 8003b4e:	42a3      	cmp	r3, r4
 8003b50:	db07      	blt.n	8003b62 <__sfputc_r+0x22>
 8003b52:	290a      	cmp	r1, #10
 8003b54:	d005      	beq.n	8003b62 <__sfputc_r+0x22>
 8003b56:	6813      	ldr	r3, [r2, #0]
 8003b58:	1c58      	adds	r0, r3, #1
 8003b5a:	6010      	str	r0, [r2, #0]
 8003b5c:	7019      	strb	r1, [r3, #0]
 8003b5e:	0008      	movs	r0, r1
 8003b60:	bd10      	pop	{r4, pc}
 8003b62:	f000 fb79 	bl	8004258 <__swbuf_r>
 8003b66:	0001      	movs	r1, r0
 8003b68:	e7f9      	b.n	8003b5e <__sfputc_r+0x1e>

08003b6a <__sfputs_r>:
 8003b6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b6c:	0006      	movs	r6, r0
 8003b6e:	000f      	movs	r7, r1
 8003b70:	0014      	movs	r4, r2
 8003b72:	18d5      	adds	r5, r2, r3
 8003b74:	42ac      	cmp	r4, r5
 8003b76:	d101      	bne.n	8003b7c <__sfputs_r+0x12>
 8003b78:	2000      	movs	r0, #0
 8003b7a:	e007      	b.n	8003b8c <__sfputs_r+0x22>
 8003b7c:	7821      	ldrb	r1, [r4, #0]
 8003b7e:	003a      	movs	r2, r7
 8003b80:	0030      	movs	r0, r6
 8003b82:	f7ff ffdd 	bl	8003b40 <__sfputc_r>
 8003b86:	3401      	adds	r4, #1
 8003b88:	1c43      	adds	r3, r0, #1
 8003b8a:	d1f3      	bne.n	8003b74 <__sfputs_r+0xa>
 8003b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b90 <_vfiprintf_r>:
 8003b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b92:	b0a1      	sub	sp, #132	; 0x84
 8003b94:	0006      	movs	r6, r0
 8003b96:	000c      	movs	r4, r1
 8003b98:	001f      	movs	r7, r3
 8003b9a:	9203      	str	r2, [sp, #12]
 8003b9c:	2800      	cmp	r0, #0
 8003b9e:	d004      	beq.n	8003baa <_vfiprintf_r+0x1a>
 8003ba0:	6983      	ldr	r3, [r0, #24]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <_vfiprintf_r+0x1a>
 8003ba6:	f7ff fe8f 	bl	80038c8 <__sinit>
 8003baa:	4b8e      	ldr	r3, [pc, #568]	; (8003de4 <_vfiprintf_r+0x254>)
 8003bac:	429c      	cmp	r4, r3
 8003bae:	d11c      	bne.n	8003bea <_vfiprintf_r+0x5a>
 8003bb0:	6874      	ldr	r4, [r6, #4]
 8003bb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003bb4:	07db      	lsls	r3, r3, #31
 8003bb6:	d405      	bmi.n	8003bc4 <_vfiprintf_r+0x34>
 8003bb8:	89a3      	ldrh	r3, [r4, #12]
 8003bba:	059b      	lsls	r3, r3, #22
 8003bbc:	d402      	bmi.n	8003bc4 <_vfiprintf_r+0x34>
 8003bbe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bc0:	f7ff ff23 	bl	8003a0a <__retarget_lock_acquire_recursive>
 8003bc4:	89a3      	ldrh	r3, [r4, #12]
 8003bc6:	071b      	lsls	r3, r3, #28
 8003bc8:	d502      	bpl.n	8003bd0 <_vfiprintf_r+0x40>
 8003bca:	6923      	ldr	r3, [r4, #16]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d11d      	bne.n	8003c0c <_vfiprintf_r+0x7c>
 8003bd0:	0021      	movs	r1, r4
 8003bd2:	0030      	movs	r0, r6
 8003bd4:	f000 fbaa 	bl	800432c <__swsetup_r>
 8003bd8:	2800      	cmp	r0, #0
 8003bda:	d017      	beq.n	8003c0c <_vfiprintf_r+0x7c>
 8003bdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003bde:	07db      	lsls	r3, r3, #31
 8003be0:	d50d      	bpl.n	8003bfe <_vfiprintf_r+0x6e>
 8003be2:	2001      	movs	r0, #1
 8003be4:	4240      	negs	r0, r0
 8003be6:	b021      	add	sp, #132	; 0x84
 8003be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bea:	4b7f      	ldr	r3, [pc, #508]	; (8003de8 <_vfiprintf_r+0x258>)
 8003bec:	429c      	cmp	r4, r3
 8003bee:	d101      	bne.n	8003bf4 <_vfiprintf_r+0x64>
 8003bf0:	68b4      	ldr	r4, [r6, #8]
 8003bf2:	e7de      	b.n	8003bb2 <_vfiprintf_r+0x22>
 8003bf4:	4b7d      	ldr	r3, [pc, #500]	; (8003dec <_vfiprintf_r+0x25c>)
 8003bf6:	429c      	cmp	r4, r3
 8003bf8:	d1db      	bne.n	8003bb2 <_vfiprintf_r+0x22>
 8003bfa:	68f4      	ldr	r4, [r6, #12]
 8003bfc:	e7d9      	b.n	8003bb2 <_vfiprintf_r+0x22>
 8003bfe:	89a3      	ldrh	r3, [r4, #12]
 8003c00:	059b      	lsls	r3, r3, #22
 8003c02:	d4ee      	bmi.n	8003be2 <_vfiprintf_r+0x52>
 8003c04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c06:	f7ff ff01 	bl	8003a0c <__retarget_lock_release_recursive>
 8003c0a:	e7ea      	b.n	8003be2 <_vfiprintf_r+0x52>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	ad08      	add	r5, sp, #32
 8003c10:	616b      	str	r3, [r5, #20]
 8003c12:	3320      	adds	r3, #32
 8003c14:	766b      	strb	r3, [r5, #25]
 8003c16:	3310      	adds	r3, #16
 8003c18:	76ab      	strb	r3, [r5, #26]
 8003c1a:	9707      	str	r7, [sp, #28]
 8003c1c:	9f03      	ldr	r7, [sp, #12]
 8003c1e:	783b      	ldrb	r3, [r7, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <_vfiprintf_r+0x98>
 8003c24:	2b25      	cmp	r3, #37	; 0x25
 8003c26:	d14e      	bne.n	8003cc6 <_vfiprintf_r+0x136>
 8003c28:	9b03      	ldr	r3, [sp, #12]
 8003c2a:	1afb      	subs	r3, r7, r3
 8003c2c:	9305      	str	r3, [sp, #20]
 8003c2e:	9b03      	ldr	r3, [sp, #12]
 8003c30:	429f      	cmp	r7, r3
 8003c32:	d00d      	beq.n	8003c50 <_vfiprintf_r+0xc0>
 8003c34:	9b05      	ldr	r3, [sp, #20]
 8003c36:	0021      	movs	r1, r4
 8003c38:	0030      	movs	r0, r6
 8003c3a:	9a03      	ldr	r2, [sp, #12]
 8003c3c:	f7ff ff95 	bl	8003b6a <__sfputs_r>
 8003c40:	1c43      	adds	r3, r0, #1
 8003c42:	d100      	bne.n	8003c46 <_vfiprintf_r+0xb6>
 8003c44:	e0b5      	b.n	8003db2 <_vfiprintf_r+0x222>
 8003c46:	696a      	ldr	r2, [r5, #20]
 8003c48:	9b05      	ldr	r3, [sp, #20]
 8003c4a:	4694      	mov	ip, r2
 8003c4c:	4463      	add	r3, ip
 8003c4e:	616b      	str	r3, [r5, #20]
 8003c50:	783b      	ldrb	r3, [r7, #0]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d100      	bne.n	8003c58 <_vfiprintf_r+0xc8>
 8003c56:	e0ac      	b.n	8003db2 <_vfiprintf_r+0x222>
 8003c58:	2201      	movs	r2, #1
 8003c5a:	1c7b      	adds	r3, r7, #1
 8003c5c:	9303      	str	r3, [sp, #12]
 8003c5e:	2300      	movs	r3, #0
 8003c60:	4252      	negs	r2, r2
 8003c62:	606a      	str	r2, [r5, #4]
 8003c64:	a904      	add	r1, sp, #16
 8003c66:	3254      	adds	r2, #84	; 0x54
 8003c68:	1852      	adds	r2, r2, r1
 8003c6a:	602b      	str	r3, [r5, #0]
 8003c6c:	60eb      	str	r3, [r5, #12]
 8003c6e:	60ab      	str	r3, [r5, #8]
 8003c70:	7013      	strb	r3, [r2, #0]
 8003c72:	65ab      	str	r3, [r5, #88]	; 0x58
 8003c74:	9b03      	ldr	r3, [sp, #12]
 8003c76:	2205      	movs	r2, #5
 8003c78:	7819      	ldrb	r1, [r3, #0]
 8003c7a:	485d      	ldr	r0, [pc, #372]	; (8003df0 <_vfiprintf_r+0x260>)
 8003c7c:	f000 fd2c 	bl	80046d8 <memchr>
 8003c80:	9b03      	ldr	r3, [sp, #12]
 8003c82:	1c5f      	adds	r7, r3, #1
 8003c84:	2800      	cmp	r0, #0
 8003c86:	d120      	bne.n	8003cca <_vfiprintf_r+0x13a>
 8003c88:	682a      	ldr	r2, [r5, #0]
 8003c8a:	06d3      	lsls	r3, r2, #27
 8003c8c:	d504      	bpl.n	8003c98 <_vfiprintf_r+0x108>
 8003c8e:	2353      	movs	r3, #83	; 0x53
 8003c90:	a904      	add	r1, sp, #16
 8003c92:	185b      	adds	r3, r3, r1
 8003c94:	2120      	movs	r1, #32
 8003c96:	7019      	strb	r1, [r3, #0]
 8003c98:	0713      	lsls	r3, r2, #28
 8003c9a:	d504      	bpl.n	8003ca6 <_vfiprintf_r+0x116>
 8003c9c:	2353      	movs	r3, #83	; 0x53
 8003c9e:	a904      	add	r1, sp, #16
 8003ca0:	185b      	adds	r3, r3, r1
 8003ca2:	212b      	movs	r1, #43	; 0x2b
 8003ca4:	7019      	strb	r1, [r3, #0]
 8003ca6:	9b03      	ldr	r3, [sp, #12]
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	2b2a      	cmp	r3, #42	; 0x2a
 8003cac:	d016      	beq.n	8003cdc <_vfiprintf_r+0x14c>
 8003cae:	2100      	movs	r1, #0
 8003cb0:	68eb      	ldr	r3, [r5, #12]
 8003cb2:	9f03      	ldr	r7, [sp, #12]
 8003cb4:	783a      	ldrb	r2, [r7, #0]
 8003cb6:	1c78      	adds	r0, r7, #1
 8003cb8:	3a30      	subs	r2, #48	; 0x30
 8003cba:	4684      	mov	ip, r0
 8003cbc:	2a09      	cmp	r2, #9
 8003cbe:	d94f      	bls.n	8003d60 <_vfiprintf_r+0x1d0>
 8003cc0:	2900      	cmp	r1, #0
 8003cc2:	d111      	bne.n	8003ce8 <_vfiprintf_r+0x158>
 8003cc4:	e017      	b.n	8003cf6 <_vfiprintf_r+0x166>
 8003cc6:	3701      	adds	r7, #1
 8003cc8:	e7a9      	b.n	8003c1e <_vfiprintf_r+0x8e>
 8003cca:	4b49      	ldr	r3, [pc, #292]	; (8003df0 <_vfiprintf_r+0x260>)
 8003ccc:	682a      	ldr	r2, [r5, #0]
 8003cce:	1ac0      	subs	r0, r0, r3
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	4083      	lsls	r3, r0
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	602b      	str	r3, [r5, #0]
 8003cd8:	9703      	str	r7, [sp, #12]
 8003cda:	e7cb      	b.n	8003c74 <_vfiprintf_r+0xe4>
 8003cdc:	9b07      	ldr	r3, [sp, #28]
 8003cde:	1d19      	adds	r1, r3, #4
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	9107      	str	r1, [sp, #28]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	db01      	blt.n	8003cec <_vfiprintf_r+0x15c>
 8003ce8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003cea:	e004      	b.n	8003cf6 <_vfiprintf_r+0x166>
 8003cec:	425b      	negs	r3, r3
 8003cee:	60eb      	str	r3, [r5, #12]
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	602b      	str	r3, [r5, #0]
 8003cf6:	783b      	ldrb	r3, [r7, #0]
 8003cf8:	2b2e      	cmp	r3, #46	; 0x2e
 8003cfa:	d10a      	bne.n	8003d12 <_vfiprintf_r+0x182>
 8003cfc:	787b      	ldrb	r3, [r7, #1]
 8003cfe:	2b2a      	cmp	r3, #42	; 0x2a
 8003d00:	d137      	bne.n	8003d72 <_vfiprintf_r+0x1e2>
 8003d02:	9b07      	ldr	r3, [sp, #28]
 8003d04:	3702      	adds	r7, #2
 8003d06:	1d1a      	adds	r2, r3, #4
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	9207      	str	r2, [sp, #28]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	db2d      	blt.n	8003d6c <_vfiprintf_r+0x1dc>
 8003d10:	9309      	str	r3, [sp, #36]	; 0x24
 8003d12:	2203      	movs	r2, #3
 8003d14:	7839      	ldrb	r1, [r7, #0]
 8003d16:	4837      	ldr	r0, [pc, #220]	; (8003df4 <_vfiprintf_r+0x264>)
 8003d18:	f000 fcde 	bl	80046d8 <memchr>
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	d007      	beq.n	8003d30 <_vfiprintf_r+0x1a0>
 8003d20:	4b34      	ldr	r3, [pc, #208]	; (8003df4 <_vfiprintf_r+0x264>)
 8003d22:	682a      	ldr	r2, [r5, #0]
 8003d24:	1ac0      	subs	r0, r0, r3
 8003d26:	2340      	movs	r3, #64	; 0x40
 8003d28:	4083      	lsls	r3, r0
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	3701      	adds	r7, #1
 8003d2e:	602b      	str	r3, [r5, #0]
 8003d30:	7839      	ldrb	r1, [r7, #0]
 8003d32:	1c7b      	adds	r3, r7, #1
 8003d34:	2206      	movs	r2, #6
 8003d36:	4830      	ldr	r0, [pc, #192]	; (8003df8 <_vfiprintf_r+0x268>)
 8003d38:	9303      	str	r3, [sp, #12]
 8003d3a:	7629      	strb	r1, [r5, #24]
 8003d3c:	f000 fccc 	bl	80046d8 <memchr>
 8003d40:	2800      	cmp	r0, #0
 8003d42:	d045      	beq.n	8003dd0 <_vfiprintf_r+0x240>
 8003d44:	4b2d      	ldr	r3, [pc, #180]	; (8003dfc <_vfiprintf_r+0x26c>)
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d127      	bne.n	8003d9a <_vfiprintf_r+0x20a>
 8003d4a:	2207      	movs	r2, #7
 8003d4c:	9b07      	ldr	r3, [sp, #28]
 8003d4e:	3307      	adds	r3, #7
 8003d50:	4393      	bics	r3, r2
 8003d52:	3308      	adds	r3, #8
 8003d54:	9307      	str	r3, [sp, #28]
 8003d56:	696b      	ldr	r3, [r5, #20]
 8003d58:	9a04      	ldr	r2, [sp, #16]
 8003d5a:	189b      	adds	r3, r3, r2
 8003d5c:	616b      	str	r3, [r5, #20]
 8003d5e:	e75d      	b.n	8003c1c <_vfiprintf_r+0x8c>
 8003d60:	210a      	movs	r1, #10
 8003d62:	434b      	muls	r3, r1
 8003d64:	4667      	mov	r7, ip
 8003d66:	189b      	adds	r3, r3, r2
 8003d68:	3909      	subs	r1, #9
 8003d6a:	e7a3      	b.n	8003cb4 <_vfiprintf_r+0x124>
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	425b      	negs	r3, r3
 8003d70:	e7ce      	b.n	8003d10 <_vfiprintf_r+0x180>
 8003d72:	2300      	movs	r3, #0
 8003d74:	001a      	movs	r2, r3
 8003d76:	3701      	adds	r7, #1
 8003d78:	606b      	str	r3, [r5, #4]
 8003d7a:	7839      	ldrb	r1, [r7, #0]
 8003d7c:	1c78      	adds	r0, r7, #1
 8003d7e:	3930      	subs	r1, #48	; 0x30
 8003d80:	4684      	mov	ip, r0
 8003d82:	2909      	cmp	r1, #9
 8003d84:	d903      	bls.n	8003d8e <_vfiprintf_r+0x1fe>
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0c3      	beq.n	8003d12 <_vfiprintf_r+0x182>
 8003d8a:	9209      	str	r2, [sp, #36]	; 0x24
 8003d8c:	e7c1      	b.n	8003d12 <_vfiprintf_r+0x182>
 8003d8e:	230a      	movs	r3, #10
 8003d90:	435a      	muls	r2, r3
 8003d92:	4667      	mov	r7, ip
 8003d94:	1852      	adds	r2, r2, r1
 8003d96:	3b09      	subs	r3, #9
 8003d98:	e7ef      	b.n	8003d7a <_vfiprintf_r+0x1ea>
 8003d9a:	ab07      	add	r3, sp, #28
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	0022      	movs	r2, r4
 8003da0:	0029      	movs	r1, r5
 8003da2:	0030      	movs	r0, r6
 8003da4:	4b16      	ldr	r3, [pc, #88]	; (8003e00 <_vfiprintf_r+0x270>)
 8003da6:	e000      	b.n	8003daa <_vfiprintf_r+0x21a>
 8003da8:	bf00      	nop
 8003daa:	9004      	str	r0, [sp, #16]
 8003dac:	9b04      	ldr	r3, [sp, #16]
 8003dae:	3301      	adds	r3, #1
 8003db0:	d1d1      	bne.n	8003d56 <_vfiprintf_r+0x1c6>
 8003db2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003db4:	07db      	lsls	r3, r3, #31
 8003db6:	d405      	bmi.n	8003dc4 <_vfiprintf_r+0x234>
 8003db8:	89a3      	ldrh	r3, [r4, #12]
 8003dba:	059b      	lsls	r3, r3, #22
 8003dbc:	d402      	bmi.n	8003dc4 <_vfiprintf_r+0x234>
 8003dbe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003dc0:	f7ff fe24 	bl	8003a0c <__retarget_lock_release_recursive>
 8003dc4:	89a3      	ldrh	r3, [r4, #12]
 8003dc6:	065b      	lsls	r3, r3, #25
 8003dc8:	d500      	bpl.n	8003dcc <_vfiprintf_r+0x23c>
 8003dca:	e70a      	b.n	8003be2 <_vfiprintf_r+0x52>
 8003dcc:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003dce:	e70a      	b.n	8003be6 <_vfiprintf_r+0x56>
 8003dd0:	ab07      	add	r3, sp, #28
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	0022      	movs	r2, r4
 8003dd6:	0029      	movs	r1, r5
 8003dd8:	0030      	movs	r0, r6
 8003dda:	4b09      	ldr	r3, [pc, #36]	; (8003e00 <_vfiprintf_r+0x270>)
 8003ddc:	f000 f882 	bl	8003ee4 <_printf_i>
 8003de0:	e7e3      	b.n	8003daa <_vfiprintf_r+0x21a>
 8003de2:	46c0      	nop			; (mov r8, r8)
 8003de4:	080048e0 	.word	0x080048e0
 8003de8:	08004900 	.word	0x08004900
 8003dec:	080048c0 	.word	0x080048c0
 8003df0:	08004920 	.word	0x08004920
 8003df4:	08004926 	.word	0x08004926
 8003df8:	0800492a 	.word	0x0800492a
 8003dfc:	00000000 	.word	0x00000000
 8003e00:	08003b6b 	.word	0x08003b6b

08003e04 <_printf_common>:
 8003e04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e06:	0015      	movs	r5, r2
 8003e08:	9301      	str	r3, [sp, #4]
 8003e0a:	688a      	ldr	r2, [r1, #8]
 8003e0c:	690b      	ldr	r3, [r1, #16]
 8003e0e:	000c      	movs	r4, r1
 8003e10:	9000      	str	r0, [sp, #0]
 8003e12:	4293      	cmp	r3, r2
 8003e14:	da00      	bge.n	8003e18 <_printf_common+0x14>
 8003e16:	0013      	movs	r3, r2
 8003e18:	0022      	movs	r2, r4
 8003e1a:	602b      	str	r3, [r5, #0]
 8003e1c:	3243      	adds	r2, #67	; 0x43
 8003e1e:	7812      	ldrb	r2, [r2, #0]
 8003e20:	2a00      	cmp	r2, #0
 8003e22:	d001      	beq.n	8003e28 <_printf_common+0x24>
 8003e24:	3301      	adds	r3, #1
 8003e26:	602b      	str	r3, [r5, #0]
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	069b      	lsls	r3, r3, #26
 8003e2c:	d502      	bpl.n	8003e34 <_printf_common+0x30>
 8003e2e:	682b      	ldr	r3, [r5, #0]
 8003e30:	3302      	adds	r3, #2
 8003e32:	602b      	str	r3, [r5, #0]
 8003e34:	6822      	ldr	r2, [r4, #0]
 8003e36:	2306      	movs	r3, #6
 8003e38:	0017      	movs	r7, r2
 8003e3a:	401f      	ands	r7, r3
 8003e3c:	421a      	tst	r2, r3
 8003e3e:	d027      	beq.n	8003e90 <_printf_common+0x8c>
 8003e40:	0023      	movs	r3, r4
 8003e42:	3343      	adds	r3, #67	; 0x43
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	1e5a      	subs	r2, r3, #1
 8003e48:	4193      	sbcs	r3, r2
 8003e4a:	6822      	ldr	r2, [r4, #0]
 8003e4c:	0692      	lsls	r2, r2, #26
 8003e4e:	d430      	bmi.n	8003eb2 <_printf_common+0xae>
 8003e50:	0022      	movs	r2, r4
 8003e52:	9901      	ldr	r1, [sp, #4]
 8003e54:	9800      	ldr	r0, [sp, #0]
 8003e56:	9e08      	ldr	r6, [sp, #32]
 8003e58:	3243      	adds	r2, #67	; 0x43
 8003e5a:	47b0      	blx	r6
 8003e5c:	1c43      	adds	r3, r0, #1
 8003e5e:	d025      	beq.n	8003eac <_printf_common+0xa8>
 8003e60:	2306      	movs	r3, #6
 8003e62:	6820      	ldr	r0, [r4, #0]
 8003e64:	682a      	ldr	r2, [r5, #0]
 8003e66:	68e1      	ldr	r1, [r4, #12]
 8003e68:	2500      	movs	r5, #0
 8003e6a:	4003      	ands	r3, r0
 8003e6c:	2b04      	cmp	r3, #4
 8003e6e:	d103      	bne.n	8003e78 <_printf_common+0x74>
 8003e70:	1a8d      	subs	r5, r1, r2
 8003e72:	43eb      	mvns	r3, r5
 8003e74:	17db      	asrs	r3, r3, #31
 8003e76:	401d      	ands	r5, r3
 8003e78:	68a3      	ldr	r3, [r4, #8]
 8003e7a:	6922      	ldr	r2, [r4, #16]
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	dd01      	ble.n	8003e84 <_printf_common+0x80>
 8003e80:	1a9b      	subs	r3, r3, r2
 8003e82:	18ed      	adds	r5, r5, r3
 8003e84:	2700      	movs	r7, #0
 8003e86:	42bd      	cmp	r5, r7
 8003e88:	d120      	bne.n	8003ecc <_printf_common+0xc8>
 8003e8a:	2000      	movs	r0, #0
 8003e8c:	e010      	b.n	8003eb0 <_printf_common+0xac>
 8003e8e:	3701      	adds	r7, #1
 8003e90:	68e3      	ldr	r3, [r4, #12]
 8003e92:	682a      	ldr	r2, [r5, #0]
 8003e94:	1a9b      	subs	r3, r3, r2
 8003e96:	42bb      	cmp	r3, r7
 8003e98:	ddd2      	ble.n	8003e40 <_printf_common+0x3c>
 8003e9a:	0022      	movs	r2, r4
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	9901      	ldr	r1, [sp, #4]
 8003ea0:	9800      	ldr	r0, [sp, #0]
 8003ea2:	9e08      	ldr	r6, [sp, #32]
 8003ea4:	3219      	adds	r2, #25
 8003ea6:	47b0      	blx	r6
 8003ea8:	1c43      	adds	r3, r0, #1
 8003eaa:	d1f0      	bne.n	8003e8e <_printf_common+0x8a>
 8003eac:	2001      	movs	r0, #1
 8003eae:	4240      	negs	r0, r0
 8003eb0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003eb2:	2030      	movs	r0, #48	; 0x30
 8003eb4:	18e1      	adds	r1, r4, r3
 8003eb6:	3143      	adds	r1, #67	; 0x43
 8003eb8:	7008      	strb	r0, [r1, #0]
 8003eba:	0021      	movs	r1, r4
 8003ebc:	1c5a      	adds	r2, r3, #1
 8003ebe:	3145      	adds	r1, #69	; 0x45
 8003ec0:	7809      	ldrb	r1, [r1, #0]
 8003ec2:	18a2      	adds	r2, r4, r2
 8003ec4:	3243      	adds	r2, #67	; 0x43
 8003ec6:	3302      	adds	r3, #2
 8003ec8:	7011      	strb	r1, [r2, #0]
 8003eca:	e7c1      	b.n	8003e50 <_printf_common+0x4c>
 8003ecc:	0022      	movs	r2, r4
 8003ece:	2301      	movs	r3, #1
 8003ed0:	9901      	ldr	r1, [sp, #4]
 8003ed2:	9800      	ldr	r0, [sp, #0]
 8003ed4:	9e08      	ldr	r6, [sp, #32]
 8003ed6:	321a      	adds	r2, #26
 8003ed8:	47b0      	blx	r6
 8003eda:	1c43      	adds	r3, r0, #1
 8003edc:	d0e6      	beq.n	8003eac <_printf_common+0xa8>
 8003ede:	3701      	adds	r7, #1
 8003ee0:	e7d1      	b.n	8003e86 <_printf_common+0x82>
	...

08003ee4 <_printf_i>:
 8003ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ee6:	b08b      	sub	sp, #44	; 0x2c
 8003ee8:	9206      	str	r2, [sp, #24]
 8003eea:	000a      	movs	r2, r1
 8003eec:	3243      	adds	r2, #67	; 0x43
 8003eee:	9307      	str	r3, [sp, #28]
 8003ef0:	9005      	str	r0, [sp, #20]
 8003ef2:	9204      	str	r2, [sp, #16]
 8003ef4:	7e0a      	ldrb	r2, [r1, #24]
 8003ef6:	000c      	movs	r4, r1
 8003ef8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003efa:	2a78      	cmp	r2, #120	; 0x78
 8003efc:	d807      	bhi.n	8003f0e <_printf_i+0x2a>
 8003efe:	2a62      	cmp	r2, #98	; 0x62
 8003f00:	d809      	bhi.n	8003f16 <_printf_i+0x32>
 8003f02:	2a00      	cmp	r2, #0
 8003f04:	d100      	bne.n	8003f08 <_printf_i+0x24>
 8003f06:	e0c1      	b.n	800408c <_printf_i+0x1a8>
 8003f08:	2a58      	cmp	r2, #88	; 0x58
 8003f0a:	d100      	bne.n	8003f0e <_printf_i+0x2a>
 8003f0c:	e08c      	b.n	8004028 <_printf_i+0x144>
 8003f0e:	0026      	movs	r6, r4
 8003f10:	3642      	adds	r6, #66	; 0x42
 8003f12:	7032      	strb	r2, [r6, #0]
 8003f14:	e022      	b.n	8003f5c <_printf_i+0x78>
 8003f16:	0010      	movs	r0, r2
 8003f18:	3863      	subs	r0, #99	; 0x63
 8003f1a:	2815      	cmp	r0, #21
 8003f1c:	d8f7      	bhi.n	8003f0e <_printf_i+0x2a>
 8003f1e:	f7fc f8f1 	bl	8000104 <__gnu_thumb1_case_shi>
 8003f22:	0016      	.short	0x0016
 8003f24:	fff6001f 	.word	0xfff6001f
 8003f28:	fff6fff6 	.word	0xfff6fff6
 8003f2c:	001ffff6 	.word	0x001ffff6
 8003f30:	fff6fff6 	.word	0xfff6fff6
 8003f34:	fff6fff6 	.word	0xfff6fff6
 8003f38:	003600a8 	.word	0x003600a8
 8003f3c:	fff6009a 	.word	0xfff6009a
 8003f40:	00b9fff6 	.word	0x00b9fff6
 8003f44:	0036fff6 	.word	0x0036fff6
 8003f48:	fff6fff6 	.word	0xfff6fff6
 8003f4c:	009e      	.short	0x009e
 8003f4e:	0026      	movs	r6, r4
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	3642      	adds	r6, #66	; 0x42
 8003f54:	1d11      	adds	r1, r2, #4
 8003f56:	6019      	str	r1, [r3, #0]
 8003f58:	6813      	ldr	r3, [r2, #0]
 8003f5a:	7033      	strb	r3, [r6, #0]
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0a7      	b.n	80040b0 <_printf_i+0x1cc>
 8003f60:	6808      	ldr	r0, [r1, #0]
 8003f62:	6819      	ldr	r1, [r3, #0]
 8003f64:	1d0a      	adds	r2, r1, #4
 8003f66:	0605      	lsls	r5, r0, #24
 8003f68:	d50b      	bpl.n	8003f82 <_printf_i+0x9e>
 8003f6a:	680d      	ldr	r5, [r1, #0]
 8003f6c:	601a      	str	r2, [r3, #0]
 8003f6e:	2d00      	cmp	r5, #0
 8003f70:	da03      	bge.n	8003f7a <_printf_i+0x96>
 8003f72:	232d      	movs	r3, #45	; 0x2d
 8003f74:	9a04      	ldr	r2, [sp, #16]
 8003f76:	426d      	negs	r5, r5
 8003f78:	7013      	strb	r3, [r2, #0]
 8003f7a:	4b61      	ldr	r3, [pc, #388]	; (8004100 <_printf_i+0x21c>)
 8003f7c:	270a      	movs	r7, #10
 8003f7e:	9303      	str	r3, [sp, #12]
 8003f80:	e01b      	b.n	8003fba <_printf_i+0xd6>
 8003f82:	680d      	ldr	r5, [r1, #0]
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	0641      	lsls	r1, r0, #25
 8003f88:	d5f1      	bpl.n	8003f6e <_printf_i+0x8a>
 8003f8a:	b22d      	sxth	r5, r5
 8003f8c:	e7ef      	b.n	8003f6e <_printf_i+0x8a>
 8003f8e:	680d      	ldr	r5, [r1, #0]
 8003f90:	6819      	ldr	r1, [r3, #0]
 8003f92:	1d08      	adds	r0, r1, #4
 8003f94:	6018      	str	r0, [r3, #0]
 8003f96:	062e      	lsls	r6, r5, #24
 8003f98:	d501      	bpl.n	8003f9e <_printf_i+0xba>
 8003f9a:	680d      	ldr	r5, [r1, #0]
 8003f9c:	e003      	b.n	8003fa6 <_printf_i+0xc2>
 8003f9e:	066d      	lsls	r5, r5, #25
 8003fa0:	d5fb      	bpl.n	8003f9a <_printf_i+0xb6>
 8003fa2:	680d      	ldr	r5, [r1, #0]
 8003fa4:	b2ad      	uxth	r5, r5
 8003fa6:	4b56      	ldr	r3, [pc, #344]	; (8004100 <_printf_i+0x21c>)
 8003fa8:	2708      	movs	r7, #8
 8003faa:	9303      	str	r3, [sp, #12]
 8003fac:	2a6f      	cmp	r2, #111	; 0x6f
 8003fae:	d000      	beq.n	8003fb2 <_printf_i+0xce>
 8003fb0:	3702      	adds	r7, #2
 8003fb2:	0023      	movs	r3, r4
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	3343      	adds	r3, #67	; 0x43
 8003fb8:	701a      	strb	r2, [r3, #0]
 8003fba:	6863      	ldr	r3, [r4, #4]
 8003fbc:	60a3      	str	r3, [r4, #8]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	db03      	blt.n	8003fca <_printf_i+0xe6>
 8003fc2:	2204      	movs	r2, #4
 8003fc4:	6821      	ldr	r1, [r4, #0]
 8003fc6:	4391      	bics	r1, r2
 8003fc8:	6021      	str	r1, [r4, #0]
 8003fca:	2d00      	cmp	r5, #0
 8003fcc:	d102      	bne.n	8003fd4 <_printf_i+0xf0>
 8003fce:	9e04      	ldr	r6, [sp, #16]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00c      	beq.n	8003fee <_printf_i+0x10a>
 8003fd4:	9e04      	ldr	r6, [sp, #16]
 8003fd6:	0028      	movs	r0, r5
 8003fd8:	0039      	movs	r1, r7
 8003fda:	f7fc f923 	bl	8000224 <__aeabi_uidivmod>
 8003fde:	9b03      	ldr	r3, [sp, #12]
 8003fe0:	3e01      	subs	r6, #1
 8003fe2:	5c5b      	ldrb	r3, [r3, r1]
 8003fe4:	7033      	strb	r3, [r6, #0]
 8003fe6:	002b      	movs	r3, r5
 8003fe8:	0005      	movs	r5, r0
 8003fea:	429f      	cmp	r7, r3
 8003fec:	d9f3      	bls.n	8003fd6 <_printf_i+0xf2>
 8003fee:	2f08      	cmp	r7, #8
 8003ff0:	d109      	bne.n	8004006 <_printf_i+0x122>
 8003ff2:	6823      	ldr	r3, [r4, #0]
 8003ff4:	07db      	lsls	r3, r3, #31
 8003ff6:	d506      	bpl.n	8004006 <_printf_i+0x122>
 8003ff8:	6863      	ldr	r3, [r4, #4]
 8003ffa:	6922      	ldr	r2, [r4, #16]
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	dc02      	bgt.n	8004006 <_printf_i+0x122>
 8004000:	2330      	movs	r3, #48	; 0x30
 8004002:	3e01      	subs	r6, #1
 8004004:	7033      	strb	r3, [r6, #0]
 8004006:	9b04      	ldr	r3, [sp, #16]
 8004008:	1b9b      	subs	r3, r3, r6
 800400a:	6123      	str	r3, [r4, #16]
 800400c:	9b07      	ldr	r3, [sp, #28]
 800400e:	0021      	movs	r1, r4
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	9805      	ldr	r0, [sp, #20]
 8004014:	9b06      	ldr	r3, [sp, #24]
 8004016:	aa09      	add	r2, sp, #36	; 0x24
 8004018:	f7ff fef4 	bl	8003e04 <_printf_common>
 800401c:	1c43      	adds	r3, r0, #1
 800401e:	d14c      	bne.n	80040ba <_printf_i+0x1d6>
 8004020:	2001      	movs	r0, #1
 8004022:	4240      	negs	r0, r0
 8004024:	b00b      	add	sp, #44	; 0x2c
 8004026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004028:	3145      	adds	r1, #69	; 0x45
 800402a:	700a      	strb	r2, [r1, #0]
 800402c:	4a34      	ldr	r2, [pc, #208]	; (8004100 <_printf_i+0x21c>)
 800402e:	9203      	str	r2, [sp, #12]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	6821      	ldr	r1, [r4, #0]
 8004034:	ca20      	ldmia	r2!, {r5}
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	0608      	lsls	r0, r1, #24
 800403a:	d516      	bpl.n	800406a <_printf_i+0x186>
 800403c:	07cb      	lsls	r3, r1, #31
 800403e:	d502      	bpl.n	8004046 <_printf_i+0x162>
 8004040:	2320      	movs	r3, #32
 8004042:	4319      	orrs	r1, r3
 8004044:	6021      	str	r1, [r4, #0]
 8004046:	2710      	movs	r7, #16
 8004048:	2d00      	cmp	r5, #0
 800404a:	d1b2      	bne.n	8003fb2 <_printf_i+0xce>
 800404c:	2320      	movs	r3, #32
 800404e:	6822      	ldr	r2, [r4, #0]
 8004050:	439a      	bics	r2, r3
 8004052:	6022      	str	r2, [r4, #0]
 8004054:	e7ad      	b.n	8003fb2 <_printf_i+0xce>
 8004056:	2220      	movs	r2, #32
 8004058:	6809      	ldr	r1, [r1, #0]
 800405a:	430a      	orrs	r2, r1
 800405c:	6022      	str	r2, [r4, #0]
 800405e:	0022      	movs	r2, r4
 8004060:	2178      	movs	r1, #120	; 0x78
 8004062:	3245      	adds	r2, #69	; 0x45
 8004064:	7011      	strb	r1, [r2, #0]
 8004066:	4a27      	ldr	r2, [pc, #156]	; (8004104 <_printf_i+0x220>)
 8004068:	e7e1      	b.n	800402e <_printf_i+0x14a>
 800406a:	0648      	lsls	r0, r1, #25
 800406c:	d5e6      	bpl.n	800403c <_printf_i+0x158>
 800406e:	b2ad      	uxth	r5, r5
 8004070:	e7e4      	b.n	800403c <_printf_i+0x158>
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	680d      	ldr	r5, [r1, #0]
 8004076:	1d10      	adds	r0, r2, #4
 8004078:	6949      	ldr	r1, [r1, #20]
 800407a:	6018      	str	r0, [r3, #0]
 800407c:	6813      	ldr	r3, [r2, #0]
 800407e:	062e      	lsls	r6, r5, #24
 8004080:	d501      	bpl.n	8004086 <_printf_i+0x1a2>
 8004082:	6019      	str	r1, [r3, #0]
 8004084:	e002      	b.n	800408c <_printf_i+0x1a8>
 8004086:	066d      	lsls	r5, r5, #25
 8004088:	d5fb      	bpl.n	8004082 <_printf_i+0x19e>
 800408a:	8019      	strh	r1, [r3, #0]
 800408c:	2300      	movs	r3, #0
 800408e:	9e04      	ldr	r6, [sp, #16]
 8004090:	6123      	str	r3, [r4, #16]
 8004092:	e7bb      	b.n	800400c <_printf_i+0x128>
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	1d11      	adds	r1, r2, #4
 8004098:	6019      	str	r1, [r3, #0]
 800409a:	6816      	ldr	r6, [r2, #0]
 800409c:	2100      	movs	r1, #0
 800409e:	0030      	movs	r0, r6
 80040a0:	6862      	ldr	r2, [r4, #4]
 80040a2:	f000 fb19 	bl	80046d8 <memchr>
 80040a6:	2800      	cmp	r0, #0
 80040a8:	d001      	beq.n	80040ae <_printf_i+0x1ca>
 80040aa:	1b80      	subs	r0, r0, r6
 80040ac:	6060      	str	r0, [r4, #4]
 80040ae:	6863      	ldr	r3, [r4, #4]
 80040b0:	6123      	str	r3, [r4, #16]
 80040b2:	2300      	movs	r3, #0
 80040b4:	9a04      	ldr	r2, [sp, #16]
 80040b6:	7013      	strb	r3, [r2, #0]
 80040b8:	e7a8      	b.n	800400c <_printf_i+0x128>
 80040ba:	6923      	ldr	r3, [r4, #16]
 80040bc:	0032      	movs	r2, r6
 80040be:	9906      	ldr	r1, [sp, #24]
 80040c0:	9805      	ldr	r0, [sp, #20]
 80040c2:	9d07      	ldr	r5, [sp, #28]
 80040c4:	47a8      	blx	r5
 80040c6:	1c43      	adds	r3, r0, #1
 80040c8:	d0aa      	beq.n	8004020 <_printf_i+0x13c>
 80040ca:	6823      	ldr	r3, [r4, #0]
 80040cc:	079b      	lsls	r3, r3, #30
 80040ce:	d415      	bmi.n	80040fc <_printf_i+0x218>
 80040d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040d2:	68e0      	ldr	r0, [r4, #12]
 80040d4:	4298      	cmp	r0, r3
 80040d6:	daa5      	bge.n	8004024 <_printf_i+0x140>
 80040d8:	0018      	movs	r0, r3
 80040da:	e7a3      	b.n	8004024 <_printf_i+0x140>
 80040dc:	0022      	movs	r2, r4
 80040de:	2301      	movs	r3, #1
 80040e0:	9906      	ldr	r1, [sp, #24]
 80040e2:	9805      	ldr	r0, [sp, #20]
 80040e4:	9e07      	ldr	r6, [sp, #28]
 80040e6:	3219      	adds	r2, #25
 80040e8:	47b0      	blx	r6
 80040ea:	1c43      	adds	r3, r0, #1
 80040ec:	d098      	beq.n	8004020 <_printf_i+0x13c>
 80040ee:	3501      	adds	r5, #1
 80040f0:	68e3      	ldr	r3, [r4, #12]
 80040f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040f4:	1a9b      	subs	r3, r3, r2
 80040f6:	42ab      	cmp	r3, r5
 80040f8:	dcf0      	bgt.n	80040dc <_printf_i+0x1f8>
 80040fa:	e7e9      	b.n	80040d0 <_printf_i+0x1ec>
 80040fc:	2500      	movs	r5, #0
 80040fe:	e7f7      	b.n	80040f0 <_printf_i+0x20c>
 8004100:	08004931 	.word	0x08004931
 8004104:	08004942 	.word	0x08004942

08004108 <_putc_r>:
 8004108:	b570      	push	{r4, r5, r6, lr}
 800410a:	0006      	movs	r6, r0
 800410c:	000d      	movs	r5, r1
 800410e:	0014      	movs	r4, r2
 8004110:	2800      	cmp	r0, #0
 8004112:	d004      	beq.n	800411e <_putc_r+0x16>
 8004114:	6983      	ldr	r3, [r0, #24]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <_putc_r+0x16>
 800411a:	f7ff fbd5 	bl	80038c8 <__sinit>
 800411e:	4b1c      	ldr	r3, [pc, #112]	; (8004190 <_putc_r+0x88>)
 8004120:	429c      	cmp	r4, r3
 8004122:	d124      	bne.n	800416e <_putc_r+0x66>
 8004124:	6874      	ldr	r4, [r6, #4]
 8004126:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004128:	07db      	lsls	r3, r3, #31
 800412a:	d405      	bmi.n	8004138 <_putc_r+0x30>
 800412c:	89a3      	ldrh	r3, [r4, #12]
 800412e:	059b      	lsls	r3, r3, #22
 8004130:	d402      	bmi.n	8004138 <_putc_r+0x30>
 8004132:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004134:	f7ff fc69 	bl	8003a0a <__retarget_lock_acquire_recursive>
 8004138:	68a3      	ldr	r3, [r4, #8]
 800413a:	3b01      	subs	r3, #1
 800413c:	60a3      	str	r3, [r4, #8]
 800413e:	2b00      	cmp	r3, #0
 8004140:	da05      	bge.n	800414e <_putc_r+0x46>
 8004142:	69a2      	ldr	r2, [r4, #24]
 8004144:	4293      	cmp	r3, r2
 8004146:	db1c      	blt.n	8004182 <_putc_r+0x7a>
 8004148:	b2eb      	uxtb	r3, r5
 800414a:	2b0a      	cmp	r3, #10
 800414c:	d019      	beq.n	8004182 <_putc_r+0x7a>
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	6022      	str	r2, [r4, #0]
 8004154:	701d      	strb	r5, [r3, #0]
 8004156:	b2ed      	uxtb	r5, r5
 8004158:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800415a:	07db      	lsls	r3, r3, #31
 800415c:	d405      	bmi.n	800416a <_putc_r+0x62>
 800415e:	89a3      	ldrh	r3, [r4, #12]
 8004160:	059b      	lsls	r3, r3, #22
 8004162:	d402      	bmi.n	800416a <_putc_r+0x62>
 8004164:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004166:	f7ff fc51 	bl	8003a0c <__retarget_lock_release_recursive>
 800416a:	0028      	movs	r0, r5
 800416c:	bd70      	pop	{r4, r5, r6, pc}
 800416e:	4b09      	ldr	r3, [pc, #36]	; (8004194 <_putc_r+0x8c>)
 8004170:	429c      	cmp	r4, r3
 8004172:	d101      	bne.n	8004178 <_putc_r+0x70>
 8004174:	68b4      	ldr	r4, [r6, #8]
 8004176:	e7d6      	b.n	8004126 <_putc_r+0x1e>
 8004178:	4b07      	ldr	r3, [pc, #28]	; (8004198 <_putc_r+0x90>)
 800417a:	429c      	cmp	r4, r3
 800417c:	d1d3      	bne.n	8004126 <_putc_r+0x1e>
 800417e:	68f4      	ldr	r4, [r6, #12]
 8004180:	e7d1      	b.n	8004126 <_putc_r+0x1e>
 8004182:	0029      	movs	r1, r5
 8004184:	0022      	movs	r2, r4
 8004186:	0030      	movs	r0, r6
 8004188:	f000 f866 	bl	8004258 <__swbuf_r>
 800418c:	0005      	movs	r5, r0
 800418e:	e7e3      	b.n	8004158 <_putc_r+0x50>
 8004190:	080048e0 	.word	0x080048e0
 8004194:	08004900 	.word	0x08004900
 8004198:	080048c0 	.word	0x080048c0

0800419c <_sbrk_r>:
 800419c:	2300      	movs	r3, #0
 800419e:	b570      	push	{r4, r5, r6, lr}
 80041a0:	4d06      	ldr	r5, [pc, #24]	; (80041bc <_sbrk_r+0x20>)
 80041a2:	0004      	movs	r4, r0
 80041a4:	0008      	movs	r0, r1
 80041a6:	602b      	str	r3, [r5, #0]
 80041a8:	f7fc fdae 	bl	8000d08 <_sbrk>
 80041ac:	1c43      	adds	r3, r0, #1
 80041ae:	d103      	bne.n	80041b8 <_sbrk_r+0x1c>
 80041b0:	682b      	ldr	r3, [r5, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d000      	beq.n	80041b8 <_sbrk_r+0x1c>
 80041b6:	6023      	str	r3, [r4, #0]
 80041b8:	bd70      	pop	{r4, r5, r6, pc}
 80041ba:	46c0      	nop			; (mov r8, r8)
 80041bc:	20000160 	.word	0x20000160

080041c0 <__sread>:
 80041c0:	b570      	push	{r4, r5, r6, lr}
 80041c2:	000c      	movs	r4, r1
 80041c4:	250e      	movs	r5, #14
 80041c6:	5f49      	ldrsh	r1, [r1, r5]
 80041c8:	f000 faec 	bl	80047a4 <_read_r>
 80041cc:	2800      	cmp	r0, #0
 80041ce:	db03      	blt.n	80041d8 <__sread+0x18>
 80041d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80041d2:	181b      	adds	r3, r3, r0
 80041d4:	6563      	str	r3, [r4, #84]	; 0x54
 80041d6:	bd70      	pop	{r4, r5, r6, pc}
 80041d8:	89a3      	ldrh	r3, [r4, #12]
 80041da:	4a02      	ldr	r2, [pc, #8]	; (80041e4 <__sread+0x24>)
 80041dc:	4013      	ands	r3, r2
 80041de:	81a3      	strh	r3, [r4, #12]
 80041e0:	e7f9      	b.n	80041d6 <__sread+0x16>
 80041e2:	46c0      	nop			; (mov r8, r8)
 80041e4:	ffffefff 	.word	0xffffefff

080041e8 <__swrite>:
 80041e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ea:	001f      	movs	r7, r3
 80041ec:	898b      	ldrh	r3, [r1, #12]
 80041ee:	0005      	movs	r5, r0
 80041f0:	000c      	movs	r4, r1
 80041f2:	0016      	movs	r6, r2
 80041f4:	05db      	lsls	r3, r3, #23
 80041f6:	d505      	bpl.n	8004204 <__swrite+0x1c>
 80041f8:	230e      	movs	r3, #14
 80041fa:	5ec9      	ldrsh	r1, [r1, r3]
 80041fc:	2200      	movs	r2, #0
 80041fe:	2302      	movs	r3, #2
 8004200:	f000 f9ea 	bl	80045d8 <_lseek_r>
 8004204:	89a3      	ldrh	r3, [r4, #12]
 8004206:	4a05      	ldr	r2, [pc, #20]	; (800421c <__swrite+0x34>)
 8004208:	0028      	movs	r0, r5
 800420a:	4013      	ands	r3, r2
 800420c:	81a3      	strh	r3, [r4, #12]
 800420e:	0032      	movs	r2, r6
 8004210:	230e      	movs	r3, #14
 8004212:	5ee1      	ldrsh	r1, [r4, r3]
 8004214:	003b      	movs	r3, r7
 8004216:	f000 f875 	bl	8004304 <_write_r>
 800421a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800421c:	ffffefff 	.word	0xffffefff

08004220 <__sseek>:
 8004220:	b570      	push	{r4, r5, r6, lr}
 8004222:	000c      	movs	r4, r1
 8004224:	250e      	movs	r5, #14
 8004226:	5f49      	ldrsh	r1, [r1, r5]
 8004228:	f000 f9d6 	bl	80045d8 <_lseek_r>
 800422c:	89a3      	ldrh	r3, [r4, #12]
 800422e:	1c42      	adds	r2, r0, #1
 8004230:	d103      	bne.n	800423a <__sseek+0x1a>
 8004232:	4a05      	ldr	r2, [pc, #20]	; (8004248 <__sseek+0x28>)
 8004234:	4013      	ands	r3, r2
 8004236:	81a3      	strh	r3, [r4, #12]
 8004238:	bd70      	pop	{r4, r5, r6, pc}
 800423a:	2280      	movs	r2, #128	; 0x80
 800423c:	0152      	lsls	r2, r2, #5
 800423e:	4313      	orrs	r3, r2
 8004240:	81a3      	strh	r3, [r4, #12]
 8004242:	6560      	str	r0, [r4, #84]	; 0x54
 8004244:	e7f8      	b.n	8004238 <__sseek+0x18>
 8004246:	46c0      	nop			; (mov r8, r8)
 8004248:	ffffefff 	.word	0xffffefff

0800424c <__sclose>:
 800424c:	b510      	push	{r4, lr}
 800424e:	230e      	movs	r3, #14
 8004250:	5ec9      	ldrsh	r1, [r1, r3]
 8004252:	f000 f8e3 	bl	800441c <_close_r>
 8004256:	bd10      	pop	{r4, pc}

08004258 <__swbuf_r>:
 8004258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800425a:	0005      	movs	r5, r0
 800425c:	000e      	movs	r6, r1
 800425e:	0014      	movs	r4, r2
 8004260:	2800      	cmp	r0, #0
 8004262:	d004      	beq.n	800426e <__swbuf_r+0x16>
 8004264:	6983      	ldr	r3, [r0, #24]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <__swbuf_r+0x16>
 800426a:	f7ff fb2d 	bl	80038c8 <__sinit>
 800426e:	4b22      	ldr	r3, [pc, #136]	; (80042f8 <__swbuf_r+0xa0>)
 8004270:	429c      	cmp	r4, r3
 8004272:	d12e      	bne.n	80042d2 <__swbuf_r+0x7a>
 8004274:	686c      	ldr	r4, [r5, #4]
 8004276:	69a3      	ldr	r3, [r4, #24]
 8004278:	60a3      	str	r3, [r4, #8]
 800427a:	89a3      	ldrh	r3, [r4, #12]
 800427c:	071b      	lsls	r3, r3, #28
 800427e:	d532      	bpl.n	80042e6 <__swbuf_r+0x8e>
 8004280:	6923      	ldr	r3, [r4, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d02f      	beq.n	80042e6 <__swbuf_r+0x8e>
 8004286:	6823      	ldr	r3, [r4, #0]
 8004288:	6922      	ldr	r2, [r4, #16]
 800428a:	b2f7      	uxtb	r7, r6
 800428c:	1a98      	subs	r0, r3, r2
 800428e:	6963      	ldr	r3, [r4, #20]
 8004290:	b2f6      	uxtb	r6, r6
 8004292:	4283      	cmp	r3, r0
 8004294:	dc05      	bgt.n	80042a2 <__swbuf_r+0x4a>
 8004296:	0021      	movs	r1, r4
 8004298:	0028      	movs	r0, r5
 800429a:	f000 f95d 	bl	8004558 <_fflush_r>
 800429e:	2800      	cmp	r0, #0
 80042a0:	d127      	bne.n	80042f2 <__swbuf_r+0x9a>
 80042a2:	68a3      	ldr	r3, [r4, #8]
 80042a4:	3001      	adds	r0, #1
 80042a6:	3b01      	subs	r3, #1
 80042a8:	60a3      	str	r3, [r4, #8]
 80042aa:	6823      	ldr	r3, [r4, #0]
 80042ac:	1c5a      	adds	r2, r3, #1
 80042ae:	6022      	str	r2, [r4, #0]
 80042b0:	701f      	strb	r7, [r3, #0]
 80042b2:	6963      	ldr	r3, [r4, #20]
 80042b4:	4283      	cmp	r3, r0
 80042b6:	d004      	beq.n	80042c2 <__swbuf_r+0x6a>
 80042b8:	89a3      	ldrh	r3, [r4, #12]
 80042ba:	07db      	lsls	r3, r3, #31
 80042bc:	d507      	bpl.n	80042ce <__swbuf_r+0x76>
 80042be:	2e0a      	cmp	r6, #10
 80042c0:	d105      	bne.n	80042ce <__swbuf_r+0x76>
 80042c2:	0021      	movs	r1, r4
 80042c4:	0028      	movs	r0, r5
 80042c6:	f000 f947 	bl	8004558 <_fflush_r>
 80042ca:	2800      	cmp	r0, #0
 80042cc:	d111      	bne.n	80042f2 <__swbuf_r+0x9a>
 80042ce:	0030      	movs	r0, r6
 80042d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042d2:	4b0a      	ldr	r3, [pc, #40]	; (80042fc <__swbuf_r+0xa4>)
 80042d4:	429c      	cmp	r4, r3
 80042d6:	d101      	bne.n	80042dc <__swbuf_r+0x84>
 80042d8:	68ac      	ldr	r4, [r5, #8]
 80042da:	e7cc      	b.n	8004276 <__swbuf_r+0x1e>
 80042dc:	4b08      	ldr	r3, [pc, #32]	; (8004300 <__swbuf_r+0xa8>)
 80042de:	429c      	cmp	r4, r3
 80042e0:	d1c9      	bne.n	8004276 <__swbuf_r+0x1e>
 80042e2:	68ec      	ldr	r4, [r5, #12]
 80042e4:	e7c7      	b.n	8004276 <__swbuf_r+0x1e>
 80042e6:	0021      	movs	r1, r4
 80042e8:	0028      	movs	r0, r5
 80042ea:	f000 f81f 	bl	800432c <__swsetup_r>
 80042ee:	2800      	cmp	r0, #0
 80042f0:	d0c9      	beq.n	8004286 <__swbuf_r+0x2e>
 80042f2:	2601      	movs	r6, #1
 80042f4:	4276      	negs	r6, r6
 80042f6:	e7ea      	b.n	80042ce <__swbuf_r+0x76>
 80042f8:	080048e0 	.word	0x080048e0
 80042fc:	08004900 	.word	0x08004900
 8004300:	080048c0 	.word	0x080048c0

08004304 <_write_r>:
 8004304:	b570      	push	{r4, r5, r6, lr}
 8004306:	0004      	movs	r4, r0
 8004308:	0008      	movs	r0, r1
 800430a:	0011      	movs	r1, r2
 800430c:	001a      	movs	r2, r3
 800430e:	2300      	movs	r3, #0
 8004310:	4d05      	ldr	r5, [pc, #20]	; (8004328 <_write_r+0x24>)
 8004312:	602b      	str	r3, [r5, #0]
 8004314:	f7fc fcaf 	bl	8000c76 <_write>
 8004318:	1c43      	adds	r3, r0, #1
 800431a:	d103      	bne.n	8004324 <_write_r+0x20>
 800431c:	682b      	ldr	r3, [r5, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d000      	beq.n	8004324 <_write_r+0x20>
 8004322:	6023      	str	r3, [r4, #0]
 8004324:	bd70      	pop	{r4, r5, r6, pc}
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	20000160 	.word	0x20000160

0800432c <__swsetup_r>:
 800432c:	4b37      	ldr	r3, [pc, #220]	; (800440c <__swsetup_r+0xe0>)
 800432e:	b570      	push	{r4, r5, r6, lr}
 8004330:	681d      	ldr	r5, [r3, #0]
 8004332:	0006      	movs	r6, r0
 8004334:	000c      	movs	r4, r1
 8004336:	2d00      	cmp	r5, #0
 8004338:	d005      	beq.n	8004346 <__swsetup_r+0x1a>
 800433a:	69ab      	ldr	r3, [r5, #24]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d102      	bne.n	8004346 <__swsetup_r+0x1a>
 8004340:	0028      	movs	r0, r5
 8004342:	f7ff fac1 	bl	80038c8 <__sinit>
 8004346:	4b32      	ldr	r3, [pc, #200]	; (8004410 <__swsetup_r+0xe4>)
 8004348:	429c      	cmp	r4, r3
 800434a:	d10f      	bne.n	800436c <__swsetup_r+0x40>
 800434c:	686c      	ldr	r4, [r5, #4]
 800434e:	230c      	movs	r3, #12
 8004350:	5ee2      	ldrsh	r2, [r4, r3]
 8004352:	b293      	uxth	r3, r2
 8004354:	0711      	lsls	r1, r2, #28
 8004356:	d42d      	bmi.n	80043b4 <__swsetup_r+0x88>
 8004358:	06d9      	lsls	r1, r3, #27
 800435a:	d411      	bmi.n	8004380 <__swsetup_r+0x54>
 800435c:	2309      	movs	r3, #9
 800435e:	2001      	movs	r0, #1
 8004360:	6033      	str	r3, [r6, #0]
 8004362:	3337      	adds	r3, #55	; 0x37
 8004364:	4313      	orrs	r3, r2
 8004366:	81a3      	strh	r3, [r4, #12]
 8004368:	4240      	negs	r0, r0
 800436a:	bd70      	pop	{r4, r5, r6, pc}
 800436c:	4b29      	ldr	r3, [pc, #164]	; (8004414 <__swsetup_r+0xe8>)
 800436e:	429c      	cmp	r4, r3
 8004370:	d101      	bne.n	8004376 <__swsetup_r+0x4a>
 8004372:	68ac      	ldr	r4, [r5, #8]
 8004374:	e7eb      	b.n	800434e <__swsetup_r+0x22>
 8004376:	4b28      	ldr	r3, [pc, #160]	; (8004418 <__swsetup_r+0xec>)
 8004378:	429c      	cmp	r4, r3
 800437a:	d1e8      	bne.n	800434e <__swsetup_r+0x22>
 800437c:	68ec      	ldr	r4, [r5, #12]
 800437e:	e7e6      	b.n	800434e <__swsetup_r+0x22>
 8004380:	075b      	lsls	r3, r3, #29
 8004382:	d513      	bpl.n	80043ac <__swsetup_r+0x80>
 8004384:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004386:	2900      	cmp	r1, #0
 8004388:	d008      	beq.n	800439c <__swsetup_r+0x70>
 800438a:	0023      	movs	r3, r4
 800438c:	3344      	adds	r3, #68	; 0x44
 800438e:	4299      	cmp	r1, r3
 8004390:	d002      	beq.n	8004398 <__swsetup_r+0x6c>
 8004392:	0030      	movs	r0, r6
 8004394:	f000 f9bc 	bl	8004710 <_free_r>
 8004398:	2300      	movs	r3, #0
 800439a:	6363      	str	r3, [r4, #52]	; 0x34
 800439c:	2224      	movs	r2, #36	; 0x24
 800439e:	89a3      	ldrh	r3, [r4, #12]
 80043a0:	4393      	bics	r3, r2
 80043a2:	81a3      	strh	r3, [r4, #12]
 80043a4:	2300      	movs	r3, #0
 80043a6:	6063      	str	r3, [r4, #4]
 80043a8:	6923      	ldr	r3, [r4, #16]
 80043aa:	6023      	str	r3, [r4, #0]
 80043ac:	2308      	movs	r3, #8
 80043ae:	89a2      	ldrh	r2, [r4, #12]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	81a3      	strh	r3, [r4, #12]
 80043b4:	6923      	ldr	r3, [r4, #16]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10b      	bne.n	80043d2 <__swsetup_r+0xa6>
 80043ba:	21a0      	movs	r1, #160	; 0xa0
 80043bc:	2280      	movs	r2, #128	; 0x80
 80043be:	89a3      	ldrh	r3, [r4, #12]
 80043c0:	0089      	lsls	r1, r1, #2
 80043c2:	0092      	lsls	r2, r2, #2
 80043c4:	400b      	ands	r3, r1
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d003      	beq.n	80043d2 <__swsetup_r+0xa6>
 80043ca:	0021      	movs	r1, r4
 80043cc:	0030      	movs	r0, r6
 80043ce:	f000 f93f 	bl	8004650 <__smakebuf_r>
 80043d2:	220c      	movs	r2, #12
 80043d4:	5ea3      	ldrsh	r3, [r4, r2]
 80043d6:	2001      	movs	r0, #1
 80043d8:	001a      	movs	r2, r3
 80043da:	b299      	uxth	r1, r3
 80043dc:	4002      	ands	r2, r0
 80043de:	4203      	tst	r3, r0
 80043e0:	d00f      	beq.n	8004402 <__swsetup_r+0xd6>
 80043e2:	2200      	movs	r2, #0
 80043e4:	60a2      	str	r2, [r4, #8]
 80043e6:	6962      	ldr	r2, [r4, #20]
 80043e8:	4252      	negs	r2, r2
 80043ea:	61a2      	str	r2, [r4, #24]
 80043ec:	2000      	movs	r0, #0
 80043ee:	6922      	ldr	r2, [r4, #16]
 80043f0:	4282      	cmp	r2, r0
 80043f2:	d1ba      	bne.n	800436a <__swsetup_r+0x3e>
 80043f4:	060a      	lsls	r2, r1, #24
 80043f6:	d5b8      	bpl.n	800436a <__swsetup_r+0x3e>
 80043f8:	2240      	movs	r2, #64	; 0x40
 80043fa:	4313      	orrs	r3, r2
 80043fc:	81a3      	strh	r3, [r4, #12]
 80043fe:	3801      	subs	r0, #1
 8004400:	e7b3      	b.n	800436a <__swsetup_r+0x3e>
 8004402:	0788      	lsls	r0, r1, #30
 8004404:	d400      	bmi.n	8004408 <__swsetup_r+0xdc>
 8004406:	6962      	ldr	r2, [r4, #20]
 8004408:	60a2      	str	r2, [r4, #8]
 800440a:	e7ef      	b.n	80043ec <__swsetup_r+0xc0>
 800440c:	2000000c 	.word	0x2000000c
 8004410:	080048e0 	.word	0x080048e0
 8004414:	08004900 	.word	0x08004900
 8004418:	080048c0 	.word	0x080048c0

0800441c <_close_r>:
 800441c:	2300      	movs	r3, #0
 800441e:	b570      	push	{r4, r5, r6, lr}
 8004420:	4d06      	ldr	r5, [pc, #24]	; (800443c <_close_r+0x20>)
 8004422:	0004      	movs	r4, r0
 8004424:	0008      	movs	r0, r1
 8004426:	602b      	str	r3, [r5, #0]
 8004428:	f7fc fc41 	bl	8000cae <_close>
 800442c:	1c43      	adds	r3, r0, #1
 800442e:	d103      	bne.n	8004438 <_close_r+0x1c>
 8004430:	682b      	ldr	r3, [r5, #0]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d000      	beq.n	8004438 <_close_r+0x1c>
 8004436:	6023      	str	r3, [r4, #0]
 8004438:	bd70      	pop	{r4, r5, r6, pc}
 800443a:	46c0      	nop			; (mov r8, r8)
 800443c:	20000160 	.word	0x20000160

08004440 <__sflush_r>:
 8004440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004442:	898b      	ldrh	r3, [r1, #12]
 8004444:	0005      	movs	r5, r0
 8004446:	000c      	movs	r4, r1
 8004448:	071a      	lsls	r2, r3, #28
 800444a:	d45f      	bmi.n	800450c <__sflush_r+0xcc>
 800444c:	684a      	ldr	r2, [r1, #4]
 800444e:	2a00      	cmp	r2, #0
 8004450:	dc04      	bgt.n	800445c <__sflush_r+0x1c>
 8004452:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004454:	2a00      	cmp	r2, #0
 8004456:	dc01      	bgt.n	800445c <__sflush_r+0x1c>
 8004458:	2000      	movs	r0, #0
 800445a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800445c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800445e:	2f00      	cmp	r7, #0
 8004460:	d0fa      	beq.n	8004458 <__sflush_r+0x18>
 8004462:	2200      	movs	r2, #0
 8004464:	2180      	movs	r1, #128	; 0x80
 8004466:	682e      	ldr	r6, [r5, #0]
 8004468:	602a      	str	r2, [r5, #0]
 800446a:	001a      	movs	r2, r3
 800446c:	0149      	lsls	r1, r1, #5
 800446e:	400a      	ands	r2, r1
 8004470:	420b      	tst	r3, r1
 8004472:	d034      	beq.n	80044de <__sflush_r+0x9e>
 8004474:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004476:	89a3      	ldrh	r3, [r4, #12]
 8004478:	075b      	lsls	r3, r3, #29
 800447a:	d506      	bpl.n	800448a <__sflush_r+0x4a>
 800447c:	6863      	ldr	r3, [r4, #4]
 800447e:	1ac0      	subs	r0, r0, r3
 8004480:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <__sflush_r+0x4a>
 8004486:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004488:	1ac0      	subs	r0, r0, r3
 800448a:	0002      	movs	r2, r0
 800448c:	6a21      	ldr	r1, [r4, #32]
 800448e:	2300      	movs	r3, #0
 8004490:	0028      	movs	r0, r5
 8004492:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004494:	47b8      	blx	r7
 8004496:	89a1      	ldrh	r1, [r4, #12]
 8004498:	1c43      	adds	r3, r0, #1
 800449a:	d106      	bne.n	80044aa <__sflush_r+0x6a>
 800449c:	682b      	ldr	r3, [r5, #0]
 800449e:	2b1d      	cmp	r3, #29
 80044a0:	d831      	bhi.n	8004506 <__sflush_r+0xc6>
 80044a2:	4a2c      	ldr	r2, [pc, #176]	; (8004554 <__sflush_r+0x114>)
 80044a4:	40da      	lsrs	r2, r3
 80044a6:	07d3      	lsls	r3, r2, #31
 80044a8:	d52d      	bpl.n	8004506 <__sflush_r+0xc6>
 80044aa:	2300      	movs	r3, #0
 80044ac:	6063      	str	r3, [r4, #4]
 80044ae:	6923      	ldr	r3, [r4, #16]
 80044b0:	6023      	str	r3, [r4, #0]
 80044b2:	04cb      	lsls	r3, r1, #19
 80044b4:	d505      	bpl.n	80044c2 <__sflush_r+0x82>
 80044b6:	1c43      	adds	r3, r0, #1
 80044b8:	d102      	bne.n	80044c0 <__sflush_r+0x80>
 80044ba:	682b      	ldr	r3, [r5, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d100      	bne.n	80044c2 <__sflush_r+0x82>
 80044c0:	6560      	str	r0, [r4, #84]	; 0x54
 80044c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044c4:	602e      	str	r6, [r5, #0]
 80044c6:	2900      	cmp	r1, #0
 80044c8:	d0c6      	beq.n	8004458 <__sflush_r+0x18>
 80044ca:	0023      	movs	r3, r4
 80044cc:	3344      	adds	r3, #68	; 0x44
 80044ce:	4299      	cmp	r1, r3
 80044d0:	d002      	beq.n	80044d8 <__sflush_r+0x98>
 80044d2:	0028      	movs	r0, r5
 80044d4:	f000 f91c 	bl	8004710 <_free_r>
 80044d8:	2000      	movs	r0, #0
 80044da:	6360      	str	r0, [r4, #52]	; 0x34
 80044dc:	e7bd      	b.n	800445a <__sflush_r+0x1a>
 80044de:	2301      	movs	r3, #1
 80044e0:	0028      	movs	r0, r5
 80044e2:	6a21      	ldr	r1, [r4, #32]
 80044e4:	47b8      	blx	r7
 80044e6:	1c43      	adds	r3, r0, #1
 80044e8:	d1c5      	bne.n	8004476 <__sflush_r+0x36>
 80044ea:	682b      	ldr	r3, [r5, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0c2      	beq.n	8004476 <__sflush_r+0x36>
 80044f0:	2b1d      	cmp	r3, #29
 80044f2:	d001      	beq.n	80044f8 <__sflush_r+0xb8>
 80044f4:	2b16      	cmp	r3, #22
 80044f6:	d101      	bne.n	80044fc <__sflush_r+0xbc>
 80044f8:	602e      	str	r6, [r5, #0]
 80044fa:	e7ad      	b.n	8004458 <__sflush_r+0x18>
 80044fc:	2340      	movs	r3, #64	; 0x40
 80044fe:	89a2      	ldrh	r2, [r4, #12]
 8004500:	4313      	orrs	r3, r2
 8004502:	81a3      	strh	r3, [r4, #12]
 8004504:	e7a9      	b.n	800445a <__sflush_r+0x1a>
 8004506:	2340      	movs	r3, #64	; 0x40
 8004508:	430b      	orrs	r3, r1
 800450a:	e7fa      	b.n	8004502 <__sflush_r+0xc2>
 800450c:	690f      	ldr	r7, [r1, #16]
 800450e:	2f00      	cmp	r7, #0
 8004510:	d0a2      	beq.n	8004458 <__sflush_r+0x18>
 8004512:	680a      	ldr	r2, [r1, #0]
 8004514:	600f      	str	r7, [r1, #0]
 8004516:	1bd2      	subs	r2, r2, r7
 8004518:	9201      	str	r2, [sp, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	079b      	lsls	r3, r3, #30
 800451e:	d100      	bne.n	8004522 <__sflush_r+0xe2>
 8004520:	694a      	ldr	r2, [r1, #20]
 8004522:	60a2      	str	r2, [r4, #8]
 8004524:	9b01      	ldr	r3, [sp, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	dc00      	bgt.n	800452c <__sflush_r+0xec>
 800452a:	e795      	b.n	8004458 <__sflush_r+0x18>
 800452c:	003a      	movs	r2, r7
 800452e:	0028      	movs	r0, r5
 8004530:	9b01      	ldr	r3, [sp, #4]
 8004532:	6a21      	ldr	r1, [r4, #32]
 8004534:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004536:	47b0      	blx	r6
 8004538:	2800      	cmp	r0, #0
 800453a:	dc06      	bgt.n	800454a <__sflush_r+0x10a>
 800453c:	2340      	movs	r3, #64	; 0x40
 800453e:	2001      	movs	r0, #1
 8004540:	89a2      	ldrh	r2, [r4, #12]
 8004542:	4240      	negs	r0, r0
 8004544:	4313      	orrs	r3, r2
 8004546:	81a3      	strh	r3, [r4, #12]
 8004548:	e787      	b.n	800445a <__sflush_r+0x1a>
 800454a:	9b01      	ldr	r3, [sp, #4]
 800454c:	183f      	adds	r7, r7, r0
 800454e:	1a1b      	subs	r3, r3, r0
 8004550:	9301      	str	r3, [sp, #4]
 8004552:	e7e7      	b.n	8004524 <__sflush_r+0xe4>
 8004554:	20400001 	.word	0x20400001

08004558 <_fflush_r>:
 8004558:	690b      	ldr	r3, [r1, #16]
 800455a:	b570      	push	{r4, r5, r6, lr}
 800455c:	0005      	movs	r5, r0
 800455e:	000c      	movs	r4, r1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d102      	bne.n	800456a <_fflush_r+0x12>
 8004564:	2500      	movs	r5, #0
 8004566:	0028      	movs	r0, r5
 8004568:	bd70      	pop	{r4, r5, r6, pc}
 800456a:	2800      	cmp	r0, #0
 800456c:	d004      	beq.n	8004578 <_fflush_r+0x20>
 800456e:	6983      	ldr	r3, [r0, #24]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d101      	bne.n	8004578 <_fflush_r+0x20>
 8004574:	f7ff f9a8 	bl	80038c8 <__sinit>
 8004578:	4b14      	ldr	r3, [pc, #80]	; (80045cc <_fflush_r+0x74>)
 800457a:	429c      	cmp	r4, r3
 800457c:	d11b      	bne.n	80045b6 <_fflush_r+0x5e>
 800457e:	686c      	ldr	r4, [r5, #4]
 8004580:	220c      	movs	r2, #12
 8004582:	5ea3      	ldrsh	r3, [r4, r2]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0ed      	beq.n	8004564 <_fflush_r+0xc>
 8004588:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800458a:	07d2      	lsls	r2, r2, #31
 800458c:	d404      	bmi.n	8004598 <_fflush_r+0x40>
 800458e:	059b      	lsls	r3, r3, #22
 8004590:	d402      	bmi.n	8004598 <_fflush_r+0x40>
 8004592:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004594:	f7ff fa39 	bl	8003a0a <__retarget_lock_acquire_recursive>
 8004598:	0028      	movs	r0, r5
 800459a:	0021      	movs	r1, r4
 800459c:	f7ff ff50 	bl	8004440 <__sflush_r>
 80045a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045a2:	0005      	movs	r5, r0
 80045a4:	07db      	lsls	r3, r3, #31
 80045a6:	d4de      	bmi.n	8004566 <_fflush_r+0xe>
 80045a8:	89a3      	ldrh	r3, [r4, #12]
 80045aa:	059b      	lsls	r3, r3, #22
 80045ac:	d4db      	bmi.n	8004566 <_fflush_r+0xe>
 80045ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045b0:	f7ff fa2c 	bl	8003a0c <__retarget_lock_release_recursive>
 80045b4:	e7d7      	b.n	8004566 <_fflush_r+0xe>
 80045b6:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <_fflush_r+0x78>)
 80045b8:	429c      	cmp	r4, r3
 80045ba:	d101      	bne.n	80045c0 <_fflush_r+0x68>
 80045bc:	68ac      	ldr	r4, [r5, #8]
 80045be:	e7df      	b.n	8004580 <_fflush_r+0x28>
 80045c0:	4b04      	ldr	r3, [pc, #16]	; (80045d4 <_fflush_r+0x7c>)
 80045c2:	429c      	cmp	r4, r3
 80045c4:	d1dc      	bne.n	8004580 <_fflush_r+0x28>
 80045c6:	68ec      	ldr	r4, [r5, #12]
 80045c8:	e7da      	b.n	8004580 <_fflush_r+0x28>
 80045ca:	46c0      	nop			; (mov r8, r8)
 80045cc:	080048e0 	.word	0x080048e0
 80045d0:	08004900 	.word	0x08004900
 80045d4:	080048c0 	.word	0x080048c0

080045d8 <_lseek_r>:
 80045d8:	b570      	push	{r4, r5, r6, lr}
 80045da:	0004      	movs	r4, r0
 80045dc:	0008      	movs	r0, r1
 80045de:	0011      	movs	r1, r2
 80045e0:	001a      	movs	r2, r3
 80045e2:	2300      	movs	r3, #0
 80045e4:	4d05      	ldr	r5, [pc, #20]	; (80045fc <_lseek_r+0x24>)
 80045e6:	602b      	str	r3, [r5, #0]
 80045e8:	f7fc fb82 	bl	8000cf0 <_lseek>
 80045ec:	1c43      	adds	r3, r0, #1
 80045ee:	d103      	bne.n	80045f8 <_lseek_r+0x20>
 80045f0:	682b      	ldr	r3, [r5, #0]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d000      	beq.n	80045f8 <_lseek_r+0x20>
 80045f6:	6023      	str	r3, [r4, #0]
 80045f8:	bd70      	pop	{r4, r5, r6, pc}
 80045fa:	46c0      	nop			; (mov r8, r8)
 80045fc:	20000160 	.word	0x20000160

08004600 <__swhatbuf_r>:
 8004600:	b570      	push	{r4, r5, r6, lr}
 8004602:	000e      	movs	r6, r1
 8004604:	001d      	movs	r5, r3
 8004606:	230e      	movs	r3, #14
 8004608:	5ec9      	ldrsh	r1, [r1, r3]
 800460a:	0014      	movs	r4, r2
 800460c:	b096      	sub	sp, #88	; 0x58
 800460e:	2900      	cmp	r1, #0
 8004610:	da08      	bge.n	8004624 <__swhatbuf_r+0x24>
 8004612:	220c      	movs	r2, #12
 8004614:	5eb3      	ldrsh	r3, [r6, r2]
 8004616:	2200      	movs	r2, #0
 8004618:	602a      	str	r2, [r5, #0]
 800461a:	061b      	lsls	r3, r3, #24
 800461c:	d411      	bmi.n	8004642 <__swhatbuf_r+0x42>
 800461e:	2380      	movs	r3, #128	; 0x80
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	e00f      	b.n	8004644 <__swhatbuf_r+0x44>
 8004624:	466a      	mov	r2, sp
 8004626:	f000 f8d1 	bl	80047cc <_fstat_r>
 800462a:	2800      	cmp	r0, #0
 800462c:	dbf1      	blt.n	8004612 <__swhatbuf_r+0x12>
 800462e:	23f0      	movs	r3, #240	; 0xf0
 8004630:	9901      	ldr	r1, [sp, #4]
 8004632:	021b      	lsls	r3, r3, #8
 8004634:	4019      	ands	r1, r3
 8004636:	4b05      	ldr	r3, [pc, #20]	; (800464c <__swhatbuf_r+0x4c>)
 8004638:	18c9      	adds	r1, r1, r3
 800463a:	424b      	negs	r3, r1
 800463c:	4159      	adcs	r1, r3
 800463e:	6029      	str	r1, [r5, #0]
 8004640:	e7ed      	b.n	800461e <__swhatbuf_r+0x1e>
 8004642:	2340      	movs	r3, #64	; 0x40
 8004644:	2000      	movs	r0, #0
 8004646:	6023      	str	r3, [r4, #0]
 8004648:	b016      	add	sp, #88	; 0x58
 800464a:	bd70      	pop	{r4, r5, r6, pc}
 800464c:	ffffe000 	.word	0xffffe000

08004650 <__smakebuf_r>:
 8004650:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004652:	2602      	movs	r6, #2
 8004654:	898b      	ldrh	r3, [r1, #12]
 8004656:	0005      	movs	r5, r0
 8004658:	000c      	movs	r4, r1
 800465a:	4233      	tst	r3, r6
 800465c:	d006      	beq.n	800466c <__smakebuf_r+0x1c>
 800465e:	0023      	movs	r3, r4
 8004660:	3347      	adds	r3, #71	; 0x47
 8004662:	6023      	str	r3, [r4, #0]
 8004664:	6123      	str	r3, [r4, #16]
 8004666:	2301      	movs	r3, #1
 8004668:	6163      	str	r3, [r4, #20]
 800466a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800466c:	466a      	mov	r2, sp
 800466e:	ab01      	add	r3, sp, #4
 8004670:	f7ff ffc6 	bl	8004600 <__swhatbuf_r>
 8004674:	9900      	ldr	r1, [sp, #0]
 8004676:	0007      	movs	r7, r0
 8004678:	0028      	movs	r0, r5
 800467a:	f7ff f9eb 	bl	8003a54 <_malloc_r>
 800467e:	2800      	cmp	r0, #0
 8004680:	d108      	bne.n	8004694 <__smakebuf_r+0x44>
 8004682:	220c      	movs	r2, #12
 8004684:	5ea3      	ldrsh	r3, [r4, r2]
 8004686:	059a      	lsls	r2, r3, #22
 8004688:	d4ef      	bmi.n	800466a <__smakebuf_r+0x1a>
 800468a:	2203      	movs	r2, #3
 800468c:	4393      	bics	r3, r2
 800468e:	431e      	orrs	r6, r3
 8004690:	81a6      	strh	r6, [r4, #12]
 8004692:	e7e4      	b.n	800465e <__smakebuf_r+0xe>
 8004694:	4b0f      	ldr	r3, [pc, #60]	; (80046d4 <__smakebuf_r+0x84>)
 8004696:	62ab      	str	r3, [r5, #40]	; 0x28
 8004698:	2380      	movs	r3, #128	; 0x80
 800469a:	89a2      	ldrh	r2, [r4, #12]
 800469c:	6020      	str	r0, [r4, #0]
 800469e:	4313      	orrs	r3, r2
 80046a0:	81a3      	strh	r3, [r4, #12]
 80046a2:	9b00      	ldr	r3, [sp, #0]
 80046a4:	6120      	str	r0, [r4, #16]
 80046a6:	6163      	str	r3, [r4, #20]
 80046a8:	9b01      	ldr	r3, [sp, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00d      	beq.n	80046ca <__smakebuf_r+0x7a>
 80046ae:	0028      	movs	r0, r5
 80046b0:	230e      	movs	r3, #14
 80046b2:	5ee1      	ldrsh	r1, [r4, r3]
 80046b4:	f000 f89c 	bl	80047f0 <_isatty_r>
 80046b8:	2800      	cmp	r0, #0
 80046ba:	d006      	beq.n	80046ca <__smakebuf_r+0x7a>
 80046bc:	2203      	movs	r2, #3
 80046be:	89a3      	ldrh	r3, [r4, #12]
 80046c0:	4393      	bics	r3, r2
 80046c2:	001a      	movs	r2, r3
 80046c4:	2301      	movs	r3, #1
 80046c6:	4313      	orrs	r3, r2
 80046c8:	81a3      	strh	r3, [r4, #12]
 80046ca:	89a0      	ldrh	r0, [r4, #12]
 80046cc:	4307      	orrs	r7, r0
 80046ce:	81a7      	strh	r7, [r4, #12]
 80046d0:	e7cb      	b.n	800466a <__smakebuf_r+0x1a>
 80046d2:	46c0      	nop			; (mov r8, r8)
 80046d4:	0800384d 	.word	0x0800384d

080046d8 <memchr>:
 80046d8:	b2c9      	uxtb	r1, r1
 80046da:	1882      	adds	r2, r0, r2
 80046dc:	4290      	cmp	r0, r2
 80046de:	d101      	bne.n	80046e4 <memchr+0xc>
 80046e0:	2000      	movs	r0, #0
 80046e2:	4770      	bx	lr
 80046e4:	7803      	ldrb	r3, [r0, #0]
 80046e6:	428b      	cmp	r3, r1
 80046e8:	d0fb      	beq.n	80046e2 <memchr+0xa>
 80046ea:	3001      	adds	r0, #1
 80046ec:	e7f6      	b.n	80046dc <memchr+0x4>
	...

080046f0 <__malloc_lock>:
 80046f0:	b510      	push	{r4, lr}
 80046f2:	4802      	ldr	r0, [pc, #8]	; (80046fc <__malloc_lock+0xc>)
 80046f4:	f7ff f989 	bl	8003a0a <__retarget_lock_acquire_recursive>
 80046f8:	bd10      	pop	{r4, pc}
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	20000154 	.word	0x20000154

08004700 <__malloc_unlock>:
 8004700:	b510      	push	{r4, lr}
 8004702:	4802      	ldr	r0, [pc, #8]	; (800470c <__malloc_unlock+0xc>)
 8004704:	f7ff f982 	bl	8003a0c <__retarget_lock_release_recursive>
 8004708:	bd10      	pop	{r4, pc}
 800470a:	46c0      	nop			; (mov r8, r8)
 800470c:	20000154 	.word	0x20000154

08004710 <_free_r>:
 8004710:	b570      	push	{r4, r5, r6, lr}
 8004712:	0005      	movs	r5, r0
 8004714:	2900      	cmp	r1, #0
 8004716:	d010      	beq.n	800473a <_free_r+0x2a>
 8004718:	1f0c      	subs	r4, r1, #4
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	da00      	bge.n	8004722 <_free_r+0x12>
 8004720:	18e4      	adds	r4, r4, r3
 8004722:	0028      	movs	r0, r5
 8004724:	f7ff ffe4 	bl	80046f0 <__malloc_lock>
 8004728:	4a1d      	ldr	r2, [pc, #116]	; (80047a0 <_free_r+0x90>)
 800472a:	6813      	ldr	r3, [r2, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d105      	bne.n	800473c <_free_r+0x2c>
 8004730:	6063      	str	r3, [r4, #4]
 8004732:	6014      	str	r4, [r2, #0]
 8004734:	0028      	movs	r0, r5
 8004736:	f7ff ffe3 	bl	8004700 <__malloc_unlock>
 800473a:	bd70      	pop	{r4, r5, r6, pc}
 800473c:	42a3      	cmp	r3, r4
 800473e:	d908      	bls.n	8004752 <_free_r+0x42>
 8004740:	6821      	ldr	r1, [r4, #0]
 8004742:	1860      	adds	r0, r4, r1
 8004744:	4283      	cmp	r3, r0
 8004746:	d1f3      	bne.n	8004730 <_free_r+0x20>
 8004748:	6818      	ldr	r0, [r3, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	1841      	adds	r1, r0, r1
 800474e:	6021      	str	r1, [r4, #0]
 8004750:	e7ee      	b.n	8004730 <_free_r+0x20>
 8004752:	001a      	movs	r2, r3
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <_free_r+0x4e>
 800475a:	42a3      	cmp	r3, r4
 800475c:	d9f9      	bls.n	8004752 <_free_r+0x42>
 800475e:	6811      	ldr	r1, [r2, #0]
 8004760:	1850      	adds	r0, r2, r1
 8004762:	42a0      	cmp	r0, r4
 8004764:	d10b      	bne.n	800477e <_free_r+0x6e>
 8004766:	6820      	ldr	r0, [r4, #0]
 8004768:	1809      	adds	r1, r1, r0
 800476a:	1850      	adds	r0, r2, r1
 800476c:	6011      	str	r1, [r2, #0]
 800476e:	4283      	cmp	r3, r0
 8004770:	d1e0      	bne.n	8004734 <_free_r+0x24>
 8004772:	6818      	ldr	r0, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	1841      	adds	r1, r0, r1
 8004778:	6011      	str	r1, [r2, #0]
 800477a:	6053      	str	r3, [r2, #4]
 800477c:	e7da      	b.n	8004734 <_free_r+0x24>
 800477e:	42a0      	cmp	r0, r4
 8004780:	d902      	bls.n	8004788 <_free_r+0x78>
 8004782:	230c      	movs	r3, #12
 8004784:	602b      	str	r3, [r5, #0]
 8004786:	e7d5      	b.n	8004734 <_free_r+0x24>
 8004788:	6821      	ldr	r1, [r4, #0]
 800478a:	1860      	adds	r0, r4, r1
 800478c:	4283      	cmp	r3, r0
 800478e:	d103      	bne.n	8004798 <_free_r+0x88>
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	1841      	adds	r1, r0, r1
 8004796:	6021      	str	r1, [r4, #0]
 8004798:	6063      	str	r3, [r4, #4]
 800479a:	6054      	str	r4, [r2, #4]
 800479c:	e7ca      	b.n	8004734 <_free_r+0x24>
 800479e:	46c0      	nop			; (mov r8, r8)
 80047a0:	20000158 	.word	0x20000158

080047a4 <_read_r>:
 80047a4:	b570      	push	{r4, r5, r6, lr}
 80047a6:	0004      	movs	r4, r0
 80047a8:	0008      	movs	r0, r1
 80047aa:	0011      	movs	r1, r2
 80047ac:	001a      	movs	r2, r3
 80047ae:	2300      	movs	r3, #0
 80047b0:	4d05      	ldr	r5, [pc, #20]	; (80047c8 <_read_r+0x24>)
 80047b2:	602b      	str	r3, [r5, #0]
 80047b4:	f7fc fa42 	bl	8000c3c <_read>
 80047b8:	1c43      	adds	r3, r0, #1
 80047ba:	d103      	bne.n	80047c4 <_read_r+0x20>
 80047bc:	682b      	ldr	r3, [r5, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d000      	beq.n	80047c4 <_read_r+0x20>
 80047c2:	6023      	str	r3, [r4, #0]
 80047c4:	bd70      	pop	{r4, r5, r6, pc}
 80047c6:	46c0      	nop			; (mov r8, r8)
 80047c8:	20000160 	.word	0x20000160

080047cc <_fstat_r>:
 80047cc:	2300      	movs	r3, #0
 80047ce:	b570      	push	{r4, r5, r6, lr}
 80047d0:	4d06      	ldr	r5, [pc, #24]	; (80047ec <_fstat_r+0x20>)
 80047d2:	0004      	movs	r4, r0
 80047d4:	0008      	movs	r0, r1
 80047d6:	0011      	movs	r1, r2
 80047d8:	602b      	str	r3, [r5, #0]
 80047da:	f7fc fa72 	bl	8000cc2 <_fstat>
 80047de:	1c43      	adds	r3, r0, #1
 80047e0:	d103      	bne.n	80047ea <_fstat_r+0x1e>
 80047e2:	682b      	ldr	r3, [r5, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d000      	beq.n	80047ea <_fstat_r+0x1e>
 80047e8:	6023      	str	r3, [r4, #0]
 80047ea:	bd70      	pop	{r4, r5, r6, pc}
 80047ec:	20000160 	.word	0x20000160

080047f0 <_isatty_r>:
 80047f0:	2300      	movs	r3, #0
 80047f2:	b570      	push	{r4, r5, r6, lr}
 80047f4:	4d06      	ldr	r5, [pc, #24]	; (8004810 <_isatty_r+0x20>)
 80047f6:	0004      	movs	r4, r0
 80047f8:	0008      	movs	r0, r1
 80047fa:	602b      	str	r3, [r5, #0]
 80047fc:	f7fc fa6f 	bl	8000cde <_isatty>
 8004800:	1c43      	adds	r3, r0, #1
 8004802:	d103      	bne.n	800480c <_isatty_r+0x1c>
 8004804:	682b      	ldr	r3, [r5, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d000      	beq.n	800480c <_isatty_r+0x1c>
 800480a:	6023      	str	r3, [r4, #0]
 800480c:	bd70      	pop	{r4, r5, r6, pc}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	20000160 	.word	0x20000160

08004814 <_init>:
 8004814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800481a:	bc08      	pop	{r3}
 800481c:	469e      	mov	lr, r3
 800481e:	4770      	bx	lr

08004820 <_fini>:
 8004820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004826:	bc08      	pop	{r3}
 8004828:	469e      	mov	lr, r3
 800482a:	4770      	bx	lr
