// Seed: 2900043783
module module_0 (
    input wand id_0,
    input wire id_1
);
  uwire id_3 = 1;
  assign id_3 = 1;
  module_2();
endmodule
module module_1 (
    input uwire id_0,
    input wand  id_1,
    input uwire id_2,
    input wand  id_3
);
  tri1 id_5 = id_5 ? 1 : 1 ? 1 : id_1;
  module_0(
      id_3, id_3
  );
endmodule
module module_2;
  assign id_1 = id_1;
  module_3();
  always @(negedge (id_1[1'b0])) id_1[1] = 1;
endmodule
module module_3;
  assign id_1 = id_1;
endmodule
