INFO: [VRFC 10-2263] Analyzing Verilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.ip_user_files/bd/test_v1_0_bfm_1/ipshared/f198/hdl/test_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.ip_user_files/bd/test_v1_0_bfm_1/ipshared/f198/hdl/test_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.ip_user_files/bd/test_v1_0_bfm_1/ipshared/f198/hdl/test_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.ip_user_files/bd/test_v1_0_bfm_1/ip/test_v1_0_bfm_1_test_0_0/sim/test_v1_0_bfm_1_test_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_v1_0_bfm_1_test_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.ip_user_files/bd/test_v1_0_bfm_1/ip/test_v1_0_bfm_1_master_0_0/sim/test_v1_0_bfm_1_master_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.ip_user_files/bd/test_v1_0_bfm_1/ip/test_v1_0_bfm_1_master_0_0/sim/test_v1_0_bfm_1_master_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_v1_0_bfm_1_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.ip_user_files/bd/test_v1_0_bfm_1/sim/test_v1_0_bfm_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_v1_0_bfm_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.srcs/sources_1/imports/hdl/test_v1_0_bfm_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_v1_0_bfm_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.srcs/sim_1/imports/bfm_design/test_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_v1_0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
