

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3'
================================================================
* Date:           Sat Dec 11 19:29:53 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_28_10_s_fu_124  |exp_28_10_s  |       12|       12|  48.000 ns|  48.000 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_3  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 19 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 20 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mul_ln113_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln113"   --->   Operation 23 'read' 'mul_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_ln116_1_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %mul_ln116_1"   --->   Operation 24 'read' 'mul_ln116_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 25 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i28 0, i28 %sum_V"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %n2"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%n2_2 = load i32 %n2" [GAT_compute.cpp:116]   --->   Operation 29 'load' 'n2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln111 = icmp_eq  i32 %n2_2, i32 %num_of_nodes_read" [GAT_compute.cpp:111]   --->   Operation 30 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.88ns)   --->   "%add_ln111 = add i32 %n2_2, i32 1" [GAT_compute.cpp:111]   --->   Operation 31 'add' 'add_ln111' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %.split, void %._crit_edge.exitStub" [GAT_compute.cpp:111]   --->   Operation 32 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %n2_2" [GAT_compute.cpp:116]   --->   Operation 33 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i32 %n2_2" [GAT_compute.cpp:116]   --->   Operation 34 'trunc' 'trunc_ln116_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln116 = add i18 %mul_ln116_1_read, i18 %trunc_ln116_1" [GAT_compute.cpp:116]   --->   Operation 35 'add' 'add_ln116' <Predicate = (!icmp_ln111)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln113 = add i16 %mul_ln113_read, i16 %trunc_ln116" [GAT_compute.cpp:113]   --->   Operation 36 'add' 'add_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i16 %add_ln113" [GAT_compute.cpp:113]   --->   Operation 37 'zext' 'zext_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%connectivity_mask_final_addr = getelementptr i32 %connectivity_mask_final, i64 0, i64 %zext_ln113" [GAT_compute.cpp:113]   --->   Operation 38 'getelementptr' 'connectivity_mask_final_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.24ns)   --->   "%connectivity_mask_final_load = load i16 %connectivity_mask_final_addr" [GAT_compute.cpp:113]   --->   Operation 39 'load' 'connectivity_mask_final_load' <Predicate = (!icmp_ln111)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln111 = store i32 %add_ln111, i32 %n2" [GAT_compute.cpp:111]   --->   Operation 40 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i18 %add_ln116" [GAT_compute.cpp:116]   --->   Operation 42 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln116" [GAT_compute.cpp:116]   --->   Operation 43 'getelementptr' 'all_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [GAT_compute.cpp:110]   --->   Operation 44 'specpipeline' 'specpipeline_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [GAT_compute.cpp:110]   --->   Operation 45 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.24ns)   --->   "%connectivity_mask_final_load = load i16 %connectivity_mask_final_addr" [GAT_compute.cpp:113]   --->   Operation 46 'load' 'connectivity_mask_final_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_2 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln113 = icmp_eq  i32 %connectivity_mask_final_load, i32 2147483648" [GAT_compute.cpp:113]   --->   Operation 47 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit20" [GAT_compute.cpp:113]   --->   Operation 48 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.24ns)   --->   "%x_V = load i18 %all_scores_V_addr" [GAT_compute.cpp:116]   --->   Operation 49 'load' 'x_V' <Predicate = (!icmp_ln113)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 50 [1/2] (1.24ns)   --->   "%x_V = load i18 %all_scores_V_addr" [GAT_compute.cpp:116]   --->   Operation 50 'load' 'x_V' <Predicate = (!icmp_ln113)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_3 : Operation 51 [13/13] (0.87ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 51 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (1.24ns)   --->   "%store_ln114 = store i28 0, i18 %all_scores_V_addr" [GAT_compute.cpp:114]   --->   Operation 52 'store' 'store_ln114' <Predicate = (icmp_ln113)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln115 = br void" [GAT_compute.cpp:115]   --->   Operation 53 'br' 'br_ln115' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.75>
ST_4 : Operation 54 [12/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 54 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.75>
ST_5 : Operation 55 [11/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 55 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.75>
ST_6 : Operation 56 [10/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 56 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 57 [9/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 57 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.75>
ST_8 : Operation 58 [8/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 58 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.75>
ST_9 : Operation 59 [7/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 59 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.75>
ST_10 : Operation 60 [6/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 60 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.75>
ST_11 : Operation 61 [5/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 61 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.75>
ST_12 : Operation 62 [4/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 62 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.75>
ST_13 : Operation 63 [3/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 63 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.75>
ST_14 : Operation 64 [2/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 64 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 65 [1/13] (2.15ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 65 'call' 'op2_V' <Predicate = (!icmp_ln113)> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%sum_V_load_2 = load i28 %sum_V"   --->   Operation 70 'load' 'sum_V_load_2' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %sum_V_out, i28 %sum_V_load_2"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.24>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%sum_V_load = load i28 %sum_V"   --->   Operation 66 'load' 'sum_V_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.85ns)   --->   "%sum_V_2 = add i28 %op2_V, i28 %sum_V_load"   --->   Operation 67 'add' 'sum_V_2' <Predicate = (!icmp_ln113)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln712 = store i28 %sum_V_2, i28 %sum_V"   --->   Operation 68 'store' 'store_ln712' <Predicate = (!icmp_ln113)> <Delay = 0.38>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln116_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ all_scores_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_final]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2                           (alloca       ) [ 01000000000000000]
sum_V                        (alloca       ) [ 01111111111111111]
specmemcore_ln0              (specmemcore  ) [ 00000000000000000]
specmemcore_ln0              (specmemcore  ) [ 00000000000000000]
mul_ln113_read               (read         ) [ 00000000000000000]
mul_ln116_1_read             (read         ) [ 00000000000000000]
num_of_nodes_read            (read         ) [ 00000000000000000]
store_ln0                    (store        ) [ 00000000000000000]
store_ln0                    (store        ) [ 00000000000000000]
br_ln0                       (br           ) [ 00000000000000000]
n2_2                         (load         ) [ 00000000000000000]
icmp_ln111                   (icmp         ) [ 01111111111111110]
add_ln111                    (add          ) [ 00000000000000000]
br_ln111                     (br           ) [ 00000000000000000]
trunc_ln116                  (trunc        ) [ 00000000000000000]
trunc_ln116_1                (trunc        ) [ 00000000000000000]
add_ln116                    (add          ) [ 01100000000000000]
add_ln113                    (add          ) [ 00000000000000000]
zext_ln113                   (zext         ) [ 00000000000000000]
connectivity_mask_final_addr (getelementptr) [ 01100000000000000]
store_ln111                  (store        ) [ 00000000000000000]
br_ln0                       (br           ) [ 00000000000000000]
zext_ln116                   (zext         ) [ 00000000000000000]
all_scores_V_addr            (getelementptr) [ 01010000000000000]
specpipeline_ln110           (specpipeline ) [ 00000000000000000]
specloopname_ln110           (specloopname ) [ 00000000000000000]
connectivity_mask_final_load (load         ) [ 00000000000000000]
icmp_ln113                   (icmp         ) [ 01111111111111111]
br_ln113                     (br           ) [ 00000000000000000]
x_V                          (load         ) [ 00000000000000000]
store_ln114                  (store        ) [ 00000000000000000]
br_ln115                     (br           ) [ 00000000000000000]
op2_V                        (call         ) [ 01000000000000001]
sum_V_load                   (load         ) [ 00000000000000000]
sum_V_2                      (add          ) [ 00000000000000000]
store_ln712                  (store        ) [ 00000000000000000]
br_ln0                       (br           ) [ 00000000000000000]
sum_V_load_2                 (load         ) [ 00000000000000000]
write_ln0                    (write        ) [ 00000000000000000]
ret_ln0                      (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln116_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln116_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln113">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="all_scores_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="all_scores_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="connectivity_mask_final">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp<28, 10>"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i28P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="n2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sum_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mul_ln113_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln113_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mul_ln116_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="18" slack="0"/>
<pin id="76" dir="0" index="1" bw="18" slack="0"/>
<pin id="77" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln116_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="num_of_nodes_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="28" slack="0"/>
<pin id="89" dir="0" index="2" bw="28" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="93" class="1004" name="connectivity_mask_final_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="16" slack="0"/>
<pin id="97" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_final_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="connectivity_mask_final_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="all_scores_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="28" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="18" slack="0"/>
<pin id="110" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="all_scores_V_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="18" slack="0"/>
<pin id="115" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="1"/>
<pin id="119" dir="0" index="4" bw="18" slack="0"/>
<pin id="120" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="28" slack="0"/>
<pin id="122" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_V/2 store_ln114/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_exp_28_10_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="28" slack="0"/>
<pin id="126" dir="0" index="1" bw="28" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="0" index="5" bw="46" slack="0"/>
<pin id="131" dir="0" index="6" bw="50" slack="0"/>
<pin id="132" dir="1" index="7" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="28" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="n2_2_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_2/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln111_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln111_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln116_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln116_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln116_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="18" slack="0"/>
<pin id="175" dir="0" index="1" bw="18" slack="0"/>
<pin id="176" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln113_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln113_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln111_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln116_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="18" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln113_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sum_V_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="28" slack="15"/>
<pin id="207" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load/16 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sum_V_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="28" slack="1"/>
<pin id="210" dir="0" index="1" bw="28" slack="0"/>
<pin id="211" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_2/16 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln712_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="28" slack="0"/>
<pin id="215" dir="0" index="1" bw="28" slack="15"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln712/16 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sum_V_load_2_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="28" slack="14"/>
<pin id="220" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load_2/15 "/>
</bind>
</comp>

<comp id="222" class="1005" name="n2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="sum_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="28" slack="0"/>
<pin id="231" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln111_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="14"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="241" class="1005" name="add_ln116_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="1"/>
<pin id="243" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="246" class="1005" name="connectivity_mask_final_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_final_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="all_scores_V_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="18" slack="1"/>
<pin id="253" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="all_scores_V_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="icmp_ln113_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="261" class="1005" name="op2_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="28" slack="1"/>
<pin id="263" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="op2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="113" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="80" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="150" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="150" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="74" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="68" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="165" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="194"><net_src comp="159" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="203"><net_src comp="100" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="225"><net_src comp="60" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="232"><net_src comp="64" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="240"><net_src comp="153" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="173" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="249"><net_src comp="93" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="254"><net_src comp="106" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="260"><net_src comp="199" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="124" pin="7"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_V_out | {15 }
	Port: all_scores_V | {3 }
 - Input state : 
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : num_of_nodes | {1 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : mul_ln116_1 | {1 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : mul_ln113 | {1 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : all_scores_V | {2 3 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : connectivity_mask_final | {1 2 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : f_x_msb_4_h_table_V | {3 4 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : f_x_msb_4_l_table_V | {3 4 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : f_x_msb_3_table_V | {3 4 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : f_x_msb_2_table_V | {6 7 }
	Port: compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3 : exp_x_msb_1_table_V | {10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		n2_2 : 1
		icmp_ln111 : 2
		add_ln111 : 2
		br_ln111 : 3
		trunc_ln116 : 2
		trunc_ln116_1 : 2
		add_ln116 : 3
		add_ln113 : 3
		zext_ln113 : 4
		connectivity_mask_final_addr : 5
		connectivity_mask_final_load : 6
		store_ln111 : 3
	State 2
		all_scores_V_addr : 1
		icmp_ln113 : 1
		br_ln113 : 2
		x_V : 2
	State 3
		op2_V : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		write_ln0 : 1
	State 16
		sum_V_2 : 1
		store_ln712 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |    grp_exp_28_10_s_fu_124    |    20   |  4.257  |   1719  |   808   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       add_ln111_fu_159       |    0    |    0    |    0    |    39   |
|    add   |       add_ln116_fu_173       |    0    |    0    |    0    |    25   |
|          |       add_ln113_fu_179       |    0    |    0    |    0    |    23   |
|          |        sum_V_2_fu_208        |    0    |    0    |    0    |    35   |
|----------|------------------------------|---------|---------|---------|---------|
|   icmp   |       icmp_ln111_fu_153      |    0    |    0    |    0    |    20   |
|          |       icmp_ln113_fu_199      |    0    |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|---------|
|          |   mul_ln113_read_read_fu_68  |    0    |    0    |    0    |    0    |
|   read   |  mul_ln116_1_read_read_fu_74 |    0    |    0    |    0    |    0    |
|          | num_of_nodes_read_read_fu_80 |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   write  |     write_ln0_write_fu_86    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   trunc  |      trunc_ln116_fu_165      |    0    |    0    |    0    |    0    |
|          |     trunc_ln116_1_fu_169     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   zext   |       zext_ln113_fu_185      |    0    |    0    |    0    |    0    |
|          |       zext_ln116_fu_195      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    20   |  4.257  |   1719  |   970   |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln116_reg_241         |   18   |
|      all_scores_V_addr_reg_251     |   18   |
|connectivity_mask_final_addr_reg_246|   16   |
|         icmp_ln111_reg_237         |    1   |
|         icmp_ln113_reg_257         |    1   |
|             n2_reg_222             |   32   |
|            op2_V_reg_261           |   28   |
|            sum_V_reg_229           |   28   |
+------------------------------------+--------+
|                Total               |   142  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_113 |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   68   ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    4   |  1719  |   970  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    5   |  1861  |   988  |
+-----------+--------+--------+--------+--------+
