Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 23:54:59 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.728        0.000                      0                 3961        0.035        0.000                      0                 3961        3.500        0.000                       0                  1994  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                1.728        0.000                      0                 3961        0.035        0.000                      0                 3961        3.500        0.000                       0                  1994  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 main/pq/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/pq/curval_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 2.400ns (30.804%)  route 5.391ns (69.196%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, routed)        1.734     5.242    main/pq/clk_100mhz_IBUF_BUFG
    SLICE_X24Y112        FDRE                                         r  main/pq/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.419     5.661 r  main/pq/i_reg[1]/Q
                         net (fo=74, routed)          1.725     7.386    main/pq/i_reg[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.299     7.685 r  main/pq/max_tag_out[2]_i_4/O
                         net (fo=1, routed)           0.000     7.685    main/pq/max_tag_out[2]_i_4_n_0
    SLICE_X40Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     7.902 r  main/pq/max_tag_out_reg[2]_i_2/O
                         net (fo=6, routed)           1.209     9.111    main/pq/queue[2]
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.299     9.410 r  main/pq/curval[31]_i_76__0/O
                         net (fo=1, routed)           0.000     9.410    main/pq/curval[31]_i_76__0_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.960 r  main/pq/curval_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.960    main/pq/curval_reg[31]_i_53_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.074 r  main/pq/curval_reg[31]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    10.074    main/pq/curval_reg[31]_i_35__0_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  main/pq/curval_reg[31]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    10.188    main/pq/curval_reg[31]_i_17__0_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  main/pq/curval_reg[31]_i_7__0/CO[3]
                         net (fo=2, routed)           0.865    11.167    main/pq/curval259_in
    SLICE_X30Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.291 r  main/pq/curval[31]_i_3/O
                         net (fo=38, routed)          0.790    12.081    main/pq/curval161_out
    SLICE_X28Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.231 r  main/pq/curval[31]_i_1/O
                         net (fo=32, routed)          0.802    13.033    main/pq/curval[31]_i_1_n_0
    SLICE_X31Y104        FDSE                                         r  main/pq/curval_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, routed)        1.609    14.938    main/pq/clk_100mhz_IBUF_BUFG
    SLICE_X31Y104        FDSE                                         r  main/pq/curval_reg[1]/C
                         clock pessimism              0.266    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X31Y104        FDSE (Setup_fdse_C_CE)      -0.407    14.762    main/pq/curval_reg[1]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  1.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main/distance_calc/distance_sq_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/pq/queue_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.382%)  route 0.197ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, routed)        0.562     1.430    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  main/distance_calc/distance_sq_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  main/distance_calc/distance_sq_out_reg[7]/Q
                         net (fo=14, routed)          0.197     1.792    main/pq/queue_reg[1][31]_0[7]
    SLICE_X38Y99         FDRE                                         r  main/pq/queue_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, routed)        0.830     1.944    main/pq/clk_100mhz_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  main/pq/queue_reg[2][7]/C
                         clock pessimism             -0.250     1.694    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.063     1.757    main/pq/queue_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20  main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X1Y106  count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y106  count_reg[0]/C



