
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -915.67

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -3.74

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -3.74

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_imm_a2[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_imm_a3[11]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_imm_a2[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.40    0.40 v core.CPU_imm_a2[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_imm_a2[11] (net)
                  0.02    0.00    0.40 v core.CPU_imm_a3[11]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.77    0.77   clock uncertainty
                          0.00    0.77   clock reconvergence pessimism
                                  0.77 ^ core.CPU_imm_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.05    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    0.64    5.88    4.50    4.50 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                  5.88    0.00    4.50 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    0.65    1.13    7.27   11.77 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  1.13    0.00   11.77 v _08421_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.76    0.89   12.66 ^ _08421_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03034_ (net)
                  0.76    0.00   12.66 ^ _08720_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.17    0.13   12.79 v _08720_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00594_ (net)
                  0.17    0.00   12.79 v core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 12.79   data arrival time

                  0.48    9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock network delay (ideal)
                         -0.48    9.12   clock uncertainty
                          0.00    9.12   clock reconvergence pessimism
                                  9.12 ^ core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06    9.06   library setup time
                                  9.06   data required time
-----------------------------------------------------------------------------
                                  9.06   data required time
                                -12.79   data arrival time
-----------------------------------------------------------------------------
                                 -3.74   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    0.64    5.88    4.50    4.50 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                  5.88    0.00    4.50 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    0.65    1.13    7.27   11.77 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  1.13    0.00   11.77 v _08421_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.76    0.89   12.66 ^ _08421_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03034_ (net)
                  0.76    0.00   12.66 ^ _08720_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.17    0.13   12.79 v _08720_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00594_ (net)
                  0.17    0.00   12.79 v core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 12.79   data arrival time

                  0.48    9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock network delay (ideal)
                         -0.48    9.12   clock uncertainty
                          0.00    9.12   clock reconvergence pessimism
                                  9.12 ^ core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06    9.06   library setup time
                                  9.06   data required time
-----------------------------------------------------------------------------
                                  9.06   data required time
                                -12.79   data arrival time
-----------------------------------------------------------------------------
                                 -3.74   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.82e-03   3.57e-04   1.03e-08   6.18e-03  72.1%
Combinational          9.82e-04   1.41e-03   8.24e-09   2.40e-03  27.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.80e-03   1.77e-03   1.86e-08   8.57e-03 100.0%
                          79.4%      20.6%       0.0%
