// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="save_image_1280x1024,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12tcsg325-1q,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.342333,HLS_SYN_LAT=327703,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=8,HLS_SYN_FF=6862,HLS_SYN_LUT=8036,HLS_VERSION=2018_3}" *)

module save_image_1280x1024 (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        talpha,
        window,
        ram_a_address0,
        ram_a_ce0,
        ram_a_q0,
        ram_b_address0,
        ram_b_ce0,
        ram_b_q0,
        ram_c_address0,
        ram_c_ce0,
        ram_c_q0,
        ram_d_address0,
        ram_d_ce0,
        ram_d_q0,
        out_1280x1024_TDATA,
        out_1280x1024_TVALID,
        out_1280x1024_TREADY
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state26 = 4'd8;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
(* MARK_DEBUG="true" *)input  [7:0] talpha;
(* MARK_DEBUG="true" *)input  [7:0] window;
(* MARK_DEBUG="true" *)output  [12:0] ram_a_address0;
(* MARK_DEBUG="true" *)output   ram_a_ce0;
(* MARK_DEBUG="true" *)input  [399:0] ram_a_q0;
(* MARK_DEBUG="true" *)output  [12:0] ram_b_address0;
(* MARK_DEBUG="true" *)output   ram_b_ce0;
(* MARK_DEBUG="true" *)input  [399:0] ram_b_q0;
(* MARK_DEBUG="true" *)output  [12:0] ram_c_address0;
(* MARK_DEBUG="true" *)output   ram_c_ce0;
(* MARK_DEBUG="true" *)input  [399:0] ram_c_q0;
(* MARK_DEBUG="true" *)output  [12:0] ram_d_address0;
(* MARK_DEBUG="true" *)output   ram_d_ce0;
(* MARK_DEBUG="true" *)input  [399:0] ram_d_q0;
(* MARK_DEBUG="true" *)output  [31:0] out_1280x1024_TDATA;
(* MARK_DEBUG="true" *)output   out_1280x1024_TVALID;
(* MARK_DEBUG="true" *)input   out_1280x1024_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ram_a_ce0;
reg ram_b_ce0;
reg ram_c_ce0;
reg ram_d_ce0;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] out_1280x1024_1_data_in;
(* MARK_DEBUG="true" *)reg   [31:0] out_1280x1024_1_data_out;
reg    out_1280x1024_1_vld_in;
wire    out_1280x1024_1_vld_out;
wire    out_1280x1024_1_ack_in;
wire    out_1280x1024_1_ack_out;
reg   [31:0] out_1280x1024_1_payload_A;
reg   [31:0] out_1280x1024_1_payload_B;
reg    out_1280x1024_1_sel_rd;
reg    out_1280x1024_1_sel_wr;
wire    out_1280x1024_1_sel;
wire    out_1280x1024_1_load_A;
wire    out_1280x1024_1_load_B;
reg   [1:0] out_1280x1024_1_state;
wire    out_1280x1024_1_state_cmp_full;
reg    out_1280x1024_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter10;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_flatten_reg_7948;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter10_reg;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter11;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter11_reg;
reg   [17:0] indvar_flatten_reg_665;
reg   [10:0] i_reg_676;
reg   [7:0] j_reg_687;
wire  signed [28:0] tmp_1_cast_cast_fu_924_p1;
reg  signed [28:0] tmp_1_cast_cast_reg_7936;
wire   [0:0] exitcond_flatten_fu_988_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_state12_pp0_stage0_iter5;
wire    ap_block_state14_pp0_stage0_iter6;
wire    ap_block_state16_pp0_stage0_iter7;
wire    ap_block_state18_pp0_stage0_iter8;
wire    ap_block_state20_pp0_stage0_iter9;
wire    ap_block_state22_pp0_stage0_iter10;
wire    ap_block_state24_pp0_stage0_iter11;
reg    ap_block_state24_io;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter4_reg;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter5_reg;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter6_reg;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter7_reg;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter8_reg;
reg   [0:0] exitcond_flatten_reg_7948_pp0_iter9_reg;
wire   [17:0] indvar_flatten_next_fu_994_p2;
reg   [17:0] indvar_flatten_next_reg_7952;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_fu_1000_p2;
reg   [0:0] exitcond_reg_7957;
wire   [7:0] j_mid2_fu_1006_p3;
reg   [7:0] j_mid2_reg_7962;
wire   [0:0] tmp_2_mid2_fu_1026_p3;
reg   [0:0] tmp_2_mid2_reg_7967;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter1_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter2_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter3_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter4_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter5_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter6_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter7_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter8_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter9_reg;
reg   [0:0] tmp_2_mid2_reg_7967_pp0_iter10_reg;
wire   [0:0] tmp_3_mid2_fu_1040_p3;
reg   [0:0] tmp_3_mid2_reg_7971;
wire   [0:0] tmp_4_mid2_fu_1054_p3;
reg   [0:0] tmp_4_mid2_reg_7977;
wire   [13:0] tmp_5_mid2_fu_1094_p3;
reg   [13:0] tmp_5_mid2_reg_7982;
wire   [10:0] i_mid2_fu_1102_p3;
reg   [10:0] i_mid2_reg_7990;
wire   [0:0] or_cond3_fu_1122_p2;
reg   [0:0] or_cond3_reg_7995;
reg   [0:0] or_cond3_reg_7995_pp0_iter1_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter2_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter3_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter4_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter5_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter6_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter7_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter8_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter9_reg;
reg   [0:0] or_cond3_reg_7995_pp0_iter10_reg;
wire   [0:0] cond0_fu_1167_p2;
reg   [0:0] cond0_reg_7999;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
wire    ap_block_state9_pp0_stage1_iter3;
wire    ap_block_state11_pp0_stage1_iter4;
wire    ap_block_state13_pp0_stage1_iter5;
wire    ap_block_state15_pp0_stage1_iter6;
wire    ap_block_state17_pp0_stage1_iter7;
wire    ap_block_state19_pp0_stage1_iter8;
wire    ap_block_state21_pp0_stage1_iter9;
wire    ap_block_state23_pp0_stage1_iter10;
reg    ap_block_state23_io;
wire    ap_block_state25_pp0_stage1_iter11;
reg    ap_block_state25_io;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] or_cond_fu_1179_p2;
reg   [0:0] or_cond_reg_8065;
wire   [0:0] or_cond1_fu_1208_p2;
reg   [0:0] or_cond1_reg_8125;
wire   [0:0] sel_tmp7_fu_1292_p2;
reg   [0:0] sel_tmp7_reg_8145;
wire   [0:0] tmp_23_fu_1303_p2;
reg   [0:0] tmp_23_reg_8199;
wire   [0:0] tmp_24_fu_1309_p2;
reg   [0:0] tmp_24_reg_8269;
wire   [0:0] tmp_25_fu_1315_p2;
reg   [0:0] tmp_25_reg_8275;
wire   [0:0] tmp_26_fu_1321_p2;
reg   [0:0] tmp_26_reg_8280;
wire   [7:0] j_1_fu_1365_p2;
reg   [7:0] j_1_reg_8346;
wire   [7:0] tmp_data_48_7_fu_3355_p3;
reg   [7:0] tmp_data_48_7_reg_8351;
wire   [7:0] tmp_data_47_7_fu_3377_p3;
reg   [7:0] tmp_data_47_7_reg_8360;
wire   [7:0] tmp_data_46_7_fu_3399_p3;
reg   [7:0] tmp_data_46_7_reg_8369;
wire   [7:0] tmp_data_45_7_fu_3421_p3;
reg   [7:0] tmp_data_45_7_reg_8378;
wire   [7:0] tmp_data_44_7_fu_3443_p3;
reg   [7:0] tmp_data_44_7_reg_8387;
wire   [7:0] tmp_data_43_7_fu_3465_p3;
reg   [7:0] tmp_data_43_7_reg_8396;
wire   [7:0] tmp_data_42_7_fu_3487_p3;
reg   [7:0] tmp_data_42_7_reg_8405;
wire   [7:0] tmp_data_41_7_fu_3509_p3;
reg   [7:0] tmp_data_41_7_reg_8414;
wire   [7:0] tmp_data_40_7_fu_3531_p3;
reg   [7:0] tmp_data_40_7_reg_8423;
wire   [7:0] tmp_data_39_7_fu_3553_p3;
reg   [7:0] tmp_data_39_7_reg_8432;
wire   [7:0] tmp_data_38_7_fu_3575_p3;
reg   [7:0] tmp_data_38_7_reg_8441;
wire   [7:0] tmp_data_37_7_fu_3597_p3;
reg   [7:0] tmp_data_37_7_reg_8450;
wire   [7:0] tmp_data_36_7_fu_3619_p3;
reg   [7:0] tmp_data_36_7_reg_8459;
wire   [7:0] tmp_data_35_7_fu_3641_p3;
reg   [7:0] tmp_data_35_7_reg_8468;
wire   [7:0] tmp_data_34_7_fu_3663_p3;
reg   [7:0] tmp_data_34_7_reg_8477;
wire   [7:0] tmp_data_33_7_fu_3685_p3;
reg   [7:0] tmp_data_33_7_reg_8486;
wire   [7:0] tmp_data_32_7_fu_3707_p3;
reg   [7:0] tmp_data_32_7_reg_8495;
wire   [7:0] tmp_data_31_7_fu_3729_p3;
reg   [7:0] tmp_data_31_7_reg_8504;
wire   [7:0] tmp_data_30_7_fu_3751_p3;
reg   [7:0] tmp_data_30_7_reg_8513;
wire   [7:0] tmp_data_29_7_fu_3773_p3;
reg   [7:0] tmp_data_29_7_reg_8522;
wire   [7:0] tmp_data_28_7_fu_3795_p3;
reg   [7:0] tmp_data_28_7_reg_8531;
wire   [7:0] tmp_data_27_7_fu_3817_p3;
reg   [7:0] tmp_data_27_7_reg_8540;
wire   [7:0] tmp_data_26_7_fu_3839_p3;
reg   [7:0] tmp_data_26_7_reg_8549;
wire   [7:0] tmp_data_25_7_fu_3861_p3;
reg   [7:0] tmp_data_25_7_reg_8558;
wire   [7:0] tmp_data_24_7_fu_3883_p3;
reg   [7:0] tmp_data_24_7_reg_8567;
wire   [7:0] tmp_data_23_7_fu_3905_p3;
reg   [7:0] tmp_data_23_7_reg_8576;
wire   [7:0] tmp_data_22_7_fu_3927_p3;
reg   [7:0] tmp_data_22_7_reg_8585;
wire   [7:0] tmp_data_21_7_fu_3949_p3;
reg   [7:0] tmp_data_21_7_reg_8594;
wire   [7:0] tmp_data_20_7_fu_3971_p3;
reg   [7:0] tmp_data_20_7_reg_8603;
wire   [7:0] tmp_data_19_7_fu_3993_p3;
reg   [7:0] tmp_data_19_7_reg_8612;
wire   [7:0] tmp_data_18_7_fu_4015_p3;
reg   [7:0] tmp_data_18_7_reg_8621;
wire   [7:0] tmp_data_17_7_fu_4037_p3;
reg   [7:0] tmp_data_17_7_reg_8630;
wire   [7:0] tmp_data_16_7_fu_4059_p3;
reg   [7:0] tmp_data_16_7_reg_8639;
wire   [7:0] tmp_data_15_7_fu_4081_p3;
reg   [7:0] tmp_data_15_7_reg_8648;
wire   [7:0] tmp_data_14_7_fu_4103_p3;
reg   [7:0] tmp_data_14_7_reg_8657;
wire   [7:0] tmp_data_13_7_fu_4125_p3;
reg   [7:0] tmp_data_13_7_reg_8666;
wire   [7:0] tmp_data_12_7_fu_4147_p3;
reg   [7:0] tmp_data_12_7_reg_8675;
wire   [7:0] tmp_data_11_7_fu_4169_p3;
reg   [7:0] tmp_data_11_7_reg_8684;
wire   [7:0] tmp_data_10_7_fu_4191_p3;
reg   [7:0] tmp_data_10_7_reg_8693;
wire   [7:0] tmp_data_9_7_fu_4213_p3;
reg   [7:0] tmp_data_9_7_reg_8702;
wire   [7:0] tmp_data_8_7_fu_4235_p3;
reg   [7:0] tmp_data_8_7_reg_8711;
wire   [7:0] tmp_data_7_7_fu_4257_p3;
reg   [7:0] tmp_data_7_7_reg_8720;
wire   [7:0] tmp_data_6_7_fu_4279_p3;
reg   [7:0] tmp_data_6_7_reg_8729;
wire   [7:0] tmp_data_5_7_fu_4301_p3;
reg   [7:0] tmp_data_5_7_reg_8738;
wire   [7:0] tmp_data_4_7_fu_4323_p3;
reg   [7:0] tmp_data_4_7_reg_8747;
wire   [7:0] tmp_data_3_7_fu_4345_p3;
reg   [7:0] tmp_data_3_7_reg_8756;
wire   [7:0] tmp_data_2_7_fu_4367_p3;
reg   [7:0] tmp_data_2_7_reg_8765;
wire   [7:0] tmp_data_1_7_fu_4389_p3;
reg   [7:0] tmp_data_1_7_reg_8774;
wire   [7:0] tmp_data_0_fu_4427_p3;
reg   [7:0] tmp_data_0_reg_8783;
wire   [7:0] in_data_63_fu_4449_p3;
reg   [7:0] in_data_63_reg_8792;
wire   [7:0] in_data_7_6_fu_6694_p3;
reg   [7:0] in_data_7_6_reg_8801;
wire   [7:0] in_data_6_6_fu_6701_p3;
reg   [7:0] in_data_6_6_reg_8806;
wire   [7:0] in_data_5_6_fu_6708_p3;
reg   [7:0] in_data_5_6_reg_8811;
wire   [7:0] in_data_4_6_fu_6715_p3;
reg   [7:0] in_data_4_6_reg_8816;
wire   [0:0] tmp_27_fu_6757_p2;
reg   [0:0] tmp_27_reg_8821;
reg   [0:0] tmp_27_reg_8821_pp0_iter2_reg;
reg   [0:0] tmp_27_reg_8821_pp0_iter3_reg;
reg   [0:0] tmp_27_reg_8821_pp0_iter4_reg;
reg   [0:0] tmp_27_reg_8821_pp0_iter5_reg;
reg   [0:0] tmp_27_reg_8821_pp0_iter6_reg;
reg   [0:0] tmp_27_reg_8821_pp0_iter7_reg;
reg   [0:0] tmp_27_reg_8821_pp0_iter8_reg;
wire   [0:0] tmp_55_1_fu_6772_p2;
reg   [0:0] tmp_55_1_reg_8830;
reg   [0:0] tmp_55_1_reg_8830_pp0_iter2_reg;
reg   [0:0] tmp_55_1_reg_8830_pp0_iter3_reg;
reg   [0:0] tmp_55_1_reg_8830_pp0_iter4_reg;
reg   [0:0] tmp_55_1_reg_8830_pp0_iter5_reg;
reg   [0:0] tmp_55_1_reg_8830_pp0_iter6_reg;
reg   [0:0] tmp_55_1_reg_8830_pp0_iter7_reg;
reg   [0:0] tmp_55_1_reg_8830_pp0_iter8_reg;
wire   [0:0] tmp_55_2_fu_6787_p2;
reg   [0:0] tmp_55_2_reg_8839;
reg   [0:0] tmp_55_2_reg_8839_pp0_iter2_reg;
reg   [0:0] tmp_55_2_reg_8839_pp0_iter3_reg;
reg   [0:0] tmp_55_2_reg_8839_pp0_iter4_reg;
reg   [0:0] tmp_55_2_reg_8839_pp0_iter5_reg;
reg   [0:0] tmp_55_2_reg_8839_pp0_iter6_reg;
reg   [0:0] tmp_55_2_reg_8839_pp0_iter7_reg;
reg   [0:0] tmp_55_2_reg_8839_pp0_iter8_reg;
wire   [0:0] tmp_55_3_fu_6802_p2;
reg   [0:0] tmp_55_3_reg_8848;
reg   [0:0] tmp_55_3_reg_8848_pp0_iter2_reg;
reg   [0:0] tmp_55_3_reg_8848_pp0_iter3_reg;
reg   [0:0] tmp_55_3_reg_8848_pp0_iter4_reg;
reg   [0:0] tmp_55_3_reg_8848_pp0_iter5_reg;
reg   [0:0] tmp_55_3_reg_8848_pp0_iter6_reg;
reg   [0:0] tmp_55_3_reg_8848_pp0_iter7_reg;
reg   [0:0] tmp_55_3_reg_8848_pp0_iter8_reg;
wire   [0:0] tmp_55_4_fu_6817_p2;
reg   [0:0] tmp_55_4_reg_8857;
reg   [0:0] tmp_55_4_reg_8857_pp0_iter2_reg;
reg   [0:0] tmp_55_4_reg_8857_pp0_iter3_reg;
reg   [0:0] tmp_55_4_reg_8857_pp0_iter4_reg;
reg   [0:0] tmp_55_4_reg_8857_pp0_iter5_reg;
reg   [0:0] tmp_55_4_reg_8857_pp0_iter6_reg;
reg   [0:0] tmp_55_4_reg_8857_pp0_iter7_reg;
reg   [0:0] tmp_55_4_reg_8857_pp0_iter8_reg;
wire   [0:0] tmp_55_5_fu_6822_p2;
reg   [0:0] tmp_55_5_reg_8861;
reg   [0:0] tmp_55_5_reg_8861_pp0_iter2_reg;
reg   [0:0] tmp_55_5_reg_8861_pp0_iter3_reg;
reg   [0:0] tmp_55_5_reg_8861_pp0_iter4_reg;
reg   [0:0] tmp_55_5_reg_8861_pp0_iter5_reg;
reg   [0:0] tmp_55_5_reg_8861_pp0_iter6_reg;
reg   [0:0] tmp_55_5_reg_8861_pp0_iter7_reg;
reg   [0:0] tmp_55_5_reg_8861_pp0_iter8_reg;
wire   [0:0] tmp_55_6_fu_6827_p2;
reg   [0:0] tmp_55_6_reg_8865;
reg   [0:0] tmp_55_6_reg_8865_pp0_iter2_reg;
reg   [0:0] tmp_55_6_reg_8865_pp0_iter3_reg;
reg   [0:0] tmp_55_6_reg_8865_pp0_iter4_reg;
reg   [0:0] tmp_55_6_reg_8865_pp0_iter5_reg;
reg   [0:0] tmp_55_6_reg_8865_pp0_iter6_reg;
reg   [0:0] tmp_55_6_reg_8865_pp0_iter7_reg;
reg   [0:0] tmp_55_6_reg_8865_pp0_iter8_reg;
wire   [0:0] tmp_55_7_fu_6832_p2;
reg   [0:0] tmp_55_7_reg_8869;
reg   [0:0] tmp_55_7_reg_8869_pp0_iter2_reg;
reg   [0:0] tmp_55_7_reg_8869_pp0_iter3_reg;
reg   [0:0] tmp_55_7_reg_8869_pp0_iter4_reg;
reg   [0:0] tmp_55_7_reg_8869_pp0_iter5_reg;
reg   [0:0] tmp_55_7_reg_8869_pp0_iter6_reg;
reg   [0:0] tmp_55_7_reg_8869_pp0_iter7_reg;
reg   [0:0] tmp_55_7_reg_8869_pp0_iter8_reg;
wire   [11:0] grp_fu_6766_p2;
wire   [11:0] grp_fu_6781_p2;
wire   [11:0] grp_fu_6796_p2;
wire   [11:0] grp_fu_6811_p2;
reg   [9:0] tmp_53_reg_8913;
reg   [7:0] tmp_31_reg_8918;
reg   [9:0] tmp_54_reg_8923;
reg   [7:0] tmp_62_1_reg_8928;
reg   [9:0] tmp_55_reg_8933;
reg   [7:0] tmp_62_2_reg_8938;
reg   [9:0] tmp_56_reg_8943;
reg   [7:0] tmp_62_3_reg_8948;
wire   [11:0] grp_fu_7150_p2;
wire   [11:0] grp_fu_7159_p2;
wire   [11:0] grp_fu_7168_p2;
wire   [11:0] grp_fu_7177_p2;
wire   [7:0] out_line_0_fu_7276_p3;
reg   [7:0] out_line_0_reg_8973;
wire   [7:0] out_line_1_fu_7288_p3;
reg   [7:0] out_line_1_reg_8978;
wire   [7:0] out_line_2_fu_7300_p3;
reg   [7:0] out_line_2_reg_8983;
wire   [7:0] out_line_3_fu_7312_p3;
reg   [7:0] out_line_3_reg_8988;
reg   [9:0] tmp_57_reg_8993;
reg   [7:0] tmp_62_4_reg_8998;
reg   [9:0] tmp_58_reg_9003;
reg   [7:0] tmp_62_5_reg_9008;
reg   [9:0] tmp_59_reg_9013;
reg   [7:0] tmp_62_6_reg_9018;
reg   [9:0] tmp_60_reg_9023;
reg   [7:0] tmp_62_7_reg_9028;
wire   [7:0] out_line_4_fu_7412_p3;
wire   [7:0] out_line_5_fu_7424_p3;
wire   [7:0] out_line_6_fu_7436_p3;
wire   [7:0] out_line_7_fu_7448_p3;
wire   [31:0] tmp_32_fu_7455_p5;
wire   [31:0] tmp_33_fu_7468_p5;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg   [17:0] ap_phi_mux_indvar_flatten_phi_fu_669_p4;
reg   [10:0] ap_phi_mux_i_phi_fu_680_p4;
reg   [7:0] ap_phi_mux_j_phi_fu_691_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter1_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter2_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter3_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter4_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter5_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter6_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter7_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter8_pixel1_reg_698;
reg   [11:0] ap_phi_reg_pp0_iter9_pixel1_reg_698;
wire   [11:0] ap_phi_reg_pp0_iter0_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter1_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter2_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter3_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter4_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter5_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter6_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter7_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter8_pixel1_1_reg_709;
reg   [11:0] ap_phi_reg_pp0_iter9_pixel1_1_reg_709;
wire   [11:0] ap_phi_reg_pp0_iter0_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter1_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter2_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter3_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter4_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter5_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter6_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter7_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter8_pixel1_2_reg_720;
reg   [11:0] ap_phi_reg_pp0_iter9_pixel1_2_reg_720;
wire   [11:0] ap_phi_reg_pp0_iter0_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter1_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter2_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter3_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter4_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter5_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter6_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter7_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter8_pixel1_3_reg_731;
reg   [11:0] ap_phi_reg_pp0_iter9_pixel1_3_reg_731;
wire   [11:0] ap_phi_reg_pp0_iter0_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter1_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter2_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter3_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter4_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter5_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter6_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter7_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter8_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter9_pixel1_4_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter10_pixel1_4_reg_742;
wire   [11:0] ap_phi_reg_pp0_iter0_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter1_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter2_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter3_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter4_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter5_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter6_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter7_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter8_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter9_pixel1_5_reg_753;
reg   [11:0] ap_phi_reg_pp0_iter10_pixel1_5_reg_753;
wire   [11:0] ap_phi_reg_pp0_iter0_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter1_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter2_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter3_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter4_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter5_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter6_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter7_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter8_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter9_pixel1_6_reg_764;
reg   [11:0] ap_phi_reg_pp0_iter10_pixel1_6_reg_764;
wire   [11:0] ap_phi_reg_pp0_iter0_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter1_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter2_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter3_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter4_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter5_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter6_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter7_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter8_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter9_pixel1_7_reg_775;
reg   [11:0] ap_phi_reg_pp0_iter10_pixel1_7_reg_775;
reg   [7:0] ap_phi_mux_out_line_3_14_phi_fu_790_p6;
reg   [7:0] ap_phi_reg_pp0_iter10_out_line_3_14_reg_786;
wire   [7:0] ap_phi_reg_pp0_iter0_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter1_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter2_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter3_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter4_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter5_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter6_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter7_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter8_out_line_3_14_reg_786;
reg   [7:0] ap_phi_reg_pp0_iter9_out_line_3_14_reg_786;
reg   [7:0] ap_phi_mux_out_line_2_15_phi_fu_804_p6;
reg   [7:0] ap_phi_reg_pp0_iter10_out_line_2_15_reg_800;
wire   [7:0] ap_phi_reg_pp0_iter0_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter1_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter2_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter3_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter4_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter5_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter6_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter7_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter8_out_line_2_15_reg_800;
reg   [7:0] ap_phi_reg_pp0_iter9_out_line_2_15_reg_800;
reg   [7:0] ap_phi_mux_out_line_1_16_phi_fu_818_p6;
reg   [7:0] ap_phi_reg_pp0_iter10_out_line_1_16_reg_814;
wire   [7:0] ap_phi_reg_pp0_iter0_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter1_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter2_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter3_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter4_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter5_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter6_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter7_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter8_out_line_1_16_reg_814;
reg   [7:0] ap_phi_reg_pp0_iter9_out_line_1_16_reg_814;
reg   [7:0] ap_phi_mux_out_line_phi_fu_832_p6;
reg   [7:0] ap_phi_reg_pp0_iter10_out_line_reg_828;
wire   [7:0] ap_phi_reg_pp0_iter0_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter1_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter2_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter3_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter4_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter5_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter6_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter7_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter8_out_line_reg_828;
reg   [7:0] ap_phi_reg_pp0_iter9_out_line_reg_828;
wire   [7:0] ap_phi_reg_pp0_iter0_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter1_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter2_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter3_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter4_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter5_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter6_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter7_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter8_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter9_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter10_out_line_7_10_reg_842;
reg   [7:0] ap_phi_reg_pp0_iter11_out_line_7_10_reg_842;
wire   [7:0] ap_phi_reg_pp0_iter0_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter1_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter2_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter3_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter4_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter5_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter6_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter7_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter8_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter9_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter10_out_line_6_11_reg_856;
reg   [7:0] ap_phi_reg_pp0_iter11_out_line_6_11_reg_856;
wire   [7:0] ap_phi_reg_pp0_iter0_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter1_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter2_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter3_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter4_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter5_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter6_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter7_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter8_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter9_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter10_out_line_5_12_reg_870;
reg   [7:0] ap_phi_reg_pp0_iter11_out_line_5_12_reg_870;
wire   [7:0] ap_phi_reg_pp0_iter0_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter1_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter2_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter3_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter4_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter5_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter6_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter7_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter8_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter9_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter10_out_line_4_13_reg_884;
reg   [7:0] ap_phi_reg_pp0_iter11_out_line_4_13_reg_884;
wire   [63:0] tmp_11_fu_1197_p1;
wire   [63:0] tmp_15_fu_1233_p1;
wire   [63:0] tmp_18_fu_1253_p1;
wire  signed [63:0] tmp_21_fu_1269_p1;
reg   [7:0] line_off_fu_338;
wire   [7:0] line_off_1_fu_1341_p3;
wire   [7:0] line_off_mid2_fu_1131_p3;
reg   [7:0] num_data_1_fu_342;
wire   [7:0] num_data_3_fu_1349_p2;
reg   [7:0] in_data_42_1_fu_346;
wire   [7:0] in_data_42_fu_6400_p3;
reg   [7:0] in_data_0_fu_350;
wire   [7:0] in_data_0_1_fu_6687_p3;
reg   [7:0] in_data_1_fu_354;
wire   [7:0] in_data_1_1_fu_6680_p3;
reg   [7:0] in_data_2_fu_358;
wire   [7:0] in_data_10_fu_6673_p3;
reg   [7:0] in_data_3_fu_362;
wire   [7:0] in_data_11_fu_6666_p3;
reg   [7:0] in_data_4_fu_366;
wire   [7:0] in_data_4_1_fu_6659_p3;
reg   [7:0] in_data_5_fu_370;
wire   [7:0] in_data_5_1_fu_6652_p3;
reg   [7:0] in_data_6_fu_374;
wire   [7:0] in_data_6_1_fu_6645_p3;
reg   [7:0] in_data_7_fu_378;
wire   [7:0] in_data_7_1_fu_6638_p3;
reg   [7:0] in_data_8_fu_382;
wire   [7:0] in_data_8_1_fu_6631_p3;
reg   [7:0] in_data_9_fu_386;
wire   [7:0] in_data_9_1_fu_6624_p3;
reg   [7:0] in_data_10_8_fu_390;
wire   [7:0] in_data_10_1_fu_6617_p3;
reg   [7:0] in_data_11_8_fu_394;
wire   [7:0] in_data_11_1_fu_6610_p3;
reg   [7:0] in_data_12_1_fu_398;
wire   [7:0] in_data_12_fu_6603_p3;
reg   [7:0] in_data_13_1_fu_402;
wire   [7:0] in_data_13_fu_6596_p3;
reg   [7:0] in_data_14_1_fu_406;
wire   [7:0] in_data_14_fu_6589_p3;
reg   [7:0] in_data_15_1_fu_410;
wire   [7:0] in_data_15_fu_6582_p3;
reg   [7:0] in_data_16_1_fu_414;
wire   [7:0] in_data_16_fu_6575_p3;
reg   [7:0] in_data_17_1_fu_418;
wire   [7:0] in_data_17_fu_6568_p3;
reg   [7:0] in_data_18_1_fu_422;
wire   [7:0] in_data_18_fu_6561_p3;
reg   [7:0] in_data_19_1_fu_426;
wire   [7:0] in_data_19_fu_6554_p3;
reg   [7:0] in_data_20_1_fu_430;
wire   [7:0] in_data_20_fu_6547_p3;
reg   [7:0] in_data_21_1_fu_434;
wire   [7:0] in_data_21_fu_6540_p3;
reg   [7:0] in_data_22_1_fu_438;
wire   [7:0] in_data_22_fu_6533_p3;
reg   [7:0] in_data_23_1_fu_442;
wire   [7:0] in_data_23_fu_6526_p3;
reg   [7:0] in_data_24_1_fu_446;
wire   [7:0] in_data_24_fu_6519_p3;
reg   [7:0] in_data_25_1_fu_450;
wire   [7:0] in_data_25_fu_6512_p3;
reg   [7:0] in_data_26_1_fu_454;
wire   [7:0] in_data_26_fu_6505_p3;
reg   [7:0] in_data_27_1_fu_458;
wire   [7:0] in_data_27_fu_6498_p3;
reg   [7:0] in_data_28_1_fu_462;
wire   [7:0] in_data_28_fu_6491_p3;
reg   [7:0] in_data_29_1_fu_466;
wire   [7:0] in_data_29_fu_6484_p3;
reg   [7:0] in_data_30_1_fu_470;
wire   [7:0] in_data_30_fu_6477_p3;
reg   [7:0] in_data_31_1_fu_474;
wire   [7:0] in_data_31_fu_6470_p3;
reg   [7:0] in_data_32_1_fu_478;
wire   [7:0] in_data_32_fu_6463_p3;
reg   [7:0] in_data_33_1_fu_482;
wire   [7:0] in_data_33_fu_6456_p3;
reg   [7:0] in_data_34_1_fu_486;
wire   [7:0] in_data_34_fu_6750_p3;
reg   [7:0] in_data_35_1_fu_490;
wire   [7:0] in_data_35_fu_6449_p3;
reg   [7:0] in_data_36_1_fu_494;
wire   [7:0] in_data_36_fu_6442_p3;
reg   [7:0] in_data_37_1_fu_498;
wire   [7:0] in_data_37_fu_6435_p3;
reg   [7:0] in_data_38_1_fu_502;
wire   [7:0] in_data_38_fu_6428_p3;
reg   [7:0] in_data_39_1_fu_506;
wire   [7:0] in_data_39_fu_6421_p3;
reg   [7:0] in_data_40_1_fu_510;
wire   [7:0] in_data_40_fu_6414_p3;
reg   [7:0] in_data_41_1_fu_514;
wire   [7:0] in_data_41_fu_6407_p3;
reg   [7:0] in_data_43_1_fu_518;
wire   [7:0] in_data_43_fu_6393_p3;
reg   [7:0] in_data_44_1_fu_522;
wire   [7:0] in_data_44_fu_6386_p3;
reg   [7:0] in_data_45_1_fu_526;
wire   [7:0] in_data_45_fu_6379_p3;
reg   [7:0] in_data_46_1_fu_530;
wire   [7:0] in_data_46_fu_6372_p3;
reg   [7:0] in_data_47_1_fu_534;
wire   [7:0] in_data_47_fu_6365_p3;
reg   [7:0] in_data_48_1_fu_538;
wire   [7:0] in_data_54_10_fu_5167_p3;
reg   [7:0] in_data_49_1_fu_542;
wire   [7:0] in_data_55_10_fu_5148_p3;
reg   [7:0] in_data_50_1_fu_546;
wire   [7:0] in_data_56_8_fu_6358_p3;
reg   [7:0] in_data_51_1_fu_550;
wire   [7:0] in_data_61_6_fu_6351_p3;
reg   [7:0] in_data_52_1_fu_554;
wire   [7:0] in_data_62_5_9_fu_6344_p3;
reg   [7:0] in_data_53_1_fu_558;
wire   [7:0] tmp_data_49_fu_6337_p3;
reg   [7:0] in_data_54_1_fu_562;
wire   [7:0] in_data_54_fu_6330_p3;
reg   [7:0] in_data_55_1_fu_566;
wire   [7:0] in_data_55_fu_6323_p3;
reg   [7:0] in_data_50_4_fu_570;
reg   [7:0] in_data_51_4_fu_574;
reg   [7:0] in_data_52_4_fu_578;
reg   [7:0] in_data_53_4_fu_582;
reg   [7:0] in_data_54_2_fu_586;
reg   [7:0] in_data_55_2_fu_590;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage0_01001;
wire   [15:0] p_shl1_fu_906_p3;
wire   [16:0] p_shl1_cast_fu_914_p1;
wire   [16:0] tmp_cast1_fu_902_p1;
wire   [16:0] tmp_1_fu_918_p2;
wire   [9:0] tmp_30_fu_956_p1;
wire   [12:0] p_shl_fu_960_p3;
wire   [10:0] tmp_34_fu_972_p2;
wire   [13:0] p_shl3_cast_fu_978_p1;
wire   [13:0] p_shl_cast_fu_968_p1;
wire   [10:0] i_s_fu_1014_p2;
wire   [0:0] tmp_2_mid1_fu_1020_p2;
wire   [0:0] tmp_2_fu_938_p2;
wire   [0:0] tmp_3_mid1_fu_1034_p2;
wire   [0:0] tmp_3_fu_944_p2;
wire   [0:0] tmp_4_mid1_fu_1048_p2;
wire   [0:0] tmp_4_fu_950_p2;
wire   [9:0] tmp_35_fu_1062_p1;
wire   [12:0] p_shl_mid1_fu_1066_p3;
wire   [10:0] tmp_36_fu_1078_p2;
wire   [13:0] p_shl3_cast_mid1_fu_1084_p1;
wire   [13:0] p_shl_cast_mid1_fu_1074_p1;
wire   [13:0] tmp_5_mid1_fu_1088_p2;
wire   [13:0] tmp_5_fu_982_p2;
wire   [0:0] tmp_7_fu_1110_p2;
wire   [0:0] tmp_8_fu_1116_p2;
wire   [3:0] tmp_37_fu_1145_p4;
wire   [0:0] icmp_fu_1155_p2;
wire   [0:0] tmp_6_fu_1161_p2;
wire   [0:0] tmp_s_fu_1173_p2;
wire   [13:0] tmp_11_cast_fu_1188_p1;
wire   [13:0] tmp_10_fu_1192_p2;
wire   [0:0] tmp_13_fu_1202_p2;
wire   [8:0] tmp_11_cast1_fu_1184_p1;
wire   [8:0] tmp_fu_1213_p2;
wire   [14:0] tmp_5_cast_mid2_fu_1139_p1;
wire  signed [14:0] tmp1092_cast_fu_1219_p1;
wire   [14:0] tmp_14_fu_1223_p2;
wire  signed [31:0] tmp_17_cast_fu_1229_p1;
wire   [13:0] tmp1_fu_1238_p2;
wire   [13:0] tmp_17_fu_1244_p2;
wire  signed [31:0] tmp_21_cast_fu_1249_p1;
wire   [13:0] tmp2_fu_1258_p2;
wire   [13:0] tmp_20_fu_1264_p2;
wire   [0:0] sel_tmp6_demorgan_fu_1274_p2;
wire   [0:0] sel_tmp6_fu_1280_p2;
wire   [0:0] tmp3_fu_1286_p2;
wire   [7:0] num_data_fu_1327_p2;
wire   [7:0] line_off_2_fu_1297_p2;
wire   [7:0] num_data_2_fu_1333_p3;
wire   [7:0] tmp_data_48_fu_1840_p4;
wire   [7:0] tmp_data_48_3_fu_3310_p4;
wire   [0:0] sel_tmp1_fu_3337_p2;
wire   [0:0] sel_tmp2_fu_3342_p2;
wire   [7:0] tmp_data_48_1_fu_2330_p4;
wire   [7:0] tmp_data_48_4_fu_3330_p3;
wire   [7:0] tmp_data_48_2_fu_2820_p4;
wire   [7:0] tmp_data_48_5_fu_3347_p3;
wire   [7:0] tmp_data_47_fu_1830_p4;
wire   [7:0] tmp_data_47_3_fu_3300_p4;
wire   [7:0] tmp_data_47_1_fu_2320_p4;
wire   [7:0] tmp_data_47_4_fu_3362_p3;
wire   [7:0] tmp_data_47_2_fu_2810_p4;
wire   [7:0] tmp_data_47_5_fu_3369_p3;
wire   [7:0] tmp_data_46_fu_1820_p4;
wire   [7:0] tmp_data_46_3_fu_3290_p4;
wire   [7:0] tmp_data_46_1_fu_2310_p4;
wire   [7:0] tmp_data_46_4_fu_3384_p3;
wire   [7:0] tmp_data_46_2_fu_2800_p4;
wire   [7:0] tmp_data_46_5_fu_3391_p3;
wire   [7:0] tmp_data_45_fu_1810_p4;
wire   [7:0] tmp_data_45_3_fu_3280_p4;
wire   [7:0] tmp_data_45_1_fu_2300_p4;
wire   [7:0] tmp_data_45_4_fu_3406_p3;
wire   [7:0] tmp_data_45_2_fu_2790_p4;
wire   [7:0] tmp_data_45_5_fu_3413_p3;
wire   [7:0] tmp_data_44_fu_1800_p4;
wire   [7:0] tmp_data_44_3_fu_3270_p4;
wire   [7:0] tmp_data_44_1_fu_2290_p4;
wire   [7:0] tmp_data_44_4_fu_3428_p3;
wire   [7:0] tmp_data_44_2_fu_2780_p4;
wire   [7:0] tmp_data_44_5_fu_3435_p3;
wire   [7:0] tmp_data_43_fu_1790_p4;
wire   [7:0] tmp_data_43_3_fu_3260_p4;
wire   [7:0] tmp_data_43_1_fu_2280_p4;
wire   [7:0] tmp_data_43_4_fu_3450_p3;
wire   [7:0] tmp_data_43_2_fu_2770_p4;
wire   [7:0] tmp_data_43_5_fu_3457_p3;
wire   [7:0] tmp_data_42_fu_1780_p4;
wire   [7:0] tmp_data_42_3_fu_3250_p4;
wire   [7:0] tmp_data_42_1_fu_2270_p4;
wire   [7:0] tmp_data_42_4_fu_3472_p3;
wire   [7:0] tmp_data_42_2_fu_2760_p4;
wire   [7:0] tmp_data_42_5_fu_3479_p3;
wire   [7:0] tmp_data_41_fu_1770_p4;
wire   [7:0] tmp_data_41_3_fu_3240_p4;
wire   [7:0] tmp_data_41_1_fu_2260_p4;
wire   [7:0] tmp_data_41_4_fu_3494_p3;
wire   [7:0] tmp_data_41_2_fu_2750_p4;
wire   [7:0] tmp_data_41_5_fu_3501_p3;
wire   [7:0] tmp_data_40_fu_1760_p4;
wire   [7:0] tmp_data_40_3_fu_3230_p4;
wire   [7:0] tmp_data_40_1_fu_2250_p4;
wire   [7:0] tmp_data_40_4_fu_3516_p3;
wire   [7:0] tmp_data_40_2_fu_2740_p4;
wire   [7:0] tmp_data_40_5_fu_3523_p3;
wire   [7:0] tmp_data_39_fu_1750_p4;
wire   [7:0] tmp_data_39_3_fu_3220_p4;
wire   [7:0] tmp_data_39_1_fu_2240_p4;
wire   [7:0] tmp_data_39_4_fu_3538_p3;
wire   [7:0] tmp_data_39_2_fu_2730_p4;
wire   [7:0] tmp_data_39_5_fu_3545_p3;
wire   [7:0] tmp_data_38_fu_1740_p4;
wire   [7:0] tmp_data_38_3_fu_3210_p4;
wire   [7:0] tmp_data_38_1_fu_2230_p4;
wire   [7:0] tmp_data_38_4_fu_3560_p3;
wire   [7:0] tmp_data_38_2_fu_2720_p4;
wire   [7:0] tmp_data_38_5_fu_3567_p3;
wire   [7:0] tmp_data_37_fu_1730_p4;
wire   [7:0] tmp_data_37_3_fu_3200_p4;
wire   [7:0] tmp_data_37_1_fu_2220_p4;
wire   [7:0] tmp_data_37_4_fu_3582_p3;
wire   [7:0] tmp_data_37_2_fu_2710_p4;
wire   [7:0] tmp_data_37_5_fu_3589_p3;
wire   [7:0] tmp_data_36_fu_1720_p4;
wire   [7:0] tmp_data_36_3_fu_3190_p4;
wire   [7:0] tmp_data_36_1_fu_2210_p4;
wire   [7:0] tmp_data_36_4_fu_3604_p3;
wire   [7:0] tmp_data_36_2_fu_2700_p4;
wire   [7:0] tmp_data_36_5_fu_3611_p3;
wire   [7:0] tmp_data_35_fu_1710_p4;
wire   [7:0] tmp_data_35_3_fu_3180_p4;
wire   [7:0] tmp_data_35_1_fu_2200_p4;
wire   [7:0] tmp_data_35_4_fu_3626_p3;
wire   [7:0] tmp_data_35_2_fu_2690_p4;
wire   [7:0] tmp_data_35_5_fu_3633_p3;
wire   [7:0] tmp_data_34_fu_1700_p4;
wire   [7:0] tmp_data_34_3_fu_3170_p4;
wire   [7:0] tmp_data_34_1_fu_2190_p4;
wire   [7:0] tmp_data_34_4_fu_3648_p3;
wire   [7:0] tmp_data_34_2_fu_2680_p4;
wire   [7:0] tmp_data_34_5_fu_3655_p3;
wire   [7:0] tmp_data_33_fu_1690_p4;
wire   [7:0] tmp_data_33_3_fu_3160_p4;
wire   [7:0] tmp_data_33_1_fu_2180_p4;
wire   [7:0] tmp_data_33_4_fu_3670_p3;
wire   [7:0] tmp_data_33_2_fu_2670_p4;
wire   [7:0] tmp_data_33_5_fu_3677_p3;
wire   [7:0] tmp_data_32_fu_1680_p4;
wire   [7:0] tmp_data_32_3_fu_3150_p4;
wire   [7:0] tmp_data_32_1_fu_2170_p4;
wire   [7:0] tmp_data_32_4_fu_3692_p3;
wire   [7:0] tmp_data_32_2_fu_2660_p4;
wire   [7:0] tmp_data_32_5_fu_3699_p3;
wire   [7:0] tmp_data_31_fu_1670_p4;
wire   [7:0] tmp_data_31_3_fu_3140_p4;
wire   [7:0] tmp_data_31_1_fu_2160_p4;
wire   [7:0] tmp_data_31_4_fu_3714_p3;
wire   [7:0] tmp_data_31_2_fu_2650_p4;
wire   [7:0] tmp_data_31_5_fu_3721_p3;
wire   [7:0] tmp_data_30_fu_1660_p4;
wire   [7:0] tmp_data_30_3_fu_3130_p4;
wire   [7:0] tmp_data_30_1_fu_2150_p4;
wire   [7:0] tmp_data_30_4_fu_3736_p3;
wire   [7:0] tmp_data_30_2_fu_2640_p4;
wire   [7:0] tmp_data_30_5_fu_3743_p3;
wire   [7:0] tmp_data_29_fu_1650_p4;
wire   [7:0] tmp_data_29_3_fu_3120_p4;
wire   [7:0] tmp_data_29_1_fu_2140_p4;
wire   [7:0] tmp_data_29_4_fu_3758_p3;
wire   [7:0] tmp_data_29_2_fu_2630_p4;
wire   [7:0] tmp_data_29_5_fu_3765_p3;
wire   [7:0] tmp_data_28_fu_1640_p4;
wire   [7:0] tmp_data_28_3_fu_3110_p4;
wire   [7:0] tmp_data_28_1_fu_2130_p4;
wire   [7:0] tmp_data_28_4_fu_3780_p3;
wire   [7:0] tmp_data_28_2_fu_2620_p4;
wire   [7:0] tmp_data_28_5_fu_3787_p3;
wire   [7:0] tmp_data_27_fu_1630_p4;
wire   [7:0] tmp_data_27_3_fu_3100_p4;
wire   [7:0] tmp_data_27_1_fu_2120_p4;
wire   [7:0] tmp_data_27_4_fu_3802_p3;
wire   [7:0] tmp_data_27_2_fu_2610_p4;
wire   [7:0] tmp_data_27_5_fu_3809_p3;
wire   [7:0] tmp_data_26_fu_1620_p4;
wire   [7:0] tmp_data_26_3_fu_3090_p4;
wire   [7:0] tmp_data_26_1_fu_2110_p4;
wire   [7:0] tmp_data_26_4_fu_3824_p3;
wire   [7:0] tmp_data_26_2_fu_2600_p4;
wire   [7:0] tmp_data_26_5_fu_3831_p3;
wire   [7:0] tmp_data_25_fu_1610_p4;
wire   [7:0] tmp_data_25_3_fu_3080_p4;
wire   [7:0] tmp_data_25_1_fu_2100_p4;
wire   [7:0] tmp_data_25_4_fu_3846_p3;
wire   [7:0] tmp_data_25_2_fu_2590_p4;
wire   [7:0] tmp_data_25_5_fu_3853_p3;
wire   [7:0] tmp_data_24_fu_1600_p4;
wire   [7:0] tmp_data_24_3_fu_3070_p4;
wire   [7:0] tmp_data_24_1_fu_2090_p4;
wire   [7:0] tmp_data_24_4_fu_3868_p3;
wire   [7:0] tmp_data_24_2_fu_2580_p4;
wire   [7:0] tmp_data_24_5_fu_3875_p3;
wire   [7:0] tmp_data_23_fu_1590_p4;
wire   [7:0] tmp_data_23_3_fu_3060_p4;
wire   [7:0] tmp_data_23_1_fu_2080_p4;
wire   [7:0] tmp_data_23_4_fu_3890_p3;
wire   [7:0] tmp_data_23_2_fu_2570_p4;
wire   [7:0] tmp_data_23_5_fu_3897_p3;
wire   [7:0] tmp_data_22_fu_1580_p4;
wire   [7:0] tmp_data_22_3_fu_3050_p4;
wire   [7:0] tmp_data_22_1_fu_2070_p4;
wire   [7:0] tmp_data_22_4_fu_3912_p3;
wire   [7:0] tmp_data_22_2_fu_2560_p4;
wire   [7:0] tmp_data_22_5_fu_3919_p3;
wire   [7:0] tmp_data_21_fu_1570_p4;
wire   [7:0] tmp_data_21_3_fu_3040_p4;
wire   [7:0] tmp_data_21_1_fu_2060_p4;
wire   [7:0] tmp_data_21_4_fu_3934_p3;
wire   [7:0] tmp_data_21_2_fu_2550_p4;
wire   [7:0] tmp_data_21_5_fu_3941_p3;
wire   [7:0] tmp_data_20_fu_1560_p4;
wire   [7:0] tmp_data_20_3_fu_3030_p4;
wire   [7:0] tmp_data_20_1_fu_2050_p4;
wire   [7:0] tmp_data_20_4_fu_3956_p3;
wire   [7:0] tmp_data_20_2_fu_2540_p4;
wire   [7:0] tmp_data_20_5_fu_3963_p3;
wire   [7:0] tmp_data_19_fu_1550_p4;
wire   [7:0] tmp_data_19_3_fu_3020_p4;
wire   [7:0] tmp_data_19_1_fu_2040_p4;
wire   [7:0] tmp_data_19_4_fu_3978_p3;
wire   [7:0] tmp_data_19_2_fu_2530_p4;
wire   [7:0] tmp_data_19_5_fu_3985_p3;
wire   [7:0] tmp_data_18_fu_1540_p4;
wire   [7:0] tmp_data_18_3_fu_3010_p4;
wire   [7:0] tmp_data_18_1_fu_2030_p4;
wire   [7:0] tmp_data_18_4_fu_4000_p3;
wire   [7:0] tmp_data_18_2_fu_2520_p4;
wire   [7:0] tmp_data_18_5_fu_4007_p3;
wire   [7:0] tmp_data_17_fu_1530_p4;
wire   [7:0] tmp_data_17_3_fu_3000_p4;
wire   [7:0] tmp_data_17_1_fu_2020_p4;
wire   [7:0] tmp_data_17_4_fu_4022_p3;
wire   [7:0] tmp_data_17_2_fu_2510_p4;
wire   [7:0] tmp_data_17_5_fu_4029_p3;
wire   [7:0] tmp_data_16_fu_1520_p4;
wire   [7:0] tmp_data_16_3_fu_2990_p4;
wire   [7:0] tmp_data_16_1_fu_2010_p4;
wire   [7:0] tmp_data_16_4_fu_4044_p3;
wire   [7:0] tmp_data_16_2_fu_2500_p4;
wire   [7:0] tmp_data_16_5_fu_4051_p3;
wire   [7:0] tmp_data_15_fu_1510_p4;
wire   [7:0] tmp_data_15_3_fu_2980_p4;
wire   [7:0] tmp_data_15_1_fu_2000_p4;
wire   [7:0] tmp_data_15_4_fu_4066_p3;
wire   [7:0] tmp_data_15_2_fu_2490_p4;
wire   [7:0] tmp_data_15_5_fu_4073_p3;
wire   [7:0] tmp_data_14_fu_1500_p4;
wire   [7:0] tmp_data_14_3_fu_2970_p4;
wire   [7:0] tmp_data_14_1_fu_1990_p4;
wire   [7:0] tmp_data_14_4_fu_4088_p3;
wire   [7:0] tmp_data_14_2_fu_2480_p4;
wire   [7:0] tmp_data_14_5_fu_4095_p3;
wire   [7:0] tmp_data_13_fu_1490_p4;
wire   [7:0] tmp_data_13_3_fu_2960_p4;
wire   [7:0] tmp_data_13_1_fu_1980_p4;
wire   [7:0] tmp_data_13_4_fu_4110_p3;
wire   [7:0] tmp_data_13_2_fu_2470_p4;
wire   [7:0] tmp_data_13_5_fu_4117_p3;
wire   [7:0] tmp_data_12_fu_1480_p4;
wire   [7:0] tmp_data_12_3_fu_2950_p4;
wire   [7:0] tmp_data_12_1_fu_1970_p4;
wire   [7:0] tmp_data_12_4_fu_4132_p3;
wire   [7:0] tmp_data_12_2_fu_2460_p4;
wire   [7:0] tmp_data_12_5_fu_4139_p3;
wire   [7:0] tmp_data_11_fu_1470_p4;
wire   [7:0] tmp_data_11_3_fu_2940_p4;
wire   [7:0] tmp_data_11_1_fu_1960_p4;
wire   [7:0] tmp_data_11_4_fu_4154_p3;
wire   [7:0] tmp_data_11_2_fu_2450_p4;
wire   [7:0] tmp_data_11_5_fu_4161_p3;
wire   [7:0] tmp_data_10_fu_1460_p4;
wire   [7:0] tmp_data_10_3_fu_2930_p4;
wire   [7:0] tmp_data_10_1_fu_1950_p4;
wire   [7:0] tmp_data_10_4_fu_4176_p3;
wire   [7:0] tmp_data_10_2_fu_2440_p4;
wire   [7:0] tmp_data_10_5_fu_4183_p3;
wire   [7:0] tmp_data_9_fu_1450_p4;
wire   [7:0] tmp_data_9_3_fu_2920_p4;
wire   [7:0] tmp_data_9_1_fu_1940_p4;
wire   [7:0] tmp_data_9_4_fu_4198_p3;
wire   [7:0] tmp_data_9_2_fu_2430_p4;
wire   [7:0] tmp_data_9_5_fu_4205_p3;
wire   [7:0] tmp_data_8_fu_1440_p4;
wire   [7:0] tmp_data_8_3_fu_2910_p4;
wire   [7:0] tmp_data_8_1_fu_1930_p4;
wire   [7:0] tmp_data_8_4_fu_4220_p3;
wire   [7:0] tmp_data_8_2_fu_2420_p4;
wire   [7:0] tmp_data_8_5_fu_4227_p3;
wire   [7:0] tmp_data_7_fu_1430_p4;
wire   [7:0] tmp_data_7_3_fu_2900_p4;
wire   [7:0] tmp_data_7_1_fu_1920_p4;
wire   [7:0] tmp_data_7_4_fu_4242_p3;
wire   [7:0] tmp_data_7_2_fu_2410_p4;
wire   [7:0] tmp_data_7_5_fu_4249_p3;
wire   [7:0] tmp_data_6_fu_1420_p4;
wire   [7:0] tmp_data_6_3_fu_2890_p4;
wire   [7:0] tmp_data_6_1_fu_1910_p4;
wire   [7:0] tmp_data_6_4_fu_4264_p3;
wire   [7:0] tmp_data_6_2_fu_2400_p4;
wire   [7:0] tmp_data_6_5_fu_4271_p3;
wire   [7:0] tmp_data_5_fu_1410_p4;
wire   [7:0] tmp_data_5_3_fu_2880_p4;
wire   [7:0] tmp_data_5_1_fu_1900_p4;
wire   [7:0] tmp_data_5_4_fu_4286_p3;
wire   [7:0] tmp_data_5_2_fu_2390_p4;
wire   [7:0] tmp_data_5_5_fu_4293_p3;
wire   [7:0] tmp_data_4_fu_1400_p4;
wire   [7:0] tmp_data_4_3_fu_2870_p4;
wire   [7:0] tmp_data_4_1_fu_1890_p4;
wire   [7:0] tmp_data_4_4_fu_4308_p3;
wire   [7:0] tmp_data_4_2_fu_2380_p4;
wire   [7:0] tmp_data_4_5_fu_4315_p3;
wire   [7:0] tmp_data_3_fu_1390_p4;
wire   [7:0] tmp_data_3_3_fu_2860_p4;
wire   [7:0] tmp_data_3_1_fu_1880_p4;
wire   [7:0] tmp_data_3_4_fu_4330_p3;
wire   [7:0] tmp_data_3_2_fu_2370_p4;
wire   [7:0] tmp_data_3_5_fu_4337_p3;
wire   [7:0] tmp_data_2_fu_1380_p4;
wire   [7:0] tmp_data_2_3_fu_2850_p4;
wire   [7:0] tmp_data_2_1_fu_1870_p4;
wire   [7:0] tmp_data_2_4_fu_4352_p3;
wire   [7:0] tmp_data_2_2_fu_2360_p4;
wire   [7:0] tmp_data_2_5_fu_4359_p3;
wire   [7:0] tmp_data_1_fu_1370_p4;
wire   [7:0] tmp_data_1_3_fu_2840_p4;
wire   [7:0] tmp_data_1_1_fu_1860_p4;
wire   [7:0] tmp_data_1_4_fu_4374_p3;
wire   [7:0] tmp_data_1_2_fu_2350_p4;
wire   [7:0] tmp_data_1_5_fu_4381_p3;
wire   [7:0] tmp_48_fu_4404_p1;
wire   [7:0] tmp_49_fu_4408_p1;
wire   [7:0] tmp_47_fu_4400_p1;
wire   [7:0] tmp_50_fu_4412_p3;
wire   [7:0] tmp_46_fu_4396_p1;
wire   [7:0] tmp_51_fu_4419_p3;
wire   [7:0] tmp_12_fu_1850_p4;
wire   [7:0] tmp_22_fu_3320_p4;
wire   [7:0] tmp_16_fu_2340_p4;
wire   [7:0] sel_tmp_fu_4434_p3;
wire   [7:0] tmp_19_fu_2830_p4;
wire   [7:0] sel_tmp3_fu_4441_p3;
wire   [0:0] sel_tmp452_demorgan_fu_4978_p2;
wire   [0:0] sel_tmp4_fu_4982_p2;
wire   [0:0] sel_tmp5_fu_4988_p2;
wire   [7:0] in_data_63_0_in_data_fu_4642_p3;
wire   [0:0] sel_tmp9_fu_5001_p2;
wire   [0:0] sel_tmp10_fu_5006_p2;
wire   [7:0] sel_tmp8_fu_4993_p3;
wire   [7:0] sel_tmp11_fu_5011_p3;
wire   [7:0] in_data_62_0_in_data_fu_4648_p3;
wire   [7:0] sel_tmp12_fu_5026_p3;
wire   [7:0] sel_tmp13_fu_5034_p3;
wire   [7:0] tmp_data_47_0_in_dat_fu_4654_p3;
wire   [7:0] tmp_data_49_1_fu_5049_p3;
wire   [7:0] tmp_data_49_2_fu_5056_p3;
wire   [7:0] tmp_data_46_0_in_dat_fu_4660_p3;
wire   [7:0] in_data_62_fu_5071_p3;
wire   [7:0] in_data_62_1_fu_5078_p3;
wire   [7:0] tmp_data_45_0_in_dat_fu_4666_p3;
wire   [7:0] in_data_61_fu_5093_p3;
wire   [7:0] in_data_61_1_fu_5100_p3;
wire   [7:0] tmp_data_44_0_in_dat_fu_4672_p3;
wire   [7:0] in_data_56_fu_5114_p3;
wire   [7:0] in_data_56_2_fu_5121_p3;
wire   [7:0] in_data_55_5_fu_5135_p3;
wire   [7:0] in_data_55_6_fu_5141_p3;
wire   [7:0] in_data_54_5_fu_5154_p3;
wire   [7:0] in_data_54_6_fu_5160_p3;
wire   [7:0] tmp_data_41_0_in_dat_fu_4678_p3;
wire   [7:0] in_data_53_fu_5173_p3;
wire   [7:0] in_data_53_2_fu_5180_p3;
wire   [7:0] tmp_data_40_0_in_dat_fu_4684_p3;
wire   [7:0] in_data_52_fu_5193_p3;
wire   [7:0] in_data_52_2_fu_5200_p3;
wire   [7:0] tmp_data_39_0_in_dat_fu_4690_p3;
wire   [7:0] in_data_51_fu_5213_p3;
wire   [7:0] in_data_51_2_fu_5220_p3;
wire   [7:0] tmp_data_38_0_in_dat_fu_4696_p3;
wire   [7:0] in_data_50_fu_5233_p3;
wire   [7:0] in_data_50_2_fu_5240_p3;
wire   [7:0] tmp_data_37_0_in_dat_fu_4702_p3;
wire   [7:0] in_data_49_fu_5253_p3;
wire   [7:0] in_data_49_3_fu_5260_p3;
wire   [7:0] tmp_data_36_0_in_dat_fu_4708_p3;
wire   [7:0] in_data_48_fu_5273_p3;
wire   [7:0] in_data_48_3_fu_5280_p3;
wire   [7:0] tmp_data_35_0_in_dat_fu_4714_p3;
wire   [7:0] in_data_47_6_fu_5293_p3;
wire   [7:0] in_data_47_7_fu_5300_p3;
wire   [7:0] tmp_data_34_0_in_dat_fu_4719_p3;
wire   [7:0] in_data_46_6_fu_5313_p3;
wire   [7:0] in_data_46_7_fu_5320_p3;
wire   [7:0] tmp_data_33_0_tmp_da_fu_4724_p3;
wire   [7:0] in_data_45_6_fu_5333_p3;
wire   [7:0] in_data_45_7_fu_5340_p3;
wire   [7:0] tmp_data_32_0_tmp_da_fu_4729_p3;
wire   [7:0] in_data_44_6_fu_5353_p3;
wire   [7:0] in_data_44_7_fu_5360_p3;
wire   [7:0] tmp_data_31_0_tmp_da_fu_4734_p3;
wire   [7:0] in_data_43_6_fu_5373_p3;
wire   [7:0] in_data_43_7_fu_5380_p3;
wire   [7:0] tmp_data_30_0_tmp_da_fu_4739_p3;
wire   [7:0] in_data_42_6_fu_5393_p3;
wire   [7:0] in_data_42_7_fu_5400_p3;
wire   [7:0] tmp_data_29_0_tmp_da_fu_4744_p3;
wire   [7:0] in_data_41_6_fu_5413_p3;
wire   [7:0] in_data_41_7_fu_5420_p3;
wire   [7:0] tmp_data_27_0_tmp_da_fu_4749_p3;
wire   [7:0] in_data_39_6_fu_5433_p3;
wire   [7:0] in_data_39_7_fu_5440_p3;
wire   [7:0] tmp_data_26_0_tmp_da_fu_4754_p3;
wire   [7:0] in_data_38_6_fu_5453_p3;
wire   [7:0] in_data_38_7_fu_5460_p3;
wire   [7:0] tmp_data_25_0_tmp_da_fu_4759_p3;
wire   [7:0] in_data_37_6_fu_5473_p3;
wire   [7:0] in_data_37_7_fu_5480_p3;
wire   [7:0] tmp_data_24_0_tmp_da_fu_4764_p3;
wire   [7:0] in_data_36_6_fu_5493_p3;
wire   [7:0] in_data_36_7_fu_5500_p3;
wire   [7:0] tmp_data_23_0_tmp_da_fu_4769_p3;
wire   [7:0] in_data_35_6_fu_5513_p3;
wire   [7:0] in_data_35_7_fu_5520_p3;
wire   [7:0] tmp_data_22_0_tmp_da_fu_4774_p3;
wire   [7:0] in_data_34_6_fu_5533_p3;
wire   [7:0] in_data_34_7_fu_5540_p3;
wire   [7:0] tmp_data_21_0_tmp_da_fu_4779_p3;
wire   [7:0] in_data_33_6_fu_5553_p3;
wire   [7:0] in_data_33_7_fu_5560_p3;
wire   [7:0] tmp_data_20_0_tmp_da_fu_4784_p3;
wire   [7:0] in_data_32_6_fu_5573_p3;
wire   [7:0] in_data_32_7_fu_5580_p3;
wire   [7:0] tmp_data_19_0_tmp_da_fu_4789_p3;
wire   [7:0] in_data_31_6_fu_5593_p3;
wire   [7:0] in_data_31_7_fu_5600_p3;
wire   [7:0] tmp_data_18_0_tmp_da_fu_4794_p3;
wire   [7:0] in_data_30_6_fu_5613_p3;
wire   [7:0] in_data_30_7_fu_5620_p3;
wire   [7:0] tmp_data_17_0_tmp_da_fu_4799_p3;
wire   [7:0] in_data_29_6_fu_5633_p3;
wire   [7:0] in_data_29_7_fu_5640_p3;
wire   [7:0] tmp_data_16_0_tmp_da_fu_4804_p3;
wire   [7:0] in_data_28_6_fu_5653_p3;
wire   [7:0] in_data_28_7_fu_5660_p3;
wire   [7:0] tmp_data_15_0_tmp_da_fu_4809_p3;
wire   [7:0] in_data_27_6_fu_5673_p3;
wire   [7:0] in_data_27_7_fu_5680_p3;
wire   [7:0] tmp_data_14_0_tmp_da_fu_4814_p3;
wire   [7:0] in_data_26_6_fu_5693_p3;
wire   [7:0] in_data_26_7_fu_5700_p3;
wire   [7:0] tmp_data_13_0_tmp_da_fu_4819_p3;
wire   [7:0] in_data_25_6_fu_5713_p3;
wire   [7:0] in_data_25_7_fu_5720_p3;
wire   [7:0] tmp_data_12_0_tmp_da_fu_4824_p3;
wire   [7:0] in_data_24_6_fu_5733_p3;
wire   [7:0] in_data_24_7_fu_5740_p3;
wire   [7:0] tmp_data_11_0_tmp_da_fu_4829_p3;
wire   [7:0] in_data_23_6_fu_5753_p3;
wire   [7:0] in_data_23_7_fu_5760_p3;
wire   [7:0] tmp_data_10_0_tmp_da_fu_4834_p3;
wire   [7:0] in_data_22_6_fu_5773_p3;
wire   [7:0] in_data_22_7_fu_5780_p3;
wire   [7:0] tmp_data_9_0_tmp_dat_fu_4839_p3;
wire   [7:0] in_data_21_6_fu_5793_p3;
wire   [7:0] in_data_21_7_fu_5800_p3;
wire   [7:0] tmp_data_8_0_tmp_dat_fu_4844_p3;
wire   [7:0] in_data_20_6_fu_5813_p3;
wire   [7:0] in_data_20_7_fu_5820_p3;
wire   [7:0] tmp_data_7_0_tmp_dat_fu_4849_p3;
wire   [7:0] in_data_19_6_fu_5833_p3;
wire   [7:0] in_data_19_7_fu_5840_p3;
wire   [7:0] tmp_data_6_0_tmp_dat_fu_4854_p3;
wire   [7:0] in_data_18_6_fu_5853_p3;
wire   [7:0] in_data_18_7_fu_5860_p3;
wire   [7:0] tmp_data_5_0_tmp_dat_fu_4859_p3;
wire   [7:0] in_data_17_6_fu_5873_p3;
wire   [7:0] in_data_17_7_fu_5880_p3;
wire   [7:0] tmp_data_4_0_tmp_dat_fu_4864_p3;
wire   [7:0] in_data_16_6_fu_5893_p3;
wire   [7:0] in_data_16_7_fu_5900_p3;
wire   [7:0] tmp_data_3_0_tmp_dat_fu_4869_p3;
wire   [7:0] in_data_15_6_fu_5913_p3;
wire   [7:0] in_data_15_7_fu_5920_p3;
wire   [7:0] tmp_data_2_0_tmp_dat_fu_4874_p3;
wire   [7:0] in_data_14_6_fu_5933_p3;
wire   [7:0] in_data_14_7_fu_5940_p3;
wire   [7:0] tmp_data_1_0_tmp_dat_fu_4879_p3;
wire   [7:0] in_data_13_5_fu_5953_p3;
wire   [7:0] in_data_13_6_fu_5960_p3;
wire   [7:0] tmp_data_0_0_tmp_dat_fu_4884_p3;
wire   [7:0] in_data_12_5_fu_5973_p3;
wire   [7:0] in_data_12_6_fu_5980_p3;
wire   [7:0] in_data_13_1_tmp_dat_fu_4889_p3;
wire   [7:0] in_data_11_2_fu_5993_p3;
wire   [7:0] in_data_11_3_fu_6000_p3;
wire   [7:0] in_data_12_1_tmp_dat_fu_4895_p3;
wire   [7:0] in_data_10_2_fu_6013_p3;
wire   [7:0] in_data_10_3_fu_6020_p3;
wire   [7:0] in_data_11_1_tmp_dat_fu_4901_p3;
wire   [7:0] in_data_11_5_fu_6033_p3;
wire   [7:0] in_data_11_6_fu_6041_p3;
wire   [7:0] in_data_10_1_tmp_dat_fu_4907_p3;
wire   [7:0] in_data_10_5_fu_6054_p3;
wire   [7:0] in_data_10_6_fu_6062_p3;
wire   [7:0] in_data_9_1_tmp_data_9_fu_4913_p3;
wire   [7:0] in_data_15_9_fu_6075_p3;
wire   [7:0] in_data_15_13_fu_6083_p3;
wire   [7:0] in_data_8_1_tmp_data_8_fu_4919_p3;
wire   [7:0] in_data_14_9_fu_6097_p3;
wire   [7:0] in_data_14_13_fu_6105_p3;
wire   [7:0] in_data_7_1_tmp_data_7_fu_4925_p3;
wire   [7:0] sel_tmp14_fu_6119_p3;
wire   [7:0] sel_tmp15_fu_6127_p3;
wire   [7:0] in_data_6_1_tmp_data_6_fu_4931_p3;
wire   [7:0] sel_tmp16_fu_6142_p3;
wire   [7:0] sel_tmp17_fu_6150_p3;
wire   [7:0] in_data_5_1_tmp_data_5_fu_4937_p3;
wire   [7:0] sel_tmp18_fu_6165_p3;
wire   [7:0] sel_tmp19_fu_6173_p3;
wire   [7:0] in_data_4_1_tmp_data_4_fu_4943_p3;
wire   [7:0] sel_tmp20_fu_6188_p3;
wire   [7:0] sel_tmp21_fu_6196_p3;
wire   [7:0] in_data_3_1_tmp_data_3_fu_4949_p3;
wire   [7:0] sel_tmp22_fu_6211_p3;
wire   [7:0] sel_tmp23_fu_6219_p3;
wire   [7:0] in_data_2_1_tmp_data_2_fu_4955_p3;
wire   [7:0] sel_tmp24_fu_6234_p3;
wire   [7:0] sel_tmp25_fu_6242_p3;
wire   [7:0] in_data_1_1_tmp_data_1_fu_4961_p3;
wire   [7:0] sel_tmp26_fu_6257_p3;
wire   [7:0] sel_tmp27_fu_6265_p3;
wire   [7:0] in_data_0_1_tmp_data_fu_4967_p3;
wire   [7:0] sel_tmp28_fu_6280_p3;
wire   [7:0] sel_tmp29_fu_6288_p3;
wire   [7:0] tmp_data_28_0_tmp_da_fu_4973_p3;
wire   [7:0] in_data_40_6_fu_6303_p3;
wire   [7:0] in_data_40_7_fu_6310_p3;
wire   [7:0] in_data_63_5_fu_5019_p3;
wire   [7:0] in_data_62_5_fu_5042_p3;
wire   [7:0] tmp_data_49_3_fu_5064_p3;
wire   [7:0] in_data_62_2_fu_5086_p3;
wire   [7:0] in_data_61_2_fu_5107_p3;
wire   [7:0] in_data_56_3_fu_5128_p3;
wire   [7:0] in_data_53_3_fu_5187_p3;
wire   [7:0] in_data_52_3_fu_5207_p3;
wire   [7:0] in_data_51_3_fu_5227_p3;
wire   [7:0] in_data_50_3_fu_5247_p3;
wire   [7:0] in_data_49_4_fu_5267_p3;
wire   [7:0] in_data_48_4_fu_5287_p3;
wire   [7:0] in_data_47_8_fu_5307_p3;
wire   [7:0] in_data_46_8_fu_5327_p3;
wire   [7:0] in_data_45_8_fu_5347_p3;
wire   [7:0] in_data_44_8_fu_5367_p3;
wire   [7:0] in_data_43_8_fu_5387_p3;
wire   [7:0] in_data_42_8_fu_5407_p3;
wire   [7:0] in_data_41_8_fu_5427_p3;
wire   [7:0] in_data_39_8_fu_5447_p3;
wire   [7:0] in_data_38_8_fu_5467_p3;
wire   [7:0] in_data_37_8_fu_5487_p3;
wire   [7:0] in_data_36_8_fu_5507_p3;
wire   [7:0] in_data_35_8_fu_5527_p3;
wire   [7:0] in_data_34_8_fu_5547_p3;
wire   [7:0] in_data_33_8_fu_5567_p3;
wire   [7:0] in_data_32_8_fu_5587_p3;
wire   [7:0] in_data_31_8_fu_5607_p3;
wire   [7:0] in_data_30_8_fu_5627_p3;
wire   [7:0] in_data_29_8_fu_5647_p3;
wire   [7:0] in_data_28_8_fu_5667_p3;
wire   [7:0] in_data_27_8_fu_5687_p3;
wire   [7:0] in_data_26_8_fu_5707_p3;
wire   [7:0] in_data_25_8_fu_5727_p3;
wire   [7:0] in_data_24_8_fu_5747_p3;
wire   [7:0] in_data_23_8_fu_5767_p3;
wire   [7:0] in_data_22_8_fu_5787_p3;
wire   [7:0] in_data_21_8_fu_5807_p3;
wire   [7:0] in_data_20_8_fu_5827_p3;
wire   [7:0] in_data_19_8_fu_5847_p3;
wire   [7:0] in_data_18_8_fu_5867_p3;
wire   [7:0] in_data_17_8_fu_5887_p3;
wire   [7:0] in_data_16_8_fu_5907_p3;
wire   [7:0] in_data_15_8_fu_5927_p3;
wire   [7:0] in_data_14_8_fu_5947_p3;
wire   [7:0] in_data_13_7_fu_5967_p3;
wire   [7:0] in_data_12_7_fu_5987_p3;
wire   [7:0] in_data_11_4_fu_6007_p3;
wire   [7:0] in_data_10_4_fu_6027_p3;
wire   [7:0] in_data_11_7_fu_6048_p3;
wire   [7:0] in_data_10_7_fu_6069_p3;
wire   [7:0] in_data_15_14_fu_6091_p3;
wire   [7:0] in_data_14_14_fu_6113_p3;
wire   [7:0] in_data_7_5_fu_6135_p3;
wire   [7:0] in_data_6_5_fu_6158_p3;
wire   [7:0] in_data_5_5_fu_6181_p3;
wire   [7:0] in_data_4_5_fu_6204_p3;
wire   [7:0] in_data_3_5_fu_6227_p3;
wire   [7:0] in_data_2_5_fu_6250_p3;
wire   [7:0] in_data_1_5_fu_6273_p3;
wire   [7:0] in_data_0_5_fu_6296_p3;
wire   [7:0] in_data_40_8_fu_6317_p3;
wire   [7:0] in_data_0_6_fu_6743_p3;
wire   [7:0] grp_fu_6766_p1;
wire   [7:0] in_data_1_6_fu_6736_p3;
wire   [7:0] grp_fu_6781_p1;
wire   [7:0] in_data_2_6_fu_6729_p3;
wire   [7:0] grp_fu_6796_p1;
wire   [7:0] in_data_3_6_fu_6722_p3;
wire   [7:0] grp_fu_6811_p1;
wire   [7:0] grp_fu_7150_p1;
wire   [7:0] grp_fu_7159_p1;
wire   [7:0] grp_fu_7168_p1;
wire   [7:0] grp_fu_7177_p1;
wire  signed [28:0] tmp_29_fu_7481_p2;
wire  signed [28:0] tmp_60_1_fu_7488_p2;
wire  signed [28:0] tmp_60_2_fu_7495_p2;
wire  signed [28:0] tmp_60_3_fu_7502_p2;
wire   [0:0] icmp1_fu_7271_p2;
wire   [0:0] icmp2_fu_7283_p2;
wire   [0:0] icmp3_fu_7295_p2;
wire   [0:0] icmp4_fu_7307_p2;
wire  signed [28:0] tmp_60_4_fu_7509_p2;
wire  signed [28:0] tmp_60_5_fu_7516_p2;
wire  signed [28:0] tmp_60_6_fu_7523_p2;
wire  signed [28:0] tmp_60_7_fu_7530_p2;
wire   [0:0] icmp5_fu_7407_p2;
wire   [0:0] icmp6_fu_7419_p2;
wire   [0:0] icmp7_fu_7431_p2;
wire   [0:0] icmp8_fu_7443_p2;
wire  signed [16:0] tmp_29_fu_7481_p0;
wire   [11:0] tmp_29_fu_7481_p1;
wire  signed [16:0] tmp_60_1_fu_7488_p0;
wire   [11:0] tmp_60_1_fu_7488_p1;
wire  signed [16:0] tmp_60_2_fu_7495_p0;
wire   [11:0] tmp_60_2_fu_7495_p1;
wire  signed [16:0] tmp_60_3_fu_7502_p0;
wire   [11:0] tmp_60_3_fu_7502_p1;
wire  signed [16:0] tmp_60_4_fu_7509_p0;
wire   [11:0] tmp_60_4_fu_7509_p1;
wire  signed [16:0] tmp_60_5_fu_7516_p0;
wire   [11:0] tmp_60_5_fu_7516_p1;
wire  signed [16:0] tmp_60_6_fu_7523_p0;
wire   [11:0] tmp_60_6_fu_7523_p1;
wire  signed [16:0] tmp_60_7_fu_7530_p0;
wire   [11:0] tmp_60_7_fu_7530_p1;
reg    grp_fu_6766_ce;
reg    grp_fu_6781_ce;
reg    grp_fu_6796_ce;
reg    grp_fu_6811_ce;
reg    grp_fu_7150_ce;
reg    grp_fu_7159_ce;
reg    grp_fu_7168_ce;
reg    grp_fu_7177_ce;
wire    ap_CS_fsm_state26;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [11:0] grp_fu_6766_p10;
wire   [11:0] grp_fu_6781_p10;
wire   [11:0] grp_fu_6796_p10;
wire   [11:0] grp_fu_6811_p10;
wire   [11:0] grp_fu_7150_p10;
wire   [11:0] grp_fu_7159_p10;
wire   [11:0] grp_fu_7168_p10;
wire   [11:0] grp_fu_7177_p10;
wire   [28:0] tmp_29_fu_7481_p10;
wire   [28:0] tmp_60_1_fu_7488_p10;
wire   [28:0] tmp_60_2_fu_7495_p10;
wire   [28:0] tmp_60_3_fu_7502_p10;
wire   [28:0] tmp_60_4_fu_7509_p10;
wire   [28:0] tmp_60_5_fu_7516_p10;
wire   [28:0] tmp_60_6_fu_7523_p10;
wire   [28:0] tmp_60_7_fu_7530_p10;
reg    ap_condition_705;
reg    ap_condition_839;
reg    ap_condition_710;
reg    ap_condition_715;
reg    ap_condition_720;
reg    ap_condition_752;
reg    ap_condition_957;
reg    ap_condition_857;
reg    ap_condition_805;
reg    ap_condition_872;
reg    ap_condition_887;
reg    ap_condition_905;
reg    ap_condition_921;
reg    ap_condition_937;
reg    ap_condition_953;
reg    ap_condition_842;
reg    ap_condition_1337;
reg    ap_condition_1342;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 out_1280x1024_1_sel_rd = 1'b0;
#0 out_1280x1024_1_sel_wr = 1'b0;
#0 out_1280x1024_1_state = 2'd0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

save_image_1280x1024_udiv_12s_8ns_12_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
save_image_1280x1024_udiv_12s_8ns_12_16_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(12'd2048),
    .din1(grp_fu_6766_p1),
    .ce(grp_fu_6766_ce),
    .dout(grp_fu_6766_p2)
);

save_image_1280x1024_udiv_12s_8ns_12_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
save_image_1280x1024_udiv_12s_8ns_12_16_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(12'd2048),
    .din1(grp_fu_6781_p1),
    .ce(grp_fu_6781_ce),
    .dout(grp_fu_6781_p2)
);

save_image_1280x1024_udiv_12s_8ns_12_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
save_image_1280x1024_udiv_12s_8ns_12_16_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(12'd2048),
    .din1(grp_fu_6796_p1),
    .ce(grp_fu_6796_ce),
    .dout(grp_fu_6796_p2)
);

save_image_1280x1024_udiv_12s_8ns_12_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
save_image_1280x1024_udiv_12s_8ns_12_16_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(12'd2048),
    .din1(grp_fu_6811_p1),
    .ce(grp_fu_6811_ce),
    .dout(grp_fu_6811_p2)
);

save_image_1280x1024_udiv_12s_8ns_12_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
save_image_1280x1024_udiv_12s_8ns_12_16_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(12'd2048),
    .din1(grp_fu_7150_p1),
    .ce(grp_fu_7150_ce),
    .dout(grp_fu_7150_p2)
);

save_image_1280x1024_udiv_12s_8ns_12_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
save_image_1280x1024_udiv_12s_8ns_12_16_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(12'd2048),
    .din1(grp_fu_7159_p1),
    .ce(grp_fu_7159_ce),
    .dout(grp_fu_7159_p2)
);

save_image_1280x1024_udiv_12s_8ns_12_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
save_image_1280x1024_udiv_12s_8ns_12_16_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(12'd2048),
    .din1(grp_fu_7168_p1),
    .ce(grp_fu_7168_ce),
    .dout(grp_fu_7168_p2)
);

save_image_1280x1024_udiv_12s_8ns_12_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
save_image_1280x1024_udiv_12s_8ns_12_16_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(12'd2048),
    .din1(grp_fu_7177_p1),
    .ce(grp_fu_7177_ce),
    .dout(grp_fu_7177_p2)
);

save_image_1280x1024_mul_mul_17s_12ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
save_image_1280x1024_mul_mul_17s_12ns_29_1_1_U9(
    .din0(tmp_29_fu_7481_p0),
    .din1(tmp_29_fu_7481_p1),
    .dout(tmp_29_fu_7481_p2)
);

save_image_1280x1024_mul_mul_17s_12ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
save_image_1280x1024_mul_mul_17s_12ns_29_1_1_U10(
    .din0(tmp_60_1_fu_7488_p0),
    .din1(tmp_60_1_fu_7488_p1),
    .dout(tmp_60_1_fu_7488_p2)
);

save_image_1280x1024_mul_mul_17s_12ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
save_image_1280x1024_mul_mul_17s_12ns_29_1_1_U11(
    .din0(tmp_60_2_fu_7495_p0),
    .din1(tmp_60_2_fu_7495_p1),
    .dout(tmp_60_2_fu_7495_p2)
);

save_image_1280x1024_mul_mul_17s_12ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
save_image_1280x1024_mul_mul_17s_12ns_29_1_1_U12(
    .din0(tmp_60_3_fu_7502_p0),
    .din1(tmp_60_3_fu_7502_p1),
    .dout(tmp_60_3_fu_7502_p2)
);

save_image_1280x1024_mul_mul_17s_12ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
save_image_1280x1024_mul_mul_17s_12ns_29_1_1_U13(
    .din0(tmp_60_4_fu_7509_p0),
    .din1(tmp_60_4_fu_7509_p1),
    .dout(tmp_60_4_fu_7509_p2)
);

save_image_1280x1024_mul_mul_17s_12ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
save_image_1280x1024_mul_mul_17s_12ns_29_1_1_U14(
    .din0(tmp_60_5_fu_7516_p0),
    .din1(tmp_60_5_fu_7516_p1),
    .dout(tmp_60_5_fu_7516_p2)
);

save_image_1280x1024_mul_mul_17s_12ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
save_image_1280x1024_mul_mul_17s_12ns_29_1_1_U15(
    .din0(tmp_60_6_fu_7523_p0),
    .din1(tmp_60_6_fu_7523_p1),
    .dout(tmp_60_6_fu_7523_p2)
);

save_image_1280x1024_mul_mul_17s_12ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
save_image_1280x1024_mul_mul_17s_12ns_29_1_1_U16(
    .din0(tmp_60_7_fu_7530_p0),
    .din1(tmp_60_7_fu_7530_p1),
    .dout(tmp_60_7_fu_7530_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_1280x1024_1_sel_rd <= 1'b0;
    end else begin
        if (((out_1280x1024_1_ack_out == 1'b1) & (out_1280x1024_1_vld_out == 1'b1))) begin
            out_1280x1024_1_sel_rd <= ~out_1280x1024_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_1280x1024_1_sel_wr <= 1'b0;
    end else begin
        if (((out_1280x1024_1_ack_in == 1'b1) & (out_1280x1024_1_vld_in == 1'b1))) begin
            out_1280x1024_1_sel_wr <= ~out_1280x1024_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_1280x1024_1_state <= 2'd0;
    end else begin
        if ((((out_1280x1024_1_state == 2'd2) & (out_1280x1024_1_vld_in == 1'b0)) | ((out_1280x1024_1_state == 2'd3) & (out_1280x1024_1_vld_in == 1'b0) & (out_1280x1024_1_ack_out == 1'b1)))) begin
            out_1280x1024_1_state <= 2'd2;
        end else if ((((out_1280x1024_1_state == 2'd1) & (out_1280x1024_1_ack_out == 1'b0)) | ((out_1280x1024_1_state == 2'd3) & (out_1280x1024_1_ack_out == 1'b0) & (out_1280x1024_1_vld_in == 1'b1)))) begin
            out_1280x1024_1_state <= 2'd1;
        end else if (((~((out_1280x1024_1_vld_in == 1'b0) & (out_1280x1024_1_ack_out == 1'b1)) & ~((out_1280x1024_1_ack_out == 1'b0) & (out_1280x1024_1_vld_in == 1'b1)) & (out_1280x1024_1_state == 2'd3)) | ((out_1280x1024_1_state == 2'd1) & (out_1280x1024_1_ack_out == 1'b1)) | ((out_1280x1024_1_state == 2'd2) & (out_1280x1024_1_vld_in == 1'b1)))) begin
            out_1280x1024_1_state <= 2'd3;
        end else begin
            out_1280x1024_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_839)) begin
        if ((1'b1 == ap_condition_705)) begin
            ap_phi_reg_pp0_iter10_pixel1_4_reg_742 <= grp_fu_7150_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter9_pixel1_4_reg_742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_839)) begin
        if ((1'b1 == ap_condition_710)) begin
            ap_phi_reg_pp0_iter10_pixel1_5_reg_753 <= grp_fu_7159_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter9_pixel1_5_reg_753;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_839)) begin
        if ((1'b1 == ap_condition_715)) begin
            ap_phi_reg_pp0_iter10_pixel1_6_reg_764 <= grp_fu_7168_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter9_pixel1_6_reg_764;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_839)) begin
        if ((1'b1 == ap_condition_720)) begin
            ap_phi_reg_pp0_iter10_pixel1_7_reg_775 <= grp_fu_7177_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter9_pixel1_7_reg_775;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_957)) begin
        if ((1'b1 == ap_condition_752)) begin
            ap_phi_reg_pp0_iter11_out_line_4_13_reg_884 <= out_line_4_fu_7412_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter10_out_line_4_13_reg_884;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_957)) begin
        if ((1'b1 == ap_condition_752)) begin
            ap_phi_reg_pp0_iter11_out_line_5_12_reg_870 <= out_line_5_fu_7424_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter10_out_line_5_12_reg_870;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_957)) begin
        if ((1'b1 == ap_condition_752)) begin
            ap_phi_reg_pp0_iter11_out_line_6_11_reg_856 <= out_line_6_fu_7436_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter10_out_line_6_11_reg_856;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_957)) begin
        if ((1'b1 == ap_condition_752)) begin
            ap_phi_reg_pp0_iter11_out_line_7_10_reg_842 <= out_line_7_fu_7448_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter10_out_line_7_10_reg_842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter1_out_line_1_16_reg_814 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter0_out_line_1_16_reg_814;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter1_out_line_2_15_reg_800 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter0_out_line_2_15_reg_800;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter1_out_line_3_14_reg_786 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter0_out_line_3_14_reg_786;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter1_out_line_4_13_reg_884 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter0_out_line_4_13_reg_884;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter1_out_line_5_12_reg_870 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter0_out_line_5_12_reg_870;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter1_out_line_6_11_reg_856 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter0_out_line_6_11_reg_856;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter1_out_line_7_10_reg_842 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter0_out_line_7_10_reg_842;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter1_out_line_reg_828 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_out_line_reg_828 <= ap_phi_reg_pp0_iter0_out_line_reg_828;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_805)) begin
        if ((1'b1 == ap_condition_857)) begin
            ap_phi_reg_pp0_iter2_pixel1_1_reg_709 <= 12'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter1_pixel1_1_reg_709;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_805)) begin
        if ((1'b1 == ap_condition_872)) begin
            ap_phi_reg_pp0_iter2_pixel1_2_reg_720 <= 12'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter1_pixel1_2_reg_720;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_805)) begin
        if ((1'b1 == ap_condition_887)) begin
            ap_phi_reg_pp0_iter2_pixel1_3_reg_731 <= 12'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter1_pixel1_3_reg_731;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_805)) begin
        if ((1'b1 == ap_condition_905)) begin
            ap_phi_reg_pp0_iter2_pixel1_4_reg_742 <= 12'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter1_pixel1_4_reg_742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_805)) begin
        if ((1'b1 == ap_condition_921)) begin
            ap_phi_reg_pp0_iter2_pixel1_5_reg_753 <= 12'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter1_pixel1_5_reg_753;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_805)) begin
        if ((1'b1 == ap_condition_937)) begin
            ap_phi_reg_pp0_iter2_pixel1_6_reg_764 <= 12'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter1_pixel1_6_reg_764;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_805)) begin
        if ((1'b1 == ap_condition_953)) begin
            ap_phi_reg_pp0_iter2_pixel1_7_reg_775 <= 12'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter1_pixel1_7_reg_775;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_805)) begin
        if ((1'b1 == ap_condition_842)) begin
            ap_phi_reg_pp0_iter2_pixel1_reg_698 <= 12'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixel1_reg_698 <= ap_phi_reg_pp0_iter1_pixel1_reg_698;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_55_1_reg_8830_pp0_iter8_reg == 1'd1) & (or_cond3_reg_7995_pp0_iter8_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter8_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter9_pixel1_1_reg_709 <= grp_fu_6781_p2;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter9_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter8_pixel1_1_reg_709;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_55_2_reg_8839_pp0_iter8_reg == 1'd1) & (or_cond3_reg_7995_pp0_iter8_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter8_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter9_pixel1_2_reg_720 <= grp_fu_6796_p2;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter9_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter8_pixel1_2_reg_720;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_55_3_reg_8848_pp0_iter8_reg == 1'd1) & (or_cond3_reg_7995_pp0_iter8_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter8_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter9_pixel1_3_reg_731 <= grp_fu_6811_p2;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter9_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter8_pixel1_3_reg_731;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_8821_pp0_iter8_reg == 1'd1) & (or_cond3_reg_7995_pp0_iter8_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter8_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter9_pixel1_reg_698 <= grp_fu_6766_p2;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter9_pixel1_reg_698 <= ap_phi_reg_pp0_iter8_pixel1_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_676 <= i_mid2_reg_7990;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_676 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_665 <= indvar_flatten_next_reg_7952;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_665 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_687 <= j_1_reg_8346;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_reg_687 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond3_reg_7995 == 1'd1) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_2_mid2_reg_7967 == 1'd1) & (or_cond3_reg_7995 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        line_off_fu_338 <= line_off_mid2_fu_1131_p3;
    end else if (((or_cond3_reg_7995 == 1'd0) & (tmp_2_mid2_reg_7967 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        line_off_fu_338 <= line_off_1_fu_1341_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        line_off_fu_338 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_7995 == 1'd0) & (tmp_2_mid2_reg_7967 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_data_1_fu_342 <= num_data_3_fu_1349_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        num_data_1_fu_342 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter10_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter9_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter10_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter9_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter10_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter9_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter10_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter9_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter10_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter9_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter10_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter9_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter10_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter9_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter10_out_line_reg_828 <= ap_phi_reg_pp0_iter9_out_line_reg_828;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter0_pixel1_1_reg_709;
        ap_phi_reg_pp0_iter1_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter0_pixel1_2_reg_720;
        ap_phi_reg_pp0_iter1_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter0_pixel1_3_reg_731;
        ap_phi_reg_pp0_iter1_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter0_pixel1_4_reg_742;
        ap_phi_reg_pp0_iter1_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter0_pixel1_5_reg_753;
        ap_phi_reg_pp0_iter1_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter0_pixel1_6_reg_764;
        ap_phi_reg_pp0_iter1_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter0_pixel1_7_reg_775;
        ap_phi_reg_pp0_iter1_pixel1_reg_698 <= ap_phi_reg_pp0_iter0_pixel1_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter1_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter2_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter1_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter2_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter1_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter2_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter1_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter2_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter1_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter2_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter1_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter2_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter1_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter2_out_line_reg_828 <= ap_phi_reg_pp0_iter1_out_line_reg_828;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter3_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter2_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter3_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter2_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter3_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter2_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter3_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter2_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter3_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter2_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter3_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter2_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter3_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter2_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter3_out_line_reg_828 <= ap_phi_reg_pp0_iter2_out_line_reg_828;
        ap_phi_reg_pp0_iter3_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter2_pixel1_1_reg_709;
        ap_phi_reg_pp0_iter3_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter2_pixel1_2_reg_720;
        ap_phi_reg_pp0_iter3_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter2_pixel1_3_reg_731;
        ap_phi_reg_pp0_iter3_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter2_pixel1_4_reg_742;
        ap_phi_reg_pp0_iter3_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter2_pixel1_5_reg_753;
        ap_phi_reg_pp0_iter3_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter2_pixel1_6_reg_764;
        ap_phi_reg_pp0_iter3_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter2_pixel1_7_reg_775;
        ap_phi_reg_pp0_iter3_pixel1_reg_698 <= ap_phi_reg_pp0_iter2_pixel1_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter4_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter3_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter4_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter3_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter4_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter3_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter4_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter3_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter4_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter3_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter4_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter3_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter4_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter3_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter4_out_line_reg_828 <= ap_phi_reg_pp0_iter3_out_line_reg_828;
        ap_phi_reg_pp0_iter4_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter3_pixel1_1_reg_709;
        ap_phi_reg_pp0_iter4_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter3_pixel1_2_reg_720;
        ap_phi_reg_pp0_iter4_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter3_pixel1_3_reg_731;
        ap_phi_reg_pp0_iter4_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter3_pixel1_4_reg_742;
        ap_phi_reg_pp0_iter4_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter3_pixel1_5_reg_753;
        ap_phi_reg_pp0_iter4_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter3_pixel1_6_reg_764;
        ap_phi_reg_pp0_iter4_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter3_pixel1_7_reg_775;
        ap_phi_reg_pp0_iter4_pixel1_reg_698 <= ap_phi_reg_pp0_iter3_pixel1_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter5_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter4_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter5_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter4_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter5_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter4_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter5_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter4_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter5_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter4_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter5_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter4_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter5_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter4_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter5_out_line_reg_828 <= ap_phi_reg_pp0_iter4_out_line_reg_828;
        ap_phi_reg_pp0_iter5_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter4_pixel1_1_reg_709;
        ap_phi_reg_pp0_iter5_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter4_pixel1_2_reg_720;
        ap_phi_reg_pp0_iter5_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter4_pixel1_3_reg_731;
        ap_phi_reg_pp0_iter5_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter4_pixel1_4_reg_742;
        ap_phi_reg_pp0_iter5_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter4_pixel1_5_reg_753;
        ap_phi_reg_pp0_iter5_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter4_pixel1_6_reg_764;
        ap_phi_reg_pp0_iter5_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter4_pixel1_7_reg_775;
        ap_phi_reg_pp0_iter5_pixel1_reg_698 <= ap_phi_reg_pp0_iter4_pixel1_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter6_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter5_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter6_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter5_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter6_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter5_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter6_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter5_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter6_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter5_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter6_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter5_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter6_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter5_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter6_out_line_reg_828 <= ap_phi_reg_pp0_iter5_out_line_reg_828;
        ap_phi_reg_pp0_iter6_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter5_pixel1_1_reg_709;
        ap_phi_reg_pp0_iter6_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter5_pixel1_2_reg_720;
        ap_phi_reg_pp0_iter6_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter5_pixel1_3_reg_731;
        ap_phi_reg_pp0_iter6_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter5_pixel1_4_reg_742;
        ap_phi_reg_pp0_iter6_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter5_pixel1_5_reg_753;
        ap_phi_reg_pp0_iter6_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter5_pixel1_6_reg_764;
        ap_phi_reg_pp0_iter6_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter5_pixel1_7_reg_775;
        ap_phi_reg_pp0_iter6_pixel1_reg_698 <= ap_phi_reg_pp0_iter5_pixel1_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter7_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter6_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter7_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter6_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter7_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter6_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter7_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter6_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter7_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter6_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter7_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter6_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter7_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter6_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter7_out_line_reg_828 <= ap_phi_reg_pp0_iter6_out_line_reg_828;
        ap_phi_reg_pp0_iter7_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter6_pixel1_1_reg_709;
        ap_phi_reg_pp0_iter7_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter6_pixel1_2_reg_720;
        ap_phi_reg_pp0_iter7_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter6_pixel1_3_reg_731;
        ap_phi_reg_pp0_iter7_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter6_pixel1_4_reg_742;
        ap_phi_reg_pp0_iter7_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter6_pixel1_5_reg_753;
        ap_phi_reg_pp0_iter7_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter6_pixel1_6_reg_764;
        ap_phi_reg_pp0_iter7_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter6_pixel1_7_reg_775;
        ap_phi_reg_pp0_iter7_pixel1_reg_698 <= ap_phi_reg_pp0_iter6_pixel1_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter8_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter7_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter8_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter7_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter8_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter7_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter8_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter7_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter8_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter7_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter8_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter7_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter8_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter7_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter8_out_line_reg_828 <= ap_phi_reg_pp0_iter7_out_line_reg_828;
        ap_phi_reg_pp0_iter8_pixel1_1_reg_709 <= ap_phi_reg_pp0_iter7_pixel1_1_reg_709;
        ap_phi_reg_pp0_iter8_pixel1_2_reg_720 <= ap_phi_reg_pp0_iter7_pixel1_2_reg_720;
        ap_phi_reg_pp0_iter8_pixel1_3_reg_731 <= ap_phi_reg_pp0_iter7_pixel1_3_reg_731;
        ap_phi_reg_pp0_iter8_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter7_pixel1_4_reg_742;
        ap_phi_reg_pp0_iter8_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter7_pixel1_5_reg_753;
        ap_phi_reg_pp0_iter8_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter7_pixel1_6_reg_764;
        ap_phi_reg_pp0_iter8_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter7_pixel1_7_reg_775;
        ap_phi_reg_pp0_iter8_pixel1_reg_698 <= ap_phi_reg_pp0_iter7_pixel1_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter9_out_line_1_16_reg_814 <= ap_phi_reg_pp0_iter8_out_line_1_16_reg_814;
        ap_phi_reg_pp0_iter9_out_line_2_15_reg_800 <= ap_phi_reg_pp0_iter8_out_line_2_15_reg_800;
        ap_phi_reg_pp0_iter9_out_line_3_14_reg_786 <= ap_phi_reg_pp0_iter8_out_line_3_14_reg_786;
        ap_phi_reg_pp0_iter9_out_line_4_13_reg_884 <= ap_phi_reg_pp0_iter8_out_line_4_13_reg_884;
        ap_phi_reg_pp0_iter9_out_line_5_12_reg_870 <= ap_phi_reg_pp0_iter8_out_line_5_12_reg_870;
        ap_phi_reg_pp0_iter9_out_line_6_11_reg_856 <= ap_phi_reg_pp0_iter8_out_line_6_11_reg_856;
        ap_phi_reg_pp0_iter9_out_line_7_10_reg_842 <= ap_phi_reg_pp0_iter8_out_line_7_10_reg_842;
        ap_phi_reg_pp0_iter9_out_line_reg_828 <= ap_phi_reg_pp0_iter8_out_line_reg_828;
        ap_phi_reg_pp0_iter9_pixel1_4_reg_742 <= ap_phi_reg_pp0_iter8_pixel1_4_reg_742;
        ap_phi_reg_pp0_iter9_pixel1_5_reg_753 <= ap_phi_reg_pp0_iter8_pixel1_5_reg_753;
        ap_phi_reg_pp0_iter9_pixel1_6_reg_764 <= ap_phi_reg_pp0_iter8_pixel1_6_reg_764;
        ap_phi_reg_pp0_iter9_pixel1_7_reg_775 <= ap_phi_reg_pp0_iter8_pixel1_7_reg_775;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_7995 == 1'd0) & (tmp_2_mid2_reg_7967 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cond0_reg_7999 <= cond0_fu_1167_p2;
        or_cond1_reg_8125 <= or_cond1_fu_1208_p2;
        or_cond_reg_8065 <= or_cond_fu_1179_p2;
        sel_tmp7_reg_8145 <= sel_tmp7_fu_1292_p2;
        tmp_23_reg_8199 <= tmp_23_fu_1303_p2;
        tmp_24_reg_8269 <= tmp_24_fu_1309_p2;
        tmp_25_reg_8275 <= tmp_25_fu_1315_p2;
        tmp_26_reg_8280 <= tmp_26_fu_1321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_7948 <= exitcond_flatten_fu_988_p2;
        exitcond_flatten_reg_7948_pp0_iter10_reg <= exitcond_flatten_reg_7948_pp0_iter9_reg;
        exitcond_flatten_reg_7948_pp0_iter11_reg <= exitcond_flatten_reg_7948_pp0_iter10_reg;
        exitcond_flatten_reg_7948_pp0_iter1_reg <= exitcond_flatten_reg_7948;
        exitcond_flatten_reg_7948_pp0_iter2_reg <= exitcond_flatten_reg_7948_pp0_iter1_reg;
        exitcond_flatten_reg_7948_pp0_iter3_reg <= exitcond_flatten_reg_7948_pp0_iter2_reg;
        exitcond_flatten_reg_7948_pp0_iter4_reg <= exitcond_flatten_reg_7948_pp0_iter3_reg;
        exitcond_flatten_reg_7948_pp0_iter5_reg <= exitcond_flatten_reg_7948_pp0_iter4_reg;
        exitcond_flatten_reg_7948_pp0_iter6_reg <= exitcond_flatten_reg_7948_pp0_iter5_reg;
        exitcond_flatten_reg_7948_pp0_iter7_reg <= exitcond_flatten_reg_7948_pp0_iter6_reg;
        exitcond_flatten_reg_7948_pp0_iter8_reg <= exitcond_flatten_reg_7948_pp0_iter7_reg;
        exitcond_flatten_reg_7948_pp0_iter9_reg <= exitcond_flatten_reg_7948_pp0_iter8_reg;
        or_cond3_reg_7995_pp0_iter10_reg <= or_cond3_reg_7995_pp0_iter9_reg;
        or_cond3_reg_7995_pp0_iter1_reg <= or_cond3_reg_7995;
        or_cond3_reg_7995_pp0_iter2_reg <= or_cond3_reg_7995_pp0_iter1_reg;
        or_cond3_reg_7995_pp0_iter3_reg <= or_cond3_reg_7995_pp0_iter2_reg;
        or_cond3_reg_7995_pp0_iter4_reg <= or_cond3_reg_7995_pp0_iter3_reg;
        or_cond3_reg_7995_pp0_iter5_reg <= or_cond3_reg_7995_pp0_iter4_reg;
        or_cond3_reg_7995_pp0_iter6_reg <= or_cond3_reg_7995_pp0_iter5_reg;
        or_cond3_reg_7995_pp0_iter7_reg <= or_cond3_reg_7995_pp0_iter6_reg;
        or_cond3_reg_7995_pp0_iter8_reg <= or_cond3_reg_7995_pp0_iter7_reg;
        or_cond3_reg_7995_pp0_iter9_reg <= or_cond3_reg_7995_pp0_iter8_reg;
        tmp_2_mid2_reg_7967_pp0_iter10_reg <= tmp_2_mid2_reg_7967_pp0_iter9_reg;
        tmp_2_mid2_reg_7967_pp0_iter1_reg <= tmp_2_mid2_reg_7967;
        tmp_2_mid2_reg_7967_pp0_iter2_reg <= tmp_2_mid2_reg_7967_pp0_iter1_reg;
        tmp_2_mid2_reg_7967_pp0_iter3_reg <= tmp_2_mid2_reg_7967_pp0_iter2_reg;
        tmp_2_mid2_reg_7967_pp0_iter4_reg <= tmp_2_mid2_reg_7967_pp0_iter3_reg;
        tmp_2_mid2_reg_7967_pp0_iter5_reg <= tmp_2_mid2_reg_7967_pp0_iter4_reg;
        tmp_2_mid2_reg_7967_pp0_iter6_reg <= tmp_2_mid2_reg_7967_pp0_iter5_reg;
        tmp_2_mid2_reg_7967_pp0_iter7_reg <= tmp_2_mid2_reg_7967_pp0_iter6_reg;
        tmp_2_mid2_reg_7967_pp0_iter8_reg <= tmp_2_mid2_reg_7967_pp0_iter7_reg;
        tmp_2_mid2_reg_7967_pp0_iter9_reg <= tmp_2_mid2_reg_7967_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_988_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_reg_7957 <= exitcond_fu_1000_p2;
        j_mid2_reg_7962 <= j_mid2_fu_1006_p3;
        or_cond3_reg_7995 <= or_cond3_fu_1122_p2;
        tmp_2_mid2_reg_7967 <= tmp_2_mid2_fu_1026_p3;
        tmp_3_mid2_reg_7971 <= tmp_3_mid2_fu_1040_p3;
        tmp_4_mid2_reg_7977 <= tmp_4_mid2_fu_1054_p3;
        tmp_5_mid2_reg_7982[13 : 1] <= tmp_5_mid2_fu_1094_p3[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_988_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_mid2_reg_7990 <= i_mid2_fu_1102_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_data_0_fu_350 <= in_data_0_1_fu_6687_p3;
        in_data_10_8_fu_390 <= in_data_10_1_fu_6617_p3;
        in_data_11_8_fu_394 <= in_data_11_1_fu_6610_p3;
        in_data_12_1_fu_398 <= in_data_12_fu_6603_p3;
        in_data_13_1_fu_402 <= in_data_13_fu_6596_p3;
        in_data_14_1_fu_406 <= in_data_14_fu_6589_p3;
        in_data_15_1_fu_410 <= in_data_15_fu_6582_p3;
        in_data_16_1_fu_414 <= in_data_16_fu_6575_p3;
        in_data_17_1_fu_418 <= in_data_17_fu_6568_p3;
        in_data_18_1_fu_422 <= in_data_18_fu_6561_p3;
        in_data_19_1_fu_426 <= in_data_19_fu_6554_p3;
        in_data_1_fu_354 <= in_data_1_1_fu_6680_p3;
        in_data_20_1_fu_430 <= in_data_20_fu_6547_p3;
        in_data_21_1_fu_434 <= in_data_21_fu_6540_p3;
        in_data_22_1_fu_438 <= in_data_22_fu_6533_p3;
        in_data_23_1_fu_442 <= in_data_23_fu_6526_p3;
        in_data_24_1_fu_446 <= in_data_24_fu_6519_p3;
        in_data_25_1_fu_450 <= in_data_25_fu_6512_p3;
        in_data_26_1_fu_454 <= in_data_26_fu_6505_p3;
        in_data_27_1_fu_458 <= in_data_27_fu_6498_p3;
        in_data_28_1_fu_462 <= in_data_28_fu_6491_p3;
        in_data_29_1_fu_466 <= in_data_29_fu_6484_p3;
        in_data_2_fu_358 <= in_data_10_fu_6673_p3;
        in_data_30_1_fu_470 <= in_data_30_fu_6477_p3;
        in_data_31_1_fu_474 <= in_data_31_fu_6470_p3;
        in_data_32_1_fu_478 <= in_data_32_fu_6463_p3;
        in_data_33_1_fu_482 <= in_data_33_fu_6456_p3;
        in_data_34_1_fu_486 <= in_data_34_fu_6750_p3;
        in_data_35_1_fu_490 <= in_data_35_fu_6449_p3;
        in_data_36_1_fu_494 <= in_data_36_fu_6442_p3;
        in_data_37_1_fu_498 <= in_data_37_fu_6435_p3;
        in_data_38_1_fu_502 <= in_data_38_fu_6428_p3;
        in_data_39_1_fu_506 <= in_data_39_fu_6421_p3;
        in_data_3_fu_362 <= in_data_11_fu_6666_p3;
        in_data_40_1_fu_510 <= in_data_40_fu_6414_p3;
        in_data_41_1_fu_514 <= in_data_41_fu_6407_p3;
        in_data_42_1_fu_346 <= in_data_42_fu_6400_p3;
        in_data_43_1_fu_518 <= in_data_43_fu_6393_p3;
        in_data_44_1_fu_522 <= in_data_44_fu_6386_p3;
        in_data_45_1_fu_526 <= in_data_45_fu_6379_p3;
        in_data_46_1_fu_530 <= in_data_46_fu_6372_p3;
        in_data_47_1_fu_534 <= in_data_47_fu_6365_p3;
        in_data_48_1_fu_538 <= in_data_54_10_fu_5167_p3;
        in_data_49_1_fu_542 <= in_data_55_10_fu_5148_p3;
        in_data_4_fu_366 <= in_data_4_1_fu_6659_p3;
        in_data_50_1_fu_546 <= in_data_56_8_fu_6358_p3;
        in_data_50_4_fu_570 <= in_data_56_8_fu_6358_p3;
        in_data_51_1_fu_550 <= in_data_61_6_fu_6351_p3;
        in_data_51_4_fu_574 <= in_data_61_6_fu_6351_p3;
        in_data_52_1_fu_554 <= in_data_62_5_9_fu_6344_p3;
        in_data_52_4_fu_578 <= in_data_62_5_9_fu_6344_p3;
        in_data_53_1_fu_558 <= tmp_data_49_fu_6337_p3;
        in_data_53_4_fu_582 <= tmp_data_49_fu_6337_p3;
        in_data_54_1_fu_562 <= in_data_54_fu_6330_p3;
        in_data_54_2_fu_586 <= in_data_54_fu_6330_p3;
        in_data_55_1_fu_566 <= in_data_55_fu_6323_p3;
        in_data_55_2_fu_590 <= in_data_55_fu_6323_p3;
        in_data_5_fu_370 <= in_data_5_1_fu_6652_p3;
        in_data_6_fu_374 <= in_data_6_1_fu_6645_p3;
        in_data_7_fu_378 <= in_data_7_1_fu_6638_p3;
        in_data_8_fu_382 <= in_data_8_1_fu_6631_p3;
        in_data_9_fu_386 <= in_data_9_1_fu_6624_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_data_4_6_reg_8816 <= in_data_4_6_fu_6715_p3;
        in_data_5_6_reg_8811 <= in_data_5_6_fu_6708_p3;
        in_data_6_6_reg_8806 <= in_data_6_6_fu_6701_p3;
        in_data_7_6_reg_8801 <= in_data_7_6_fu_6694_p3;
        tmp_27_reg_8821 <= tmp_27_fu_6757_p2;
        tmp_55_1_reg_8830 <= tmp_55_1_fu_6772_p2;
        tmp_55_2_reg_8839 <= tmp_55_2_fu_6787_p2;
        tmp_55_3_reg_8848 <= tmp_55_3_fu_6802_p2;
        tmp_55_4_reg_8857 <= tmp_55_4_fu_6817_p2;
        tmp_55_5_reg_8861 <= tmp_55_5_fu_6822_p2;
        tmp_55_6_reg_8865 <= tmp_55_6_fu_6827_p2;
        tmp_55_7_reg_8869 <= tmp_55_7_fu_6832_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_7995 == 1'd0) & (tmp_2_mid2_reg_7967 == 1'd0) & (exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_63_reg_8792 <= in_data_63_fu_4449_p3;
        tmp_data_0_reg_8783 <= tmp_data_0_fu_4427_p3;
        tmp_data_10_7_reg_8693 <= tmp_data_10_7_fu_4191_p3;
        tmp_data_11_7_reg_8684 <= tmp_data_11_7_fu_4169_p3;
        tmp_data_12_7_reg_8675 <= tmp_data_12_7_fu_4147_p3;
        tmp_data_13_7_reg_8666 <= tmp_data_13_7_fu_4125_p3;
        tmp_data_14_7_reg_8657 <= tmp_data_14_7_fu_4103_p3;
        tmp_data_15_7_reg_8648 <= tmp_data_15_7_fu_4081_p3;
        tmp_data_16_7_reg_8639 <= tmp_data_16_7_fu_4059_p3;
        tmp_data_17_7_reg_8630 <= tmp_data_17_7_fu_4037_p3;
        tmp_data_18_7_reg_8621 <= tmp_data_18_7_fu_4015_p3;
        tmp_data_19_7_reg_8612 <= tmp_data_19_7_fu_3993_p3;
        tmp_data_1_7_reg_8774 <= tmp_data_1_7_fu_4389_p3;
        tmp_data_20_7_reg_8603 <= tmp_data_20_7_fu_3971_p3;
        tmp_data_21_7_reg_8594 <= tmp_data_21_7_fu_3949_p3;
        tmp_data_22_7_reg_8585 <= tmp_data_22_7_fu_3927_p3;
        tmp_data_23_7_reg_8576 <= tmp_data_23_7_fu_3905_p3;
        tmp_data_24_7_reg_8567 <= tmp_data_24_7_fu_3883_p3;
        tmp_data_25_7_reg_8558 <= tmp_data_25_7_fu_3861_p3;
        tmp_data_26_7_reg_8549 <= tmp_data_26_7_fu_3839_p3;
        tmp_data_27_7_reg_8540 <= tmp_data_27_7_fu_3817_p3;
        tmp_data_28_7_reg_8531 <= tmp_data_28_7_fu_3795_p3;
        tmp_data_29_7_reg_8522 <= tmp_data_29_7_fu_3773_p3;
        tmp_data_2_7_reg_8765 <= tmp_data_2_7_fu_4367_p3;
        tmp_data_30_7_reg_8513 <= tmp_data_30_7_fu_3751_p3;
        tmp_data_31_7_reg_8504 <= tmp_data_31_7_fu_3729_p3;
        tmp_data_32_7_reg_8495 <= tmp_data_32_7_fu_3707_p3;
        tmp_data_33_7_reg_8486 <= tmp_data_33_7_fu_3685_p3;
        tmp_data_34_7_reg_8477 <= tmp_data_34_7_fu_3663_p3;
        tmp_data_35_7_reg_8468 <= tmp_data_35_7_fu_3641_p3;
        tmp_data_36_7_reg_8459 <= tmp_data_36_7_fu_3619_p3;
        tmp_data_37_7_reg_8450 <= tmp_data_37_7_fu_3597_p3;
        tmp_data_38_7_reg_8441 <= tmp_data_38_7_fu_3575_p3;
        tmp_data_39_7_reg_8432 <= tmp_data_39_7_fu_3553_p3;
        tmp_data_3_7_reg_8756 <= tmp_data_3_7_fu_4345_p3;
        tmp_data_40_7_reg_8423 <= tmp_data_40_7_fu_3531_p3;
        tmp_data_41_7_reg_8414 <= tmp_data_41_7_fu_3509_p3;
        tmp_data_42_7_reg_8405 <= tmp_data_42_7_fu_3487_p3;
        tmp_data_43_7_reg_8396 <= tmp_data_43_7_fu_3465_p3;
        tmp_data_44_7_reg_8387 <= tmp_data_44_7_fu_3443_p3;
        tmp_data_45_7_reg_8378 <= tmp_data_45_7_fu_3421_p3;
        tmp_data_46_7_reg_8369 <= tmp_data_46_7_fu_3399_p3;
        tmp_data_47_7_reg_8360 <= tmp_data_47_7_fu_3377_p3;
        tmp_data_48_7_reg_8351 <= tmp_data_48_7_fu_3355_p3;
        tmp_data_4_7_reg_8747 <= tmp_data_4_7_fu_4323_p3;
        tmp_data_5_7_reg_8738 <= tmp_data_5_7_fu_4301_p3;
        tmp_data_6_7_reg_8729 <= tmp_data_6_7_fu_4279_p3;
        tmp_data_7_7_reg_8720 <= tmp_data_7_7_fu_4257_p3;
        tmp_data_8_7_reg_8711 <= tmp_data_8_7_fu_4235_p3;
        tmp_data_9_7_reg_8702 <= tmp_data_9_7_fu_4213_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_7952 <= indvar_flatten_next_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_7948 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_1_reg_8346 <= j_1_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((out_1280x1024_1_load_A == 1'b1)) begin
        out_1280x1024_1_payload_A <= out_1280x1024_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((out_1280x1024_1_load_B == 1'b1)) begin
        out_1280x1024_1_payload_B <= out_1280x1024_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_7995_pp0_iter9_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_line_0_reg_8973 <= out_line_0_fu_7276_p3;
        out_line_1_reg_8978 <= out_line_1_fu_7288_p3;
        out_line_2_reg_8983 <= out_line_2_fu_7300_p3;
        out_line_3_reg_8988 <= out_line_3_fu_7312_p3;
        tmp_57_reg_8993 <= {{tmp_60_4_fu_7509_p2[28:19]}};
        tmp_58_reg_9003 <= {{tmp_60_5_fu_7516_p2[28:19]}};
        tmp_59_reg_9013 <= {{tmp_60_6_fu_7523_p2[28:19]}};
        tmp_60_reg_9023 <= {{tmp_60_7_fu_7530_p2[28:19]}};
        tmp_62_4_reg_8998 <= {{tmp_60_4_fu_7509_p2[18:11]}};
        tmp_62_5_reg_9008 <= {{tmp_60_5_fu_7516_p2[18:11]}};
        tmp_62_6_reg_9018 <= {{tmp_60_6_fu_7523_p2[18:11]}};
        tmp_62_7_reg_9028 <= {{tmp_60_7_fu_7530_p2[18:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_1_cast_cast_reg_7936 <= tmp_1_cast_cast_fu_924_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_27_reg_8821_pp0_iter2_reg <= tmp_27_reg_8821;
        tmp_27_reg_8821_pp0_iter3_reg <= tmp_27_reg_8821_pp0_iter2_reg;
        tmp_27_reg_8821_pp0_iter4_reg <= tmp_27_reg_8821_pp0_iter3_reg;
        tmp_27_reg_8821_pp0_iter5_reg <= tmp_27_reg_8821_pp0_iter4_reg;
        tmp_27_reg_8821_pp0_iter6_reg <= tmp_27_reg_8821_pp0_iter5_reg;
        tmp_27_reg_8821_pp0_iter7_reg <= tmp_27_reg_8821_pp0_iter6_reg;
        tmp_27_reg_8821_pp0_iter8_reg <= tmp_27_reg_8821_pp0_iter7_reg;
        tmp_55_1_reg_8830_pp0_iter2_reg <= tmp_55_1_reg_8830;
        tmp_55_1_reg_8830_pp0_iter3_reg <= tmp_55_1_reg_8830_pp0_iter2_reg;
        tmp_55_1_reg_8830_pp0_iter4_reg <= tmp_55_1_reg_8830_pp0_iter3_reg;
        tmp_55_1_reg_8830_pp0_iter5_reg <= tmp_55_1_reg_8830_pp0_iter4_reg;
        tmp_55_1_reg_8830_pp0_iter6_reg <= tmp_55_1_reg_8830_pp0_iter5_reg;
        tmp_55_1_reg_8830_pp0_iter7_reg <= tmp_55_1_reg_8830_pp0_iter6_reg;
        tmp_55_1_reg_8830_pp0_iter8_reg <= tmp_55_1_reg_8830_pp0_iter7_reg;
        tmp_55_2_reg_8839_pp0_iter2_reg <= tmp_55_2_reg_8839;
        tmp_55_2_reg_8839_pp0_iter3_reg <= tmp_55_2_reg_8839_pp0_iter2_reg;
        tmp_55_2_reg_8839_pp0_iter4_reg <= tmp_55_2_reg_8839_pp0_iter3_reg;
        tmp_55_2_reg_8839_pp0_iter5_reg <= tmp_55_2_reg_8839_pp0_iter4_reg;
        tmp_55_2_reg_8839_pp0_iter6_reg <= tmp_55_2_reg_8839_pp0_iter5_reg;
        tmp_55_2_reg_8839_pp0_iter7_reg <= tmp_55_2_reg_8839_pp0_iter6_reg;
        tmp_55_2_reg_8839_pp0_iter8_reg <= tmp_55_2_reg_8839_pp0_iter7_reg;
        tmp_55_3_reg_8848_pp0_iter2_reg <= tmp_55_3_reg_8848;
        tmp_55_3_reg_8848_pp0_iter3_reg <= tmp_55_3_reg_8848_pp0_iter2_reg;
        tmp_55_3_reg_8848_pp0_iter4_reg <= tmp_55_3_reg_8848_pp0_iter3_reg;
        tmp_55_3_reg_8848_pp0_iter5_reg <= tmp_55_3_reg_8848_pp0_iter4_reg;
        tmp_55_3_reg_8848_pp0_iter6_reg <= tmp_55_3_reg_8848_pp0_iter5_reg;
        tmp_55_3_reg_8848_pp0_iter7_reg <= tmp_55_3_reg_8848_pp0_iter6_reg;
        tmp_55_3_reg_8848_pp0_iter8_reg <= tmp_55_3_reg_8848_pp0_iter7_reg;
        tmp_55_4_reg_8857_pp0_iter2_reg <= tmp_55_4_reg_8857;
        tmp_55_4_reg_8857_pp0_iter3_reg <= tmp_55_4_reg_8857_pp0_iter2_reg;
        tmp_55_4_reg_8857_pp0_iter4_reg <= tmp_55_4_reg_8857_pp0_iter3_reg;
        tmp_55_4_reg_8857_pp0_iter5_reg <= tmp_55_4_reg_8857_pp0_iter4_reg;
        tmp_55_4_reg_8857_pp0_iter6_reg <= tmp_55_4_reg_8857_pp0_iter5_reg;
        tmp_55_4_reg_8857_pp0_iter7_reg <= tmp_55_4_reg_8857_pp0_iter6_reg;
        tmp_55_4_reg_8857_pp0_iter8_reg <= tmp_55_4_reg_8857_pp0_iter7_reg;
        tmp_55_5_reg_8861_pp0_iter2_reg <= tmp_55_5_reg_8861;
        tmp_55_5_reg_8861_pp0_iter3_reg <= tmp_55_5_reg_8861_pp0_iter2_reg;
        tmp_55_5_reg_8861_pp0_iter4_reg <= tmp_55_5_reg_8861_pp0_iter3_reg;
        tmp_55_5_reg_8861_pp0_iter5_reg <= tmp_55_5_reg_8861_pp0_iter4_reg;
        tmp_55_5_reg_8861_pp0_iter6_reg <= tmp_55_5_reg_8861_pp0_iter5_reg;
        tmp_55_5_reg_8861_pp0_iter7_reg <= tmp_55_5_reg_8861_pp0_iter6_reg;
        tmp_55_5_reg_8861_pp0_iter8_reg <= tmp_55_5_reg_8861_pp0_iter7_reg;
        tmp_55_6_reg_8865_pp0_iter2_reg <= tmp_55_6_reg_8865;
        tmp_55_6_reg_8865_pp0_iter3_reg <= tmp_55_6_reg_8865_pp0_iter2_reg;
        tmp_55_6_reg_8865_pp0_iter4_reg <= tmp_55_6_reg_8865_pp0_iter3_reg;
        tmp_55_6_reg_8865_pp0_iter5_reg <= tmp_55_6_reg_8865_pp0_iter4_reg;
        tmp_55_6_reg_8865_pp0_iter6_reg <= tmp_55_6_reg_8865_pp0_iter5_reg;
        tmp_55_6_reg_8865_pp0_iter7_reg <= tmp_55_6_reg_8865_pp0_iter6_reg;
        tmp_55_6_reg_8865_pp0_iter8_reg <= tmp_55_6_reg_8865_pp0_iter7_reg;
        tmp_55_7_reg_8869_pp0_iter2_reg <= tmp_55_7_reg_8869;
        tmp_55_7_reg_8869_pp0_iter3_reg <= tmp_55_7_reg_8869_pp0_iter2_reg;
        tmp_55_7_reg_8869_pp0_iter4_reg <= tmp_55_7_reg_8869_pp0_iter3_reg;
        tmp_55_7_reg_8869_pp0_iter5_reg <= tmp_55_7_reg_8869_pp0_iter4_reg;
        tmp_55_7_reg_8869_pp0_iter6_reg <= tmp_55_7_reg_8869_pp0_iter5_reg;
        tmp_55_7_reg_8869_pp0_iter7_reg <= tmp_55_7_reg_8869_pp0_iter6_reg;
        tmp_55_7_reg_8869_pp0_iter8_reg <= tmp_55_7_reg_8869_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_reg_7995_pp0_iter9_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_31_reg_8918 <= {{tmp_29_fu_7481_p2[18:11]}};
        tmp_53_reg_8913 <= {{tmp_29_fu_7481_p2[28:19]}};
        tmp_54_reg_8923 <= {{tmp_60_1_fu_7488_p2[28:19]}};
        tmp_55_reg_8933 <= {{tmp_60_2_fu_7495_p2[28:19]}};
        tmp_56_reg_8943 <= {{tmp_60_3_fu_7502_p2[28:19]}};
        tmp_62_1_reg_8928 <= {{tmp_60_1_fu_7488_p2[18:11]}};
        tmp_62_2_reg_8938 <= {{tmp_60_2_fu_7495_p2[18:11]}};
        tmp_62_3_reg_8948 <= {{tmp_60_3_fu_7502_p2[18:11]}};
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_988_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((out_1280x1024_1_ack_in == 1'b1) & (out_1280x1024_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_7948 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_680_p4 = i_mid2_reg_7990;
    end else begin
        ap_phi_mux_i_phi_fu_680_p4 = i_reg_676;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_7948 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_669_p4 = indvar_flatten_next_reg_7952;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_669_p4 = indvar_flatten_reg_665;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_7948 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_691_p4 = j_1_reg_8346;
    end else begin
        ap_phi_mux_j_phi_fu_691_p4 = j_reg_687;
    end
end

always @ (*) begin
    if (((or_cond3_reg_7995_pp0_iter10_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter10_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        ap_phi_mux_out_line_1_16_phi_fu_818_p6 = out_line_1_reg_8978;
    end else begin
        ap_phi_mux_out_line_1_16_phi_fu_818_p6 = ap_phi_reg_pp0_iter10_out_line_1_16_reg_814;
    end
end

always @ (*) begin
    if (((or_cond3_reg_7995_pp0_iter10_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter10_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        ap_phi_mux_out_line_2_15_phi_fu_804_p6 = out_line_2_reg_8983;
    end else begin
        ap_phi_mux_out_line_2_15_phi_fu_804_p6 = ap_phi_reg_pp0_iter10_out_line_2_15_reg_800;
    end
end

always @ (*) begin
    if (((or_cond3_reg_7995_pp0_iter10_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter10_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        ap_phi_mux_out_line_3_14_phi_fu_790_p6 = out_line_3_reg_8988;
    end else begin
        ap_phi_mux_out_line_3_14_phi_fu_790_p6 = ap_phi_reg_pp0_iter10_out_line_3_14_reg_786;
    end
end

always @ (*) begin
    if (((or_cond3_reg_7995_pp0_iter10_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter10_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        ap_phi_mux_out_line_phi_fu_832_p6 = out_line_0_reg_8973;
    end else begin
        ap_phi_mux_out_line_phi_fu_832_p6 = ap_phi_reg_pp0_iter10_out_line_reg_828;
    end
end

always @ (*) begin
    if (((out_1280x1024_1_ack_in == 1'b1) & (out_1280x1024_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_6766_ce = 1'b1;
    end else begin
        grp_fu_6766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_6781_ce = 1'b1;
    end else begin
        grp_fu_6781_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_6796_ce = 1'b1;
    end else begin
        grp_fu_6796_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_6811_ce = 1'b1;
    end else begin
        grp_fu_6811_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_7150_ce = 1'b1;
    end else begin
        grp_fu_7150_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_7159_ce = 1'b1;
    end else begin
        grp_fu_7159_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_7168_ce = 1'b1;
    end else begin
        grp_fu_7168_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_7177_ce = 1'b1;
    end else begin
        grp_fu_7177_ce = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_1342)) begin
            out_1280x1024_1_data_in = tmp_33_fu_7468_p5;
        end else if ((1'b1 == ap_condition_1337)) begin
            out_1280x1024_1_data_in = tmp_32_fu_7455_p5;
        end else begin
            out_1280x1024_1_data_in = 'bx;
        end
    end else begin
        out_1280x1024_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((out_1280x1024_1_sel == 1'b1)) begin
        out_1280x1024_1_data_out = out_1280x1024_1_payload_B;
    end else begin
        out_1280x1024_1_data_out = out_1280x1024_1_payload_A;
    end
end

always @ (*) begin
    if ((((exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_1280x1024_1_vld_in = 1'b1;
    end else begin
        out_1280x1024_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond_flatten_reg_7948_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        out_1280x1024_TDATA_blk_n = out_1280x1024_1_state[1'd1];
    end else begin
        out_1280x1024_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ram_a_ce0 = 1'b1;
    end else begin
        ram_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ram_b_ce0 = 1'b1;
    end else begin
        ram_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ram_c_ce0 = 1'b1;
    end else begin
        ram_c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ram_d_ce0 = 1'b1;
    end else begin
        ram_d_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_988_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_988_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b0)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((out_1280x1024_1_ack_in == 1'b1) & (out_1280x1024_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_block_state24_io) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_block_state24_io) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_block_state25_io) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_block_state25_io) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_io = ((exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (out_1280x1024_1_ack_in == 1'b0));
end

assign ap_block_state23_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_io = ((exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0) & (out_1280x1024_1_ack_in == 1'b0));
end

assign ap_block_state24_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_io = ((exitcond_flatten_reg_7948_pp0_iter11_reg == 1'd0) & (out_1280x1024_1_ack_in == 1'b0));
end

assign ap_block_state25_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1337 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001));
end

always @ (*) begin
    ap_condition_1342 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_705 = ((tmp_55_4_reg_8857_pp0_iter8_reg == 1'd1) & (or_cond3_reg_7995_pp0_iter9_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_710 = ((tmp_55_5_reg_8861_pp0_iter8_reg == 1'd1) & (or_cond3_reg_7995_pp0_iter9_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_715 = ((tmp_55_6_reg_8865_pp0_iter8_reg == 1'd1) & (or_cond3_reg_7995_pp0_iter9_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_720 = ((tmp_55_7_reg_8869_pp0_iter8_reg == 1'd1) & (or_cond3_reg_7995_pp0_iter9_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_752 = ((or_cond3_reg_7995_pp0_iter10_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter10_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_805 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_839 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_842 = ((tmp_27_fu_6757_p2 == 1'd0) & (or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_857 = ((tmp_55_1_fu_6772_p2 == 1'd0) & (or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_872 = ((tmp_55_2_fu_6787_p2 == 1'd0) & (or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_887 = ((tmp_55_3_fu_6802_p2 == 1'd0) & (or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_905 = ((tmp_55_4_fu_6817_p2 == 1'd0) & (or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_921 = ((tmp_55_5_fu_6822_p2 == 1'd0) & (or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_937 = ((tmp_55_6_fu_6827_p2 == 1'd0) & (or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_953 = ((tmp_55_7_fu_6832_p2 == 1'd0) & (or_cond3_reg_7995_pp0_iter1_reg == 1'd0) & (tmp_2_mid2_reg_7967_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_7948_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_957 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_out_line_1_16_reg_814 = 'bx;

assign ap_phi_reg_pp0_iter0_out_line_2_15_reg_800 = 'bx;

assign ap_phi_reg_pp0_iter0_out_line_3_14_reg_786 = 'bx;

assign ap_phi_reg_pp0_iter0_out_line_4_13_reg_884 = 'bx;

assign ap_phi_reg_pp0_iter0_out_line_5_12_reg_870 = 'bx;

assign ap_phi_reg_pp0_iter0_out_line_6_11_reg_856 = 'bx;

assign ap_phi_reg_pp0_iter0_out_line_7_10_reg_842 = 'bx;

assign ap_phi_reg_pp0_iter0_out_line_reg_828 = 'bx;

assign ap_phi_reg_pp0_iter0_pixel1_1_reg_709 = 'bx;

assign ap_phi_reg_pp0_iter0_pixel1_2_reg_720 = 'bx;

assign ap_phi_reg_pp0_iter0_pixel1_3_reg_731 = 'bx;

assign ap_phi_reg_pp0_iter0_pixel1_4_reg_742 = 'bx;

assign ap_phi_reg_pp0_iter0_pixel1_5_reg_753 = 'bx;

assign ap_phi_reg_pp0_iter0_pixel1_6_reg_764 = 'bx;

assign ap_phi_reg_pp0_iter0_pixel1_7_reg_775 = 'bx;

assign ap_phi_reg_pp0_iter0_pixel1_reg_698 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cond0_fu_1167_p2 = (tmp_6_fu_1161_p2 & icmp_fu_1155_p2);

assign exitcond_flatten_fu_988_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_669_p4 == 18'd163840) ? 1'b1 : 1'b0);

assign exitcond_fu_1000_p2 = ((ap_phi_mux_j_phi_fu_691_p4 == 8'd160) ? 1'b1 : 1'b0);

assign grp_fu_6766_p1 = grp_fu_6766_p10;

assign grp_fu_6766_p10 = in_data_0_6_fu_6743_p3;

assign grp_fu_6781_p1 = grp_fu_6781_p10;

assign grp_fu_6781_p10 = in_data_1_6_fu_6736_p3;

assign grp_fu_6796_p1 = grp_fu_6796_p10;

assign grp_fu_6796_p10 = in_data_2_6_fu_6729_p3;

assign grp_fu_6811_p1 = grp_fu_6811_p10;

assign grp_fu_6811_p10 = in_data_3_6_fu_6722_p3;

assign grp_fu_7150_p1 = grp_fu_7150_p10;

assign grp_fu_7150_p10 = in_data_4_6_reg_8816;

assign grp_fu_7159_p1 = grp_fu_7159_p10;

assign grp_fu_7159_p10 = in_data_5_6_reg_8811;

assign grp_fu_7168_p1 = grp_fu_7168_p10;

assign grp_fu_7168_p10 = in_data_6_6_reg_8806;

assign grp_fu_7177_p1 = grp_fu_7177_p10;

assign grp_fu_7177_p10 = in_data_7_6_reg_8801;

assign i_mid2_fu_1102_p3 = ((exitcond_fu_1000_p2[0:0] === 1'b1) ? i_s_fu_1014_p2 : ap_phi_mux_i_phi_fu_680_p4);

assign i_s_fu_1014_p2 = (11'd1 + ap_phi_mux_i_phi_fu_680_p4);

assign icmp1_fu_7271_p2 = ((tmp_53_reg_8913 != 10'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_7283_p2 = ((tmp_54_reg_8923 != 10'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_7295_p2 = ((tmp_55_reg_8933 != 10'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_7307_p2 = ((tmp_56_reg_8943 != 10'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_7407_p2 = ((tmp_57_reg_8993 != 10'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_7419_p2 = ((tmp_58_reg_9003 != 10'd0) ? 1'b1 : 1'b0);

assign icmp7_fu_7431_p2 = ((tmp_59_reg_9013 != 10'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_7443_p2 = ((tmp_60_reg_9023 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1155_p2 = ((tmp_37_fu_1145_p4 == 4'd0) ? 1'b1 : 1'b0);

assign in_data_0_1_fu_6687_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_14_14_fu_6113_p3 : in_data_8_fu_382);

assign in_data_0_1_tmp_data_fu_4967_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_0_fu_350 : tmp_data_0_reg_8783);

assign in_data_0_5_fu_6296_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_0_fu_350 : sel_tmp29_fu_6288_p3);

assign in_data_0_6_fu_6743_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_0_5_fu_6296_p3 : in_data_0_fu_350);

assign in_data_10_1_fu_6617_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_16_8_fu_5907_p3 : in_data_18_1_fu_422);

assign in_data_10_1_tmp_dat_fu_4907_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_10_8_fu_390 : tmp_data_10_7_reg_8693);

assign in_data_10_2_fu_6013_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_0_reg_8783 : in_data_12_1_tmp_dat_fu_4895_p3);

assign in_data_10_3_fu_6020_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_2_7_reg_8765 : in_data_10_2_fu_6013_p3);

assign in_data_10_4_fu_6027_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_4_7_reg_8747 : in_data_10_3_fu_6020_p3);

assign in_data_10_5_fu_6054_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_10_8_fu_390 : in_data_10_1_tmp_dat_fu_4907_p3);

assign in_data_10_6_fu_6062_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_0_reg_8783 : in_data_10_5_fu_6054_p3);

assign in_data_10_7_fu_6069_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_2_7_reg_8765 : in_data_10_6_fu_6062_p3);

assign in_data_10_fu_6673_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_10_7_fu_6069_p3 : in_data_10_8_fu_390);

assign in_data_11_1_fu_6610_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_17_8_fu_5887_p3 : in_data_19_1_fu_426);

assign in_data_11_1_tmp_dat_fu_4901_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_11_8_fu_394 : tmp_data_11_7_reg_8684);

assign in_data_11_2_fu_5993_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_1_7_reg_8774 : in_data_13_1_tmp_dat_fu_4889_p3);

assign in_data_11_3_fu_6000_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_3_7_reg_8756 : in_data_11_2_fu_5993_p3);

assign in_data_11_4_fu_6007_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_5_7_reg_8738 : in_data_11_3_fu_6000_p3);

assign in_data_11_5_fu_6033_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_11_8_fu_394 : in_data_11_1_tmp_dat_fu_4901_p3);

assign in_data_11_6_fu_6041_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_1_7_reg_8774 : in_data_11_5_fu_6033_p3);

assign in_data_11_7_fu_6048_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_3_7_reg_8756 : in_data_11_6_fu_6041_p3);

assign in_data_11_fu_6666_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_11_7_fu_6048_p3 : in_data_11_8_fu_394);

assign in_data_12_1_tmp_dat_fu_4895_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_12_1_fu_398 : tmp_data_12_7_reg_8675);

assign in_data_12_5_fu_5973_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_2_7_reg_8765 : tmp_data_0_0_tmp_dat_fu_4884_p3);

assign in_data_12_6_fu_5980_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_4_7_reg_8747 : in_data_12_5_fu_5973_p3);

assign in_data_12_7_fu_5987_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_6_7_reg_8729 : in_data_12_6_fu_5980_p3);

assign in_data_12_fu_6603_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_18_8_fu_5867_p3 : in_data_20_1_fu_430);

assign in_data_13_1_tmp_dat_fu_4889_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_13_1_fu_402 : tmp_data_13_7_reg_8666);

assign in_data_13_5_fu_5953_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_3_7_reg_8756 : tmp_data_1_0_tmp_dat_fu_4879_p3);

assign in_data_13_6_fu_5960_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_5_7_reg_8738 : in_data_13_5_fu_5953_p3);

assign in_data_13_7_fu_5967_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_7_7_reg_8720 : in_data_13_6_fu_5960_p3);

assign in_data_13_fu_6596_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_19_8_fu_5847_p3 : in_data_21_1_fu_434);

assign in_data_14_13_fu_6105_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_8_fu_382 : in_data_14_9_fu_6097_p3);

assign in_data_14_14_fu_6113_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_0_reg_8783 : in_data_14_13_fu_6105_p3);

assign in_data_14_6_fu_5933_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_4_7_reg_8747 : tmp_data_2_0_tmp_dat_fu_4874_p3);

assign in_data_14_7_fu_5940_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_6_7_reg_8729 : in_data_14_6_fu_5933_p3);

assign in_data_14_8_fu_5947_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_8_7_reg_8711 : in_data_14_7_fu_5940_p3);

assign in_data_14_9_fu_6097_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_8_fu_382 : in_data_8_1_tmp_data_8_fu_4919_p3);

assign in_data_14_fu_6589_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_20_8_fu_5827_p3 : in_data_22_1_fu_438);

assign in_data_15_13_fu_6083_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_9_fu_386 : in_data_15_9_fu_6075_p3);

assign in_data_15_14_fu_6091_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_1_7_reg_8774 : in_data_15_13_fu_6083_p3);

assign in_data_15_6_fu_5913_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_5_7_reg_8738 : tmp_data_3_0_tmp_dat_fu_4869_p3);

assign in_data_15_7_fu_5920_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_7_7_reg_8720 : in_data_15_6_fu_5913_p3);

assign in_data_15_8_fu_5927_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_9_7_reg_8702 : in_data_15_7_fu_5920_p3);

assign in_data_15_9_fu_6075_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_9_fu_386 : in_data_9_1_tmp_data_9_fu_4913_p3);

assign in_data_15_fu_6582_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_21_8_fu_5807_p3 : in_data_23_1_fu_442);

assign in_data_16_6_fu_5893_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_6_7_reg_8729 : tmp_data_4_0_tmp_dat_fu_4864_p3);

assign in_data_16_7_fu_5900_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_8_7_reg_8711 : in_data_16_6_fu_5893_p3);

assign in_data_16_8_fu_5907_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_10_7_reg_8693 : in_data_16_7_fu_5900_p3);

assign in_data_16_fu_6575_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_22_8_fu_5787_p3 : in_data_24_1_fu_446);

assign in_data_17_6_fu_5873_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_7_7_reg_8720 : tmp_data_5_0_tmp_dat_fu_4859_p3);

assign in_data_17_7_fu_5880_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_9_7_reg_8702 : in_data_17_6_fu_5873_p3);

assign in_data_17_8_fu_5887_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_11_7_reg_8684 : in_data_17_7_fu_5880_p3);

assign in_data_17_fu_6568_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_23_8_fu_5767_p3 : in_data_25_1_fu_450);

assign in_data_18_6_fu_5853_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_8_7_reg_8711 : tmp_data_6_0_tmp_dat_fu_4854_p3);

assign in_data_18_7_fu_5860_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_10_7_reg_8693 : in_data_18_6_fu_5853_p3);

assign in_data_18_8_fu_5867_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_12_7_reg_8675 : in_data_18_7_fu_5860_p3);

assign in_data_18_fu_6561_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_24_8_fu_5747_p3 : in_data_26_1_fu_454);

assign in_data_19_6_fu_5833_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_9_7_reg_8702 : tmp_data_7_0_tmp_dat_fu_4849_p3);

assign in_data_19_7_fu_5840_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_11_7_reg_8684 : in_data_19_6_fu_5833_p3);

assign in_data_19_8_fu_5847_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_13_7_reg_8666 : in_data_19_7_fu_5840_p3);

assign in_data_19_fu_6554_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_25_8_fu_5727_p3 : in_data_27_1_fu_458);

assign in_data_1_1_fu_6680_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_15_14_fu_6091_p3 : in_data_9_fu_386);

assign in_data_1_1_tmp_data_1_fu_4961_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_1_fu_354 : tmp_data_1_7_reg_8774);

assign in_data_1_5_fu_6273_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_1_fu_354 : sel_tmp27_fu_6265_p3);

assign in_data_1_6_fu_6736_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_1_5_fu_6273_p3 : in_data_1_fu_354);

assign in_data_20_6_fu_5813_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_10_7_reg_8693 : tmp_data_8_0_tmp_dat_fu_4844_p3);

assign in_data_20_7_fu_5820_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_12_7_reg_8675 : in_data_20_6_fu_5813_p3);

assign in_data_20_8_fu_5827_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_14_7_reg_8657 : in_data_20_7_fu_5820_p3);

assign in_data_20_fu_6547_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_26_8_fu_5707_p3 : in_data_28_1_fu_462);

assign in_data_21_6_fu_5793_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_11_7_reg_8684 : tmp_data_9_0_tmp_dat_fu_4839_p3);

assign in_data_21_7_fu_5800_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_13_7_reg_8666 : in_data_21_6_fu_5793_p3);

assign in_data_21_8_fu_5807_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_15_7_reg_8648 : in_data_21_7_fu_5800_p3);

assign in_data_21_fu_6540_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_27_8_fu_5687_p3 : in_data_29_1_fu_466);

assign in_data_22_6_fu_5773_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_12_7_reg_8675 : tmp_data_10_0_tmp_da_fu_4834_p3);

assign in_data_22_7_fu_5780_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_14_7_reg_8657 : in_data_22_6_fu_5773_p3);

assign in_data_22_8_fu_5787_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_16_7_reg_8639 : in_data_22_7_fu_5780_p3);

assign in_data_22_fu_6533_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_28_8_fu_5667_p3 : in_data_30_1_fu_470);

assign in_data_23_6_fu_5753_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_13_7_reg_8666 : tmp_data_11_0_tmp_da_fu_4829_p3);

assign in_data_23_7_fu_5760_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_15_7_reg_8648 : in_data_23_6_fu_5753_p3);

assign in_data_23_8_fu_5767_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_17_7_reg_8630 : in_data_23_7_fu_5760_p3);

assign in_data_23_fu_6526_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_29_8_fu_5647_p3 : in_data_31_1_fu_474);

assign in_data_24_6_fu_5733_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_14_7_reg_8657 : tmp_data_12_0_tmp_da_fu_4824_p3);

assign in_data_24_7_fu_5740_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_16_7_reg_8639 : in_data_24_6_fu_5733_p3);

assign in_data_24_8_fu_5747_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_18_7_reg_8621 : in_data_24_7_fu_5740_p3);

assign in_data_24_fu_6519_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_30_8_fu_5627_p3 : in_data_32_1_fu_478);

assign in_data_25_6_fu_5713_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_15_7_reg_8648 : tmp_data_13_0_tmp_da_fu_4819_p3);

assign in_data_25_7_fu_5720_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_17_7_reg_8630 : in_data_25_6_fu_5713_p3);

assign in_data_25_8_fu_5727_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_19_7_reg_8612 : in_data_25_7_fu_5720_p3);

assign in_data_25_fu_6512_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_31_8_fu_5607_p3 : in_data_33_1_fu_482);

assign in_data_26_6_fu_5693_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_16_7_reg_8639 : tmp_data_14_0_tmp_da_fu_4814_p3);

assign in_data_26_7_fu_5700_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_18_7_reg_8621 : in_data_26_6_fu_5693_p3);

assign in_data_26_8_fu_5707_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_20_7_reg_8603 : in_data_26_7_fu_5700_p3);

assign in_data_26_fu_6505_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_32_8_fu_5587_p3 : in_data_34_1_fu_486);

assign in_data_27_6_fu_5673_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_17_7_reg_8630 : tmp_data_15_0_tmp_da_fu_4809_p3);

assign in_data_27_7_fu_5680_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_19_7_reg_8612 : in_data_27_6_fu_5673_p3);

assign in_data_27_8_fu_5687_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_21_7_reg_8594 : in_data_27_7_fu_5680_p3);

assign in_data_27_fu_6498_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_33_8_fu_5567_p3 : in_data_35_1_fu_490);

assign in_data_28_6_fu_5653_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_18_7_reg_8621 : tmp_data_16_0_tmp_da_fu_4804_p3);

assign in_data_28_7_fu_5660_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_20_7_reg_8603 : in_data_28_6_fu_5653_p3);

assign in_data_28_8_fu_5667_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_22_7_reg_8585 : in_data_28_7_fu_5660_p3);

assign in_data_28_fu_6491_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_34_8_fu_5547_p3 : in_data_36_1_fu_494);

assign in_data_29_6_fu_5633_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_19_7_reg_8612 : tmp_data_17_0_tmp_da_fu_4799_p3);

assign in_data_29_7_fu_5640_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_21_7_reg_8594 : in_data_29_6_fu_5633_p3);

assign in_data_29_8_fu_5647_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_23_7_reg_8576 : in_data_29_7_fu_5640_p3);

assign in_data_29_fu_6484_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_35_8_fu_5527_p3 : in_data_37_1_fu_498);

assign in_data_2_1_tmp_data_2_fu_4955_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_2_fu_358 : tmp_data_2_7_reg_8765);

assign in_data_2_5_fu_6250_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_2_fu_358 : sel_tmp25_fu_6242_p3);

assign in_data_2_6_fu_6729_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_2_5_fu_6250_p3 : in_data_2_fu_358);

assign in_data_30_6_fu_5613_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_20_7_reg_8603 : tmp_data_18_0_tmp_da_fu_4794_p3);

assign in_data_30_7_fu_5620_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_22_7_reg_8585 : in_data_30_6_fu_5613_p3);

assign in_data_30_8_fu_5627_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_24_7_reg_8567 : in_data_30_7_fu_5620_p3);

assign in_data_30_fu_6477_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_36_8_fu_5507_p3 : in_data_38_1_fu_502);

assign in_data_31_6_fu_5593_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_21_7_reg_8594 : tmp_data_19_0_tmp_da_fu_4789_p3);

assign in_data_31_7_fu_5600_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_23_7_reg_8576 : in_data_31_6_fu_5593_p3);

assign in_data_31_8_fu_5607_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_25_7_reg_8558 : in_data_31_7_fu_5600_p3);

assign in_data_31_fu_6470_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_37_8_fu_5487_p3 : in_data_39_1_fu_506);

assign in_data_32_6_fu_5573_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_22_7_reg_8585 : tmp_data_20_0_tmp_da_fu_4784_p3);

assign in_data_32_7_fu_5580_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_24_7_reg_8567 : in_data_32_6_fu_5573_p3);

assign in_data_32_8_fu_5587_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_26_7_reg_8549 : in_data_32_7_fu_5580_p3);

assign in_data_32_fu_6463_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_38_8_fu_5467_p3 : in_data_40_1_fu_510);

assign in_data_33_6_fu_5553_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_23_7_reg_8576 : tmp_data_21_0_tmp_da_fu_4779_p3);

assign in_data_33_7_fu_5560_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_25_7_reg_8558 : in_data_33_6_fu_5553_p3);

assign in_data_33_8_fu_5567_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_27_7_reg_8540 : in_data_33_7_fu_5560_p3);

assign in_data_33_fu_6456_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_39_8_fu_5447_p3 : in_data_41_1_fu_514);

assign in_data_34_6_fu_5533_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_24_7_reg_8567 : tmp_data_22_0_tmp_da_fu_4774_p3);

assign in_data_34_7_fu_5540_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_26_7_reg_8549 : in_data_34_6_fu_5533_p3);

assign in_data_34_8_fu_5547_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_28_7_reg_8531 : in_data_34_7_fu_5540_p3);

assign in_data_34_fu_6750_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_40_8_fu_6317_p3 : in_data_42_1_fu_346);

assign in_data_35_6_fu_5513_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_25_7_reg_8558 : tmp_data_23_0_tmp_da_fu_4769_p3);

assign in_data_35_7_fu_5520_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_27_7_reg_8540 : in_data_35_6_fu_5513_p3);

assign in_data_35_8_fu_5527_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_29_7_reg_8522 : in_data_35_7_fu_5520_p3);

assign in_data_35_fu_6449_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_41_8_fu_5427_p3 : in_data_43_1_fu_518);

assign in_data_36_6_fu_5493_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_26_7_reg_8549 : tmp_data_24_0_tmp_da_fu_4764_p3);

assign in_data_36_7_fu_5500_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_28_7_reg_8531 : in_data_36_6_fu_5493_p3);

assign in_data_36_8_fu_5507_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_30_7_reg_8513 : in_data_36_7_fu_5500_p3);

assign in_data_36_fu_6442_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_42_8_fu_5407_p3 : in_data_44_1_fu_522);

assign in_data_37_6_fu_5473_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_27_7_reg_8540 : tmp_data_25_0_tmp_da_fu_4759_p3);

assign in_data_37_7_fu_5480_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_29_7_reg_8522 : in_data_37_6_fu_5473_p3);

assign in_data_37_8_fu_5487_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_31_7_reg_8504 : in_data_37_7_fu_5480_p3);

assign in_data_37_fu_6435_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_43_8_fu_5387_p3 : in_data_45_1_fu_526);

assign in_data_38_6_fu_5453_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_28_7_reg_8531 : tmp_data_26_0_tmp_da_fu_4754_p3);

assign in_data_38_7_fu_5460_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_30_7_reg_8513 : in_data_38_6_fu_5453_p3);

assign in_data_38_8_fu_5467_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_32_7_reg_8495 : in_data_38_7_fu_5460_p3);

assign in_data_38_fu_6428_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_44_8_fu_5367_p3 : in_data_46_1_fu_530);

assign in_data_39_6_fu_5433_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_29_7_reg_8522 : tmp_data_27_0_tmp_da_fu_4749_p3);

assign in_data_39_7_fu_5440_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_31_7_reg_8504 : in_data_39_6_fu_5433_p3);

assign in_data_39_8_fu_5447_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_33_7_reg_8486 : in_data_39_7_fu_5440_p3);

assign in_data_39_fu_6421_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_45_8_fu_5347_p3 : in_data_47_1_fu_534);

assign in_data_3_1_tmp_data_3_fu_4949_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_3_fu_362 : tmp_data_3_7_reg_8756);

assign in_data_3_5_fu_6227_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_3_fu_362 : sel_tmp23_fu_6219_p3);

assign in_data_3_6_fu_6722_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_3_5_fu_6227_p3 : in_data_3_fu_362);

assign in_data_40_6_fu_6303_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_30_7_reg_8513 : tmp_data_28_0_tmp_da_fu_4973_p3);

assign in_data_40_7_fu_6310_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_32_7_reg_8495 : in_data_40_6_fu_6303_p3);

assign in_data_40_8_fu_6317_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_34_7_reg_8477 : in_data_40_7_fu_6310_p3);

assign in_data_40_fu_6414_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_46_8_fu_5327_p3 : in_data_48_1_fu_538);

assign in_data_41_6_fu_5413_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_31_7_reg_8504 : tmp_data_29_0_tmp_da_fu_4744_p3);

assign in_data_41_7_fu_5420_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_33_7_reg_8486 : in_data_41_6_fu_5413_p3);

assign in_data_41_8_fu_5427_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_35_7_reg_8468 : in_data_41_7_fu_5420_p3);

assign in_data_41_fu_6407_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_47_8_fu_5307_p3 : in_data_49_1_fu_542);

assign in_data_42_6_fu_5393_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_32_7_reg_8495 : tmp_data_30_0_tmp_da_fu_4739_p3);

assign in_data_42_7_fu_5400_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_34_7_reg_8477 : in_data_42_6_fu_5393_p3);

assign in_data_42_8_fu_5407_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_36_7_reg_8459 : in_data_42_7_fu_5400_p3);

assign in_data_42_fu_6400_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_48_4_fu_5287_p3 : in_data_50_1_fu_546);

assign in_data_43_6_fu_5373_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_33_7_reg_8486 : tmp_data_31_0_tmp_da_fu_4734_p3);

assign in_data_43_7_fu_5380_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_35_7_reg_8468 : in_data_43_6_fu_5373_p3);

assign in_data_43_8_fu_5387_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_37_7_reg_8450 : in_data_43_7_fu_5380_p3);

assign in_data_43_fu_6393_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_49_4_fu_5267_p3 : in_data_51_1_fu_550);

assign in_data_44_6_fu_5353_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_34_7_reg_8477 : tmp_data_32_0_tmp_da_fu_4729_p3);

assign in_data_44_7_fu_5360_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_36_7_reg_8459 : in_data_44_6_fu_5353_p3);

assign in_data_44_8_fu_5367_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_38_7_reg_8441 : in_data_44_7_fu_5360_p3);

assign in_data_44_fu_6386_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_50_3_fu_5247_p3 : in_data_52_1_fu_554);

assign in_data_45_6_fu_5333_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_35_7_reg_8468 : tmp_data_33_0_tmp_da_fu_4724_p3);

assign in_data_45_7_fu_5340_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_37_7_reg_8450 : in_data_45_6_fu_5333_p3);

assign in_data_45_8_fu_5347_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_39_7_reg_8432 : in_data_45_7_fu_5340_p3);

assign in_data_45_fu_6379_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_51_3_fu_5227_p3 : in_data_53_1_fu_558);

assign in_data_46_6_fu_5313_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_36_7_reg_8459 : tmp_data_34_0_in_dat_fu_4719_p3);

assign in_data_46_7_fu_5320_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_38_7_reg_8441 : in_data_46_6_fu_5313_p3);

assign in_data_46_8_fu_5327_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_40_7_reg_8423 : in_data_46_7_fu_5320_p3);

assign in_data_46_fu_6372_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_52_3_fu_5207_p3 : in_data_54_1_fu_562);

assign in_data_47_6_fu_5293_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_37_7_reg_8450 : tmp_data_35_0_in_dat_fu_4714_p3);

assign in_data_47_7_fu_5300_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_39_7_reg_8432 : in_data_47_6_fu_5293_p3);

assign in_data_47_8_fu_5307_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_41_7_reg_8414 : in_data_47_7_fu_5300_p3);

assign in_data_47_fu_6365_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_53_3_fu_5187_p3 : in_data_55_1_fu_566);

assign in_data_48_3_fu_5280_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_40_7_reg_8423 : in_data_48_fu_5273_p3);

assign in_data_48_4_fu_5287_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_42_7_reg_8405 : in_data_48_3_fu_5280_p3);

assign in_data_48_fu_5273_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_38_7_reg_8441 : tmp_data_36_0_in_dat_fu_4708_p3);

assign in_data_49_3_fu_5260_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_41_7_reg_8414 : in_data_49_fu_5253_p3);

assign in_data_49_4_fu_5267_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_43_7_reg_8396 : in_data_49_3_fu_5260_p3);

assign in_data_49_fu_5253_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_39_7_reg_8432 : tmp_data_37_0_in_dat_fu_4702_p3);

assign in_data_4_1_fu_6659_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_10_4_fu_6027_p3 : in_data_12_1_fu_398);

assign in_data_4_1_tmp_data_4_fu_4943_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_4_fu_366 : tmp_data_4_7_reg_8747);

assign in_data_4_5_fu_6204_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_4_fu_366 : sel_tmp21_fu_6196_p3);

assign in_data_4_6_fu_6715_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_4_5_fu_6204_p3 : in_data_4_fu_366);

assign in_data_50_2_fu_5240_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_42_7_reg_8405 : in_data_50_fu_5233_p3);

assign in_data_50_3_fu_5247_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_44_7_reg_8387 : in_data_50_2_fu_5240_p3);

assign in_data_50_fu_5233_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_40_7_reg_8423 : tmp_data_38_0_in_dat_fu_4696_p3);

assign in_data_51_2_fu_5220_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_43_7_reg_8396 : in_data_51_fu_5213_p3);

assign in_data_51_3_fu_5227_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_45_7_reg_8378 : in_data_51_2_fu_5220_p3);

assign in_data_51_fu_5213_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_41_7_reg_8414 : tmp_data_39_0_in_dat_fu_4690_p3);

assign in_data_52_2_fu_5200_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_44_7_reg_8387 : in_data_52_fu_5193_p3);

assign in_data_52_3_fu_5207_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_46_7_reg_8369 : in_data_52_2_fu_5200_p3);

assign in_data_52_fu_5193_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_42_7_reg_8405 : tmp_data_40_0_in_dat_fu_4684_p3);

assign in_data_53_2_fu_5180_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_45_7_reg_8378 : in_data_53_fu_5173_p3);

assign in_data_53_3_fu_5187_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_47_7_reg_8360 : in_data_53_2_fu_5180_p3);

assign in_data_53_fu_5173_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_43_7_reg_8396 : tmp_data_41_0_in_dat_fu_4678_p3);

assign in_data_54_10_fu_5167_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? tmp_data_48_7_reg_8351 : in_data_54_6_fu_5160_p3);

assign in_data_54_5_fu_5154_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_44_7_reg_8387 : tmp_data_42_7_reg_8405);

assign in_data_54_6_fu_5160_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_46_7_reg_8369 : in_data_54_5_fu_5154_p3);

assign in_data_54_fu_6330_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_62_5_fu_5042_p3 : in_data_54_2_fu_586);

assign in_data_55_10_fu_5148_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_63_reg_8792 : in_data_55_6_fu_5141_p3);

assign in_data_55_5_fu_5135_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_45_7_reg_8378 : tmp_data_43_7_reg_8396);

assign in_data_55_6_fu_5141_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_47_7_reg_8360 : in_data_55_5_fu_5135_p3);

assign in_data_55_fu_6323_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_63_5_fu_5019_p3 : in_data_55_2_fu_590);

assign in_data_56_2_fu_5121_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? tmp_data_48_7_reg_8351 : in_data_56_fu_5114_p3);

assign in_data_56_3_fu_5128_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_50_4_fu_570 : in_data_56_2_fu_5121_p3);

assign in_data_56_8_fu_6358_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_56_3_fu_5128_p3 : in_data_50_4_fu_570);

assign in_data_56_fu_5114_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_46_7_reg_8369 : tmp_data_44_0_in_dat_fu_4672_p3);

assign in_data_5_1_fu_6652_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_11_4_fu_6007_p3 : in_data_13_1_fu_402);

assign in_data_5_1_tmp_data_5_fu_4937_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_5_fu_370 : tmp_data_5_7_reg_8738);

assign in_data_5_5_fu_6181_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_5_fu_370 : sel_tmp19_fu_6173_p3);

assign in_data_5_6_fu_6708_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_5_5_fu_6181_p3 : in_data_5_fu_370);

assign in_data_61_1_fu_5100_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_63_reg_8792 : in_data_61_fu_5093_p3);

assign in_data_61_2_fu_5107_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_51_4_fu_574 : in_data_61_1_fu_5100_p3);

assign in_data_61_6_fu_6351_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_61_2_fu_5107_p3 : in_data_51_4_fu_574);

assign in_data_61_fu_5093_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_47_7_reg_8360 : tmp_data_45_0_in_dat_fu_4666_p3);

assign in_data_62_0_in_data_fu_4648_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_48_7_reg_8351 : in_data_54_2_fu_586);

assign in_data_62_1_fu_5078_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_52_4_fu_578 : in_data_62_fu_5071_p3);

assign in_data_62_2_fu_5086_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_52_4_fu_578 : in_data_62_1_fu_5078_p3);

assign in_data_62_5_9_fu_6344_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_62_2_fu_5086_p3 : in_data_52_4_fu_578);

assign in_data_62_5_fu_5042_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_54_2_fu_586 : sel_tmp13_fu_5034_p3);

assign in_data_62_fu_5071_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? tmp_data_48_7_reg_8351 : tmp_data_46_0_in_dat_fu_4660_p3);

assign in_data_63_0_in_data_fu_4642_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_63_reg_8792 : in_data_55_2_fu_590);

assign in_data_63_5_fu_5019_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_55_2_fu_590 : sel_tmp11_fu_5011_p3);

assign in_data_63_fu_4449_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_19_fu_2830_p4 : sel_tmp3_fu_4441_p3);

assign in_data_6_1_fu_6645_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_12_7_fu_5987_p3 : in_data_14_1_fu_406);

assign in_data_6_1_tmp_data_6_fu_4931_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_6_fu_374 : tmp_data_6_7_reg_8729);

assign in_data_6_5_fu_6158_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_6_fu_374 : sel_tmp17_fu_6150_p3);

assign in_data_6_6_fu_6701_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_6_5_fu_6158_p3 : in_data_6_fu_374);

assign in_data_7_1_fu_6638_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_13_7_fu_5967_p3 : in_data_15_1_fu_410);

assign in_data_7_1_tmp_data_7_fu_4925_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_7_fu_378 : tmp_data_7_7_reg_8720);

assign in_data_7_5_fu_6135_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_7_fu_378 : sel_tmp15_fu_6127_p3);

assign in_data_7_6_fu_6694_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_7_5_fu_6135_p3 : in_data_7_fu_378);

assign in_data_8_1_fu_6631_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_14_8_fu_5947_p3 : in_data_16_1_fu_414);

assign in_data_8_1_tmp_data_8_fu_4919_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_8_fu_382 : tmp_data_8_7_reg_8711);

assign in_data_9_1_fu_6624_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? in_data_15_8_fu_5927_p3 : in_data_17_1_fu_418);

assign in_data_9_1_tmp_data_9_fu_4913_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? in_data_9_fu_386 : tmp_data_9_7_reg_8702);

assign indvar_flatten_next_fu_994_p2 = (18'd1 + ap_phi_mux_indvar_flatten_phi_fu_669_p4);

assign j_1_fu_1365_p2 = (j_mid2_reg_7962 + 8'd1);

assign j_mid2_fu_1006_p3 = ((exitcond_fu_1000_p2[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_j_phi_fu_691_p4);

assign line_off_1_fu_1341_p3 = ((cond0_fu_1167_p2[0:0] === 1'b1) ? line_off_2_fu_1297_p2 : line_off_mid2_fu_1131_p3);

assign line_off_2_fu_1297_p2 = (8'd1 + line_off_mid2_fu_1131_p3);

assign line_off_mid2_fu_1131_p3 = ((exitcond_reg_7957[0:0] === 1'b1) ? 8'd0 : line_off_fu_338);

assign num_data_2_fu_1333_p3 = ((cond0_fu_1167_p2[0:0] === 1'b1) ? num_data_fu_1327_p2 : num_data_1_fu_342);

assign num_data_3_fu_1349_p2 = ($signed(8'd248) + $signed(num_data_2_fu_1333_p3));

assign num_data_fu_1327_p2 = (8'd50 + num_data_1_fu_342);

assign or_cond1_fu_1208_p2 = (tmp_3_mid2_reg_7971 & tmp_13_fu_1202_p2);

assign or_cond3_fu_1122_p2 = (tmp_8_fu_1116_p2 | tmp_7_fu_1110_p2);

assign or_cond_fu_1179_p2 = (tmp_s_fu_1173_p2 & tmp_3_mid2_reg_7971);

assign out_1280x1024_1_ack_in = out_1280x1024_1_state[1'd1];

assign out_1280x1024_1_ack_out = out_1280x1024_TREADY;

assign out_1280x1024_1_load_A = (out_1280x1024_1_state_cmp_full & ~out_1280x1024_1_sel_wr);

assign out_1280x1024_1_load_B = (out_1280x1024_1_state_cmp_full & out_1280x1024_1_sel_wr);

assign out_1280x1024_1_sel = out_1280x1024_1_sel_rd;

assign out_1280x1024_1_state_cmp_full = ((out_1280x1024_1_state != 2'd1) ? 1'b1 : 1'b0);

assign out_1280x1024_1_vld_out = out_1280x1024_1_state[1'd0];

assign out_1280x1024_TDATA = out_1280x1024_1_data_out;

assign out_1280x1024_TVALID = out_1280x1024_1_state[1'd0];

assign out_line_0_fu_7276_p3 = ((icmp1_fu_7271_p2[0:0] === 1'b1) ? 8'd255 : tmp_31_reg_8918);

assign out_line_1_fu_7288_p3 = ((icmp2_fu_7283_p2[0:0] === 1'b1) ? 8'd255 : tmp_62_1_reg_8928);

assign out_line_2_fu_7300_p3 = ((icmp3_fu_7295_p2[0:0] === 1'b1) ? 8'd255 : tmp_62_2_reg_8938);

assign out_line_3_fu_7312_p3 = ((icmp4_fu_7307_p2[0:0] === 1'b1) ? 8'd255 : tmp_62_3_reg_8948);

assign out_line_4_fu_7412_p3 = ((icmp5_fu_7407_p2[0:0] === 1'b1) ? 8'd255 : tmp_62_4_reg_8998);

assign out_line_5_fu_7424_p3 = ((icmp6_fu_7419_p2[0:0] === 1'b1) ? 8'd255 : tmp_62_5_reg_9008);

assign out_line_6_fu_7436_p3 = ((icmp7_fu_7431_p2[0:0] === 1'b1) ? 8'd255 : tmp_62_6_reg_9018);

assign out_line_7_fu_7448_p3 = ((icmp8_fu_7443_p2[0:0] === 1'b1) ? 8'd255 : tmp_62_7_reg_9028);

assign p_shl1_cast_fu_914_p1 = p_shl1_fu_906_p3;

assign p_shl1_fu_906_p3 = {{talpha}, {8'd0}};

assign p_shl3_cast_fu_978_p1 = tmp_34_fu_972_p2;

assign p_shl3_cast_mid1_fu_1084_p1 = tmp_36_fu_1078_p2;

assign p_shl_cast_fu_968_p1 = p_shl_fu_960_p3;

assign p_shl_cast_mid1_fu_1074_p1 = p_shl_mid1_fu_1066_p3;

assign p_shl_fu_960_p3 = {{tmp_30_fu_956_p1}, {3'd0}};

assign p_shl_mid1_fu_1066_p3 = {{tmp_35_fu_1062_p1}, {3'd0}};

assign ram_a_address0 = tmp_11_fu_1197_p1;

assign ram_b_address0 = tmp_15_fu_1233_p1;

assign ram_c_address0 = tmp_18_fu_1253_p1;

assign ram_d_address0 = tmp_21_fu_1269_p1;

assign sel_tmp10_fu_5006_p2 = (tmp_24_reg_8269 & sel_tmp9_fu_5001_p2);

assign sel_tmp11_fu_5011_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_55_2_fu_590 : sel_tmp8_fu_4993_p3);

assign sel_tmp12_fu_5026_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_54_2_fu_586 : in_data_62_0_in_data_fu_4648_p3);

assign sel_tmp13_fu_5034_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_54_2_fu_586 : sel_tmp12_fu_5026_p3);

assign sel_tmp14_fu_6119_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_7_fu_378 : in_data_7_1_tmp_data_7_fu_4925_p3);

assign sel_tmp15_fu_6127_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_7_fu_378 : sel_tmp14_fu_6119_p3);

assign sel_tmp16_fu_6142_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_6_fu_374 : in_data_6_1_tmp_data_6_fu_4931_p3);

assign sel_tmp17_fu_6150_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_6_fu_374 : sel_tmp16_fu_6142_p3);

assign sel_tmp18_fu_6165_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_5_fu_370 : in_data_5_1_tmp_data_5_fu_4937_p3);

assign sel_tmp19_fu_6173_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_5_fu_370 : sel_tmp18_fu_6165_p3);

assign sel_tmp1_fu_3337_p2 = (or_cond_reg_8065 ^ 1'd1);

assign sel_tmp20_fu_6188_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_4_fu_366 : in_data_4_1_tmp_data_4_fu_4943_p3);

assign sel_tmp21_fu_6196_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_4_fu_366 : sel_tmp20_fu_6188_p3);

assign sel_tmp22_fu_6211_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_3_fu_362 : in_data_3_1_tmp_data_3_fu_4949_p3);

assign sel_tmp23_fu_6219_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_3_fu_362 : sel_tmp22_fu_6211_p3);

assign sel_tmp24_fu_6234_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_2_fu_358 : in_data_2_1_tmp_data_2_fu_4955_p3);

assign sel_tmp25_fu_6242_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_2_fu_358 : sel_tmp24_fu_6234_p3);

assign sel_tmp26_fu_6257_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_1_fu_354 : in_data_1_1_tmp_data_1_fu_4961_p3);

assign sel_tmp27_fu_6265_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_1_fu_354 : sel_tmp26_fu_6257_p3);

assign sel_tmp28_fu_6280_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_0_fu_350 : in_data_0_1_tmp_data_fu_4967_p3);

assign sel_tmp29_fu_6288_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_0_fu_350 : sel_tmp28_fu_6280_p3);

assign sel_tmp2_fu_3342_p2 = (sel_tmp1_fu_3337_p2 & or_cond1_reg_8125);

assign sel_tmp3_fu_4441_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_16_fu_2340_p4 : sel_tmp_fu_4434_p3);

assign sel_tmp452_demorgan_fu_4978_p2 = (tmp_24_reg_8269 | tmp_23_reg_8199);

assign sel_tmp4_fu_4982_p2 = (sel_tmp452_demorgan_fu_4978_p2 ^ 1'd1);

assign sel_tmp5_fu_4988_p2 = (tmp_25_reg_8275 & sel_tmp4_fu_4982_p2);

assign sel_tmp6_demorgan_fu_1274_p2 = (or_cond_fu_1179_p2 | or_cond1_fu_1208_p2);

assign sel_tmp6_fu_1280_p2 = (sel_tmp6_demorgan_fu_1274_p2 ^ 1'd1);

assign sel_tmp7_fu_1292_p2 = (tmp_4_mid2_reg_7977 & tmp3_fu_1286_p2);

assign sel_tmp8_fu_4993_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_55_2_fu_590 : in_data_63_0_in_data_fu_4642_p3);

assign sel_tmp9_fu_5001_p2 = (tmp_23_reg_8199 ^ 1'd1);

assign sel_tmp_fu_4434_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_12_fu_1850_p4 : tmp_22_fu_3320_p4);

assign tmp1092_cast_fu_1219_p1 = $signed(tmp_fu_1213_p2);

assign tmp1_fu_1238_p2 = ($signed(14'd11384) + $signed(tmp_11_cast_fu_1188_p1));

assign tmp2_fu_1258_p2 = ($signed(14'd11374) + $signed(tmp_11_cast_fu_1188_p1));

assign tmp3_fu_1286_p2 = (tmp_s_fu_1173_p2 & sel_tmp6_fu_1280_p2);

assign tmp_10_fu_1192_p2 = (tmp_11_cast_fu_1188_p1 + tmp_5_mid2_reg_7982);

assign tmp_11_cast1_fu_1184_p1 = line_off_mid2_fu_1131_p3;

assign tmp_11_cast_fu_1188_p1 = line_off_mid2_fu_1131_p3;

assign tmp_11_fu_1197_p1 = tmp_10_fu_1192_p2;

assign tmp_12_fu_1850_p4 = {{ram_a_q0[399:392]}};

assign tmp_13_fu_1202_p2 = ((line_off_mid2_fu_1131_p3 > 8'd9) ? 1'b1 : 1'b0);

assign tmp_14_fu_1223_p2 = ($signed(tmp_5_cast_mid2_fu_1139_p1) + $signed(tmp1092_cast_fu_1219_p1));

assign tmp_15_fu_1233_p1 = $unsigned(tmp_17_cast_fu_1229_p1);

assign tmp_16_fu_2340_p4 = {{ram_b_q0[399:392]}};

assign tmp_17_cast_fu_1229_p1 = $signed(tmp_14_fu_1223_p2);

assign tmp_17_fu_1244_p2 = (tmp_5_mid2_reg_7982 + tmp1_fu_1238_p2);

assign tmp_18_fu_1253_p1 = $unsigned(tmp_21_cast_fu_1249_p1);

assign tmp_19_fu_2830_p4 = {{ram_c_q0[399:392]}};

assign tmp_1_cast_cast_fu_924_p1 = $signed(tmp_1_fu_918_p2);

assign tmp_1_fu_918_p2 = (p_shl1_cast_fu_914_p1 - tmp_cast1_fu_902_p1);

assign tmp_20_fu_1264_p2 = (tmp_5_mid2_reg_7982 + tmp2_fu_1258_p2);

assign tmp_21_cast_fu_1249_p1 = $signed(tmp_17_fu_1244_p2);

assign tmp_21_fu_1269_p1 = $signed(tmp_20_fu_1264_p2);

assign tmp_22_fu_3320_p4 = {{ram_d_q0[399:392]}};

assign tmp_23_fu_1303_p2 = ((num_data_1_fu_342 == 8'd8) ? 1'b1 : 1'b0);

assign tmp_24_fu_1309_p2 = ((num_data_1_fu_342 == 8'd10) ? 1'b1 : 1'b0);

assign tmp_25_fu_1315_p2 = ((num_data_1_fu_342 == 8'd12) ? 1'b1 : 1'b0);

assign tmp_26_fu_1321_p2 = ((num_data_1_fu_342 == 8'd14) ? 1'b1 : 1'b0);

assign tmp_27_fu_6757_p2 = ((in_data_0_6_fu_6743_p3 < window) ? 1'b1 : 1'b0);

assign tmp_29_fu_7481_p0 = tmp_1_cast_cast_reg_7936;

assign tmp_29_fu_7481_p1 = tmp_29_fu_7481_p10;

assign tmp_29_fu_7481_p10 = ap_phi_reg_pp0_iter9_pixel1_reg_698;

assign tmp_2_fu_938_p2 = ((ap_phi_mux_i_phi_fu_680_p4 > 11'd999) ? 1'b1 : 1'b0);

assign tmp_2_mid1_fu_1020_p2 = ((i_s_fu_1014_p2 > 11'd999) ? 1'b1 : 1'b0);

assign tmp_2_mid2_fu_1026_p3 = ((exitcond_fu_1000_p2[0:0] === 1'b1) ? tmp_2_mid1_fu_1020_p2 : tmp_2_fu_938_p2);

assign tmp_30_fu_956_p1 = ap_phi_mux_i_phi_fu_680_p4[9:0];

assign tmp_32_fu_7455_p5 = {{{{ap_phi_mux_out_line_3_14_phi_fu_790_p6}, {ap_phi_mux_out_line_2_15_phi_fu_804_p6}}, {ap_phi_mux_out_line_1_16_phi_fu_818_p6}}, {ap_phi_mux_out_line_phi_fu_832_p6}};

assign tmp_33_fu_7468_p5 = {{{{ap_phi_reg_pp0_iter11_out_line_7_10_reg_842}, {ap_phi_reg_pp0_iter11_out_line_6_11_reg_856}}, {ap_phi_reg_pp0_iter11_out_line_5_12_reg_870}}, {ap_phi_reg_pp0_iter11_out_line_4_13_reg_884}};

assign tmp_34_fu_972_p2 = ap_phi_mux_i_phi_fu_680_p4 << 11'd1;

assign tmp_35_fu_1062_p1 = i_s_fu_1014_p2[9:0];

assign tmp_36_fu_1078_p2 = i_s_fu_1014_p2 << 11'd1;

assign tmp_37_fu_1145_p4 = {{num_data_1_fu_342[7:4]}};

assign tmp_3_fu_944_p2 = ((ap_phi_mux_i_phi_fu_680_p4 < 11'd500) ? 1'b1 : 1'b0);

assign tmp_3_mid1_fu_1034_p2 = ((i_s_fu_1014_p2 < 11'd500) ? 1'b1 : 1'b0);

assign tmp_3_mid2_fu_1040_p3 = ((exitcond_fu_1000_p2[0:0] === 1'b1) ? tmp_3_mid1_fu_1034_p2 : tmp_3_fu_944_p2);

assign tmp_46_fu_4396_p1 = ram_c_q0[7:0];

assign tmp_47_fu_4400_p1 = ram_b_q0[7:0];

assign tmp_48_fu_4404_p1 = ram_a_q0[7:0];

assign tmp_49_fu_4408_p1 = ram_d_q0[7:0];

assign tmp_4_fu_950_p2 = ((ap_phi_mux_i_phi_fu_680_p4 > 11'd499) ? 1'b1 : 1'b0);

assign tmp_4_mid1_fu_1048_p2 = ((i_s_fu_1014_p2 > 11'd499) ? 1'b1 : 1'b0);

assign tmp_4_mid2_fu_1054_p3 = ((exitcond_fu_1000_p2[0:0] === 1'b1) ? tmp_4_mid1_fu_1048_p2 : tmp_4_fu_950_p2);

assign tmp_50_fu_4412_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_48_fu_4404_p1 : tmp_49_fu_4408_p1);

assign tmp_51_fu_4419_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_47_fu_4400_p1 : tmp_50_fu_4412_p3);

assign tmp_55_1_fu_6772_p2 = ((in_data_1_6_fu_6736_p3 < window) ? 1'b1 : 1'b0);

assign tmp_55_2_fu_6787_p2 = ((in_data_2_6_fu_6729_p3 < window) ? 1'b1 : 1'b0);

assign tmp_55_3_fu_6802_p2 = ((in_data_3_6_fu_6722_p3 < window) ? 1'b1 : 1'b0);

assign tmp_55_4_fu_6817_p2 = ((in_data_4_6_fu_6715_p3 < window) ? 1'b1 : 1'b0);

assign tmp_55_5_fu_6822_p2 = ((in_data_5_6_fu_6708_p3 < window) ? 1'b1 : 1'b0);

assign tmp_55_6_fu_6827_p2 = ((in_data_6_6_fu_6701_p3 < window) ? 1'b1 : 1'b0);

assign tmp_55_7_fu_6832_p2 = ((in_data_7_6_fu_6694_p3 < window) ? 1'b1 : 1'b0);

assign tmp_5_cast_mid2_fu_1139_p1 = tmp_5_mid2_reg_7982;

assign tmp_5_fu_982_p2 = (p_shl3_cast_fu_978_p1 + p_shl_cast_fu_968_p1);

assign tmp_5_mid1_fu_1088_p2 = (p_shl3_cast_mid1_fu_1084_p1 + p_shl_cast_mid1_fu_1074_p1);

assign tmp_5_mid2_fu_1094_p3 = ((exitcond_fu_1000_p2[0:0] === 1'b1) ? tmp_5_mid1_fu_1088_p2 : tmp_5_fu_982_p2);

assign tmp_60_1_fu_7488_p0 = tmp_1_cast_cast_reg_7936;

assign tmp_60_1_fu_7488_p1 = tmp_60_1_fu_7488_p10;

assign tmp_60_1_fu_7488_p10 = ap_phi_reg_pp0_iter9_pixel1_1_reg_709;

assign tmp_60_2_fu_7495_p0 = tmp_1_cast_cast_reg_7936;

assign tmp_60_2_fu_7495_p1 = tmp_60_2_fu_7495_p10;

assign tmp_60_2_fu_7495_p10 = ap_phi_reg_pp0_iter9_pixel1_2_reg_720;

assign tmp_60_3_fu_7502_p0 = tmp_1_cast_cast_reg_7936;

assign tmp_60_3_fu_7502_p1 = tmp_60_3_fu_7502_p10;

assign tmp_60_3_fu_7502_p10 = ap_phi_reg_pp0_iter9_pixel1_3_reg_731;

assign tmp_60_4_fu_7509_p0 = tmp_1_cast_cast_reg_7936;

assign tmp_60_4_fu_7509_p1 = tmp_60_4_fu_7509_p10;

assign tmp_60_4_fu_7509_p10 = ap_phi_reg_pp0_iter10_pixel1_4_reg_742;

assign tmp_60_5_fu_7516_p0 = tmp_1_cast_cast_reg_7936;

assign tmp_60_5_fu_7516_p1 = tmp_60_5_fu_7516_p10;

assign tmp_60_5_fu_7516_p10 = ap_phi_reg_pp0_iter10_pixel1_5_reg_753;

assign tmp_60_6_fu_7523_p0 = tmp_1_cast_cast_reg_7936;

assign tmp_60_6_fu_7523_p1 = tmp_60_6_fu_7523_p10;

assign tmp_60_6_fu_7523_p10 = ap_phi_reg_pp0_iter10_pixel1_6_reg_764;

assign tmp_60_7_fu_7530_p0 = tmp_1_cast_cast_reg_7936;

assign tmp_60_7_fu_7530_p1 = tmp_60_7_fu_7530_p10;

assign tmp_60_7_fu_7530_p10 = ap_phi_reg_pp0_iter10_pixel1_7_reg_775;

assign tmp_6_fu_1161_p2 = ((line_off_mid2_fu_1131_p3 < 8'd20) ? 1'b1 : 1'b0);

assign tmp_7_fu_1110_p2 = ((j_mid2_fu_1006_p3 < 8'd17) ? 1'b1 : 1'b0);

assign tmp_8_fu_1116_p2 = ((j_mid2_fu_1006_p3 > 8'd141) ? 1'b1 : 1'b0);

assign tmp_cast1_fu_902_p1 = talpha;

assign tmp_data_0_0_tmp_dat_fu_4884_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_0_reg_8783 : tmp_data_14_7_reg_8657);

assign tmp_data_0_fu_4427_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_46_fu_4396_p1 : tmp_51_fu_4419_p3);

assign tmp_data_10_0_tmp_da_fu_4834_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_10_7_reg_8693 : tmp_data_24_7_reg_8567);

assign tmp_data_10_1_fu_1950_p4 = {{ram_b_q0[87:80]}};

assign tmp_data_10_2_fu_2440_p4 = {{ram_c_q0[87:80]}};

assign tmp_data_10_3_fu_2930_p4 = {{ram_d_q0[87:80]}};

assign tmp_data_10_4_fu_4176_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_10_fu_1460_p4 : tmp_data_10_3_fu_2930_p4);

assign tmp_data_10_5_fu_4183_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_10_1_fu_1950_p4 : tmp_data_10_4_fu_4176_p3);

assign tmp_data_10_7_fu_4191_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_10_2_fu_2440_p4 : tmp_data_10_5_fu_4183_p3);

assign tmp_data_10_fu_1460_p4 = {{ram_a_q0[87:80]}};

assign tmp_data_11_0_tmp_da_fu_4829_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_11_7_reg_8684 : tmp_data_25_7_reg_8558);

assign tmp_data_11_1_fu_1960_p4 = {{ram_b_q0[95:88]}};

assign tmp_data_11_2_fu_2450_p4 = {{ram_c_q0[95:88]}};

assign tmp_data_11_3_fu_2940_p4 = {{ram_d_q0[95:88]}};

assign tmp_data_11_4_fu_4154_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_11_fu_1470_p4 : tmp_data_11_3_fu_2940_p4);

assign tmp_data_11_5_fu_4161_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_11_1_fu_1960_p4 : tmp_data_11_4_fu_4154_p3);

assign tmp_data_11_7_fu_4169_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_11_2_fu_2450_p4 : tmp_data_11_5_fu_4161_p3);

assign tmp_data_11_fu_1470_p4 = {{ram_a_q0[95:88]}};

assign tmp_data_12_0_tmp_da_fu_4824_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_12_7_reg_8675 : tmp_data_26_7_reg_8549);

assign tmp_data_12_1_fu_1970_p4 = {{ram_b_q0[103:96]}};

assign tmp_data_12_2_fu_2460_p4 = {{ram_c_q0[103:96]}};

assign tmp_data_12_3_fu_2950_p4 = {{ram_d_q0[103:96]}};

assign tmp_data_12_4_fu_4132_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_12_fu_1480_p4 : tmp_data_12_3_fu_2950_p4);

assign tmp_data_12_5_fu_4139_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_12_1_fu_1970_p4 : tmp_data_12_4_fu_4132_p3);

assign tmp_data_12_7_fu_4147_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_12_2_fu_2460_p4 : tmp_data_12_5_fu_4139_p3);

assign tmp_data_12_fu_1480_p4 = {{ram_a_q0[103:96]}};

assign tmp_data_13_0_tmp_da_fu_4819_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_13_7_reg_8666 : tmp_data_27_7_reg_8540);

assign tmp_data_13_1_fu_1980_p4 = {{ram_b_q0[111:104]}};

assign tmp_data_13_2_fu_2470_p4 = {{ram_c_q0[111:104]}};

assign tmp_data_13_3_fu_2960_p4 = {{ram_d_q0[111:104]}};

assign tmp_data_13_4_fu_4110_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_13_fu_1490_p4 : tmp_data_13_3_fu_2960_p4);

assign tmp_data_13_5_fu_4117_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_13_1_fu_1980_p4 : tmp_data_13_4_fu_4110_p3);

assign tmp_data_13_7_fu_4125_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_13_2_fu_2470_p4 : tmp_data_13_5_fu_4117_p3);

assign tmp_data_13_fu_1490_p4 = {{ram_a_q0[111:104]}};

assign tmp_data_14_0_tmp_da_fu_4814_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_14_7_reg_8657 : tmp_data_28_7_reg_8531);

assign tmp_data_14_1_fu_1990_p4 = {{ram_b_q0[119:112]}};

assign tmp_data_14_2_fu_2480_p4 = {{ram_c_q0[119:112]}};

assign tmp_data_14_3_fu_2970_p4 = {{ram_d_q0[119:112]}};

assign tmp_data_14_4_fu_4088_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_14_fu_1500_p4 : tmp_data_14_3_fu_2970_p4);

assign tmp_data_14_5_fu_4095_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_14_1_fu_1990_p4 : tmp_data_14_4_fu_4088_p3);

assign tmp_data_14_7_fu_4103_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_14_2_fu_2480_p4 : tmp_data_14_5_fu_4095_p3);

assign tmp_data_14_fu_1500_p4 = {{ram_a_q0[119:112]}};

assign tmp_data_15_0_tmp_da_fu_4809_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_15_7_reg_8648 : tmp_data_29_7_reg_8522);

assign tmp_data_15_1_fu_2000_p4 = {{ram_b_q0[127:120]}};

assign tmp_data_15_2_fu_2490_p4 = {{ram_c_q0[127:120]}};

assign tmp_data_15_3_fu_2980_p4 = {{ram_d_q0[127:120]}};

assign tmp_data_15_4_fu_4066_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_15_fu_1510_p4 : tmp_data_15_3_fu_2980_p4);

assign tmp_data_15_5_fu_4073_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_15_1_fu_2000_p4 : tmp_data_15_4_fu_4066_p3);

assign tmp_data_15_7_fu_4081_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_15_2_fu_2490_p4 : tmp_data_15_5_fu_4073_p3);

assign tmp_data_15_fu_1510_p4 = {{ram_a_q0[127:120]}};

assign tmp_data_16_0_tmp_da_fu_4804_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_16_7_reg_8639 : tmp_data_30_7_reg_8513);

assign tmp_data_16_1_fu_2010_p4 = {{ram_b_q0[135:128]}};

assign tmp_data_16_2_fu_2500_p4 = {{ram_c_q0[135:128]}};

assign tmp_data_16_3_fu_2990_p4 = {{ram_d_q0[135:128]}};

assign tmp_data_16_4_fu_4044_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_16_fu_1520_p4 : tmp_data_16_3_fu_2990_p4);

assign tmp_data_16_5_fu_4051_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_16_1_fu_2010_p4 : tmp_data_16_4_fu_4044_p3);

assign tmp_data_16_7_fu_4059_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_16_2_fu_2500_p4 : tmp_data_16_5_fu_4051_p3);

assign tmp_data_16_fu_1520_p4 = {{ram_a_q0[135:128]}};

assign tmp_data_17_0_tmp_da_fu_4799_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_17_7_reg_8630 : tmp_data_31_7_reg_8504);

assign tmp_data_17_1_fu_2020_p4 = {{ram_b_q0[143:136]}};

assign tmp_data_17_2_fu_2510_p4 = {{ram_c_q0[143:136]}};

assign tmp_data_17_3_fu_3000_p4 = {{ram_d_q0[143:136]}};

assign tmp_data_17_4_fu_4022_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_17_fu_1530_p4 : tmp_data_17_3_fu_3000_p4);

assign tmp_data_17_5_fu_4029_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_17_1_fu_2020_p4 : tmp_data_17_4_fu_4022_p3);

assign tmp_data_17_7_fu_4037_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_17_2_fu_2510_p4 : tmp_data_17_5_fu_4029_p3);

assign tmp_data_17_fu_1530_p4 = {{ram_a_q0[143:136]}};

assign tmp_data_18_0_tmp_da_fu_4794_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_18_7_reg_8621 : tmp_data_32_7_reg_8495);

assign tmp_data_18_1_fu_2030_p4 = {{ram_b_q0[151:144]}};

assign tmp_data_18_2_fu_2520_p4 = {{ram_c_q0[151:144]}};

assign tmp_data_18_3_fu_3010_p4 = {{ram_d_q0[151:144]}};

assign tmp_data_18_4_fu_4000_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_18_fu_1540_p4 : tmp_data_18_3_fu_3010_p4);

assign tmp_data_18_5_fu_4007_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_18_1_fu_2030_p4 : tmp_data_18_4_fu_4000_p3);

assign tmp_data_18_7_fu_4015_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_18_2_fu_2520_p4 : tmp_data_18_5_fu_4007_p3);

assign tmp_data_18_fu_1540_p4 = {{ram_a_q0[151:144]}};

assign tmp_data_19_0_tmp_da_fu_4789_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_19_7_reg_8612 : tmp_data_33_7_reg_8486);

assign tmp_data_19_1_fu_2040_p4 = {{ram_b_q0[159:152]}};

assign tmp_data_19_2_fu_2530_p4 = {{ram_c_q0[159:152]}};

assign tmp_data_19_3_fu_3020_p4 = {{ram_d_q0[159:152]}};

assign tmp_data_19_4_fu_3978_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_19_fu_1550_p4 : tmp_data_19_3_fu_3020_p4);

assign tmp_data_19_5_fu_3985_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_19_1_fu_2040_p4 : tmp_data_19_4_fu_3978_p3);

assign tmp_data_19_7_fu_3993_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_19_2_fu_2530_p4 : tmp_data_19_5_fu_3985_p3);

assign tmp_data_19_fu_1550_p4 = {{ram_a_q0[159:152]}};

assign tmp_data_1_0_tmp_dat_fu_4879_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_1_7_reg_8774 : tmp_data_15_7_reg_8648);

assign tmp_data_1_1_fu_1860_p4 = {{ram_b_q0[15:8]}};

assign tmp_data_1_2_fu_2350_p4 = {{ram_c_q0[15:8]}};

assign tmp_data_1_3_fu_2840_p4 = {{ram_d_q0[15:8]}};

assign tmp_data_1_4_fu_4374_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_1_fu_1370_p4 : tmp_data_1_3_fu_2840_p4);

assign tmp_data_1_5_fu_4381_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_1_1_fu_1860_p4 : tmp_data_1_4_fu_4374_p3);

assign tmp_data_1_7_fu_4389_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_1_2_fu_2350_p4 : tmp_data_1_5_fu_4381_p3);

assign tmp_data_1_fu_1370_p4 = {{ram_a_q0[15:8]}};

assign tmp_data_20_0_tmp_da_fu_4784_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_20_7_reg_8603 : tmp_data_34_7_reg_8477);

assign tmp_data_20_1_fu_2050_p4 = {{ram_b_q0[167:160]}};

assign tmp_data_20_2_fu_2540_p4 = {{ram_c_q0[167:160]}};

assign tmp_data_20_3_fu_3030_p4 = {{ram_d_q0[167:160]}};

assign tmp_data_20_4_fu_3956_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_20_fu_1560_p4 : tmp_data_20_3_fu_3030_p4);

assign tmp_data_20_5_fu_3963_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_20_1_fu_2050_p4 : tmp_data_20_4_fu_3956_p3);

assign tmp_data_20_7_fu_3971_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_20_2_fu_2540_p4 : tmp_data_20_5_fu_3963_p3);

assign tmp_data_20_fu_1560_p4 = {{ram_a_q0[167:160]}};

assign tmp_data_21_0_tmp_da_fu_4779_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_21_7_reg_8594 : tmp_data_35_7_reg_8468);

assign tmp_data_21_1_fu_2060_p4 = {{ram_b_q0[175:168]}};

assign tmp_data_21_2_fu_2550_p4 = {{ram_c_q0[175:168]}};

assign tmp_data_21_3_fu_3040_p4 = {{ram_d_q0[175:168]}};

assign tmp_data_21_4_fu_3934_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_21_fu_1570_p4 : tmp_data_21_3_fu_3040_p4);

assign tmp_data_21_5_fu_3941_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_21_1_fu_2060_p4 : tmp_data_21_4_fu_3934_p3);

assign tmp_data_21_7_fu_3949_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_21_2_fu_2550_p4 : tmp_data_21_5_fu_3941_p3);

assign tmp_data_21_fu_1570_p4 = {{ram_a_q0[175:168]}};

assign tmp_data_22_0_tmp_da_fu_4774_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_22_7_reg_8585 : tmp_data_36_7_reg_8459);

assign tmp_data_22_1_fu_2070_p4 = {{ram_b_q0[183:176]}};

assign tmp_data_22_2_fu_2560_p4 = {{ram_c_q0[183:176]}};

assign tmp_data_22_3_fu_3050_p4 = {{ram_d_q0[183:176]}};

assign tmp_data_22_4_fu_3912_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_22_fu_1580_p4 : tmp_data_22_3_fu_3050_p4);

assign tmp_data_22_5_fu_3919_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_22_1_fu_2070_p4 : tmp_data_22_4_fu_3912_p3);

assign tmp_data_22_7_fu_3927_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_22_2_fu_2560_p4 : tmp_data_22_5_fu_3919_p3);

assign tmp_data_22_fu_1580_p4 = {{ram_a_q0[183:176]}};

assign tmp_data_23_0_tmp_da_fu_4769_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_23_7_reg_8576 : tmp_data_37_7_reg_8450);

assign tmp_data_23_1_fu_2080_p4 = {{ram_b_q0[191:184]}};

assign tmp_data_23_2_fu_2570_p4 = {{ram_c_q0[191:184]}};

assign tmp_data_23_3_fu_3060_p4 = {{ram_d_q0[191:184]}};

assign tmp_data_23_4_fu_3890_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_23_fu_1590_p4 : tmp_data_23_3_fu_3060_p4);

assign tmp_data_23_5_fu_3897_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_23_1_fu_2080_p4 : tmp_data_23_4_fu_3890_p3);

assign tmp_data_23_7_fu_3905_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_23_2_fu_2570_p4 : tmp_data_23_5_fu_3897_p3);

assign tmp_data_23_fu_1590_p4 = {{ram_a_q0[191:184]}};

assign tmp_data_24_0_tmp_da_fu_4764_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_24_7_reg_8567 : tmp_data_38_7_reg_8441);

assign tmp_data_24_1_fu_2090_p4 = {{ram_b_q0[199:192]}};

assign tmp_data_24_2_fu_2580_p4 = {{ram_c_q0[199:192]}};

assign tmp_data_24_3_fu_3070_p4 = {{ram_d_q0[199:192]}};

assign tmp_data_24_4_fu_3868_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_24_fu_1600_p4 : tmp_data_24_3_fu_3070_p4);

assign tmp_data_24_5_fu_3875_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_24_1_fu_2090_p4 : tmp_data_24_4_fu_3868_p3);

assign tmp_data_24_7_fu_3883_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_24_2_fu_2580_p4 : tmp_data_24_5_fu_3875_p3);

assign tmp_data_24_fu_1600_p4 = {{ram_a_q0[199:192]}};

assign tmp_data_25_0_tmp_da_fu_4759_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_25_7_reg_8558 : tmp_data_39_7_reg_8432);

assign tmp_data_25_1_fu_2100_p4 = {{ram_b_q0[207:200]}};

assign tmp_data_25_2_fu_2590_p4 = {{ram_c_q0[207:200]}};

assign tmp_data_25_3_fu_3080_p4 = {{ram_d_q0[207:200]}};

assign tmp_data_25_4_fu_3846_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_25_fu_1610_p4 : tmp_data_25_3_fu_3080_p4);

assign tmp_data_25_5_fu_3853_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_25_1_fu_2100_p4 : tmp_data_25_4_fu_3846_p3);

assign tmp_data_25_7_fu_3861_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_25_2_fu_2590_p4 : tmp_data_25_5_fu_3853_p3);

assign tmp_data_25_fu_1610_p4 = {{ram_a_q0[207:200]}};

assign tmp_data_26_0_tmp_da_fu_4754_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_26_7_reg_8549 : tmp_data_40_7_reg_8423);

assign tmp_data_26_1_fu_2110_p4 = {{ram_b_q0[215:208]}};

assign tmp_data_26_2_fu_2600_p4 = {{ram_c_q0[215:208]}};

assign tmp_data_26_3_fu_3090_p4 = {{ram_d_q0[215:208]}};

assign tmp_data_26_4_fu_3824_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_26_fu_1620_p4 : tmp_data_26_3_fu_3090_p4);

assign tmp_data_26_5_fu_3831_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_26_1_fu_2110_p4 : tmp_data_26_4_fu_3824_p3);

assign tmp_data_26_7_fu_3839_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_26_2_fu_2600_p4 : tmp_data_26_5_fu_3831_p3);

assign tmp_data_26_fu_1620_p4 = {{ram_a_q0[215:208]}};

assign tmp_data_27_0_tmp_da_fu_4749_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_27_7_reg_8540 : tmp_data_41_7_reg_8414);

assign tmp_data_27_1_fu_2120_p4 = {{ram_b_q0[223:216]}};

assign tmp_data_27_2_fu_2610_p4 = {{ram_c_q0[223:216]}};

assign tmp_data_27_3_fu_3100_p4 = {{ram_d_q0[223:216]}};

assign tmp_data_27_4_fu_3802_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_27_fu_1630_p4 : tmp_data_27_3_fu_3100_p4);

assign tmp_data_27_5_fu_3809_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_27_1_fu_2120_p4 : tmp_data_27_4_fu_3802_p3);

assign tmp_data_27_7_fu_3817_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_27_2_fu_2610_p4 : tmp_data_27_5_fu_3809_p3);

assign tmp_data_27_fu_1630_p4 = {{ram_a_q0[223:216]}};

assign tmp_data_28_0_tmp_da_fu_4973_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_28_7_reg_8531 : tmp_data_42_7_reg_8405);

assign tmp_data_28_1_fu_2130_p4 = {{ram_b_q0[231:224]}};

assign tmp_data_28_2_fu_2620_p4 = {{ram_c_q0[231:224]}};

assign tmp_data_28_3_fu_3110_p4 = {{ram_d_q0[231:224]}};

assign tmp_data_28_4_fu_3780_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_28_fu_1640_p4 : tmp_data_28_3_fu_3110_p4);

assign tmp_data_28_5_fu_3787_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_28_1_fu_2130_p4 : tmp_data_28_4_fu_3780_p3);

assign tmp_data_28_7_fu_3795_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_28_2_fu_2620_p4 : tmp_data_28_5_fu_3787_p3);

assign tmp_data_28_fu_1640_p4 = {{ram_a_q0[231:224]}};

assign tmp_data_29_0_tmp_da_fu_4744_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_29_7_reg_8522 : tmp_data_43_7_reg_8396);

assign tmp_data_29_1_fu_2140_p4 = {{ram_b_q0[239:232]}};

assign tmp_data_29_2_fu_2630_p4 = {{ram_c_q0[239:232]}};

assign tmp_data_29_3_fu_3120_p4 = {{ram_d_q0[239:232]}};

assign tmp_data_29_4_fu_3758_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_29_fu_1650_p4 : tmp_data_29_3_fu_3120_p4);

assign tmp_data_29_5_fu_3765_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_29_1_fu_2140_p4 : tmp_data_29_4_fu_3758_p3);

assign tmp_data_29_7_fu_3773_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_29_2_fu_2630_p4 : tmp_data_29_5_fu_3765_p3);

assign tmp_data_29_fu_1650_p4 = {{ram_a_q0[239:232]}};

assign tmp_data_2_0_tmp_dat_fu_4874_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_2_7_reg_8765 : tmp_data_16_7_reg_8639);

assign tmp_data_2_1_fu_1870_p4 = {{ram_b_q0[23:16]}};

assign tmp_data_2_2_fu_2360_p4 = {{ram_c_q0[23:16]}};

assign tmp_data_2_3_fu_2850_p4 = {{ram_d_q0[23:16]}};

assign tmp_data_2_4_fu_4352_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_2_fu_1380_p4 : tmp_data_2_3_fu_2850_p4);

assign tmp_data_2_5_fu_4359_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_2_1_fu_1870_p4 : tmp_data_2_4_fu_4352_p3);

assign tmp_data_2_7_fu_4367_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_2_2_fu_2360_p4 : tmp_data_2_5_fu_4359_p3);

assign tmp_data_2_fu_1380_p4 = {{ram_a_q0[23:16]}};

assign tmp_data_30_0_tmp_da_fu_4739_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_30_7_reg_8513 : tmp_data_44_7_reg_8387);

assign tmp_data_30_1_fu_2150_p4 = {{ram_b_q0[247:240]}};

assign tmp_data_30_2_fu_2640_p4 = {{ram_c_q0[247:240]}};

assign tmp_data_30_3_fu_3130_p4 = {{ram_d_q0[247:240]}};

assign tmp_data_30_4_fu_3736_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_30_fu_1660_p4 : tmp_data_30_3_fu_3130_p4);

assign tmp_data_30_5_fu_3743_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_30_1_fu_2150_p4 : tmp_data_30_4_fu_3736_p3);

assign tmp_data_30_7_fu_3751_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_30_2_fu_2640_p4 : tmp_data_30_5_fu_3743_p3);

assign tmp_data_30_fu_1660_p4 = {{ram_a_q0[247:240]}};

assign tmp_data_31_0_tmp_da_fu_4734_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_31_7_reg_8504 : tmp_data_45_7_reg_8378);

assign tmp_data_31_1_fu_2160_p4 = {{ram_b_q0[255:248]}};

assign tmp_data_31_2_fu_2650_p4 = {{ram_c_q0[255:248]}};

assign tmp_data_31_3_fu_3140_p4 = {{ram_d_q0[255:248]}};

assign tmp_data_31_4_fu_3714_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_31_fu_1670_p4 : tmp_data_31_3_fu_3140_p4);

assign tmp_data_31_5_fu_3721_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_31_1_fu_2160_p4 : tmp_data_31_4_fu_3714_p3);

assign tmp_data_31_7_fu_3729_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_31_2_fu_2650_p4 : tmp_data_31_5_fu_3721_p3);

assign tmp_data_31_fu_1670_p4 = {{ram_a_q0[255:248]}};

assign tmp_data_32_0_tmp_da_fu_4729_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_32_7_reg_8495 : tmp_data_46_7_reg_8369);

assign tmp_data_32_1_fu_2170_p4 = {{ram_b_q0[263:256]}};

assign tmp_data_32_2_fu_2660_p4 = {{ram_c_q0[263:256]}};

assign tmp_data_32_3_fu_3150_p4 = {{ram_d_q0[263:256]}};

assign tmp_data_32_4_fu_3692_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_32_fu_1680_p4 : tmp_data_32_3_fu_3150_p4);

assign tmp_data_32_5_fu_3699_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_32_1_fu_2170_p4 : tmp_data_32_4_fu_3692_p3);

assign tmp_data_32_7_fu_3707_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_32_2_fu_2660_p4 : tmp_data_32_5_fu_3699_p3);

assign tmp_data_32_fu_1680_p4 = {{ram_a_q0[263:256]}};

assign tmp_data_33_0_tmp_da_fu_4724_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_33_7_reg_8486 : tmp_data_47_7_reg_8360);

assign tmp_data_33_1_fu_2180_p4 = {{ram_b_q0[271:264]}};

assign tmp_data_33_2_fu_2670_p4 = {{ram_c_q0[271:264]}};

assign tmp_data_33_3_fu_3160_p4 = {{ram_d_q0[271:264]}};

assign tmp_data_33_4_fu_3670_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_33_fu_1690_p4 : tmp_data_33_3_fu_3160_p4);

assign tmp_data_33_5_fu_3677_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_33_1_fu_2180_p4 : tmp_data_33_4_fu_3670_p3);

assign tmp_data_33_7_fu_3685_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_33_2_fu_2670_p4 : tmp_data_33_5_fu_3677_p3);

assign tmp_data_33_fu_1690_p4 = {{ram_a_q0[271:264]}};

assign tmp_data_34_0_in_dat_fu_4719_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_34_7_reg_8477 : tmp_data_48_7_reg_8351);

assign tmp_data_34_1_fu_2190_p4 = {{ram_b_q0[279:272]}};

assign tmp_data_34_2_fu_2680_p4 = {{ram_c_q0[279:272]}};

assign tmp_data_34_3_fu_3170_p4 = {{ram_d_q0[279:272]}};

assign tmp_data_34_4_fu_3648_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_34_fu_1700_p4 : tmp_data_34_3_fu_3170_p4);

assign tmp_data_34_5_fu_3655_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_34_1_fu_2190_p4 : tmp_data_34_4_fu_3648_p3);

assign tmp_data_34_7_fu_3663_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_34_2_fu_2680_p4 : tmp_data_34_5_fu_3655_p3);

assign tmp_data_34_fu_1700_p4 = {{ram_a_q0[279:272]}};

assign tmp_data_35_0_in_dat_fu_4714_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_35_7_reg_8468 : in_data_63_reg_8792);

assign tmp_data_35_1_fu_2200_p4 = {{ram_b_q0[287:280]}};

assign tmp_data_35_2_fu_2690_p4 = {{ram_c_q0[287:280]}};

assign tmp_data_35_3_fu_3180_p4 = {{ram_d_q0[287:280]}};

assign tmp_data_35_4_fu_3626_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_35_fu_1710_p4 : tmp_data_35_3_fu_3180_p4);

assign tmp_data_35_5_fu_3633_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_35_1_fu_2200_p4 : tmp_data_35_4_fu_3626_p3);

assign tmp_data_35_7_fu_3641_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_35_2_fu_2690_p4 : tmp_data_35_5_fu_3633_p3);

assign tmp_data_35_fu_1710_p4 = {{ram_a_q0[287:280]}};

assign tmp_data_36_0_in_dat_fu_4708_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_36_7_reg_8459 : in_data_50_1_fu_546);

assign tmp_data_36_1_fu_2210_p4 = {{ram_b_q0[295:288]}};

assign tmp_data_36_2_fu_2700_p4 = {{ram_c_q0[295:288]}};

assign tmp_data_36_3_fu_3190_p4 = {{ram_d_q0[295:288]}};

assign tmp_data_36_4_fu_3604_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_36_fu_1720_p4 : tmp_data_36_3_fu_3190_p4);

assign tmp_data_36_5_fu_3611_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_36_1_fu_2210_p4 : tmp_data_36_4_fu_3604_p3);

assign tmp_data_36_7_fu_3619_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_36_2_fu_2700_p4 : tmp_data_36_5_fu_3611_p3);

assign tmp_data_36_fu_1720_p4 = {{ram_a_q0[295:288]}};

assign tmp_data_37_0_in_dat_fu_4702_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_37_7_reg_8450 : in_data_51_1_fu_550);

assign tmp_data_37_1_fu_2220_p4 = {{ram_b_q0[303:296]}};

assign tmp_data_37_2_fu_2710_p4 = {{ram_c_q0[303:296]}};

assign tmp_data_37_3_fu_3200_p4 = {{ram_d_q0[303:296]}};

assign tmp_data_37_4_fu_3582_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_37_fu_1730_p4 : tmp_data_37_3_fu_3200_p4);

assign tmp_data_37_5_fu_3589_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_37_1_fu_2220_p4 : tmp_data_37_4_fu_3582_p3);

assign tmp_data_37_7_fu_3597_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_37_2_fu_2710_p4 : tmp_data_37_5_fu_3589_p3);

assign tmp_data_37_fu_1730_p4 = {{ram_a_q0[303:296]}};

assign tmp_data_38_0_in_dat_fu_4696_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_38_7_reg_8441 : in_data_52_1_fu_554);

assign tmp_data_38_1_fu_2230_p4 = {{ram_b_q0[311:304]}};

assign tmp_data_38_2_fu_2720_p4 = {{ram_c_q0[311:304]}};

assign tmp_data_38_3_fu_3210_p4 = {{ram_d_q0[311:304]}};

assign tmp_data_38_4_fu_3560_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_38_fu_1740_p4 : tmp_data_38_3_fu_3210_p4);

assign tmp_data_38_5_fu_3567_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_38_1_fu_2230_p4 : tmp_data_38_4_fu_3560_p3);

assign tmp_data_38_7_fu_3575_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_38_2_fu_2720_p4 : tmp_data_38_5_fu_3567_p3);

assign tmp_data_38_fu_1740_p4 = {{ram_a_q0[311:304]}};

assign tmp_data_39_0_in_dat_fu_4690_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_39_7_reg_8432 : in_data_53_1_fu_558);

assign tmp_data_39_1_fu_2240_p4 = {{ram_b_q0[319:312]}};

assign tmp_data_39_2_fu_2730_p4 = {{ram_c_q0[319:312]}};

assign tmp_data_39_3_fu_3220_p4 = {{ram_d_q0[319:312]}};

assign tmp_data_39_4_fu_3538_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_39_fu_1750_p4 : tmp_data_39_3_fu_3220_p4);

assign tmp_data_39_5_fu_3545_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_39_1_fu_2240_p4 : tmp_data_39_4_fu_3538_p3);

assign tmp_data_39_7_fu_3553_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_39_2_fu_2730_p4 : tmp_data_39_5_fu_3545_p3);

assign tmp_data_39_fu_1750_p4 = {{ram_a_q0[319:312]}};

assign tmp_data_3_0_tmp_dat_fu_4869_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_3_7_reg_8756 : tmp_data_17_7_reg_8630);

assign tmp_data_3_1_fu_1880_p4 = {{ram_b_q0[31:24]}};

assign tmp_data_3_2_fu_2370_p4 = {{ram_c_q0[31:24]}};

assign tmp_data_3_3_fu_2860_p4 = {{ram_d_q0[31:24]}};

assign tmp_data_3_4_fu_4330_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_3_fu_1390_p4 : tmp_data_3_3_fu_2860_p4);

assign tmp_data_3_5_fu_4337_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_3_1_fu_1880_p4 : tmp_data_3_4_fu_4330_p3);

assign tmp_data_3_7_fu_4345_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_3_2_fu_2370_p4 : tmp_data_3_5_fu_4337_p3);

assign tmp_data_3_fu_1390_p4 = {{ram_a_q0[31:24]}};

assign tmp_data_40_0_in_dat_fu_4684_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_40_7_reg_8423 : in_data_54_1_fu_562);

assign tmp_data_40_1_fu_2250_p4 = {{ram_b_q0[327:320]}};

assign tmp_data_40_2_fu_2740_p4 = {{ram_c_q0[327:320]}};

assign tmp_data_40_3_fu_3230_p4 = {{ram_d_q0[327:320]}};

assign tmp_data_40_4_fu_3516_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_40_fu_1760_p4 : tmp_data_40_3_fu_3230_p4);

assign tmp_data_40_5_fu_3523_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_40_1_fu_2250_p4 : tmp_data_40_4_fu_3516_p3);

assign tmp_data_40_7_fu_3531_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_40_2_fu_2740_p4 : tmp_data_40_5_fu_3523_p3);

assign tmp_data_40_fu_1760_p4 = {{ram_a_q0[327:320]}};

assign tmp_data_41_0_in_dat_fu_4678_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_41_7_reg_8414 : in_data_55_1_fu_566);

assign tmp_data_41_1_fu_2260_p4 = {{ram_b_q0[335:328]}};

assign tmp_data_41_2_fu_2750_p4 = {{ram_c_q0[335:328]}};

assign tmp_data_41_3_fu_3240_p4 = {{ram_d_q0[335:328]}};

assign tmp_data_41_4_fu_3494_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_41_fu_1770_p4 : tmp_data_41_3_fu_3240_p4);

assign tmp_data_41_5_fu_3501_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_41_1_fu_2260_p4 : tmp_data_41_4_fu_3494_p3);

assign tmp_data_41_7_fu_3509_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_41_2_fu_2750_p4 : tmp_data_41_5_fu_3501_p3);

assign tmp_data_41_fu_1770_p4 = {{ram_a_q0[335:328]}};

assign tmp_data_42_1_fu_2270_p4 = {{ram_b_q0[343:336]}};

assign tmp_data_42_2_fu_2760_p4 = {{ram_c_q0[343:336]}};

assign tmp_data_42_3_fu_3250_p4 = {{ram_d_q0[343:336]}};

assign tmp_data_42_4_fu_3472_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_42_fu_1780_p4 : tmp_data_42_3_fu_3250_p4);

assign tmp_data_42_5_fu_3479_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_42_1_fu_2270_p4 : tmp_data_42_4_fu_3472_p3);

assign tmp_data_42_7_fu_3487_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_42_2_fu_2760_p4 : tmp_data_42_5_fu_3479_p3);

assign tmp_data_42_fu_1780_p4 = {{ram_a_q0[343:336]}};

assign tmp_data_43_1_fu_2280_p4 = {{ram_b_q0[351:344]}};

assign tmp_data_43_2_fu_2770_p4 = {{ram_c_q0[351:344]}};

assign tmp_data_43_3_fu_3260_p4 = {{ram_d_q0[351:344]}};

assign tmp_data_43_4_fu_3450_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_43_fu_1790_p4 : tmp_data_43_3_fu_3260_p4);

assign tmp_data_43_5_fu_3457_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_43_1_fu_2280_p4 : tmp_data_43_4_fu_3450_p3);

assign tmp_data_43_7_fu_3465_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_43_2_fu_2770_p4 : tmp_data_43_5_fu_3457_p3);

assign tmp_data_43_fu_1790_p4 = {{ram_a_q0[351:344]}};

assign tmp_data_44_0_in_dat_fu_4672_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_44_7_reg_8387 : in_data_50_4_fu_570);

assign tmp_data_44_1_fu_2290_p4 = {{ram_b_q0[359:352]}};

assign tmp_data_44_2_fu_2780_p4 = {{ram_c_q0[359:352]}};

assign tmp_data_44_3_fu_3270_p4 = {{ram_d_q0[359:352]}};

assign tmp_data_44_4_fu_3428_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_44_fu_1800_p4 : tmp_data_44_3_fu_3270_p4);

assign tmp_data_44_5_fu_3435_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_44_1_fu_2290_p4 : tmp_data_44_4_fu_3428_p3);

assign tmp_data_44_7_fu_3443_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_44_2_fu_2780_p4 : tmp_data_44_5_fu_3435_p3);

assign tmp_data_44_fu_1800_p4 = {{ram_a_q0[359:352]}};

assign tmp_data_45_0_in_dat_fu_4666_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_45_7_reg_8378 : in_data_51_4_fu_574);

assign tmp_data_45_1_fu_2300_p4 = {{ram_b_q0[367:360]}};

assign tmp_data_45_2_fu_2790_p4 = {{ram_c_q0[367:360]}};

assign tmp_data_45_3_fu_3280_p4 = {{ram_d_q0[367:360]}};

assign tmp_data_45_4_fu_3406_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_45_fu_1810_p4 : tmp_data_45_3_fu_3280_p4);

assign tmp_data_45_5_fu_3413_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_45_1_fu_2300_p4 : tmp_data_45_4_fu_3406_p3);

assign tmp_data_45_7_fu_3421_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_45_2_fu_2790_p4 : tmp_data_45_5_fu_3413_p3);

assign tmp_data_45_fu_1810_p4 = {{ram_a_q0[367:360]}};

assign tmp_data_46_0_in_dat_fu_4660_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_46_7_reg_8369 : in_data_52_4_fu_578);

assign tmp_data_46_1_fu_2310_p4 = {{ram_b_q0[375:368]}};

assign tmp_data_46_2_fu_2800_p4 = {{ram_c_q0[375:368]}};

assign tmp_data_46_3_fu_3290_p4 = {{ram_d_q0[375:368]}};

assign tmp_data_46_4_fu_3384_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_46_fu_1820_p4 : tmp_data_46_3_fu_3290_p4);

assign tmp_data_46_5_fu_3391_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_46_1_fu_2310_p4 : tmp_data_46_4_fu_3384_p3);

assign tmp_data_46_7_fu_3399_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_46_2_fu_2800_p4 : tmp_data_46_5_fu_3391_p3);

assign tmp_data_46_fu_1820_p4 = {{ram_a_q0[375:368]}};

assign tmp_data_47_0_in_dat_fu_4654_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_47_7_reg_8360 : in_data_53_4_fu_582);

assign tmp_data_47_1_fu_2320_p4 = {{ram_b_q0[383:376]}};

assign tmp_data_47_2_fu_2810_p4 = {{ram_c_q0[383:376]}};

assign tmp_data_47_3_fu_3300_p4 = {{ram_d_q0[383:376]}};

assign tmp_data_47_4_fu_3362_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_47_fu_1830_p4 : tmp_data_47_3_fu_3300_p4);

assign tmp_data_47_5_fu_3369_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_47_1_fu_2320_p4 : tmp_data_47_4_fu_3362_p3);

assign tmp_data_47_7_fu_3377_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_47_2_fu_2810_p4 : tmp_data_47_5_fu_3369_p3);

assign tmp_data_47_fu_1830_p4 = {{ram_a_q0[383:376]}};

assign tmp_data_48_1_fu_2330_p4 = {{ram_b_q0[391:384]}};

assign tmp_data_48_2_fu_2820_p4 = {{ram_c_q0[391:384]}};

assign tmp_data_48_3_fu_3310_p4 = {{ram_d_q0[391:384]}};

assign tmp_data_48_4_fu_3330_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_48_fu_1840_p4 : tmp_data_48_3_fu_3310_p4);

assign tmp_data_48_5_fu_3347_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_48_1_fu_2330_p4 : tmp_data_48_4_fu_3330_p3);

assign tmp_data_48_7_fu_3355_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_48_2_fu_2820_p4 : tmp_data_48_5_fu_3347_p3);

assign tmp_data_48_fu_1840_p4 = {{ram_a_q0[391:384]}};

assign tmp_data_49_1_fu_5049_p3 = ((sel_tmp5_fu_4988_p2[0:0] === 1'b1) ? in_data_63_reg_8792 : tmp_data_47_0_in_dat_fu_4654_p3);

assign tmp_data_49_2_fu_5056_p3 = ((sel_tmp10_fu_5006_p2[0:0] === 1'b1) ? in_data_53_4_fu_582 : tmp_data_49_1_fu_5049_p3);

assign tmp_data_49_3_fu_5064_p3 = ((tmp_23_reg_8199[0:0] === 1'b1) ? in_data_53_4_fu_582 : tmp_data_49_2_fu_5056_p3);

assign tmp_data_49_fu_6337_p3 = ((cond0_reg_7999[0:0] === 1'b1) ? tmp_data_49_3_fu_5064_p3 : in_data_53_4_fu_582);

assign tmp_data_4_0_tmp_dat_fu_4864_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_4_7_reg_8747 : tmp_data_18_7_reg_8621);

assign tmp_data_4_1_fu_1890_p4 = {{ram_b_q0[39:32]}};

assign tmp_data_4_2_fu_2380_p4 = {{ram_c_q0[39:32]}};

assign tmp_data_4_3_fu_2870_p4 = {{ram_d_q0[39:32]}};

assign tmp_data_4_4_fu_4308_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_4_fu_1400_p4 : tmp_data_4_3_fu_2870_p4);

assign tmp_data_4_5_fu_4315_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_4_1_fu_1890_p4 : tmp_data_4_4_fu_4308_p3);

assign tmp_data_4_7_fu_4323_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_4_2_fu_2380_p4 : tmp_data_4_5_fu_4315_p3);

assign tmp_data_4_fu_1400_p4 = {{ram_a_q0[39:32]}};

assign tmp_data_5_0_tmp_dat_fu_4859_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_5_7_reg_8738 : tmp_data_19_7_reg_8612);

assign tmp_data_5_1_fu_1900_p4 = {{ram_b_q0[47:40]}};

assign tmp_data_5_2_fu_2390_p4 = {{ram_c_q0[47:40]}};

assign tmp_data_5_3_fu_2880_p4 = {{ram_d_q0[47:40]}};

assign tmp_data_5_4_fu_4286_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_5_fu_1410_p4 : tmp_data_5_3_fu_2880_p4);

assign tmp_data_5_5_fu_4293_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_5_1_fu_1900_p4 : tmp_data_5_4_fu_4286_p3);

assign tmp_data_5_7_fu_4301_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_5_2_fu_2390_p4 : tmp_data_5_5_fu_4293_p3);

assign tmp_data_5_fu_1410_p4 = {{ram_a_q0[47:40]}};

assign tmp_data_6_0_tmp_dat_fu_4854_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_6_7_reg_8729 : tmp_data_20_7_reg_8603);

assign tmp_data_6_1_fu_1910_p4 = {{ram_b_q0[55:48]}};

assign tmp_data_6_2_fu_2400_p4 = {{ram_c_q0[55:48]}};

assign tmp_data_6_3_fu_2890_p4 = {{ram_d_q0[55:48]}};

assign tmp_data_6_4_fu_4264_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_6_fu_1420_p4 : tmp_data_6_3_fu_2890_p4);

assign tmp_data_6_5_fu_4271_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_6_1_fu_1910_p4 : tmp_data_6_4_fu_4264_p3);

assign tmp_data_6_7_fu_4279_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_6_2_fu_2400_p4 : tmp_data_6_5_fu_4271_p3);

assign tmp_data_6_fu_1420_p4 = {{ram_a_q0[55:48]}};

assign tmp_data_7_0_tmp_dat_fu_4849_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_7_7_reg_8720 : tmp_data_21_7_reg_8594);

assign tmp_data_7_1_fu_1920_p4 = {{ram_b_q0[63:56]}};

assign tmp_data_7_2_fu_2410_p4 = {{ram_c_q0[63:56]}};

assign tmp_data_7_3_fu_2900_p4 = {{ram_d_q0[63:56]}};

assign tmp_data_7_4_fu_4242_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_7_fu_1430_p4 : tmp_data_7_3_fu_2900_p4);

assign tmp_data_7_5_fu_4249_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_7_1_fu_1920_p4 : tmp_data_7_4_fu_4242_p3);

assign tmp_data_7_7_fu_4257_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_7_2_fu_2410_p4 : tmp_data_7_5_fu_4249_p3);

assign tmp_data_7_fu_1430_p4 = {{ram_a_q0[63:56]}};

assign tmp_data_8_0_tmp_dat_fu_4844_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_8_7_reg_8711 : tmp_data_22_7_reg_8585);

assign tmp_data_8_1_fu_1930_p4 = {{ram_b_q0[71:64]}};

assign tmp_data_8_2_fu_2420_p4 = {{ram_c_q0[71:64]}};

assign tmp_data_8_3_fu_2910_p4 = {{ram_d_q0[71:64]}};

assign tmp_data_8_4_fu_4220_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_8_fu_1440_p4 : tmp_data_8_3_fu_2910_p4);

assign tmp_data_8_5_fu_4227_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_8_1_fu_1930_p4 : tmp_data_8_4_fu_4220_p3);

assign tmp_data_8_7_fu_4235_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_8_2_fu_2420_p4 : tmp_data_8_5_fu_4227_p3);

assign tmp_data_8_fu_1440_p4 = {{ram_a_q0[71:64]}};

assign tmp_data_9_0_tmp_dat_fu_4839_p3 = ((tmp_26_reg_8280[0:0] === 1'b1) ? tmp_data_9_7_reg_8702 : tmp_data_23_7_reg_8576);

assign tmp_data_9_1_fu_1940_p4 = {{ram_b_q0[79:72]}};

assign tmp_data_9_2_fu_2430_p4 = {{ram_c_q0[79:72]}};

assign tmp_data_9_3_fu_2920_p4 = {{ram_d_q0[79:72]}};

assign tmp_data_9_4_fu_4198_p3 = ((or_cond_reg_8065[0:0] === 1'b1) ? tmp_data_9_fu_1450_p4 : tmp_data_9_3_fu_2920_p4);

assign tmp_data_9_5_fu_4205_p3 = ((sel_tmp2_fu_3342_p2[0:0] === 1'b1) ? tmp_data_9_1_fu_1940_p4 : tmp_data_9_4_fu_4198_p3);

assign tmp_data_9_7_fu_4213_p3 = ((sel_tmp7_reg_8145[0:0] === 1'b1) ? tmp_data_9_2_fu_2430_p4 : tmp_data_9_5_fu_4205_p3);

assign tmp_data_9_fu_1450_p4 = {{ram_a_q0[79:72]}};

assign tmp_fu_1213_p2 = ($signed(9'd502) + $signed(tmp_11_cast1_fu_1184_p1));

assign tmp_s_fu_1173_p2 = ((line_off_mid2_fu_1131_p3 < 8'd10) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_5_mid2_reg_7982[0] <= 1'b0;
end

endmodule //save_image_1280x1024
