<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<link rel="Stylesheet" type="text/css" href="style.css">
<title>SharkLS</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
</head>
<body>

<h1>目录</h1>
<div class="toc">
<ul>
<li><a href="#toc_0.0.0.1">arm7 deep后访问其iram</a>
<li><a href="#toc_0.0.0.2">INTC中断</a>
<li><a href="#toc_0.0.0.3">AON INTC</a>
<li><a href="#toc_0.0.0.4">ANA INTC</a>
</ul>
</ul>
</ul>
</ul>
</div>

<hr />
<h4 id="toc_0.0.0.1">arm7 deep后访问其iram</h4>
<pre>
将0x402e0124设置为0，然后ap就可以访问arm7了
但有个弊端，设置后arm7不响应任何中断
</pre>

<h4 id="toc_0.0.0.2">INTC中断</h4>
<table>
<tr>
<td>
GIC Num
</td>
<td>
INTC NO
</td>
<td>
Interrupt Controller
</td>
<td>
Interrupt Source
</td>
<td>
Description
</td>
</tr>
<tr>
<td>
127
</td>
<td>
31
</td>
<td>
INT3(0x71700000)
</td>
<td>
Reserved.
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
126
</td>
<td>
30
</td>
<td>
&nbsp;
</td>
<td>
Int_req_zipenc
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
125
</td>
<td>
29
</td>
<td>
&nbsp;
</td>
<td>
Int_req_zipdec
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
124
</td>
<td>
28
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ca7_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
123
</td>
<td>
27
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
122
</td>
<td>
26
</td>
<td>
&nbsp;
</td>
<td>
Int_req_avs
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
121
</td>
<td>
25
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_tmr4
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
120
</td>
<td>
24
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_tmr3
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
119
</td>
<td>
23
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_tmr2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
118
</td>
<td>
22
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_tmr1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
117
</td>
<td>
21
</td>
<td>
&nbsp;
</td>
<td>
ncntpsirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
116
</td>
<td>
20
</td>
<td>
&nbsp;
</td>
<td>
ncntpsirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
115
</td>
<td>
19
</td>
<td>
&nbsp;
</td>
<td>
ncntpsirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
114
</td>
<td>
18
</td>
<td>
&nbsp;
</td>
<td>
ncntpsirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
113
</td>
<td>
17
</td>
<td>
&nbsp;
</td>
<td>
ncntpnsirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
112
</td>
<td>
16
</td>
<td>
&nbsp;
</td>
<td>
ncntpnsirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
111
</td>
<td>
15
</td>
<td>
&nbsp;
</td>
<td>
ncntpnsirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
110
</td>
<td>
14
</td>
<td>
&nbsp;
</td>
<td>
ncntpnsirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
109
</td>
<td>
13
</td>
<td>
&nbsp;
</td>
<td>
ncnthpirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
108
</td>
<td>
12
</td>
<td>
&nbsp;
</td>
<td>
ncnthpirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
107
</td>
<td>
11
</td>
<td>
&nbsp;
</td>
<td>
ncnthpirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
106
</td>
<td>
10
</td>
<td>
&nbsp;
</td>
<td>
ncnthpirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
105
</td>
<td>
9
</td>
<td>
&nbsp;
</td>
<td>
ncntvirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
104
</td>
<td>
8
</td>
<td>
&nbsp;
</td>
<td>
ncntvirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
103
</td>
<td>
7
</td>
<td>
&nbsp;
</td>
<td>
ncntvirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
102
</td>
<td>
6
</td>
<td>
&nbsp;
</td>
<td>
ncntvirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
101
</td>
<td>
5
</td>
<td>
&nbsp;
</td>
<td>
ca7_commtx[3]
</td>
<td>
ca7_commrx[3]
</td>
</tr>
<tr>
<td>
100
</td>
<td>
4
</td>
<td>
&nbsp;
</td>
<td>
ca7_commtx[2]
</td>
<td>
ca7_commrx[2]
</td>
</tr>
<tr>
<td>
99
</td>
<td>
3
</td>
<td>
&nbsp;
</td>
<td>
ca7_commtx[1]
</td>
<td>
ca7_commrx[1]
</td>
</tr>
<tr>
<td>
98
</td>
<td>
2
</td>
<td>
&nbsp;
</td>
<td>
ca7_commtx[0]
</td>
<td>
ca7_commrx[0]
</td>
</tr>
<tr>
<td>
97
</td>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
96
</td>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
95
</td>
<td>
31
</td>
<td>
INTC2(0x71600000)
</td>
<td>
npmuirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
94
</td>
<td>
30
</td>
<td>
&nbsp;
</td>
<td>
npmuirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
93
</td>
<td>
29
</td>
<td>
&nbsp;
</td>
<td>
npmuirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
92
</td>
<td>
28
</td>
<td>
&nbsp;
</td>
<td>
npmuirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
91
</td>
<td>
27
</td>
<td>
&nbsp;
</td>
<td>
nctiirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
90
</td>
<td>
26
</td>
<td>
&nbsp;
</td>
<td>
nctiirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
89
</td>
<td>
25
</td>
<td>
&nbsp;
</td>
<td>
nctiirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
88
</td>
<td>
24
</td>
<td>
&nbsp;
</td>
<td>
nctiirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
87
</td>
<td>
23
</td>
<td>
&nbsp;
</td>
<td>
int_req_ca7_axierr
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
86
</td>
<td>
22
</td>
<td>
&nbsp;
</td>
<td>
int_req_pub_busmon
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
85
</td>
<td>
21
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
84
</td>
<td>
20
</td>
<td>
&nbsp;
</td>
<td>
Int_req_cp1_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
83
</td>
<td>
19
</td>
<td>
&nbsp;
</td>
<td>
Int_req_cp0_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
82
</td>
<td>
18
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
81
</td>
<td>
17
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
80
</td>
<td>
16
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
79
</td>
<td>
15
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
78
</td>
<td>
14
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
77
</td>
<td>
13
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
76
</td>
<td>
12
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
75
</td>
<td>
11
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
74
</td>
<td>
10
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
73
</td>
<td>
9
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
72
</td>
<td>
8
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
71
</td>
<td>
7
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
70
</td>
<td>
6
</td>
<td>
&nbsp;
</td>
<td>
Int_req_aon_dma
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
69
</td>
<td>
5
</td>
<td>
&nbsp;
</td>
<td>
Int_req_mbox_tar_ap
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
68
</td>
<td>
4
</td>
<td>
&nbsp;
</td>
<td>
Int_req_mbox_src_ap
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
67
</td>
<td>
3
</td>
<td>
&nbsp;
</td>
<td>
Int_req_djtag
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
66
</td>
<td>
2
</td>
<td>
&nbsp;
</td>
<td>
int_req_drm
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
65
</td>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
64
</td>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
63
</td>
<td>
31
</td>
<td>
INTC1(0x71500000)
</td>
<td>
int_req_busmon2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
62
</td>
<td>
30
</td>
<td>
&nbsp;
</td>
<td>
int_req_busmon1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
61
</td>
<td>
29
</td>
<td>
&nbsp;
</td>
<td>
int_req_busmon0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
60
</td>
<td>
28
</td>
<td>
&nbsp;
</td>
<td>
int_req_emmc
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
59
</td>
<td>
27
</td>
<td>
&nbsp;
</td>
<td>
int_req_sdio2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
58
</td>
<td>
26
</td>
<td>
&nbsp;
</td>
<td>
int_req_sdio1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
57
</td>
<td>
25
</td>
<td>
&nbsp;
</td>
<td>
int_req_sdio0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
56
</td>
<td>
24
</td>
<td>
&nbsp;
</td>
<td>
int_req_nfc
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
55
</td>
<td>
23
</td>
<td>
&nbsp;
</td>
<td>
int_req_usb
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
54
</td>
<td>
22
</td>
<td>
&nbsp;
</td>
<td>
int_req_hsic
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
53
</td>
<td>
21
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
52
</td>
<td>
20
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
51
</td>
<td>
19
</td>
<td>
&nbsp;
</td>
<td>
int_req_gsp
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
50
</td>
<td>
18
</td>
<td>
&nbsp;
</td>
<td>
int_req_dma
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
49
</td>
<td>
17
</td>
<td>
&nbsp;
</td>
<td>
int_req_dsi[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
48
</td>
<td>
16
</td>
<td>
&nbsp;
</td>
<td>
int_req_dsi[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
47
</td>
<td>
15
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
46
</td>
<td>
14
</td>
<td>
&nbsp;
</td>
<td>
int_req_dispc
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
45
</td>
<td>
13
</td>
<td>
&nbsp;
</td>
<td>
int_req_dcam
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
44
</td>
<td>
12
</td>
<td>
&nbsp;
</td>
<td>
int_req_isp
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
43
</td>
<td>
11
</td>
<td>
&nbsp;
</td>
<td>
int_req_vsp
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
42
</td>
<td>
10
</td>
<td>
&nbsp;
</td>
<td>
int_req_jpg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
41
</td>
<td>
9
</td>
<td>
&nbsp;
</td>
<td>
int_req_csi2_r2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
40
</td>
<td>
8
</td>
<td>
&nbsp;
</td>
<td>
int_req_csi2_r1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
39
</td>
<td>
7
</td>
<td>
&nbsp;
</td>
<td>
int_req_gpu
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
38
</td>
<td>
6
</td>
<td>
&nbsp;
</td>
<td>
int_req_ana
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
37
</td>
<td>
5
</td>
<td>
&nbsp;
</td>
<td>
int_req_eic
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
36
</td>
<td>
4
</td>
<td>
&nbsp;
</td>
<td>
int_req_kpd
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
35
</td>
<td>
3
</td>
<td>
&nbsp;
</td>
<td>
int_req_gpio
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
34
</td>
<td>
2
</td>
<td>
&nbsp;
</td>
<td>
int_req_aon_i2c
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
33
</td>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
32
</td>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
31
</td>
<td>
31
</td>
<td>
INTC0(0x71400000)
</td>
<td>
int_req_ap_syst
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
30
</td>
<td>
30
</td>
<td>
&nbsp;
</td>
<td>
int_req_aon_syst
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
29
</td>
<td>
29
</td>
<td>
&nbsp;
</td>
<td>
int_req_ap_tmr0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
28
</td>
<td>
28
</td>
<td>
&nbsp;
</td>
<td>
int_req_aon_tmr
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
27
</td>
<td>
27
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
26
</td>
<td>
26
</td>
<td>
&nbsp;
</td>
<td>
int_req_thm
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
25
</td>
<td>
25
</td>
<td>
&nbsp;
</td>
<td>
int_req_adi
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
24
</td>
<td>
24
</td>
<td>
&nbsp;
</td>
<td>
int_req_vbc_ad23
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
23
</td>
<td>
23
</td>
<td>
&nbsp;
</td>
<td>
int_req_vbc_ad01
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
22
</td>
<td>
22
</td>
<td>
&nbsp;
</td>
<td>
int_req_vbc_da
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
21
</td>
<td>
21
</td>
<td>
&nbsp;
</td>
<td>
int_req_vbc_afifo_err
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
20
</td>
<td>
20
</td>
<td>
&nbsp;
</td>
<td>
int_req_aud
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
19
</td>
<td>
19
</td>
<td>
&nbsp;
</td>
<td>
int_req_iis3
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
18
</td>
<td>
18
</td>
<td>
&nbsp;
</td>
<td>
int_req_iis2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
17
</td>
<td>
17
</td>
<td>
&nbsp;
</td>
<td>
int_req_iis1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
16
</td>
<td>
16
</td>
<td>
&nbsp;
</td>
<td>
int_req_iis0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
15
</td>
<td>
15
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c4
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
14
</td>
<td>
14
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c3
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
13
</td>
<td>
13
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
12
</td>
<td>
12
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
11
</td>
<td>
11
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
10
</td>
<td>
10
</td>
<td>
&nbsp;
</td>
<td>
int_req_sim
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
9
</td>
<td>
9
</td>
<td>
&nbsp;
</td>
<td>
int_req_spi2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
8
</td>
<td>
8
</td>
<td>
&nbsp;
</td>
<td>
int_req_spi1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
7
</td>
<td>
7
</td>
<td>
&nbsp;
</td>
<td>
int_req_spi0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
6
</td>
<td>
6
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart4
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
5
</td>
<td>
5
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart3
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
4
</td>
<td>
4
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
3
</td>
<td>
3
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
2
</td>
<td>
2
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
1
</td>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
0
</td>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
</table>

<h4 id="toc_0.0.0.3">AON INTC</h4>
<p>
0x4020_0000
<table>
<tr>
<td>
Interrupt Controller
</td>
<td>
Interrupt Source
</td>
<td>
Description
</td>
</tr>
<tr>
<td>
31
</td>
<td>
int_req_eic
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
30-13
</td>
<td>
&nbsp;
</td>
<td>
　Reserved
</td>
</tr>
<tr>
<td>
12
</td>
<td>
Int_req_mbox_tar_ap
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
11
</td>
<td>
Int_req_mbox_tar_arm7
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
10
</td>
<td>
int_req_pub_busmon
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
9
</td>
<td>
int_req_avs<BR>int_req_thm
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
8
</td>
<td>
int_req_ca7_wdg<BR>int_req_ap_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
7
</td>
<td>
int_req_cp0_wdg<BR>int_req_cp1_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
6
</td>
<td>
int_req_gpu
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
5
</td>
<td>
int_req_dcam<BR>int_req_isp<BR>int_req_vsp<BR>int_req_jpg<BR>int_req_csi2_r1<BR>int_req_csi2_r2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
4
</td>
<td>
int_req_aon_i2c<BR>int_req_aud<BR>int_req_adi<BR>int_req_ana<BR>int_req_kpd<BR>int_req_gpio<BR>int_req_lvds_trx<BR>int_req_mdar
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
3
</td>
<td>
int_req_vbc_ad01<BR>int_req_vbc_ad23<BR>int_req_vbc_da<BR>int_req_vbc_afifo_err
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
2
</td>
<td>
int_req_ap_tmr0<BR>int_req_ap_tmr1<BR>int_req_ap_tmr2<BR>int_req_ap_tmr3<BR>int_req_ap_tmr4<BR>int_req_aon_tmr<BR>int_req_ap_syst<BR>int_req_aon_syst
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
</table>
</p>

<h4 id="toc_0.0.0.4">ANA INTC</h4>
<p>
0x4003_8380
</p>
<table>
<tr>
<td>
Interrupt Source
</td>
<td>
Interrupt Controller
</td>
<td>
Description
</td>
</tr>
<tr>
<td>
&nbsp;
</td>
<td>
[31:11]
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
DCDCOTP_INT_MASK_STATUS
</td>
<td>
[10]
</td>
<td>
This interrupt is masked from DCDCOTP_INT_RAW_STATUS by DCDCOTP_INT_EN
</td>
</tr>
<tr>
<td>
&nbsp;
</td>
<td>
[9]
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
THM_INT_MASK_STATUS
</td>
<td>
[8]
</td>
<td>
This interrupt is masked from THM_INT_RAW_STATUS by THM_INT_EN
</td>
</tr>
<tr>
<td>
AUD_PROTECT_INT_MASK_STATUS
</td>
<td>
[7]
</td>
<td>
This interrupt is masked from AUD_PROTECT_INT_RAW_STATUS by AUD_PROTECT_INT_EN
</td>
</tr>
<tr>
<td>
AUD_HEAD_BUTTON_INT_MASK_STATUS
</td>
<td>
[6]
</td>
<td>
This interrupt is masked from AUD_HEAD_BUTTON_INT_RAW_STATUS by AUD_HEAD_BUTTON_INT_EN
</td>
</tr>
<tr>
<td>
EIC_INT_MASK_STATUS
</td>
<td>
[5]
</td>
<td>
This interrupt is masked from EIC_INT_RAW_STATUS by EIC_INT_EN
</td>
</tr>
<tr>
<td>
FGU_INT_MASK_STATUS
</td>
<td>
[4]
</td>
<td>
This interrupt is masked from FGU_INT_RAW_STATUS by FGU_INT_EN
</td>
</tr>
<tr>
<td>
WDG_INT_MASK_STATUS
</td>
<td>
[3]
</td>
<td>
This interrupt is masked from WDG_INT_RAW_STATUS by WDG_INT_EN
</td>
</tr>
<tr>
<td>
RTC_INT_MASK_STATUS
</td>
<td>
[2]
</td>
<td>
This interrupt is masked from RTC_INT_RAW_STATUS by RTC_INT_EN
</td>
</tr>
<tr>
<td>
GPIO_INT_MASK_STATUS
</td>
<td>
[1]
</td>
<td>
This interrupt is masked from GPIO_INT_RAW_STATUS by GPIO_INT_EN
</td>
</tr>
<tr>
<td>
ADC_INT_MASK_STATUS
</td>
<td>
[0]
</td>
<td>
This interrupt is masked from ADC_INT_RAW_STATUS by ADC_INT_EN
</td>
</tr>
</table>

</body>
</html>
