<h1 id="logic_tree-Blocks:"><strong>Blocks:</strong></h1><p>logic_tree<br/>logic_tree_pipe<br/>logic_tree_pipe_rdy_vld </p><h1 id="logic_tree-SWvisible:"><strong>SW visible:</strong></h1><p>no</p><h1 id="logic_tree-parameters"><strong>parameters</strong></h1><h2 id="logic_tree-logic_treejava_script:"><strong>logic_tree java_script:</strong></h2><pre>{
	&quot;width&quot; : any positive integer,
	&quot;logic&quot; : |, &amp;, ^, ~|, ~&amp; or ~^
}</pre><h2 id="logic_tree-logic_tree_pipejava_script:"><strong>logic_tree_pipe java_script:</strong></h2><pre>{
	&quot;width&quot; : any positive integer,
	&quot;logic&quot; : |, &amp;, ^, ~|, ~&amp; or ~^, <br/>        &quot;pipeStart&quot; : non-negative integer, //Defaults 0, stage to start pipelining at <br/>        &quot;pipeInc&quot; : non-negative integer,   //Defaults 0, number of levels between pipe stages <br/>        &quot;protectionStyle&quot; : {},             //Defaults null, Style of protection for pipe stages<br/>        &quot;protectionInterface&quot; : {&quot;name&quot; : &quot;a_string&quot;, interface name &quot;signals&quot; : {signal bundle}} //Defaults null, ProtectionStyle interface signals
}</pre><h2 id="logic_tree-logic_tree_pipe_rdy_vldjava_script:"><strong>logic_tree_pipe_rdy_vld java_script:</strong></h2><pre>{
	&quot;width&quot; : any positive integer,
	&quot;logic&quot; : |, &amp;, ^, ~|, ~&amp; or ~^, <br/>        &quot;pipeStart&quot; : non-negative integer, //Defaults 0, stage to pipelining at <br/>        &quot;pipeInc&quot; : non-negative integer,   //Defaults 0, number of levels between pipe stages <br/>        &quot;fullPipe&quot; : boolean,               //Defaults false, True means two stage pipes, false means 1 stage pipes with flow through ready.<br/>        &quot;protectionStyle&quot; : {},             //Defaults null, Style of protection for pipe stages<br/>        &quot;protectionInterface&quot; : {&quot;name&quot; : &quot;a_string&quot;, interface name &quot;signals&quot; : {signal bundle}} //Defaults null, ProtectionStyle interface signals
}</pre><h2 id="logic_tree-verilog:"><strong>verilog:</strong></h2><p>none.</p><h1 id="logic_tree-I/Ologic_tree:"><strong>I/O logic_tree:</strong></h1><p>input din[width-1:0];</p><p>output dout;</p><h1 id="logic_tree-I/Ologic_tree_pipe:"><strong>I/O logic_tree_pipe:</strong></h1><p>input din[width-1:0];</p><p>output dout;</p><p>input clk;</p><p>input reset_n;</p><p>if ((protectionStyle != null) || (protectionStyle.protection != none)) {</p><p>  u.interface(<a class="external-link" href="http://protectionInterface.name" rel="nofollow">protectionInterface.name</a>,'master',protectionInterface.signals)</p><p>}</p><h1 id="logic_tree-I/Ologic_tree_pipe_rdy_vld:"><strong>I/O logic_tree_pipe_rdy_vld:</strong></h1><p>input din[width-1:0];</p><p>output dout;</p><p>input clk;</p><p>input reset_n;</p><p>input in_valid;</p><p>output in_ready;</p><p>output out_valid;</p><p>input out_ready;</p><p>if ((protectionStyle != null) || (protectionStyle.protection != none)) {</p><p>  u.interface(<a class="external-link" href="http://protectionInterface.name" rel="nofollow">protectionInterface.name</a>,'master',protectionInterface.signals)</p><p>}</p><p><strong style="font-size: 24.0px;">Description</strong></p><p>Creates a 2 input logic tree of the function passed in by logic.</p><p>Logic types:</p><p style="margin-left: 30.0px;">| creates an OR tree.</p><p style="margin-left: 30.0px;">&amp; creates an AND tree.</p><p style="margin-left: 30.0px;">^ creates an XOR tree.</p><p style="margin-left: 30.0px;">~| creates an OR tree, with an inversion before the output.</p><p style="margin-left: 30.0px;">~&amp; creates an AND tree, with an inversion before the output.</p><p style="margin-left: 30.0px;">~^ creates an XOR tree, with an inversion before the output.</p><h2 id="logic_tree-Pipelining(logic_tree_pipeandlogic_tree_pipe_rdy_vld)">Pipelining (logic_tree_pipe and logic_tree_pipe_rdy_vld)</h2><p>pipeStart indicates the first level of pipelining. pipeStart = 0 means pipe before first level of logic tree. If pipeStart = 1, 2  it means a pipe is always put after indicated level of the logic tree. </p><p><span style="text-decoration: none;" class="legacy-color-text-blue3">pipeInc indicates how many levels in the logic tree do you add the next pipe stage after the first level of pipelining. A value of 0 means don't add anything after pipeStart.</span></p><p>Examples:</p><p>pipeStart: 0, pipeInc: 0 // Pipe stage is inserted at level 0, but nowhere else.</p><p>pipeStart: 0, pipeInc: 2 // Pipe stages are inserted at levels 0, 2, 4 . . . to the depth of the logic tree.</p><p>pipeStart: 3, pipeInc: 5 // Pipe stages are at 3, 8, 13, . . . too the depth of the logic tree.</p><p>If the first pipe stage indicates is after the last depth of the logic tree, no pipes are inserted. However, conditional interfaces and I/O are still added. The protectionInterface will be tied off; inReady shorted to outReady and outValid shorted to inValid.</p><h2 id="logic_tree-ReadyValidFlowControl(logic_tree_pipe_rdy_vld)">Ready Valid Flow Control (logic_tree_pipe_rdy_vld)</h2><p>Flow control through the use of ready and valids will be added to control how the pipelines propagate forward. When fullPipe = false, each pipe stage will be only 1 deep and ready will be combinational through all the pipe stages (pipeForward = true, pipeBackward = false). When fullPipe = true, each pipe stage will be 2 deep and ready and valid signals will be fully pipelined (pipeForward = true, pipeBackward = false)</p><h2 id="logic_tree-Protection(logic_tree_pipeandlogic_tree_pipe_rdy_vld)">Protection (logic_tree_pipe and logic_tree_pipe_rdy_vld)</h2><p>The values in the pipes can be protected with a protectionScheme. If there is a protectionStyle, the block will expect a protectionInterface to be defined and will use that interface to propagate errors out of block.</p>