{
    "code": "module TopModule(\n    input wire clk,            // Clock signal, negative edge triggered\n    input wire reset,          // Active high synchronous reset\n    input wire [7:0] d,        // 8-bit data input, d[0] is LSB\n    output reg [7:0] q         // 8-bit data output, q[0] is LSB\n);\n\n    always @(negedge clk) begin\n        if (reset) begin\n            q <= 8'b00110100;  // Set q to 0x34 on reset\n        end else begin\n            q <= d;            // Propagate d to q\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}