// Seed: 3116488472
program module_0;
  always @(1 ==? id_1) id_1 <= 1;
endprogram
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    output tri id_7,
    input tri0 id_8,
    output uwire id_9
    , id_15,
    output tri1 id_10,
    input tri1 id_11,
    output supply1 id_12,
    output wor id_13
);
  initial begin
    id_13 = id_11 ^ 1'b0;
    #1 begin
      id_15 = 1 == id_0;
    end
  end
  module_0();
endmodule
