# üöÄ 75 Days of Verilog Coding Challenge  

Welcome to my **75 Days of Verilog** journey! üéâ Over the next 75 days, I will implement various **Verilog designs**, ranging from **basic logic gates** to more **complex combinational and sequential circuits**, exploring the exciting world of **digital design** and **hardware description languages**.  

üíª Whether you're a student, hobbyist, or professional, feel free to follow along, give feedback, and join me on this learning adventure!  

---

## üóìÔ∏è Progress Tracker  
Here‚Äôs how I‚Äôm documenting my daily progress:  

| Day | Project Name            | Description                          | Link                          |
|-----|-------------------------|--------------------------------------|-------------------------------|
|  1  | Basic Logic Gates       | AND, OR, NOT, XOR, XNOR, NOR         | [Day 1 - Basic Gates](./Day01)  |
|  2  | 4-Input AND, BCD Adder, Ripple Carry Adder | Implementation of a 4-input AND gate, BCD adder with correction logic, and a 4-bit ripple carry adder | [Day 2 - Adders and AND Gate](./Day02) |
|  3  | 4:1 Multiplexer, Carry Look-Ahead Adder | Designed a 4:1 MUX and started implemented a carry look-ahead adder | [Day 3 - MUX and Carry Look-Ahead Adder](./Day03) |
|  4  | Magnitude Comparator     | 2-bit Magnitude Comparator                     | [Day 4 - Comparator](./Day04)  |
|  5  | 3-to-8 Decoder          | Designed and implemented a 3-to-8 decoder with enable functionality | [Day 5 - Decoder](./Day05)    |
|  6  | 4-Bit Signed Comparator   | Signed comparator to determine GT, LT, or EQ between two signed 4-bit numbers | [Day 6 - Signed Comparator](./Day06) |
|  7  | 4-Bit Subtractor Using 2's Complement | Designed a 4-bit subtractor using 2's complement logic to handle subtraction and borrow | [Day 7 - Subtractor](./Day07) |
|  8  | 7-Segment Display Decoder  | Developed a BCD-to-7-segment display decoder for numeric visualization | [Day 8 - Seven Segment Decoder](./Day08)  |
|  9  | 4-Bit Parity Generator | Implemented an even/odd parity generator for 4-bit input data | [Day 9 - Parity Generator](./Day09) |
| 10  | 4-Input Priority Encoder          | Encodes the highest-priority active input into a 2-bit output with a valid signal | [Day 10 - Priority Encoder](./Day10) |
| 11  | Gray-to-Binary Converter         | Designed a module to convert Gray code to binary | [Day 11 - Gray to Binary](./Day11) |
| 12  | Binary-to-Gray Converter         | Designed a module to convert binary to Gray code | [Day 12 - Binary to Gray](./Day12) |
| 13  | Palindrome Detector             | Created a palindrome detector for 4-bit input | [Day 13 - Palindrome Detector](./Day13) |
| 14  | 2's Complement                   | Implemented a module to calculate the 2's complement of a 4-bit number | [Day 14 - 2's Complement](./Day14) |
| 15  | Barrel Shifter                   | Designed a barrel shifter for 4-bit data with different shift options | [Day 15 - Barrel Shifter](./Day15) |
| 16  | Majority Function               | Created a majority function for 3 input bits | [Day 16 - Majority Function](./Day16) |
| 17  | Priority Encoder (8-input)      | Designed an 8-input priority encoder for selecting the highest-priority active input | [Day 17 - Priority Encoder](./Day17) |
| 18  | 4-bit Magnitude Comparator       | Implemented a 4-bit magnitude comparator to compare two binary numbers | [Day 18 - Magnitude Comparator](./Day18) |
| 19  | Traffic Light Controller         | Developed a combinational circuit for a traffic light controller | [Day 19 - Traffic Light Controller](./Day19) |
| 20  | D Flip-Flop                      | Designed a D Flip-Flop with clocked operation | [Day 20 - D Flip-Flop](./Day20) |
| 21  | T Flip-Flop using D Flip-Flop    | Implemented a T Flip-Flop using a D Flip-Flop | [Day 21 - T Flip-Flop](./Day21) |
| 22  | 4-bit Synchronous Counter        | Created a 4-bit synchronous counter using flip-flops | [Day 22 - Synchronous Counter](./Day22) |
| 23  | 4-bit Asynchronous Counter       | Designed a 4-bit ripple counter (asynchronous counter) | [Day 23 - Asynchronous Counter](./Day23) |
| 24  | Johnson Counter (4-bit)          | Developed a 4-bit Johnson Counter with feedback | [Day 24 - Johnson Counter](./Day24) |
| 25  | Ring_Counter                        | Designed a 4-bit ring counter with cyclic shifting | [Day 25 - Ring Counter](./Day25) |
| 26  | 8bit_Shift_Register                 | Implemented an 8-bit shift register | [Day 26 - Shift Register](./Day26) |
| 27  | Serial_to_Parallel                  | Designed a serial-to-parallel converter | [Day 27 - Serial to Parallel](./Day27) |
| 28  | Clock_Divider_8                     | Developed an 8-bit clock divider | [Day 28 - Clock Divider](./Day28) |
| 29  | Frequency_Counter                   | Created a frequency counter module | [Day 29 - Frequency Counter](./Day29) |
| 30  | FSM_101_Detector                    | Implemented a 101 sequence detector FSM | [Day 30 - FSM 101 Detector](./Day30) |
| 31  | Overlapping_Sequence_Detector       | Designed a sequence detector for overlapping sequences | [Day 31 - Sequence Detector](./Day31) |
| 32  | Mealy_FSM_(Vending_Machine)         | Developed a Mealy FSM for a vending machine | [Day 32 - Vending Machine FSM](./Day32) |
| 33  | Traffic_Light_FSM(Timed_Transitions)| Created a traffic light FSM with timed transitions | [Day 33 - Traffic Light FSM](./Day33) |
| 34  | LFSR(Random_Number_Generator)       | Implemented an LFSR-based random number generator | [Day 34 - LFSR RNG](./Day34) |
| 35  | Digital_Lock_System(4-bit_Password) | Designed a digital lock system with a 4-bit password | [Day 35 - Digital Lock](./Day35) |
| 36  | Stop-watch_Circuit                  | Developed a stopwatch circuit with start/stop functionality | [Day 36 - Stopwatch](./Day36) |
| 37  | UART_Transmitter                    | Implemented a UART transmitter module | [Day 37 - UART Transmitter](./Day37) |
| 38  | UART_Receiver                       | Implemented a UART receiver module | [Day 38 - UART Receiver](./Day38) |
| 39  | ALU                                 | Designed an Arithmetic Logic Unit (ALU) | [Day 39 - ALU](./Day39) |
| 40  | Control_Logic_for_Microprocessor    | Developed control logic for a simple microprocessor | [Day 40 - Control Logic](./Day40) |
| 41  | (Coming Soon)    |üöß Work in Progress üöß| 


Keep an eye on this tracker as I upload each day‚Äôs project. I‚Äôll be expanding this list as I progress further! üöÄ  

---

## üõ†Ô∏è Tools and Technology  
Here are the tools I‚Äôm using throughout this challenge:  

- **üîß Icarus Verilog**: For compiling and simulating Verilog designs  
- **üìä GTKWave**: For visualizing waveforms and analyzing simulation results  
- **üìÅ GitHub**: To document and share all my projects with the community  

---

## üéØ What‚Äôs the Goal?  
This challenge is about:  
1. Strengthening my **digital design skills** and understanding of **Verilog HDL**.  
2. Exploring and building **practical projects** (e.g., gates, arithmetic circuits, state machines, etc.).  
3. Learning how to debug, simulate, and visualize designs effectively.  
4. Contributing to the **open-source community** by sharing my work.  

---

## üîó How to Use  
1. **Clone the Repository**  
   To get started, clone this repository and navigate to the desired day's project folder:  
   ```bash
   git clone https://github.com/prathu2k4/75_Days_Of_Verilog.git
   cd 75_Days_Of_Verilog
   ```

2. **Explore Projects**  
   Inside each day‚Äôs folder, you‚Äôll find:  
   - A Verilog module (e.g., `basic_gates.v`)  
   - A testbench file (e.g., `testbench.v`)  
   - Instructions for simulation in the `README.md` file  

3. **Run Simulations**  
   Use **Icarus Verilog** to compile and simulate the designs:  
   ```bash
   iverilog -o output_file module.v testbench.v  
   vvp output_file  
   ```  

4. **Visualize Waveforms**  
   Open the `.vcd` file in **GTKWave** to analyze the simulation results.  

---

## ü§ù Let‚Äôs Collaborate!  
If you:  
- Have feedback, tips, or suggestions  
- Are working on a similar project  
- Want to learn digital design together  

Feel free to connect with me on [LinkedIn](https://www.linkedin.com/in/pratham-jainvs)! Let‚Äôs grow and learn as a community. üå±  

---

## üôå Thank You!  
Thanks for visiting my repository! I hope this inspires you to dive into the world of **HDL and digital design**. üòä
