# ##############################################################################
# Target Board:  ROACH v2.0
# Family:	     virtex6
# Device:	     xc6vsx475t
# Package:	     ff1759
# Speed Grade:	 -1
# Processor:     None
# System clock frequency: 100.000000 MHz
# ##############################################################################

 PARAMETER VERSION = 2.1.0


# Clock Ports
 PORT sys_clk_n = sys_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_clk_p = sys_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 #PORT aux_clk_n = aux_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 #PORT aux_clk_p = aux_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT aux_clk_n  = aux_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT aux_clk_p  = aux_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
# PORT aux_synci_n = aux_synci_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synci_p = aux_synci_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synco_n = aux_synco_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# PORT aux_synco_p = aux_synco_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
# EPB Ports
 PORT epb_clk_in = epb_clk_in, DIR = I
 PORT epb_data = epb_data, DIR = IO, VEC = [0:31]
 PORT epb_addr = epb_addr, DIR = I, VEC = [5:29]
 PORT epb_cs_n = epb_cs_n, DIR = I
 PORT epb_be_n = epb_be_n, DIR = I, VEC = [0:3]
 PORT epb_r_w_n = epb_r_w_n, DIR = I
 PORT epb_oe_n = epb_oe_n, DIR = I
 PORT epb_doe_n = epb_doe_n, DIR = O
 PORT epb_rdy = epb_rdy, DIR = O
 PORT ppc_irq_n = ppc_irq_n, DIR = O

 # MGT Ports
PORT xaui_refclk_n      = xaui_refclk_n, DIR = I, VEC = [2:0]
PORT xaui_refclk_p      = xaui_refclk_p, DIR = I, VEC = [2:0]
PORT mgt_rx_n           = mgt_rx_n,  DIR = I, VEC = [8*4-1:0]
PORT mgt_rx_p           = mgt_rx_p,  DIR = I, VEC = [8*4-1:0]
PORT mgt_tx_n           = mgt_tx_n,  DIR = O, VEC = [8*4-1:0]
PORT mgt_tx_p           = mgt_tx_p,  DIR = O, VEC = [8*4-1:0]
BEGIN xaui_infrastructure
  PARAMETER INSTANCE = xaui_infrastructure_inst
  PARAMETER HW_VER = 1.00.a
  PARAMETER ENABLE4  = 1
  PARAMETER ENABLE5  = 1
  PARAMETER TX_LANE_STEER4 = 1
  PARAMETER TX_LANE_STEER5 = 1
  PARAMETER RX_INVERT4 = 0
  PARAMETER RX_INVERT5 = 0
  PORT xaui_refclk_n = xaui_refclk_n
  PORT xaui_refclk_p = xaui_refclk_p
  PORT mgt_rx_n    = mgt_rx_n
  PORT mgt_rx_p    = mgt_rx_p
  PORT mgt_tx_n    = mgt_tx_n
  PORT mgt_tx_p    = mgt_tx_p
  PORT reset       = sys_reset
  PORT xaui_clk    = xaui_clk
  BUS_INTERFACE XAUI_SYS_4 = xaui_sys4
  BUS_INTERFACE XAUI_SYS_5 = xaui_sys5
  BUS_INTERFACE PHY_CONF_4 = phy_conf4
  BUS_INTERFACE PHY_CONF_5 = phy_conf5
END









BEGIN roach_infrastructure
 PARAMETER INSTANCE = infrastructure_inst
 PARAMETER HW_VER = 1.00.a
  PARAMETER CLK_FREQ     = 100
  PARAMETER CLK_HIGH_LOW = low
  PARAMETER MULTIPLY     = 8
  PARAMETER DIVIDE       = 8
  PARAMETER DIVCLK       = 1
 #PARAMETER CLK_FREQ = 100
 PORT sys_clk_n = sys_clk_n
 PORT sys_clk_p = sys_clk_p
 PORT aux_clk_n = aux_clk_n
 PORT aux_clk_p = aux_clk_p
# PORT aux_synci_n   = aux1_clk_n
# PORT aux_synci_p   = aux1_clk_p
# PORT aux_synco_n   = aux1_clk_n
# PORT aux_synco_p   = aux1_clk_p
 PORT epb_clk_in = epb_clk_in
 PORT sys_clk = sys_clk
 PORT sys_clk90 = sys_clk90
 PORT sys_clk180 = sys_clk180
 PORT sys_clk270 = sys_clk270
 PORT sys_clk_lock = sys_clk_lock
 PORT sys_clk2x = sys_clk2x
 PORT sys_clk2x90 = sys_clk2x90
 PORT sys_clk2x180 = sys_clk2x180
 PORT sys_clk2x270 = sys_clk2x270
 PORT aux_clk       = aux_clk
 PORT aux_clk90     = aux_clk90
 PORT aux_clk180    = aux_clk180
 PORT aux_clk270    = aux_clk270
 PORT aux_clk2x     = aux_clk2x
 PORT aux_clk2x90   = aux_clk2x90
 PORT aux_clk2x180  = aux_clk2x180
 PORT aux_clk2x270  = aux_clk2x270
 PORT epb_clk = epb_clk
 PORT idelay_rst = power_on_rst
 PORT idelay_rdy = idelay_rdy
 PORT op_power_on_rst  = power_on_rst
 PORT clk_100 = clk_100
END

BEGIN reset_block
 PARAMETER INSTANCE = reset_block_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER WIDTH = 1000
 PORT clk = sys_clk
 PORT ip_async_reset_i = power_on_rst
 PORT ip_reset_i = power_on_rst
 PORT op_reset_o = sys_reset
END

BEGIN opb_v20
 PARAMETER INSTANCE = opb0
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_REG_GRANTS = 0
 PORT SYS_Rst = power_on_rst
 PORT OPB_Clk = epb_clk
END

BEGIN epb32_opb_bridge
 PARAMETER INSTANCE = epb_opb_bridge_inst
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MOPB = opb0
 PORT epb_clk = epb_clk
 PORT epb_cs_n = epb_cs_n
 PORT epb_oe_n = epb_oe_n
 PORT epb_r_w_n = epb_r_w_n
 PORT epb_be_n = epb_be_n
 PORT epb_addr = epb_addr
 PORT epb_doe_n = epb_doe_n
 PORT epb_data_oe_n = epb_data_oe_n
 PORT epb_data_i = epb_data_i
 PORT epb_data_o = epb_data_o
 PORT epb_rdy = epb_rdy
END

BEGIN epb_infrastructure
 PARAMETER INSTANCE = epb_infrastructure_inst
 PARAMETER HW_VER = 1.00.a
 PORT epb_data_oe_n_i = epb_data_oe_n
 PORT epb_data_out_i = epb_data_o
 PORT epb_data_in_o = epb_data_i
 PORT epb_data_buf = epb_data
END

BEGIN sys_block
 PARAMETER INSTANCE = sys_block_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER BOARD_ID = 0xbabe
 PARAMETER REV_MAJOR = 0x1
 PARAMETER REV_MINOR = 0x0
 PARAMETER REV_RCS = 0x0
 PARAMETER RCS_UPTODATE = 0x0
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT soft_reset = soft_reset
 PORT irq_n = ppc_irq_n
 PORT app_irq = 0x0000
 #PORT fab_clk    = sys_clk
  PORT fab_clk    = sys_clk
END



BEGIN sfp_mdio_controller
 PARAMETER HW_VER = 1.00.a                    
 PARAMETER INSTANCE = sfp_mdio_controller_inst                
 PARAMETER C_BASEADDR = 0x00060000           
 PARAMETER C_HIGHADDR = 0x0006FFFF          
 BUS_INTERFACE SOPB = opb0                    
 PORT OPB_Clk = epb_clk                        
 PORT mgt_gpio = mgt_gpio             
END 
PORT mgt_gpio = mgt_gpio, VEC = [11:0], DIR = IO  


##############################################
# User XSG IP core                           #
##############################################

BEGIN roach2_tut_tge
 PARAMETER INSTANCE = roach2_tut_tge_XSG_core_config
 PARAMETER HW_VER = 1.00.a
 PORT clk = sys_clk
 PORT roach2_tut_tge_dest_ip_user_data_out = roach2_tut_tge_dest_ip_user_data_out
 PORT roach2_tut_tge_dest_port_user_data_out = roach2_tut_tge_dest_port_user_data_out
 PORT roach2_tut_tge_gbe0_led_rx = roach2_tut_tge_gbe0_led_rx
 PORT roach2_tut_tge_gbe0_led_tx = roach2_tut_tge_gbe0_led_tx
 PORT roach2_tut_tge_gbe0_led_up = roach2_tut_tge_gbe0_led_up
 PORT roach2_tut_tge_gbe0_rx_bad_frame = roach2_tut_tge_gbe0_rx_bad_frame
 PORT roach2_tut_tge_gbe0_rx_data = roach2_tut_tge_gbe0_rx_data
 PORT roach2_tut_tge_gbe0_rx_dest_ip = roach2_tut_tge_gbe0_rx_dest_ip
 PORT roach2_tut_tge_gbe0_rx_dest_port = roach2_tut_tge_gbe0_rx_dest_port
 PORT roach2_tut_tge_gbe0_rx_end_of_frame = roach2_tut_tge_gbe0_rx_end_of_frame
 PORT roach2_tut_tge_gbe0_rx_overrun = roach2_tut_tge_gbe0_rx_overrun
 PORT roach2_tut_tge_gbe0_rx_source_ip = roach2_tut_tge_gbe0_rx_source_ip
 PORT roach2_tut_tge_gbe0_rx_source_port = roach2_tut_tge_gbe0_rx_source_port
 PORT roach2_tut_tge_gbe0_rx_valid = roach2_tut_tge_gbe0_rx_valid
 PORT roach2_tut_tge_gbe0_tx_afull = roach2_tut_tge_gbe0_tx_afull
 PORT roach2_tut_tge_gbe0_tx_overflow = roach2_tut_tge_gbe0_tx_overflow
 PORT roach2_tut_tge_gbe0_rst = roach2_tut_tge_gbe0_rst
 PORT roach2_tut_tge_gbe0_rx_ack = roach2_tut_tge_gbe0_rx_ack
 PORT roach2_tut_tge_gbe0_rx_overrun_ack = roach2_tut_tge_gbe0_rx_overrun_ack
 PORT roach2_tut_tge_gbe0_tx_data = roach2_tut_tge_gbe0_tx_data
 PORT roach2_tut_tge_gbe0_tx_dest_ip = roach2_tut_tge_gbe0_tx_dest_ip
 PORT roach2_tut_tge_gbe0_tx_dest_port = roach2_tut_tge_gbe0_tx_dest_port
 PORT roach2_tut_tge_gbe0_tx_end_of_frame = roach2_tut_tge_gbe0_tx_end_of_frame
 PORT roach2_tut_tge_gbe0_tx_valid = roach2_tut_tge_gbe0_tx_valid
 PORT roach2_tut_tge_gbe0_rxbadctr_user_data_in = roach2_tut_tge_gbe0_rxbadctr_user_data_in
 PORT roach2_tut_tge_gbe0_rxctr_user_data_in = roach2_tut_tge_gbe0_rxctr_user_data_in
 PORT roach2_tut_tge_gbe0_rxeofctr_user_data_in = roach2_tut_tge_gbe0_rxeofctr_user_data_in
 PORT roach2_tut_tge_gbe0_rxofctr_user_data_in = roach2_tut_tge_gbe0_rxofctr_user_data_in
 PORT roach2_tut_tge_gbe0_rxs_ss_bram_data_out = roach2_tut_tge_gbe0_rxs_ss_bram_data_out
 PORT roach2_tut_tge_gbe0_rxs_ss_bram_addr = roach2_tut_tge_gbe0_rxs_ss_bram_addr
 PORT roach2_tut_tge_gbe0_rxs_ss_bram_data_in = roach2_tut_tge_gbe0_rxs_ss_bram_data_in
 PORT roach2_tut_tge_gbe0_rxs_ss_bram_we = roach2_tut_tge_gbe0_rxs_ss_bram_we
 PORT roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out = roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out
 PORT roach2_tut_tge_gbe0_rxs_ss_status_user_data_in = roach2_tut_tge_gbe0_rxs_ss_status_user_data_in
 PORT roach2_tut_tge_gbe0_rxvldctr_user_data_in = roach2_tut_tge_gbe0_rxvldctr_user_data_in
 PORT roach2_tut_tge_gbe0_txctr_user_data_in = roach2_tut_tge_gbe0_txctr_user_data_in
 PORT roach2_tut_tge_gbe0_txfullctr_user_data_in = roach2_tut_tge_gbe0_txfullctr_user_data_in
 PORT roach2_tut_tge_gbe0_txofctr_user_data_in = roach2_tut_tge_gbe0_txofctr_user_data_in
 PORT roach2_tut_tge_gbe0_txs_ss_bram_data_out = roach2_tut_tge_gbe0_txs_ss_bram_data_out
 PORT roach2_tut_tge_gbe0_txs_ss_bram_addr = roach2_tut_tge_gbe0_txs_ss_bram_addr
 PORT roach2_tut_tge_gbe0_txs_ss_bram_data_in = roach2_tut_tge_gbe0_txs_ss_bram_data_in
 PORT roach2_tut_tge_gbe0_txs_ss_bram_we = roach2_tut_tge_gbe0_txs_ss_bram_we
 PORT roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out = roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out
 PORT roach2_tut_tge_gbe0_txs_ss_status_user_data_in = roach2_tut_tge_gbe0_txs_ss_status_user_data_in
 PORT roach2_tut_tge_gbe0_txvldctr_user_data_in = roach2_tut_tge_gbe0_txvldctr_user_data_in
 PORT roach2_tut_tge_gbe0_linkup_user_data_in = roach2_tut_tge_gbe0_linkup_user_data_in
 PORT roach2_tut_tge_gbe0_tx_cnt_user_data_in = roach2_tut_tge_gbe0_tx_cnt_user_data_in
 PORT roach2_tut_tge_gbe1_led_rx = roach2_tut_tge_gbe1_led_rx
 PORT roach2_tut_tge_gbe1_led_tx = roach2_tut_tge_gbe1_led_tx
 PORT roach2_tut_tge_gbe1_led_up = roach2_tut_tge_gbe1_led_up
 PORT roach2_tut_tge_gbe1_rx_bad_frame = roach2_tut_tge_gbe1_rx_bad_frame
 PORT roach2_tut_tge_gbe1_rx_data = roach2_tut_tge_gbe1_rx_data
 PORT roach2_tut_tge_gbe1_rx_dest_ip = roach2_tut_tge_gbe1_rx_dest_ip
 PORT roach2_tut_tge_gbe1_rx_dest_port = roach2_tut_tge_gbe1_rx_dest_port
 PORT roach2_tut_tge_gbe1_rx_end_of_frame = roach2_tut_tge_gbe1_rx_end_of_frame
 PORT roach2_tut_tge_gbe1_rx_overrun = roach2_tut_tge_gbe1_rx_overrun
 PORT roach2_tut_tge_gbe1_rx_source_ip = roach2_tut_tge_gbe1_rx_source_ip
 PORT roach2_tut_tge_gbe1_rx_source_port = roach2_tut_tge_gbe1_rx_source_port
 PORT roach2_tut_tge_gbe1_rx_valid = roach2_tut_tge_gbe1_rx_valid
 PORT roach2_tut_tge_gbe1_tx_afull = roach2_tut_tge_gbe1_tx_afull
 PORT roach2_tut_tge_gbe1_tx_overflow = roach2_tut_tge_gbe1_tx_overflow
 PORT roach2_tut_tge_gbe1_rst = roach2_tut_tge_gbe1_rst
 PORT roach2_tut_tge_gbe1_rx_ack = roach2_tut_tge_gbe1_rx_ack
 PORT roach2_tut_tge_gbe1_rx_overrun_ack = roach2_tut_tge_gbe1_rx_overrun_ack
 PORT roach2_tut_tge_gbe1_tx_data = roach2_tut_tge_gbe1_tx_data
 PORT roach2_tut_tge_gbe1_tx_dest_ip = roach2_tut_tge_gbe1_tx_dest_ip
 PORT roach2_tut_tge_gbe1_tx_dest_port = roach2_tut_tge_gbe1_tx_dest_port
 PORT roach2_tut_tge_gbe1_tx_end_of_frame = roach2_tut_tge_gbe1_tx_end_of_frame
 PORT roach2_tut_tge_gbe1_tx_valid = roach2_tut_tge_gbe1_tx_valid
 PORT roach2_tut_tge_gbe1_rxbadctr_user_data_in = roach2_tut_tge_gbe1_rxbadctr_user_data_in
 PORT roach2_tut_tge_gbe1_rxctr_user_data_in = roach2_tut_tge_gbe1_rxctr_user_data_in
 PORT roach2_tut_tge_gbe1_rxeofctr_user_data_in = roach2_tut_tge_gbe1_rxeofctr_user_data_in
 PORT roach2_tut_tge_gbe1_rxofctr_user_data_in = roach2_tut_tge_gbe1_rxofctr_user_data_in
 PORT roach2_tut_tge_gbe1_rxs_ss_bram_data_out = roach2_tut_tge_gbe1_rxs_ss_bram_data_out
 PORT roach2_tut_tge_gbe1_rxs_ss_bram_addr = roach2_tut_tge_gbe1_rxs_ss_bram_addr
 PORT roach2_tut_tge_gbe1_rxs_ss_bram_data_in = roach2_tut_tge_gbe1_rxs_ss_bram_data_in
 PORT roach2_tut_tge_gbe1_rxs_ss_bram_we = roach2_tut_tge_gbe1_rxs_ss_bram_we
 PORT roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out = roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out
 PORT roach2_tut_tge_gbe1_rxs_ss_status_user_data_in = roach2_tut_tge_gbe1_rxs_ss_status_user_data_in
 PORT roach2_tut_tge_gbe1_rxvldctr_user_data_in = roach2_tut_tge_gbe1_rxvldctr_user_data_in
 PORT roach2_tut_tge_gbe1_txctr_user_data_in = roach2_tut_tge_gbe1_txctr_user_data_in
 PORT roach2_tut_tge_gbe1_txfullctr_user_data_in = roach2_tut_tge_gbe1_txfullctr_user_data_in
 PORT roach2_tut_tge_gbe1_txofctr_user_data_in = roach2_tut_tge_gbe1_txofctr_user_data_in
 PORT roach2_tut_tge_gbe1_txs_ss_bram_data_out = roach2_tut_tge_gbe1_txs_ss_bram_data_out
 PORT roach2_tut_tge_gbe1_txs_ss_bram_addr = roach2_tut_tge_gbe1_txs_ss_bram_addr
 PORT roach2_tut_tge_gbe1_txs_ss_bram_data_in = roach2_tut_tge_gbe1_txs_ss_bram_data_in
 PORT roach2_tut_tge_gbe1_txs_ss_bram_we = roach2_tut_tge_gbe1_txs_ss_bram_we
 PORT roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out = roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out
 PORT roach2_tut_tge_gbe1_txs_ss_status_user_data_in = roach2_tut_tge_gbe1_txs_ss_status_user_data_in
 PORT roach2_tut_tge_gbe1_txvldctr_user_data_in = roach2_tut_tge_gbe1_txvldctr_user_data_in
 PORT roach2_tut_tge_gbe1_linkup_user_data_in = roach2_tut_tge_gbe1_linkup_user_data_in
 PORT roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in = roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in
 PORT roach2_tut_tge_led0_gbe0_pulse_tx_gateway = roach2_tut_tge_led0_gbe0_pulse_tx_gateway
 PORT roach2_tut_tge_led1_gbe0_up_gateway = roach2_tut_tge_led1_gbe0_up_gateway
 PORT roach2_tut_tge_led2_gbe1_pulse_rx_gateway = roach2_tut_tge_led2_gbe1_pulse_rx_gateway
 PORT roach2_tut_tge_led3_gbe1_up_gateway = roach2_tut_tge_led3_gbe1_up_gateway
 PORT roach2_tut_tge_pkt_sim_enable_user_data_out = roach2_tut_tge_pkt_sim_enable_user_data_out
 PORT roach2_tut_tge_pkt_sim_payload_len_user_data_out = roach2_tut_tge_pkt_sim_payload_len_user_data_out
 PORT roach2_tut_tge_pkt_sim_period_user_data_out = roach2_tut_tge_pkt_sim_period_user_data_out
 PORT roach2_tut_tge_rst_user_data_out = roach2_tut_tge_rst_user_data_out
 PORT roach2_tut_tge_tx_snapshot_ss_bram_data_out = roach2_tut_tge_tx_snapshot_ss_bram_data_out
 PORT roach2_tut_tge_tx_snapshot_ss_bram_addr = roach2_tut_tge_tx_snapshot_ss_bram_addr
 PORT roach2_tut_tge_tx_snapshot_ss_bram_data_in = roach2_tut_tge_tx_snapshot_ss_bram_data_in
 PORT roach2_tut_tge_tx_snapshot_ss_bram_we = roach2_tut_tge_tx_snapshot_ss_bram_we
 PORT roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out = roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out
 PORT roach2_tut_tge_tx_snapshot_ss_status_user_data_in = roach2_tut_tge_tx_snapshot_ss_status_user_data_in
END

############################
# Simulink interfaces      #
############################

# roach2_tut_tge/XSG_core_config


# roach2_tut_tge/dest_ip
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_dest_ip
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x010000FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_dest_ip_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/dest_port
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_dest_port
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000100
 PARAMETER C_HIGHADDR = 0x010001FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_dest_port_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0
BEGIN kat_ten_gb_eth
 PARAMETER INSTANCE = roach2_tut_tge_gbe0
 PARAMETER HW_VER = 1.00.a
 PARAMETER FABRIC_MAC = 0x123456780000
 PARAMETER FABRIC_IP = 0xC0A80514
 PARAMETER FABRIC_PORT = 0x2710
 PARAMETER FABRIC_GATEWAY = 0x1
 PARAMETER FABRIC_ENABLE = 1
 PARAMETER LARGE_PACKETS = 0
 PARAMETER RX_DIST_RAM = 1
 PARAMETER CPU_RX_ENABLE = 1
 PARAMETER CPU_TX_ENABLE = 1
 PARAMETER TTL = 0xFF
 PARAMETER PREEMPHASIS = 4
 PARAMETER POSTEMPHASIS = 0
 PARAMETER DIFFCTRL = 10
 PARAMETER RXEQMIX = 7
 PARAMETER PROMISC_MODE = 0
 PARAMETER C_BASEADDR = 0x01004000
 PARAMETER C_HIGHADDR = 0x01007FFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 BUS_INTERFACE PHY_CONF = phy_conf4
 BUS_INTERFACE XAUI_CONF = xaui_conf4
 BUS_INTERFACE XGMII = xgmii4
 PORT led_rx = roach2_tut_tge_gbe0_led_rx
 PORT led_tx = roach2_tut_tge_gbe0_led_tx
 PORT led_up = roach2_tut_tge_gbe0_led_up
 PORT rx_bad_frame = roach2_tut_tge_gbe0_rx_bad_frame
 PORT rx_data = roach2_tut_tge_gbe0_rx_data
 PORT rx_dest_ip = roach2_tut_tge_gbe0_rx_dest_ip
 PORT rx_dest_port = roach2_tut_tge_gbe0_rx_dest_port
 PORT rx_end_of_frame = roach2_tut_tge_gbe0_rx_end_of_frame
 PORT rx_overrun = roach2_tut_tge_gbe0_rx_overrun
 PORT rx_source_ip = roach2_tut_tge_gbe0_rx_source_ip
 PORT rx_source_port = roach2_tut_tge_gbe0_rx_source_port
 PORT rx_valid = roach2_tut_tge_gbe0_rx_valid
 PORT tx_afull = roach2_tut_tge_gbe0_tx_afull
 PORT tx_overflow = roach2_tut_tge_gbe0_tx_overflow
 PORT rst = roach2_tut_tge_gbe0_rst
 PORT rx_ack = roach2_tut_tge_gbe0_rx_ack
 PORT rx_overrun_ack = roach2_tut_tge_gbe0_rx_overrun_ack
 PORT tx_data = roach2_tut_tge_gbe0_tx_data
 PORT tx_dest_ip = roach2_tut_tge_gbe0_tx_dest_ip
 PORT tx_dest_port = roach2_tut_tge_gbe0_tx_dest_port
 PORT tx_end_of_frame = roach2_tut_tge_gbe0_tx_end_of_frame
 PORT tx_valid = roach2_tut_tge_gbe0_tx_valid
 PORT clk = sys_clk
 PORT xaui_clk = xaui_clk
 PORT xaui_reset = sys_reset
END

BEGIN xaui_phy
  PARAMETER INSTANCE = xaui_phy_4
  PARAMETER HW_VER = 1.00.a
  BUS_INTERFACE XAUI_SYS = xaui_sys4
  BUS_INTERFACE XAUI_CONF = xaui_conf4
  BUS_INTERFACE XGMII    = xgmii4
  PORT reset   = sys_reset
  PORT xaui_clk = xaui_clk
END

# roach2_tut_tge/gbe0/rxbadctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxbadctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01008000
 PARAMETER C_HIGHADDR = 0x010080FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_rxbadctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/rxctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01008100
 PARAMETER C_HIGHADDR = 0x010081FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_rxctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/rxeofctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxeofctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01008200
 PARAMETER C_HIGHADDR = 0x010082FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_rxeofctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/rxofctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxofctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01008300
 PARAMETER C_HIGHADDR = 0x010083FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_rxofctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/rxs/ss/bram
BEGIN bram_block_custom
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxs_ss_bram_ramblk
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_PORTA_DWIDTH   = 128
 PARAMETER C_PORTA_NUM_WE   = 16
 PARAMETER C_PORTA_DEPTH    = 13
 PARAMETER C_PORTB_DEPTH    = 15
 PARAMETER OPTIMIZATION     = Minimum_Area
 PARAMETER REG_CORE_OUTPUT  = false
 PARAMETER REG_PRIM_OUTPUT  = false
 PORT clk           = sys_clk
 PORT bram_addr     = roach2_tut_tge_gbe0_rxs_ss_bram_addr    
 PORT bram_rd_data  = roach2_tut_tge_gbe0_rxs_ss_bram_data_out
 PORT bram_wr_data  = roach2_tut_tge_gbe0_rxs_ss_bram_data_in 
 PORT bram_we       = roach2_tut_tge_gbe0_rxs_ss_bram_we      
 BUS_INTERFACE PORTB = roach2_tut_tge_gbe0_rxs_ss_bram_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxs_ss_bram
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01020000
 PARAMETER C_HIGHADDR = 0x0103FFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = roach2_tut_tge_gbe0_rxs_ss_bram_ramblk_portb
END


# roach2_tut_tge/gbe0/rxs/ss/ctrl
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxs_ss_ctrl
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01040000
 PARAMETER C_HIGHADDR = 0x010400FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/rxs/ss/status
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxs_ss_status
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01040100
 PARAMETER C_HIGHADDR = 0x010401FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_rxs_ss_status_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/rxvldctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_rxvldctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01040200
 PARAMETER C_HIGHADDR = 0x010402FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_rxvldctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/txctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_txctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01040300
 PARAMETER C_HIGHADDR = 0x010403FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_txctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/txfullctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_txfullctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01040400
 PARAMETER C_HIGHADDR = 0x010404FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_txfullctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/txofctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_txofctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01040500
 PARAMETER C_HIGHADDR = 0x010405FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_txofctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/txs/ss/bram
BEGIN bram_block_custom
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_txs_ss_bram_ramblk
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_PORTA_DWIDTH   = 128
 PARAMETER C_PORTA_NUM_WE   = 16
 PARAMETER C_PORTA_DEPTH    = 13
 PARAMETER C_PORTB_DEPTH    = 15
 PARAMETER OPTIMIZATION     = Minimum_Area
 PARAMETER REG_CORE_OUTPUT  = false
 PARAMETER REG_PRIM_OUTPUT  = false
 PORT clk           = sys_clk
 PORT bram_addr     = roach2_tut_tge_gbe0_txs_ss_bram_addr    
 PORT bram_rd_data  = roach2_tut_tge_gbe0_txs_ss_bram_data_out
 PORT bram_wr_data  = roach2_tut_tge_gbe0_txs_ss_bram_data_in 
 PORT bram_we       = roach2_tut_tge_gbe0_txs_ss_bram_we      
 BUS_INTERFACE PORTB = roach2_tut_tge_gbe0_txs_ss_bram_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_txs_ss_bram
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01060000
 PARAMETER C_HIGHADDR = 0x0107FFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = roach2_tut_tge_gbe0_txs_ss_bram_ramblk_portb
END


# roach2_tut_tge/gbe0/txs/ss/ctrl
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_txs_ss_ctrl
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01080000
 PARAMETER C_HIGHADDR = 0x010800FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/txs/ss/status
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_txs_ss_status
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01080100
 PARAMETER C_HIGHADDR = 0x010801FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_txs_ss_status_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0/txvldctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_txvldctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01080200
 PARAMETER C_HIGHADDR = 0x010802FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_txvldctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0_linkup
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_linkup
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01080300
 PARAMETER C_HIGHADDR = 0x010803FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_linkup_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe0_tx_cnt
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe0_tx_cnt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01080400
 PARAMETER C_HIGHADDR = 0x010804FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe0_tx_cnt_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1
BEGIN kat_ten_gb_eth
 PARAMETER INSTANCE = roach2_tut_tge_gbe1
 PARAMETER HW_VER = 1.00.a
 PARAMETER FABRIC_MAC = 0x123456780000
 PARAMETER FABRIC_IP = 0xC0A80510
 PARAMETER FABRIC_PORT = 0x2710
 PARAMETER FABRIC_GATEWAY = 0x1
 PARAMETER FABRIC_ENABLE = 0
 PARAMETER LARGE_PACKETS = 0
 PARAMETER RX_DIST_RAM = 0
 PARAMETER CPU_RX_ENABLE = 1
 PARAMETER CPU_TX_ENABLE = 1
 PARAMETER TTL = 0xFF
 PARAMETER PREEMPHASIS = 4
 PARAMETER POSTEMPHASIS = 0
 PARAMETER DIFFCTRL = 10
 PARAMETER RXEQMIX = 7
 PARAMETER PROMISC_MODE = 0
 PARAMETER C_BASEADDR = 0x01084000
 PARAMETER C_HIGHADDR = 0x01087FFF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 BUS_INTERFACE PHY_CONF = phy_conf5
 BUS_INTERFACE XAUI_CONF = xaui_conf5
 BUS_INTERFACE XGMII = xgmii5
 PORT led_rx = roach2_tut_tge_gbe1_led_rx
 PORT led_tx = roach2_tut_tge_gbe1_led_tx
 PORT led_up = roach2_tut_tge_gbe1_led_up
 PORT rx_bad_frame = roach2_tut_tge_gbe1_rx_bad_frame
 PORT rx_data = roach2_tut_tge_gbe1_rx_data
 PORT rx_dest_ip = roach2_tut_tge_gbe1_rx_dest_ip
 PORT rx_dest_port = roach2_tut_tge_gbe1_rx_dest_port
 PORT rx_end_of_frame = roach2_tut_tge_gbe1_rx_end_of_frame
 PORT rx_overrun = roach2_tut_tge_gbe1_rx_overrun
 PORT rx_source_ip = roach2_tut_tge_gbe1_rx_source_ip
 PORT rx_source_port = roach2_tut_tge_gbe1_rx_source_port
 PORT rx_valid = roach2_tut_tge_gbe1_rx_valid
 PORT tx_afull = roach2_tut_tge_gbe1_tx_afull
 PORT tx_overflow = roach2_tut_tge_gbe1_tx_overflow
 PORT rst = roach2_tut_tge_gbe1_rst
 PORT rx_ack = roach2_tut_tge_gbe1_rx_ack
 PORT rx_overrun_ack = roach2_tut_tge_gbe1_rx_overrun_ack
 PORT tx_data = roach2_tut_tge_gbe1_tx_data
 PORT tx_dest_ip = roach2_tut_tge_gbe1_tx_dest_ip
 PORT tx_dest_port = roach2_tut_tge_gbe1_tx_dest_port
 PORT tx_end_of_frame = roach2_tut_tge_gbe1_tx_end_of_frame
 PORT tx_valid = roach2_tut_tge_gbe1_tx_valid
 PORT clk = sys_clk
 PORT xaui_clk = xaui_clk
 PORT xaui_reset = sys_reset
END

BEGIN xaui_phy
  PARAMETER INSTANCE = xaui_phy_5
  PARAMETER HW_VER = 1.00.a
  BUS_INTERFACE XAUI_SYS = xaui_sys5
  BUS_INTERFACE XAUI_CONF = xaui_conf5
  BUS_INTERFACE XGMII    = xgmii5
  PORT reset   = sys_reset
  PORT xaui_clk = xaui_clk
END

# roach2_tut_tge/gbe1/rxbadctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxbadctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01088000
 PARAMETER C_HIGHADDR = 0x010880FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_rxbadctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/rxctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01088100
 PARAMETER C_HIGHADDR = 0x010881FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_rxctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/rxeofctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxeofctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01088200
 PARAMETER C_HIGHADDR = 0x010882FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_rxeofctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/rxofctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxofctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01088300
 PARAMETER C_HIGHADDR = 0x010883FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_rxofctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/rxs/ss/bram
BEGIN bram_block_custom
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxs_ss_bram_ramblk
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_PORTA_DWIDTH   = 128
 PARAMETER C_PORTA_NUM_WE   = 16
 PARAMETER C_PORTA_DEPTH    = 13
 PARAMETER C_PORTB_DEPTH    = 15
 PARAMETER OPTIMIZATION     = Minimum_Area
 PARAMETER REG_CORE_OUTPUT  = false
 PARAMETER REG_PRIM_OUTPUT  = false
 PORT clk           = sys_clk
 PORT bram_addr     = roach2_tut_tge_gbe1_rxs_ss_bram_addr    
 PORT bram_rd_data  = roach2_tut_tge_gbe1_rxs_ss_bram_data_out
 PORT bram_wr_data  = roach2_tut_tge_gbe1_rxs_ss_bram_data_in 
 PORT bram_we       = roach2_tut_tge_gbe1_rxs_ss_bram_we      
 BUS_INTERFACE PORTB = roach2_tut_tge_gbe1_rxs_ss_bram_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxs_ss_bram
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010A0000
 PARAMETER C_HIGHADDR = 0x010BFFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = roach2_tut_tge_gbe1_rxs_ss_bram_ramblk_portb
END


# roach2_tut_tge/gbe1/rxs/ss/ctrl
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxs_ss_ctrl
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x010C0000
 PARAMETER C_HIGHADDR = 0x010C00FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/rxs/ss/status
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxs_ss_status
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x010C0100
 PARAMETER C_HIGHADDR = 0x010C01FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_rxs_ss_status_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/rxvldctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rxvldctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x010C0200
 PARAMETER C_HIGHADDR = 0x010C02FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_rxvldctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/txctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_txctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x010C0300
 PARAMETER C_HIGHADDR = 0x010C03FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_txctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/txfullctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_txfullctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x010C0400
 PARAMETER C_HIGHADDR = 0x010C04FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_txfullctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/txofctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_txofctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x010C0500
 PARAMETER C_HIGHADDR = 0x010C05FF
 BUS_INTERFACE SOPB = opb1
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_txofctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/txs/ss/bram
BEGIN bram_block_custom
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_txs_ss_bram_ramblk
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_PORTA_DWIDTH   = 128
 PARAMETER C_PORTA_NUM_WE   = 16
 PARAMETER C_PORTA_DEPTH    = 13
 PARAMETER C_PORTB_DEPTH    = 15
 PARAMETER OPTIMIZATION     = Minimum_Area
 PARAMETER REG_CORE_OUTPUT  = false
 PARAMETER REG_PRIM_OUTPUT  = false
 PORT clk           = sys_clk
 PORT bram_addr     = roach2_tut_tge_gbe1_txs_ss_bram_addr    
 PORT bram_rd_data  = roach2_tut_tge_gbe1_txs_ss_bram_data_out
 PORT bram_wr_data  = roach2_tut_tge_gbe1_txs_ss_bram_data_in 
 PORT bram_we       = roach2_tut_tge_gbe1_txs_ss_bram_we      
 BUS_INTERFACE PORTB = roach2_tut_tge_gbe1_txs_ss_bram_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_txs_ss_bram
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x010E0000
 PARAMETER C_HIGHADDR = 0x010FFFFF
 BUS_INTERFACE SOPB = opb1
 BUS_INTERFACE PORTA = roach2_tut_tge_gbe1_txs_ss_bram_ramblk_portb
END


# roach2_tut_tge/gbe1/txs/ss/ctrl
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_txs_ss_ctrl
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100000
 PARAMETER C_HIGHADDR = 0x011000FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/txs/ss/status
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_txs_ss_status
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100100
 PARAMETER C_HIGHADDR = 0x011001FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_txs_ss_status_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1/txvldctr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_txvldctr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100200
 PARAMETER C_HIGHADDR = 0x011002FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_txvldctr_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1_linkup
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_linkup
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100300
 PARAMETER C_HIGHADDR = 0x011003FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_linkup_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/gbe1_rx_frame_cnt
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_gbe1_rx_frame_cnt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100400
 PARAMETER C_HIGHADDR = 0x011004FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in
 PORT user_clk = sys_clk
END

# roach2_tut_tge/led0_gbe0_pulse_tx
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = roach2_tut_tge_led0_gbe0_pulse_tx
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = roach2_tut_tge_led0_gbe0_pulse_tx_gateway
 PORT io_pad = roach2_tut_tge_led0_gbe0_pulse_tx_ext
 PORT clk = sys_clk
 PORT clk90 = sys_clk90
END
PORT roach2_tut_tge_led0_gbe0_pulse_tx_ext = roach2_tut_tge_led0_gbe0_pulse_tx_ext, DIR = out, VEC = [0:0]

# roach2_tut_tge/led1_gbe0_up
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = roach2_tut_tge_led1_gbe0_up
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = roach2_tut_tge_led1_gbe0_up_gateway
 PORT io_pad = roach2_tut_tge_led1_gbe0_up_ext
 PORT clk = sys_clk
 PORT clk90 = sys_clk90
END
PORT roach2_tut_tge_led1_gbe0_up_ext = roach2_tut_tge_led1_gbe0_up_ext, DIR = out, VEC = [0:0]

# roach2_tut_tge/led2_gbe1_pulse_rx
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = roach2_tut_tge_led2_gbe1_pulse_rx
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = false
 PORT gateway = roach2_tut_tge_led2_gbe1_pulse_rx_gateway
 PORT io_pad = roach2_tut_tge_led2_gbe1_pulse_rx_ext
 PORT clk = sys_clk
 PORT clk90 = sys_clk90
END
PORT roach2_tut_tge_led2_gbe1_pulse_rx_ext = roach2_tut_tge_led2_gbe1_pulse_rx_ext, DIR = out, VEC = [0:0]

# roach2_tut_tge/led3_gbe1_up
BEGIN gpio_simulink2ext
 PARAMETER INSTANCE = roach2_tut_tge_led3_gbe1_up
 PARAMETER HW_VER = 1.00.a
 PARAMETER DDR = 0
 PARAMETER WIDTH = 1
 PARAMETER CLK_PHASE = 0
 PARAMETER REG_IOB = true
 PORT gateway = roach2_tut_tge_led3_gbe1_up_gateway
 PORT io_pad = roach2_tut_tge_led3_gbe1_up_ext
 PORT clk = sys_clk
 PORT clk90 = sys_clk90
END
PORT roach2_tut_tge_led3_gbe1_up_ext = roach2_tut_tge_led3_gbe1_up_ext, DIR = out, VEC = [0:0]

# roach2_tut_tge/pkt_sim/enable
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_pkt_sim_enable
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100500
 PARAMETER C_HIGHADDR = 0x011005FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_pkt_sim_enable_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/pkt_sim/payload_len
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_pkt_sim_payload_len
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100600
 PARAMETER C_HIGHADDR = 0x011006FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_pkt_sim_payload_len_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/pkt_sim/period
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_pkt_sim_period
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100700
 PARAMETER C_HIGHADDR = 0x011007FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_pkt_sim_period_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/rst
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_rst
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01100800
 PARAMETER C_HIGHADDR = 0x011008FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_rst_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/tx_snapshot/ss/bram
BEGIN bram_block_custom
 PARAMETER INSTANCE = roach2_tut_tge_tx_snapshot_ss_bram_ramblk
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_PORTA_DWIDTH   = 128
 PARAMETER C_PORTA_NUM_WE   = 16
 PARAMETER C_PORTA_DEPTH    = 12
 PARAMETER C_PORTB_DEPTH    = 14
 PARAMETER OPTIMIZATION     = Minimum_Area
 PARAMETER REG_CORE_OUTPUT  = false
 PARAMETER REG_PRIM_OUTPUT  = false
 PORT clk           = sys_clk
 PORT bram_addr     = roach2_tut_tge_tx_snapshot_ss_bram_addr    
 PORT bram_rd_data  = roach2_tut_tge_tx_snapshot_ss_bram_data_out
 PORT bram_wr_data  = roach2_tut_tge_tx_snapshot_ss_bram_data_in 
 PORT bram_we       = roach2_tut_tge_tx_snapshot_ss_bram_we      
 BUS_INTERFACE PORTB = roach2_tut_tge_tx_snapshot_ss_bram_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = roach2_tut_tge_tx_snapshot_ss_bram
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01110000
 PARAMETER C_HIGHADDR = 0x0111FFFF
 BUS_INTERFACE SOPB = opb2
 BUS_INTERFACE PORTA = roach2_tut_tge_tx_snapshot_ss_bram_ramblk_portb
END


# roach2_tut_tge/tx_snapshot/ss/ctrl
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = roach2_tut_tge_tx_snapshot_ss_ctrl
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01120000
 PARAMETER C_HIGHADDR = 0x011200FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_out = roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out
 PORT user_clk = sys_clk
END

# roach2_tut_tge/tx_snapshot/ss/status
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = roach2_tut_tge_tx_snapshot_ss_status
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01120100
 PARAMETER C_HIGHADDR = 0x011201FF
 BUS_INTERFACE SOPB = opb2
 PORT OPB_Clk = epb_clk
 PORT user_data_in = roach2_tut_tge_tx_snapshot_ss_status_user_data_in
 PORT user_clk = sys_clk
END

# OPB to OPB bridge added at 0x1080000
BEGIN opb_v20
 PARAMETER INSTANCE = opb1
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_reset
 PORT OPB_Clk = epb_clk
END

BEGIN opb_opb_lite
 PARAMETER INSTANCE = opb2opb_bridge_opb1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_DECODES  = 1
 PARAMETER C_DEC0_BASEADDR = 0x01080000
 PARAMETER C_DEC0_HIGHADDR = 0x010FFFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE MOPB = opb1
 PORT MOPB_Clk = epb_clk
 PORT SOPB_Clk = epb_clk
END

# OPB to OPB bridge added at 0x1100000
BEGIN opb_v20
 PARAMETER INSTANCE = opb2
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_reset
 PORT OPB_Clk = epb_clk
END

BEGIN opb_opb_lite
 PARAMETER INSTANCE = opb2opb_bridge_opb2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_DECODES  = 1
 PARAMETER C_DEC0_BASEADDR = 0x01100000
 PARAMETER C_DEC0_HIGHADDR = 0x0117FFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE MOPB = opb2
 PORT MOPB_Clk = epb_clk
 PORT SOPB_Clk = epb_clk
END

