<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.11.30.23:49:43"
 outputDirectory="C:/Users/oiram/Desktop/VGA/unsaved/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C7G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="unsaved:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1638337778,AUTO_UNIQUE_ID=(altera_up_avalon_adc:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,board=DE10-Lite,board_rev=Autodetect,max10plldivby=5,max10pllmultby=1,numch=1,numch_=2,sclk_freq=10.0,tsclk=5)(clock_source:20.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock:20.1:)(reset:20.1:)"
   instancePathKey="unsaved"
   kind="unsaved"
   version="1.0"
   name="unsaved">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1638337778" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/unsaved.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_up_avalon_adv_adc.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sample_store.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sample_store_ram.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/unsaved_adc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/oiram/Desktop/VGA/unsaved.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/altera_up_avalon_adc_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:unsaved "unsaved"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="unsaved"><![CDATA["<b>unsaved</b>" reuses <b>altera_up_avalon_adc</b> "<b>submodules/unsaved_adc_0</b>"]]></message>
   <message level="Debug" culprit="unsaved"><![CDATA["<b>unsaved</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="unsaved">queue size: 1 starting:altera_up_avalon_adc "submodules/unsaved_adc_0"</message>
   <message level="Info" culprit="adc_0">Starting Generation of ADC Controller for DE-series Board</message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control_avrg_fifo.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control_fsm.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sample_store.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sample_store_ram.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer_csr.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer_ctrl.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>chsel_code_converter_sw_to_hw.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>DE10_Lite_ADC_Core_modular_adc_0.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>fiftyfivenm_adcblock_primitive_wrapper.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>fiftyfivenm_adcblock_top_wrapper.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Info" culprit="adc_0">C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0007_sopcgen/unsaved_adc_0.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_sh.exe -t C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0008_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0007_sopcgen/unsaved_adc_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.828s</message>
   <message level="Debug">Command took 0.966s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_sh.exe -t C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0009_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\Users\oiram\AppData\Local\Temp\alt8962_2082055033855697327.dir\0007_sopcgen\unsaved_adc_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0009_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=unsaved_adc_0 "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=board=S\"DE10-Lite\";board_rev=S\"Autodetect\";tsclk=D\"5\";numch=D\"1\";max10pllmultby=D\"1\";max10plldivby=D\"5\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.782s</message>
   <message level="Debug">Command took 0.995s</message>
   <message level="Info" culprit="adc_0"><![CDATA["<b>unsaved</b>" instantiated <b>altera_up_avalon_adc</b> "<b>adc_0</b>"]]></message>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>unsaved</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_adc:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,board=DE10-Lite,board_rev=Autodetect,max10plldivby=5,max10pllmultby=1,numch=1,numch_=2,sclk_freq=10.0,tsclk=5"
   instancePathKey="unsaved:.:adc_0"
   kind="altera_up_avalon_adc"
   version="18.0"
   name="unsaved_adc_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="max10plldivby" value="5" />
  <parameter name="tsclk" value="5" />
  <parameter name="sclk_freq" value="10.0" />
  <parameter name="numch_" value="2" />
  <parameter name="board_rev" value="Autodetect" />
  <parameter name="max10pllmultby" value="1" />
  <parameter name="board" value="DE10-Lite" />
  <parameter name="numch" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_up_avalon_adv_adc.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sample_store.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sample_store_ram.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/unsaved_adc_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/altera_up_avalon_adc_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="unsaved" as="adc_0" />
  <messages>
   <message level="Debug" culprit="unsaved">queue size: 1 starting:altera_up_avalon_adc "submodules/unsaved_adc_0"</message>
   <message level="Info" culprit="adc_0">Starting Generation of ADC Controller for DE-series Board</message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control_avrg_fifo.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_control_fsm.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sample_store.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sample_store_ram.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer_csr.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>altera_modular_adc_sequencer_ctrl.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>chsel_code_converter_sw_to_hw.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>DE10_Lite_ADC_Core_modular_adc_0.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>fiftyfivenm_adcblock_primitive_wrapper.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> from generate callback added file <b>fiftyfivenm_adcblock_top_wrapper.v</b> with wrong prefix; use [get_generation_property output_name] to get correct prefix]]></message>
   <message level="Warning" culprit="adc_0"><![CDATA[<b>add_file</b> on static file <b>C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v</b> from generate callback is unsafe; add static files from main program]]></message>
   <message level="Info" culprit="adc_0">C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0007_sopcgen/unsaved_adc_0.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_sh.exe -t C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0008_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0007_sopcgen/unsaved_adc_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.828s</message>
   <message level="Debug">Command took 0.966s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_sh.exe -t C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0009_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\Users\oiram\AppData\Local\Temp\alt8962_2082055033855697327.dir\0007_sopcgen\unsaved_adc_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/oiram/AppData/Local/Temp/alt8962_2082055033855697327.dir/0009_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=unsaved_adc_0 "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=board=S\"DE10-Lite\";board_rev=S\"Autodetect\";tsclk=D\"5\";numch=D\"1\";max10pllmultby=D\"1\";max10plldivby=D\"5\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.782s</message>
   <message level="Debug">Command took 0.995s</message>
   <message level="Info" culprit="adc_0"><![CDATA["<b>unsaved</b>" instantiated <b>altera_up_avalon_adc</b> "<b>adc_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="unsaved:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/oiram/Desktop/VGA/unsaved/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="unsaved" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>unsaved</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
