<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-gpio-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-gpio-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2010 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_GPIO_DEFS_H__</span>
<span class="cp">#define __CVMX_GPIO_DEFS_H__</span>

<span class="cp">#define CVMX_GPIO_BIT_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001070000000800ull) + ((offset) &amp; 15) * 8)</span>
<span class="cp">#define CVMX_GPIO_BOOT_ENA (CVMX_ADD_IO_SEG(0x00010700000008A8ull))</span>
<span class="cp">#define CVMX_GPIO_CLK_GENX(offset) (CVMX_ADD_IO_SEG(0x00010700000008C0ull) + ((offset) &amp; 3) * 8)</span>
<span class="cp">#define CVMX_GPIO_CLK_QLMX(offset) (CVMX_ADD_IO_SEG(0x00010700000008E0ull) + ((offset) &amp; 1) * 8)</span>
<span class="cp">#define CVMX_GPIO_DBG_ENA (CVMX_ADD_IO_SEG(0x00010700000008A0ull))</span>
<span class="cp">#define CVMX_GPIO_INT_CLR (CVMX_ADD_IO_SEG(0x0001070000000898ull))</span>
<span class="cp">#define CVMX_GPIO_RX_DAT (CVMX_ADD_IO_SEG(0x0001070000000880ull))</span>
<span class="cp">#define CVMX_GPIO_TX_CLR (CVMX_ADD_IO_SEG(0x0001070000000890ull))</span>
<span class="cp">#define CVMX_GPIO_TX_SET (CVMX_ADD_IO_SEG(0x0001070000000888ull))</span>
<span class="cp">#define CVMX_GPIO_XBIT_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001070000000900ull) + ((offset) &amp; 31) * 8 - 8*16)</span>

<span class="k">union</span> <span class="n">cvmx_gpio_bit_cfgx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">synce_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk_gen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fil_sel</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fil_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">int_type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">int_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_xor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_oe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fil_sel</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fil_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">int_type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">int_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_xor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_oe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_15_63</span><span class="o">:</span><span class="mi">49</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk_gen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fil_sel</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fil_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">int_type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">int_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_xor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_oe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn30xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_bit_cfgx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_boot_ena</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_boot_ena_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">boot_ena</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_7</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_boot_ena_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_boot_ena_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_boot_ena_s</span> <span class="n">cn50xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_clk_genx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_genx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">n</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_genx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_genx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_genx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_genx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_genx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_genx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_clk_qlmx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_qlmx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">div</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lane_sel</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_qlmx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_clk_qlmx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_dbg_ena</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_dbg_ena_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_21_63</span><span class="o">:</span><span class="mi">43</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbg_ena</span><span class="o">:</span><span class="mi">21</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_dbg_ena_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_dbg_ena_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_dbg_ena_s</span> <span class="n">cn50xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_int_clr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_int_clr_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_rx_dat</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_24_63</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dat</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dat</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_rx_dat_cn38xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_tx_clr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_24_63</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clr</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clr</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_clr_cn38xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_tx_set</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_24_63</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">set</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">set</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_tx_set_cn38xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gpio_xbit_cfgx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_xbit_cfgx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fil_sel</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fil_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_3</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_xor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_oe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_xbit_cfgx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_xbit_cfgx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gpio_xbit_cfgx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
