

  LIBRARY IEEE;
  USE ieee.std_logic_1164.ALL;
  USE ieee.numeric_std.ALL;
  
  
  ENTITY RAM IS 
		PORT( clk   : IN  STD_LOGIC;
		      en    : IN  STD_LOGIC;
				wr    : IN  STD_LOGIC;
				di    : IN  STD_LOGIC;
				add   : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
				rm    : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
				mem_b : OUT STD_LOGIC
	    );
  END RAM;
  
  
  ARCHITECTURE BHV OF RAM IS 
		TYPE mem is ARRAY(0 TO X"FFFFFFFF") of STD_LOGIC_VECTOR(7 DOWNTO 0);
		memory : mem;
		VARIABLE cnt : integer := 0;
		
		BEGIN 
			mem_proc : PROCESS(clk)
			BEGIN
				IF(rising_edge(clk) AND en = '1' AND wr = '0') THEN 
					
				END IF;
			END PROCESS;
  
  
  
  
  END BHV;
