Simulator report for AA2380-MAXV_TSTQ9
Wed Mar 06 15:42:22 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 64.0 ms       ;
; Simulation Netlist Size     ; 456 nodes     ;
; Simulation Coverage         ;      78.44 %  ;
; Total Number of Transitions ; 236666424     ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; MAX II        ;
; Device                      ; EPM2210F324C3 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                              ;
+--------------------------------------------------------------------------------------------+------------------------------------+---------------+
; Option                                                                                     ; Setting                            ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                             ; Timing        ;
; Start time                                                                                 ; 0 ns                               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                               ;               ;
; Vector input source                                                                        ; TEST_Multimodes_ExtClockEnable.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off                                ; On            ;
; Check outputs                                                                              ; Off                                ; Off           ;
; Report simulation coverage                                                                 ; On                                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                                ; Off           ;
; Detect glitches                                                                            ; Off                                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                ; Off           ;
; Generate Signal Activity File                                                              ; Off                                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                               ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      78.44 % ;
; Total nodes checked                                 ; 456          ;
; Total output ports checked                          ; 589          ;
; Total output ports with complete 1/0-value coverage ; 462          ;
; Total output ports with no 1/0-value coverage       ; 110          ;
; Total output ports with no 1-value coverage         ; 111          ;
; Total output ports with no 0-value coverage         ; 126          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                              ; Output Port Name                                                                                                                                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Fso                                                                                                                                          ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Fso                                                                                                                                                    ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~0                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~1                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~1                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clearAll                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clearAll                                                                                                                                               ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|BUSY_on                                                                                                                                           ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|BUSY_on                                                                                                                                                     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[23]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[23]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVGen_READ                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVGen_READ                                                                                                                                          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVen_SHFT                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVen_SHFT                                                                                                                                          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVGen_SCK                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVGen_SCK                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVen_SCK                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVen_SCK                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[23]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[23]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[20]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[20]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[19]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[19]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[18]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[18]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[15]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[15]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[12]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[12]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[11]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[11]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[10]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[10]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[9]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[9]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[8]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[8]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[6]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[6]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[3]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[3]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[2]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[2]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[0]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[0]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[6]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[6]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[5]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[5]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[4]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[4]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[3]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[3]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[2]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[2]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[1]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[1]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4]                                                                                                                                       ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4]~3                                                                                                                                     ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4]~3COUT1_23                                                                                                                             ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3]~5                                                                                                                                     ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3]~5COUT1_21                                                                                                                             ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2]~7                                                                                                                                     ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2]~7COUT1_19                                                                                                                             ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1]~9                                                                                                                                     ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1]~9COUT1_17                                                                                                                             ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0]                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0]                                                                                                                                       ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[3]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[3]~3                                                                                                                                         ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[3]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[3]~3COUT1_18                                                                                                                                 ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[2]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[2]~5                                                                                                                                         ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[2]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[2]~5COUT1_16                                                                                                                                 ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[1]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[1]~7                                                                                                                                         ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[1]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[1]~7COUT1_14                                                                                                                                 ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[0]                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|TCLK23[0]                                                                                                                                           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[4]~0                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[4]~0                                                                                                                                  ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[3]~1                                                                                                                                  ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[2]~2                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[2]~2                                                                                                                                  ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[1]~3                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[1]~3                                                                                                                                  ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~6                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~6                                                                                                                                  ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~2                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~2                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~3                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~3                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~4                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add1~4                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan2~0                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan2~0                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|zReadCLK                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|ReadCLK                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clken_nFS                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clken_nFS                                                                                                                                              ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clken_FSo                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clken_FSo                                                                                                                                              ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|AVGlatch[0]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|AVGlatch[0]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|AVGlatch[1]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|ChangeDetect~0                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SRLatch[0]                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SRLatch[0]                                                                                                                                             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|AVGlatch[2]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|ChangeDetect~1                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SRLatch[1]                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SRLatch[1]                                                                                                                                             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SRLatch[2]                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|ChangeDetect~2                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clockDIV[3]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clockDIV[3]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_end                                                                                                                                          ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_end                                                                                                                                                    ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|SCKL                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[22]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[22]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~0                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~0                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~1                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~1                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~0                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~0                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~2                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~2                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~3                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~3                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~1                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~1                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~4                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~4                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~5                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~5                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~2                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~2                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[7]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[7]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~6                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~6                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~7                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~7                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~3                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~3                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~4                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal1~4                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18]                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18]                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~0                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~0                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~1                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~1                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~2                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~2                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~3                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~3                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~4                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan4~4                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_cycles~1                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_cycles~1                                                                                                                                        ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~8                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Mux5~8                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan2~0                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan2~0                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan0~0                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan0~0                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan2~1                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan2~1                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan2~2                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan2~2                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|sBUSYL                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|sBUSYL                                                                                                                                              ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~0                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~0                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~5                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~5                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~5                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~7                                                                                                                                              ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~5                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~7COUT1_56                                                                                                                                      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~10                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~10                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~10                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~12                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~10                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~12COUT1_54                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~0                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~0                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~15                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~15                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~15                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~17                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~15                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~17COUT1_58                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~20                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~20                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~20                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~22                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~20                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~22COUT1_60                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~1                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~1                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~25                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~25                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~25                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~27                                                                                                                                             ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~30                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~30                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~30                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~32                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~2                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~2                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~35                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~35                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~35                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~37                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~40                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~40                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~40                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~42                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~3                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~3                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~4                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Equal0~4                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan0~1                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan0~1                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan1~0                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan1~0                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan1~1                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan1~1                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan1~2                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan1~2                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan1~3                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan1~3                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~0                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~0                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~0                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~0                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~0                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~2COUT1_66                                                                                                                                      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~6                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~6                                                                                                                                              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~6                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~8COUT1_64                                                                                                                                      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~12                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~12                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~12                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~14                                                                                                                                             ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~18                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~18                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~18                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~20                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~18                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~20COUT1_62                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~24                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~24                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~24                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~26                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~24                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~26COUT1_60                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~30                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~30                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~30                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~32                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~30                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~32COUT1_58                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|nFS                                                                                                                                          ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|ResetAVGread~0                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|nFS                                                                                                                                          ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|nFS                                                                                                                                                    ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[9]~0                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[9]~0                                                                                                                                        ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan5~0                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan5~0                                                                                                                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~7                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~7                                                                                                                                  ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8                                                                                                                                  ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clken_ReadCLK                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clken_ReadCLK                                                                                                                                          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[12]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[12]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[13]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[13]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux8~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux8~0                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux9~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux9~0                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~0                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~0                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[9]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[9]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux12~0                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux12~0                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[8]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[8]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux13~0                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux13~0                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~1                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~1                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~2                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~2                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[6]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[6]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux15~0                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux15~0                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~3                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~3                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[5]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[5]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[4]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[4]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[3]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[3]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~4                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~4                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[1]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[1]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[2]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[2]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~5                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~5                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[7]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[7]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux14~0                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux14~0                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~6                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~6                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[10]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[10]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[11]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[11]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux10~0                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux10~0                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux11~0                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux11~0                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~7                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal2~7                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[1]~0                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[1]~0                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan3~0                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan3~0                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan3~1                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan3~1                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux0~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux0~0                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[6]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[6]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[7]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[7]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~0                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~0                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux0~1                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Mux0~1                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[8]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[8]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[9]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[9]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~1                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~1                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[10]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[10]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[11]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[11]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~2                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~2                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~3                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~3                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[5]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[5]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[4]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[4]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[3]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[3]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~4                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~4                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[2]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[2]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[1]                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[1]                                                                                                                                         ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~5                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~5                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[12]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[12]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~6                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~6                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[13]                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[13]                                                                                                                                        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~7                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~7                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~8                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal3~8                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[12]~0                                                                                                                            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[12]~0                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan4~0                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan4~0                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan4~1                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan4~1                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clockDIV[2]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clockDIV[2]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clockDIV[0]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clockDIV[0]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clockDIV[1]                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|clockDIV[1]                                                                                                                                            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[0]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[0]~1                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[0]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[0]~1COUT1_18                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[1]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[1]~3                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[1]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[1]~3COUT1_20                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[2]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[2]~5                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[2]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[2]~5COUT1_22                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_end~0                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_end~0                                                                                                                                                  ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[5]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[5]                                                                                                                                               ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[3]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[3]                                                                                                                                               ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[3]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[3]~9                                                                                                                                             ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[4]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[4]                                                                                                                                               ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[4]                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[4]~11                                                                                                                                            ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[21]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[21]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~37                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~37                                                                                                                                             ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7            ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7COUT1_42    ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7            ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7COUT1_39    ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7            ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7COUT1_31    ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[15]~1                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[15]~1                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[23]~2                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[23]~2                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[22]~3                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[22]~3                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[13]~4                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[21]~5                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[20]~6                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[20]~6                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[11]~7                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[11]~7                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[19]~8                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[19]~8                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[18]~9                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[18]~9                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[17]~10                                                                                                                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[17]~10                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[16]~11                                                                                                                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[16]~11                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[15]~12                                                                                                                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[15]~12                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[15]~13                                                                                                                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[15]~13                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[14]~15                                                                                                                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[14]~15                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[14]~16                                                                                                                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[14]~16                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[7]~24                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[7]~24                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[7]~25                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[7]~25                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~27                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~27                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[0]~35                                                                                                                             ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[0]~35                                                                                                                                       ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~7                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~7                                                                                                                                         ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~7                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~7COUT1_58                                                                                                                                 ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~45                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~45                                                                                                                                             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~45                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~45COUT1_56                                                                                                                                     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]                                                                                                                           ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]                                                                                                                                     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~0                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~0                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~1                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~1                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]                                                                                                                           ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]                                                                                                                                     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~2                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~2                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]                                                                                                                           ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]                                                                                                                                     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~3                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~3                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~8                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~8                                                                                                                                               ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~0                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~0                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~5                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~5                                                                                                                                            ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~0                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~2                                                                                                                                                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~6                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~6                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~12                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~12                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~12                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~14COUT1_110                                                                                                                                       ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~18                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~18                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~18                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~20COUT1_108                                                                                                                                       ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~24                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~24                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~24                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~26                                                                                                                                                ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~31                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~31                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~31                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~33                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~37                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~37                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~37                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~39                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~43                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~43                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~43                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~45                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~49                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~49                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~49                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~51                                                                                                                                                ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~55                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~55                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~55                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~57                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~61                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~61                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~61                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~63COUT1_106                                                                                                                                       ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~67                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~67                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~67                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~69COUT1_112                                                                                                                                       ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~73                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~73                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~73                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~75                                                                                                                                                ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~0                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~2                                                                                                                                                 ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~6                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~6                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~6                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~8COUT1_106                                                                                                                                        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~12                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~12                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~12                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~14COUT1_108                                                                                                                                       ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~18                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~18                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~18                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~20COUT1_110                                                                                                                                       ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~24                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~24                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~24                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~26COUT1_112                                                                                                                                       ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~30                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~30                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~30                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~32                                                                                                                                                ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~36                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~36                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~36                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~38                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~42                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~42                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~42                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~44                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~48                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~48                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~48                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~50                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~55                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~55                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~55                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~57                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~61                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~61                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~61                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~63                                                                                                                                                ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~67                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~67                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~67                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~69                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~73                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~73                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[20]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[20]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12           ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10           ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12COUT1_37   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10           ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12COUT1_29   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~12                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~12                                                                                                                                        ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~12                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~12COUT1_56                                                                                                                                ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~0                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~0                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~2                                                                                                                                                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~5                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~5                                                                                                                                                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~5                                                                                                                                       ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~7                                                                                                                                                 ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~15                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~15                                                                                                                                                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~81                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~81                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~81                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~81COUT1_96                                                                                                                                        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~81                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~81                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~81                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~81COUT1_96                                                                                                                                        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[19]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[19]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5]                               ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5]                                         ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17COUT1_40   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15           ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17COUT1_35   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17COUT1_27   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~17                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~17                                                                                                                                        ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~67                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~67                                                                                                                                                ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~67                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~67COUT1_82                                                                                                                                        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[18]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[18]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT         ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUTCOUT1_33 ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22COUT1_38   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22COUT1_33   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~22                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~22                                                                                                                                        ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~22                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~22COUT1_54                                                                                                                                ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~18                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~18                                                                                                                                           ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[17]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[17]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]              ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT         ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUTCOUT1_41 ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6                            ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27COUT1_36   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~27                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~27                                                                                                                                        ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~27                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~27COUT1_52                                                                                                                                ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~23                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~23                                                                                                                                           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~23                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~23COUT1_47                                                                                                                                   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[16]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[16]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~32                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~32                                                                                                                                        ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~32                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~32COUT1_50                                                                                                                                ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~28                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~28                                                                                                                                           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~28                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~28COUT1_45                                                                                                                                   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[15]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[15]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2]~6                                                                                                                          ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2]~6                                                                                                                                    ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~33                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~33                                                                                                                                           ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~33                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~33COUT1_43                                                                                                                                   ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[14]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[14]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[13]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[13]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[12]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[12]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[11]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[11]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[10]                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[10]                                                                                                                                                  ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[9]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[9]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[8]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[8]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[7]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[7]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[6]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[6]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[5]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[5]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[4]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[4]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[3]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[3]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[2]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[2]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[1]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[1]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[0]                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[0]                                                                                                                                                   ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20           ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~25 ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~25           ; combout          ;
; |TEST_Multimodes_ExtClockEnable|AVG[2]                                                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|AVG[2]~corein                                                                                                                                                                    ; combout          ;
; |TEST_Multimodes_ExtClockEnable|AVG[1]                                                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|AVG[1]~corein                                                                                                                                                                    ; combout          ;
; |TEST_Multimodes_ExtClockEnable|SR[1]                                                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|SR[1]~corein                                                                                                                                                                     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|AVG[0]                                                                                                                                                                 ; |TEST_Multimodes_ExtClockEnable|AVG[0]~corein                                                                                                                                                                    ; combout          ;
; |TEST_Multimodes_ExtClockEnable|SR[0]                                                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|SR[0]~corein                                                                                                                                                                     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|MCLK                                                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|MCLK~corein                                                                                                                                                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|ReadClock                                                                                                                                                              ; |TEST_Multimodes_ExtClockEnable|ReadClock                                                                                                                                                                        ; padio            ;
; |TEST_Multimodes_ExtClockEnable|nFS                                                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|nFS                                                                                                                                                                              ; padio            ;
; |TEST_Multimodes_ExtClockEnable|FSo                                                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|FSo                                                                                                                                                                              ; padio            ;
; |TEST_Multimodes_ExtClockEnable|OOR                                                                                                                                                                    ; |TEST_Multimodes_ExtClockEnable|OOR                                                                                                                                                                              ; padio            ;
; |TEST_Multimodes_ExtClockEnable|ClearAll                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|ClearAll                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|nCNVL                                                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|nCNVL                                                                                                                                                                            ; padio            ;
; |TEST_Multimodes_ExtClockEnable|BUSYL                                                                                                                                                                  ; |TEST_Multimodes_ExtClockEnable|BUSYL                                                                                                                                                                            ; padio            ;
; |TEST_Multimodes_ExtClockEnable|SCKL                                                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|SCKL                                                                                                                                                                             ; padio            ;
; |TEST_Multimodes_ExtClockEnable|SDOL                                                                                                                                                                   ; |TEST_Multimodes_ExtClockEnable|SDOL                                                                                                                                                                             ; padio            ;
; |TEST_Multimodes_ExtClockEnable|Test_AVGen_READ                                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|Test_AVGen_READ                                                                                                                                                                  ; padio            ;
; |TEST_Multimodes_ExtClockEnable|Test_CNVen_SHFT                                                                                                                                                        ; |TEST_Multimodes_ExtClockEnable|Test_CNVen_SHFT                                                                                                                                                                  ; padio            ;
; |TEST_Multimodes_ExtClockEnable|Test_AVGen_SCK                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|Test_AVGen_SCK                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|Test_CNVen_SCK                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|Test_CNVen_SCK                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[23]                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|DOUT[23]                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[20]                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|DOUT[20]                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[19]                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|DOUT[19]                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[18]                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|DOUT[18]                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[15]                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|DOUT[15]                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[12]                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|DOUT[12]                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[11]                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|DOUT[11]                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[10]                                                                                                                                                               ; |TEST_Multimodes_ExtClockEnable|DOUT[10]                                                                                                                                                                         ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[9]                                                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|DOUT[9]                                                                                                                                                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[8]                                                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|DOUT[8]                                                                                                                                                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[6]                                                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|DOUT[6]                                                                                                                                                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[3]                                                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|DOUT[3]                                                                                                                                                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[2]                                                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|DOUT[2]                                                                                                                                                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[0]                                                                                                                                                                ; |TEST_Multimodes_ExtClockEnable|DOUT[0]                                                                                                                                                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[6]                                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[6]                                                                                                                                                                ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[5]                                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[5]                                                                                                                                                                ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[4]                                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[4]                                                                                                                                                                ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[3]                                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[3]                                                                                                                                                                ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[2]                                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[2]                                                                                                                                                                ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[1]                                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[1]                                                                                                                                                                ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[0]                                                                                                                                                      ; |TEST_Multimodes_ExtClockEnable|TEST_AVG_count[0]                                                                                                                                                                ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[4]                                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[4]                                                                                                                                                               ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[3]                                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[3]                                                                                                                                                               ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[2]                                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[2]                                                                                                                                                               ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[1]                                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[1]                                                                                                                                                               ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[0]                                                                                                                                                     ; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[0]                                                                                                                                                               ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[4]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[4]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[3]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[3]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[2]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[2]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[1]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[1]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[0]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TEST_TCLK23[0]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TestCKcycle[4]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TestCKcycle[4]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TestCKcycle[3]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TestCKcycle[3]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TestCKcycle[2]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TestCKcycle[2]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TestCKcycle[1]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TestCKcycle[1]                                                                                                                                                                   ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TestCKcycle[0]                                                                                                                                                         ; |TEST_Multimodes_ExtClockEnable|TestCKcycle[0]                                                                                                                                                                   ; padio            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                             ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                                  ; Output Port Type ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[22]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[22]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[21]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[21]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[17]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[17]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[16]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[16]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[14]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[14]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[13]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[13]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[7]         ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[7]             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[5]         ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[5]             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[4]         ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[4]             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[1]         ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[1]             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5]    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5]        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~30          ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~32COUT1_62      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~35          ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~37COUT1_66      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~40          ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~42COUT1_64      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[22]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[22]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[21]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[21]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[17]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[17]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[16]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[16]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[14]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[14]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[13]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[13]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[7]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[7]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[5]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[5]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[4]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[4]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[1]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[1]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~0           ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~2               ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~6           ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~8               ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[4]            ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[4]~11COUT1_24     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[6]~0 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[6]~0     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[4]~2 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[4]~2     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[3]~3 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[3]~3     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[13]     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[12]     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[11]     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[10]     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~4            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~4                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~5            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~5                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~6            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~6                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~7            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~7                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~0              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~2COUT1_114         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~12             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~14                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~18             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~20                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~31             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~33COUT1_104        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~37             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~39COUT1_102        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~43             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~45COUT1_100        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~57COUT1_98         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~61             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~63                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~67             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~69                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~6              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~8                  ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~12             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~14                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~18             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~20                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~24             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~26                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~36             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~38COUT1_104        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~42             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~44COUT1_102        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~48             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~50COUT1_100        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~57COUT1_98         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~67             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~69COUT1_114        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~0              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~2COUT1_84          ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~10             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~10                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~10             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~12                 ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~15             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~17                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~15             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~17COUT1_86         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~20             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~20                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~20             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~22                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~20             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~22COUT1_88         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~25             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~25                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~30             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~30                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~30             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~32                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~30             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~32COUT1_100        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~35             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~35                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~35             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~37                 ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~40             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~40                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~40             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~42                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~40             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~42COUT1_98         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~45             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~45                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~45             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~47                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~45             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~47COUT1_96         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~50             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~50                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~50             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~52                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~50             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~52COUT1_94         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~55                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~57                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~57COUT1_90         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~60             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~60                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~60             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~62                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~60             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~62COUT1_92         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[7]~4 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[7]~4     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~8         ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~8             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~8         ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~8COUT1_51     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~13        ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~13            ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~13        ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~13COUT1_49    ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~5 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~5     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~37     ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~37         ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~37     ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~37COUT1_48 ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|AQMODE                                        ; |TEST_Multimodes_ExtClockEnable|AQMODE~corein                                     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|DOUT[22]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[22]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[21]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[21]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[17]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[17]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[16]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[16]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[14]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[14]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[13]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[13]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[7]                                       ; |TEST_Multimodes_ExtClockEnable|DOUT[7]                                           ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[5]                                       ; |TEST_Multimodes_ExtClockEnable|DOUT[5]                                           ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[4]                                       ; |TEST_Multimodes_ExtClockEnable|DOUT[4]                                           ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[1]                                       ; |TEST_Multimodes_ExtClockEnable|DOUT[1]                                           ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[5]                            ; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[5]                                ; padio            ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                             ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                                  ; Output Port Type ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[22]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[22]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[21]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[21]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[17]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[17]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[16]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[16]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[14]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[14]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[13]        ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[13]            ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[7]         ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[7]             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[5]         ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[5]             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[4]         ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[4]             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[1]         ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|DOUTL[1]             ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5]    ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5]        ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~30          ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~32COUT1_62      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~35          ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~37COUT1_66      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~40          ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add2~42COUT1_64      ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[23]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[23]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[22]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[22]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[21]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[21]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[20]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[20]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[19]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[19]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[18]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[18]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[17]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[17]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[16]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[16]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[15]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[15]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[14]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[14]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[13]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[13]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[12]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[12]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[11]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[11]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[10]      ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[10]          ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[9]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[9]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[8]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[8]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[7]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[7]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[6]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[6]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[5]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[5]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[4]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[4]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[3]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[3]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[2]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[2]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[1]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[1]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[0]       ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|r_DATAL[0]           ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~0           ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~2               ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~6           ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|Add1~8               ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[4]            ; |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|Busy_count[4]~11COUT1_24     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[6]~0 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[6]~0     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[1]~1 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[1]~1     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[4]~2 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[4]~2     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[13]     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[12]     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[11]     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[10]     ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~4            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~4                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~5            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~5                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~6            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~6                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]      ; regout           ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~7            ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Equal5~7                ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~0              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~2COUT1_114         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~12             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~14                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~18             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~20                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~31             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~33COUT1_104        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~37             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~39COUT1_102        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~43             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~45COUT1_100        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~57COUT1_98         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~61             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~63                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~67             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add2~69                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~6              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~8                  ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~12             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~14                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~18             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~20                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~24             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~26                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~36             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~38COUT1_104        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~42             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~44COUT1_102        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~48             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~50COUT1_100        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~57COUT1_98         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~67             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add3~69COUT1_114        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~0              ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~2COUT1_84          ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~10             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~10                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~10             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~12                 ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~15             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~17                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~15             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~17COUT1_86         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~20             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~20                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~20             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~22                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~20             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~22COUT1_88         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~25             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~25                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~30             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~30                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~30             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~32                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~30             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~32COUT1_100        ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~35             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~35                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~35             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~37                 ; cout             ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~40             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~40                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~40             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~42                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~40             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~42COUT1_98         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~45             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~45                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~45             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~47                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~45             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~47COUT1_96         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~50             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~50                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~50             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~52                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~50             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~52COUT1_94         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~55                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~57                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~55             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~57COUT1_90         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~60             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~60                 ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~60             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~62                 ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~60             ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|Add5~62COUT1_92         ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[7]~4 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[7]~4     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~8         ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~8             ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~8         ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~8COUT1_51     ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~13        ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~13            ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~13        ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|LessThan5~13COUT1_49    ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~5 ; |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[5]~5     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~37     ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~37         ; cout0            ;
; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~37     ; |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|LessThan3~37COUT1_48 ; cout1            ;
; |TEST_Multimodes_ExtClockEnable|SR[2]                                         ; |TEST_Multimodes_ExtClockEnable|SR[2]~corein                                      ; combout          ;
; |TEST_Multimodes_ExtClockEnable|AQMODE                                        ; |TEST_Multimodes_ExtClockEnable|AQMODE~corein                                     ; combout          ;
; |TEST_Multimodes_ExtClockEnable|DOUT[22]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[22]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[21]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[21]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[17]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[17]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[16]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[16]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[14]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[14]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[13]                                      ; |TEST_Multimodes_ExtClockEnable|DOUT[13]                                          ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[7]                                       ; |TEST_Multimodes_ExtClockEnable|DOUT[7]                                           ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[5]                                       ; |TEST_Multimodes_ExtClockEnable|DOUT[5]                                           ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[4]                                       ; |TEST_Multimodes_ExtClockEnable|DOUT[4]                                           ; padio            ;
; |TEST_Multimodes_ExtClockEnable|DOUT[1]                                       ; |TEST_Multimodes_ExtClockEnable|DOUT[1]                                           ; padio            ;
; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[5]                            ; |TEST_Multimodes_ExtClockEnable|TEST_CNVclk_cnt[5]                                ; padio            ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 06 15:27:21 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Using vector source file "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of TEST_Multimodes_ExtClockEnable.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder
Warning: Can't find signal in vector source file for input pin "|TEST_Multimodes_ExtClockEnable|Clear"
Info: Inverted registers were found during simulation
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[23]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F1_readADCmulti_ExtClk:inst1|AVG_count[0]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_nFS[0]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_Fso[0]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[20]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[19]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[18]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[15]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[12]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[11]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[10]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[9]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[8]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[6]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[3]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[2]
    Info: Register: |TEST_Multimodes_ExtClockEnable|F20_EmulateADC:inst9|SRDATA[0]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 2 sub-simulations
Info: Simulation coverage is      80.17 %
Info: Number of transitions in simulation is 229028874
Info: Vector file TEST_Multimodes_ExtClockEnable.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Wed Mar 06 15:40:05 2024
    Info: Elapsed time: 00:12:44
    Info: Total CPU time (on all processors): 00:24:12


