// Seed: 2070936656
module module_0;
  wire id_1;
endmodule
module module_1 (
    output uwire   id_0,
    output logic   id_1,
    output supply1 id_2,
    input  logic   id_3
    , id_7,
    output supply1 id_4,
    output supply1 id_5
);
  initial begin
    if (1) id_1 <= 1'd0 & 1'b0;
    else
      fork
        id_1 <= id_3;
        id_2 = 1;
      join
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  module_0();
endmodule
