#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  9 10:08:42 2022
# Process ID: 13936
# Current directory: C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12852 C:\Users\usuario\Desktop\CURSO_FPGA\frequency_divider\frequency_divider.xpr
# Log file: C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/vivado.log
# Journal file: C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 701.672 ; gain = 52.852
update_compile_order -fileset sources_1
close [ open C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd w ]
add_files C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: frequency_divider_iee
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.918 ; gain = 173.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'frequency_divider_iee' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element s_counter_reg was removed.  [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'frequency_divider_iee' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:114]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.633 ; gain = 214.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.633 ; gain = 214.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.633 ; gain = 214.172
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1320.305 ; gain = 358.844
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1320.305 ; gain = 580.176
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: frequency_divider_iee
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1320.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'frequency_divider_iee' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element s_counter_reg was removed.  [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'frequency_divider_iee' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:114]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.305 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1320.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1320.305 ; gain = 0.000
5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1320.305 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: frequency_divider_iee
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1328.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'frequency_divider_iee' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element s_counter_reg was removed.  [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'frequency_divider_iee' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:114]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.082 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1348.809 ; gain = 20.727
5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.809 ; gain = 20.727
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: frequency_divider_iee
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'frequency_divider_iee' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element s_counter_reg was removed.  [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'frequency_divider_iee' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider_iee.vhd:114]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.809 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1362.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1362.180 ; gain = 13.371
5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1362.180 ; gain = 13.371
set_property top freq_div_procedure [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.539 ; gain = 18.359
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'freq_div_procedure' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1405.910 ; gain = 43.730
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1405.949 ; gain = 43.770
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_procedure
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1430.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:68]
WARNING: [Synth 8-3848] Net clk_out_5mhz in module/entity freq_div_procedure does not have driver. [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:91]
WARNING: [Synth 8-3848] Net clk_out_25mhz in module/entity freq_div_procedure does not have driver. [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'freq_div_procedure' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:68]
WARNING: [Synth 8-3330] design freq_div_procedure has an empty top module
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk_5mhz
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk_25mhz
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.617 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1437.012 ; gain = 6.395
5 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1437.012 ; gain = 6.395
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1470.898 ; gain = 21.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'freq_div_procedure' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1470.898 ; gain = 21.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.922 ; gain = 29.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.922 ; gain = 29.707
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1540.566 ; gain = 91.352
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_procedure
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'freq_div_procedure' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1549.746 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1549.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1549.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1592.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.078 ; gain = 42.332
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.078 ; gain = 42.332
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_procedure
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'freq_div_procedure' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1592.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.078 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.078 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_procedure
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:14]
WARNING: [Synth 8-3848] Net sclk_1mhz in module/entity freq_div_procedure does not have driver. [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'freq_div_procedure' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:14]
WARNING: [Synth 8-3330] design freq_div_procedure has an empty top module
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk_1mhz
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1592.078 ; gain = 0.000
5 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1592.078 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_procedure
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:14]
WARNING: [Synth 8-3848] Net sclk_1mhz in module/entity freq_div_procedure does not have driver. [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'freq_div_procedure' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:14]
WARNING: [Synth 8-3330] design freq_div_procedure has an empty top module
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk_1mhz
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1592.078 ; gain = 0.000
5 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1592.078 ; gain = 0.000
close_design
close_project
open_project C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_procedure
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:14]
WARNING: [Synth 8-3848] Net sclk_1mhz in module/entity freq_div_procedure does not have driver. [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'freq_div_procedure' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:14]
WARNING: [Synth 8-3330] design freq_div_procedure has an empty top module
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk_1mhz
WARNING: [Synth 8-3331] design freq_div_procedure has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.078 ; gain = 0.000
5 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.078 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_procedure
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:16]
ERROR: [Synth 8-27] clocked statements outside a process not supported [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'freq_div_procedure' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_procedure
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1560] actual sclk of formal s must be a signal [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:28]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
close [ open C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_pkg.vhd w ]
add_files C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_pkg.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: freq_div_pkg_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freq_div_pkg_top' [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'freq_div_pkg_top' (1#1) [C:/Users/usuario/Desktop/CURSO_FPGA/frequency_divider/frequency_divider.srcs/sources_1/new/freq_div_procedure.vhd:123]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.078 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.078 ; gain = 0.000
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 20:10:25 2022...
