{
  "design": {
    "design_info": {
      "boundary_crc": "0x3DF759D0A8FF4FBC",
      "device": "xc7k70tfbv676-1",
      "gen_directory": "../../../../TI9.gen/sources_1/bd/TI9",
      "name": "TI9",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "TI9Dependency_0": "",
      "TPCO11_0": "",
      "STPoI10_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "TI9_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "done_0": {
        "direction": "O"
      },
      "start_0": {
        "direction": "I"
      },
      "in_TPCO_TPI_Thru_powe_on_inst_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "out_TPCO_TCT_Thru_powe_on_puls_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "out_TPCO_TPI_Thru_powe_on_inst_load_inst_0": {
        "direction": "O"
      },
      "out_STPo_TPI_Thru_powe_on_inst_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "out_STPo_TPI_Thru_powe_on_inst_stor_inst_0": {
        "direction": "O"
      }
    },
    "components": {
      "TI9Dependency_0": {
        "vlnv": "xilinx.com:user:TI9Dependency:1.0",
        "xci_name": "TI9_TI9Dependency_0_0",
        "xci_path": "ip\\TI9_TI9Dependency_0_0\\TI9_TI9Dependency_0_0.xci",
        "inst_hier_path": "TI9Dependency_0"
      },
      "TPCO11_0": {
        "vlnv": "xilinx.com:user:TPCO11:1.0",
        "xci_name": "TI9_TPCO11_0_0",
        "xci_path": "ip\\TI9_TPCO11_0_0\\TI9_TPCO11_0_0.xci",
        "inst_hier_path": "TPCO11_0"
      },
      "STPoI10_0": {
        "vlnv": "xilinx.com:user:STPoI10:1.0",
        "xci_name": "TI9_STPoI10_0_0",
        "xci_path": "ip\\TI9_STPoI10_0_0\\TI9_STPoI10_0_0.xci",
        "inst_hier_path": "STPoI10_0"
      }
    },
    "nets": {
      "STPoI10_0_done": {
        "ports": [
          "STPoI10_0/done",
          "TI9Dependency_0/done0"
        ]
      },
      "STPoI10_0_out_STPo_TPI_Thru_powe_on_inst": {
        "ports": [
          "STPoI10_0/out_STPo_TPI_Thru_powe_on_inst",
          "out_STPo_TPI_Thru_powe_on_inst_0"
        ]
      },
      "STPoI10_0_out_STPo_TPI_Thru_powe_on_inst_stor_inst": {
        "ports": [
          "STPoI10_0/out_STPo_TPI_Thru_powe_on_inst_stor_inst",
          "out_STPo_TPI_Thru_powe_on_inst_stor_inst_0"
        ]
      },
      "TI9Dependency_0_done": {
        "ports": [
          "TI9Dependency_0/done",
          "done_0"
        ]
      },
      "TI9Dependency_0_start0": {
        "ports": [
          "TI9Dependency_0/start0",
          "STPoI10_0/start"
        ]
      },
      "TI9Dependency_0_start1": {
        "ports": [
          "TI9Dependency_0/start1",
          "TPCO11_0/start"
        ]
      },
      "TPCO11_0_done": {
        "ports": [
          "TPCO11_0/done",
          "TI9Dependency_0/done1"
        ]
      },
      "TPCO11_0_out_TPCO_TCT_Thru_powe_on_puls": {
        "ports": [
          "TPCO11_0/out_TPCO_TCT_Thru_powe_on_puls",
          "out_TPCO_TCT_Thru_powe_on_puls_0"
        ]
      },
      "TPCO11_0_out_TPCO_TPI_Thru_powe_on_inst_load_inst": {
        "ports": [
          "TPCO11_0/out_TPCO_TPI_Thru_powe_on_inst_load_inst",
          "out_TPCO_TPI_Thru_powe_on_inst_load_inst_0"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "TI9Dependency_0/clk",
          "TPCO11_0/clk",
          "STPoI10_0/clk"
        ]
      },
      "in_TPCO_TPI_Thru_powe_on_inst_0_1": {
        "ports": [
          "in_TPCO_TPI_Thru_powe_on_inst_0",
          "TPCO11_0/in_TPCO_TPI_Thru_powe_on_inst"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "TI9Dependency_0/rst",
          "TPCO11_0/rst",
          "STPoI10_0/rst"
        ]
      },
      "start_0_1": {
        "ports": [
          "start_0",
          "TI9Dependency_0/start"
        ]
      }
    }
  }
}