// Seed: 1515598189
module module_0 ();
  genvar id_1;
  always @(1'h0) if (1) id_1 <= 1;
  wire id_2;
  wire id_3;
  wire id_4;
  always @(posedge 1 or posedge 1'b0) begin
    begin
      assume (1);
    end
  end
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  tri1  id_4,
    input  tri1  id_5,
    input  wor   id_6,
    output wand  id_7
);
  reg id_9;
  always @(id_4 or negedge 1'b0) begin
    id_0 <= 1;
    id_0 <= id_9;
  end
  module_0();
endmodule
