set_device -family {PolarFire} -die {MPF300T} -speed {-1}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_fwft.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vhdl\core\fifo_pkg.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_sync_scntr.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_sync.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_NstagesSync.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_fwft.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_sync_scntr.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_sync.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_NstagesSync.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_LSRAM_top.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\spectrometer_fixpt_pkg.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\ADC_UART_RDOUT.vhd}
read_verilog -mode system_verilog {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v}
read_verilog -mode system_verilog {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\PF_IOD_ADC_ADS4245\PF_IOD_ADC_ADS4245.v}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\ADS4245_CNTL.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\IO_registers.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LED_DIMMER_s.vhd}
read_verilog -mode system_verilog {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v}
read_verilog -mode system_verilog {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\PF_CCC_C0\PF_CCC_C0.v}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\CORERESET_PF_C0\CORERESET_PF_C0.vhd}
read_verilog -mode system_verilog {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v}
read_verilog -mode system_verilog {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\PF_RESET.vhd.vhd}
read_vhdl -mode vhdl_2008 -lib COREUART_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd}
read_vhdl -mode vhdl_2008 -lib COREUART_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd}
read_vhdl -mode vhdl_2008 -lib COREUART_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\fifo_256x8_g5.vhd}
read_vhdl -mode vhdl_2008 -lib COREUART_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd}
read_vhdl -mode vhdl_2008 -lib COREUART_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\coreuart_pkg.vhd}
read_vhdl -mode vhdl_2008 -lib COREUART_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd}
read_vhdl -mode vhdl_2008 -lib COREUART_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\components.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_fwft.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_sync_scntr.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_sync.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_NstagesSync.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_LSRAM_top.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd}
read_vhdl -mode vhdl_2008 -lib COREFIFO_LIB {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LuSEE_Pkg.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\uart_reader.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\UART_IO.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SimpleDualPortRAM_generic.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\average_instance_P1_fixpt.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SimpleDualPortRAM_generic_block.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\deinterlace_instance_12_fixpt.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_1.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_10.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_11.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_12.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_2.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_3.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_4.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_5.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_6.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_7.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_8.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_9.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator1.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_1.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator11.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\Multiply_generic.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\Complex4Multiply_generic.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_11.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator3.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_3.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator5.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_5.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator7.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_7.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator9.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_9.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator10.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_10.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator12.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_12.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator2.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_2.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator4.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_4.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator6.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_6.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator8.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_8.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX2FFT_bitNatural.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_11_1_array.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_3_1.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_5_1.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_7_1.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_9_1.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\dsphdl_FFT.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\sfft_fixpt.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\weight_fold_instance_1_fixpt.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\weight_streamer_fixpt.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\spectrometer_fixpt.vhd}
read_vhdl -mode vhdl_2008 {C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LuSEE_PF_EVAL.vhd}
set_top_level {LuSEE_PF_EVAL}
read_sdc -component {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\COREFIFO_C0_COREFIFO_C0_0_COREFIFO.sdc}
read_sdc -component {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_COREFIFO.sdc}
read_sdc -component {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.sdc}
read_sdc -component {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\PF_IOD_ADC_ADS4245\PF_IOD_ADC_ADS4245.sdc}
read_sdc -component {C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\UART_FIFO_UART_FIFO_0_COREFIFO.sdc}
derive_constraints
write_sdc {C:\share\LuSEE\FPGA\PF_EVAL_TEST\constraint\LuSEE_PF_EVAL_derived_constraints.sdc}
write_ndc {C:\share\LuSEE\FPGA\PF_EVAL_TEST\constraint\LuSEE_PF_EVAL_derived_constraints.ndc}
write_pdc {C:\share\LuSEE\FPGA\PF_EVAL_TEST\constraint\fp\LuSEE_PF_EVAL_derived_constraints.pdc}
