{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491465879483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491465879487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 03:04:39 2017 " "Processing started: Thu Apr 06 03:04:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491465879487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465879487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465879487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491465879786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491465879786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rcv " "Found entity 1: UART_rcv" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491465889106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889106 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART_tx.v " "Can't analyze file -- file UART_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1491465889107 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "button_smpl.sv " "Can't analyze file -- file button_smpl.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1491465889108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx UART_test.v(9) " "Verilog HDL Declaration information at UART_test.v(9): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "UART_test.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491465889109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_test " "Found entity 1: UART_test" {  } { { "UART_test.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491465889109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n UART_test.v(15) " "Verilog HDL Implicit Net warning at UART_test.v(15): created implicit net for \"rst_n\"" {  } { { "UART_test.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491465889109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_test " "Elaborating entity \"UART_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491465889127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_test.v(36) " "Verilog HDL assignment warning at UART_test.v(36): truncated value with size 32 to match size of target (8)" {  } { { "UART_test.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491465889128 "|UART_test"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.v(4) " "Verilog HDL Declaration information at reset_synch.v(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/reset_synch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491465889134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_synch.v 1 1 " "Using design file reset_synch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/reset_synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491465889134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1491465889134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:iRST " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:iRST\"" {  } { { "UART_test.v" "iRST" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491465889135 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rise_edge_detector.v 1 1 " "Using design file rise_edge_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rise_edge_detector " "Found entity 1: rise_edge_detector" {  } { { "rise_edge_detector.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/rise_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491465889141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1491465889141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_bit rise_edge_detector.v(26) " "Verilog HDL Implicit Net warning at rise_edge_detector.v(26): created implicit net for \"start_bit\"" {  } { { "rise_edge_detector.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/rise_edge_detector.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491465889141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rise_edge_detector rise_edge_detector:button " "Elaborating entity \"rise_edge_detector\" for hierarchy \"rise_edge_detector:button\"" {  } { { "UART_test.v" "button" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491465889141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_bit rise_edge_detector.v(26) " "Verilog HDL or VHDL warning at rise_edge_detector.v(26): object \"start_bit\" assigned a value but never read" {  } { { "rise_edge_detector.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/rise_edge_detector.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491465889142 "|UART_test|rise_edge_detector:button"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx.sv 1 1 " "Using design file uart_tx.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "uart_tx.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491465889149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1491465889149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:tx " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:tx\"" {  } { { "UART_test.v" "tx" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491465889150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(41) " "Verilog HDL assignment warning at uart_tx.sv(41): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/uart_tx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491465889152 "|UART_test|UART_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(62) " "Verilog HDL assignment warning at uart_tx.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/uart_tx.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491465889152 "|UART_test|UART_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rcv UART_rcv:rx " "Elaborating entity \"UART_rcv\" for hierarchy \"UART_rcv:rx\"" {  } { { "UART_test.v" "rx" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491465889152 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "UART_rcv.sv(41) " "Verilog HDL Conditional Statement error at UART_rcv.sv(41): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 41 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1491465889153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UART_rcv.sv(45) " "Verilog HDL assignment warning at UART_rcv.sv(45): truncated value with size 32 to match size of target (12)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491465889153 "|UART_test|UART_rcv:rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud_cnt UART_rcv.sv(40) " "Verilog HDL Always Construct warning at UART_rcv.sv(40): inferring latch(es) for variable \"baud_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1491465889153 "|UART_test|UART_rcv:rx"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "UART_rcv.sv(51) " "Verilog HDL Conditional Statement error at UART_rcv.sv(51): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 51 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1491465889153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rcv.sv(55) " "Verilog HDL assignment warning at UART_rcv.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491465889153 "|UART_test|UART_rcv:rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cnt UART_rcv.sv(50) " "Verilog HDL Always Construct warning at UART_rcv.sv(50): inferring latch(es) for variable \"bit_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1491465889153 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cnt\[0\] UART_rcv.sv(50) " "Inferred latch for \"bit_cnt\[0\]\" at UART_rcv.sv(50)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889156 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cnt\[1\] UART_rcv.sv(50) " "Inferred latch for \"bit_cnt\[1\]\" at UART_rcv.sv(50)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889156 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cnt\[2\] UART_rcv.sv(50) " "Inferred latch for \"bit_cnt\[2\]\" at UART_rcv.sv(50)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889156 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cnt\[3\] UART_rcv.sv(50) " "Inferred latch for \"bit_cnt\[3\]\" at UART_rcv.sv(50)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889156 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[0\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[0\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889156 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[1\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[1\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889156 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[2\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[2\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889156 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[3\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[3\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889156 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[4\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[4\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889157 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[5\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[5\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889157 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[6\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[6\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889157 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[7\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[7\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889157 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[8\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[8\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889157 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[9\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[9\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889157 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[10\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[10\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889157 "|UART_test|UART_rcv:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud_cnt\[11\] UART_rcv.sv(40) " "Inferred latch for \"baud_cnt\[11\]\" at UART_rcv.sv(40)" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_rcv.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889157 "|UART_test|UART_rcv:rx"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "UART_rcv:rx " "Can't elaborate user hierarchy \"UART_rcv:rx\"" {  } { { "UART_test.v" "rx" { Text "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.v" 26 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491465889159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.map.smsg " "Generated suppressed messages file D:/Dropbox/ECE551/ECE551-N-A/exercise9/UART_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889182 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491465889236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 06 03:04:49 2017 " "Processing ended: Thu Apr 06 03:04:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491465889236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491465889236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491465889236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889236 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491465889855 ""}
