Item(by='choletentent', descendants=None, kids=[25647975, 25646040, 25645801, 25645585, 25654589, 25656092, 25648162], score=None, time=1609854043, title=None, item_type='comment', url=None, parent=25644678, text='I am glad they are using System Verilog. It is hard for me to understand why SiFive chose Chisel as RTL language. I think that quietly slows down the RISC-V adoption. I honestly tried to understand the advantages of Chisel, but I can not see any. There is an answer on Stack Overflow regarding Chisel benefits, it is just embarrassing [1].<p>[1] <a href="https:&#x2F;&#x2F;stackoverflow.com&#x2F;questions&#x2F;53007782&#x2F;what-benefits-does-chisel-offer-over-classic-hardware-description-languages" rel="nofollow">https:&#x2F;&#x2F;stackoverflow.com&#x2F;questions&#x2F;53007782&#x2F;what-benefits-d...</a>')