<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.111 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5287]" key="HLS 207-5287" tag="" content="unused parameter &apos;ceil_mode&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_avg.hpp:33:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5287]" key="HLS 207-5287" tag="" content="unused parameter &apos;ceil_mode&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:39:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 4.01 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.05 seconds; current allocated memory: 200.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void dlr::Linear1d&lt;float, 1, 0, 1036831949u&gt;(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned short)&apos; into &apos;lenet5(float*, float const (*) [32])&apos; (/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:42:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void dlr::Linear1d&lt;float, 0, 0, 1036831949u&gt;(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned short)&apos; into &apos;lenet5(float*, float const (*) [32])&apos; (/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:42:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 10 and bit width 32 in loop &apos;VITIS_LOOP_64_1&apos;(/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22) has been inferred on bundle &apos;data&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 5 and bit width 32 in loop &apos;VITIS_LOOP_116_8&apos;(/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43) has been inferred on bundle &apos;data&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.31 seconds; current allocated memory: 200.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 200.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 4.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.43 seconds; current allocated memory: 200.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 4.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.54 seconds; current allocated memory: 200.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_98_3&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_98_3&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_98_3&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_112_6&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_98_3&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_112_6&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_68_2&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_68_2&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_68_2&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_98_3&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_112_6&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_98_3&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;.1&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_245" tag="" content="Unrolling small iteration loop &apos;VITIS_LOOP_110_4&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81) in function &apos;dlr::Convolution2d&lt;float&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_112_6&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_101_4&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_102_5&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_115_7&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos; completely with a factor of 5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_116_8&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos; completely with a factor of 5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_101_4&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;.1&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_102_5&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;.1&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_110_4&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81) in function &apos;dlr::Convolution2d&lt;float&gt;&apos; completely with a factor of 1." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_115_7&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;&apos; completely with a factor of 5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_116_8&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82) in function &apos;dlr::Convolution2d&lt;float&gt;&apos; completely with a factor of 5." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:95)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 4.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.8 seconds; current allocated memory: 264.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_64_1&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62:14) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_64_1&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62:14) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_64_1&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:65:14) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_97_2&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85:23) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_96_1&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:84:14) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_97_2&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85:23) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_96_1&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:84:14) in function &apos;dlr::Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_97_2&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:26) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_111_5&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:23) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_110_4&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:14) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_94_1&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:18) in function &apos;dlr::Convolution2d&lt;float&gt;.1&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_97_2&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:26) in function &apos;dlr::Convolution2d&lt;float&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_111_5&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82:23) in function &apos;dlr::Convolution2d&lt;float&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_94_1&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:81:18) in function &apos;dlr::Convolution2d&lt;float&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;p1_out_data&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;f1_out_data&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:74:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;out_data&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:100:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;out_data&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 2.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.43 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;lenet5&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Convolution2d&lt;float&gt;_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos; to &apos;Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Convolution2d&lt;float&gt;_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; to &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Convolution2d&lt;float&gt;&apos; to &apos;Convolution2d_float_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;.1&apos; to &apos;Pooling2dMax_float_1_0_1036831949u_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Convolution2d&lt;float&gt;.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos; to &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Convolution2d&lt;float&gt;.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; to &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Convolution2d&lt;float&gt;.1&apos; to &apos;Convolution2d_float_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Pooling2dMax&lt;float, 1, 0, 1036831949u&gt;&apos; to &apos;Pooling2dMax_float_1_0_1036831949u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;out_data&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;out_data&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; (loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;out_data_addr_write_ln131&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable &apos;add&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array &apos;out_data&apos; and &apos;load&apos; operation (&apos;out_data_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array &apos;out_data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; (loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;out_data_addr_write_ln131&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable &apos;add&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array &apos;out_data&apos; and &apos;load&apos; operation (&apos;out_data_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array &apos;out_data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; (loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;out_data_addr_write_ln131&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable &apos;add&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array &apos;out_data&apos; and &apos;load&apos; operation (&apos;out_data_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array &apos;out_data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; (loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;reuse_reg_write_ln131&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable &apos;add&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on local variable &apos;reuse_reg&apos; and &apos;load&apos; operation (&apos;reuse_reg_load&apos;) on local variable &apos;reuse_reg&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; (loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;): Unable to schedule bus read operation (&apos;data_addr_3_read_4&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port &apos;data&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; (loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;): Unable to schedule bus read operation (&apos;data_addr_4_read_3&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port &apos;data&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; (loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;): Unable to schedule bus read operation (&apos;data_addr_4_read_4&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on port &apos;data&apos; (/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 146, loop &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Convolution2d_float_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Pooling2dMax_float_1_0_1036831949u_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln97) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;p1_out_data&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_data&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;out_data&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln110) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln110_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;out_data&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;p1_out_data&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; (loop &apos;VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;): Unable to schedule &apos;load&apos; operation (&apos;p1_out_data_load_16&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on array &apos;p1_out_data&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;p1_out_data&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 141, loop &apos;VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Convolution2d_float_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Pooling2dMax_float_1_0_1036831949u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln97) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_data&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 22, loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos; (loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln71&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71) of variable &apos;sum&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load&apos;, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;lenet5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos; pipeline &apos;VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; pipeline &apos;VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 328.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Convolution2d_float_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Convolution2d_float_s/grp_fu_236_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Convolution2d_float_s/grp_fu_240_p_opcode&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Convolution2d_float_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Pooling2dMax_float_1_0_1036831949u_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Pooling2dMax_float_1_0_1036831949u_1&apos; pipeline &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_3ns_10ns_5ns_12_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Pooling2dMax_float_1_0_1036831949u_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos; pipeline &apos;VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_conv2_weight_ROM_AUTO_1R&apos; to &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; pipeline &apos;VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos; is 17116 from HDL expression: ((1&apos;b0 == ap_block_pp0_stage1_11001) &amp; (1&apos;b1 == ap_CS_fsm_pp0_stage1))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 13 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 13 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_3ns_5ns_12ns_12_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_3ns_8ns_4ns_10_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Convolution2d_float_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Convolution2d_float_1/grp_fu_236_p_opcode&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;Convolution2d_float_1/grp_fu_240_p_opcode&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_4ns_8ns_11_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Convolution2d_float_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.59 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Pooling2dMax_float_1_0_1036831949u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;Pooling2dMax_float_1_0_1036831949u_s&apos; pipeline &apos;VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_5ns_7ns_4ns_11_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Pooling2dMax_float_1_0_1036831949u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; pipeline &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_7ns_9ns_9ns_16_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos; pipeline &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos; pipeline &apos;VITIS_LOOP_64_1_VITIS_LOOP_68_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27/m_axi_data_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_4ns_7ns_7ns_10_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;lenet5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/data&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/classes&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/image_r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;lenet5&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;classes&apos;, &apos;image_r&apos;, &apos;return&apos; and &apos;ap_local_deadlock&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_Convolution2d_float_s_conv1_bias_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_Convolution2d_float_s_conv1_weight_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_1bkb&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_Convolution2d_float_1_conv2_bias_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_bias_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fc1_weight_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_bias_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fc2_weight_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;lenet5_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_p1_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_c1_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_c2_out_data_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_p2_out_data_RAM_AUTO_1R1W_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_f1_out_data_RAM_AUTO_1R1W_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_f2_out_data_RAM_AUTO_1R1W_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 11.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.07 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 392.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for lenet5." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for lenet5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 116.73 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 58.43 seconds. CPU system time: 1.09 seconds. Elapsed time: 59.53 seconds; current allocated memory: -745.109 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design -format ip_catalog" resolution=""/>
</Messages>
