###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov  1 22:38:04 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.030	          	r    uart1/baud_cntr_reg[10]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[9]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[8]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[7]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[6]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[5]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[4]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[3]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[2]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK
            	     0.030	          	r    uart1/baud_cntr_reg[1]/CK
       0.157	    -0.127	    -0.000	r    uart1/baud_cntr_reg[0]/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.203	          	ri   adddec0/write_data_reg[5]/CK
       0.290	    -0.086	    -0.000	r    system0/unlock_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[5]/CK
       0.290	    -0.086	    -0.000	r    system0/clr_wdt_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[4]/CK
       0.290	    -0.086	    -0.000	r    system0/unlock_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[4]/CK
       0.290	    -0.086	    -0.000	r    system0/clr_wdt_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[1]/CK
       0.290	    -0.086	    -0.000	r    system0/unlock_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[1]/CK
       0.290	    -0.086	    -0.000	r    system0/clr_wdt_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[0]/CK
       0.290	    -0.086	    -0.000	r    system0/unlock_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[0]/CK
       0.290	    -0.086	    -0.000	r    system0/clr_wdt_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[2]/CK
       0.290	    -0.086	    -0.000	r    system0/unlock_reg/CK
            	     0.203	          	ri   adddec0/write_data_reg[2]/CK
       0.290	    -0.086	    -0.000	r    system0/clr_wdt_reg/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.042	          	ri   spi1/s_counter_reg[5]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[4]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[3]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[31]/CK
            	     0.042	          	ri   spi1/s_counter_reg[3]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[31]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[1]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[31]/CK
            	     0.042	          	ri   spi1/s_counter_reg[1]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.042	          	ri   spi1/s_counter_reg[1]/CK
       0.043	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][27]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][26]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][23]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][9]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][8]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][7]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][23]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][9]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][8]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.048	          	r    core/datapath_inst/rf/registers_reg[23][7]/CK
       0.154	    -0.106	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.032	          	ri   spi0/s_counter_reg[5]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[31]/CK
            	     0.032	          	ri   spi0/s_counter_reg[5]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[27]/CK
            	     0.032	          	ri   spi0/s_counter_reg[4]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[31]/CK
            	     0.032	          	ri   spi0/s_counter_reg[4]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[27]/CK
            	     0.032	          	ri   spi0/s_counter_reg[3]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[31]/CK
            	     0.032	          	ri   spi0/s_counter_reg[3]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[27]/CK
            	     0.032	          	ri   spi0/s_counter_reg[2]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[31]/CK
            	     0.032	          	ri   spi0/s_counter_reg[2]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[27]/CK
            	     0.032	          	ri   spi0/s_counter_reg[1]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[31]/CK
            	     0.032	          	ri   spi0/s_counter_reg[1]/CK
       0.029	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[27]/CK

