{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653523899927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653523899927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 10:11:39 2022 " "Processing started: Thu May 26 10:11:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653523899927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1653523899927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1653523899927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1653523900240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1653523900240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fourbit_counter.v(7) " "Verilog HDL information at fourbit_counter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "part2/fourbit_counter.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/fourbit_counter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1653523906565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/fourbit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/fourbit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_counter " "Found entity 1: fourbit_counter" {  } { { "part2/fourbit_counter.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/fourbit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906566 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../lab5 elec2602/p1/binary_to_7Seg.v " "Can't analyze file -- file ../lab5 elec2602/p1/binary_to_7Seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1653523906569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/state_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/state_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_reg " "Found entity 1: state_reg" {  } { { "part1/state_reg.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/state_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/output_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/output_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_sig " "Found entity 1: output_sig" {  } { { "part1/output_sig.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/output_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "part1/next_state.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/lab6_p1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/lab6_p1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_p1_TB " "Found entity 1: lab6_p1_TB" {  } { { "part1/lab6_p1_TB.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/lab6_p1_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/four1s_four0s.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/four1s_four0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 four1s_four0s " "Found entity 1: four1s_four0s" {  } { { "part1/four1s_four0s.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/four1s_four0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/inst_seq_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/inst_seq_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_seq_detect " "Found entity 1: inst_seq_detect" {  } { { "part1/inst_seq_detect.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/inst_seq_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/next_state_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/next_state_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state_P2 " "Found entity 1: next_state_P2" {  } { { "part2/next_state_P2.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/next_state_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/state_reg_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/state_reg_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 threebit_state_reg_P2 " "Found entity 1: threebit_state_reg_P2" {  } { { "part2/state_reg_P2.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/state_reg_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/output_sig_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/output_sig_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_sig_P2 " "Found entity 1: output_sig_P2" {  } { { "part2/output_sig_P2.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/output_sig_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/n1s_n0s.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/n1s_n0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 n1s_n0s " "Found entity 1: n1s_n0s" {  } { { "part2/n1s_n0s.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/n1s_n0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/counter_module.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/counter_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "part2/counter_module.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/counter_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_n1s_n0s.v 1 1 " "Found 1 design units, including 1 entities, in source file int_n1s_n0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_n1s_n0s " "Found entity 1: int_n1s_n0s" {  } { { "int_n1s_n0s.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/int_n1s_n0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653523906587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906587 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" n1s_n0s_TB.v(41) " "Verilog HDL syntax error at n1s_n0s_TB.v(41) near end of file ;  expecting \"endmodule\"" {  } { { "n1s_n0s_TB.v" "" { Text "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/n1s_n0s_TB.v" 41 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Design Software" 0 -1 1653523906588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n1s_n0s_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file n1s_n0s_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653523906589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/output_files/lab6.map.smsg " "Generated suppressed messages file C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1653523906607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653523906626 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 26 10:11:46 2022 " "Processing ended: Thu May 26 10:11:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653523906626 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653523906626 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653523906626 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1653523906626 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 2 s " "Quartus Prime Flow was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1653523907198 ""}
