// Seed: 4131974107
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wor  id_1,
    output tri1 id_2,
    input  tri1 id_3
);
  uwire id_5, id_6, id_7, id_8, id_9 = id_6, id_10 = id_3, id_11, id_12, id_13, id_14;
  wire id_15;
  wire id_16;
  assign id_12 = 1'h0;
  module_0 modCall_1 (
      id_15,
      id_16
  );
  wire id_17;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
