verilog xil_defaultlib  \
"../../../../FPGA.srcs/sources_1/ip/input_fifo/sim/input_fifo.v" \

verilog xil_defaultlib "glbl.v"

nosort
