<stg><name>merge_sort_Pipeline_VITIS_LOOP_6_1</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %f1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %f2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %i3_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i3_1

]]></Node>
<StgValue><ssdm name="i3_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:4 %zext_ln6_2_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %zext_ln6_2

]]></Node>
<StgValue><ssdm name="zext_ln6_2_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %i1_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i1_1

]]></Node>
<StgValue><ssdm name="i1_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %i2_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i2_2

]]></Node>
<StgValue><ssdm name="i2_2_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %indvars_iv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:8 %zext_ln6_2_cast = zext i63 %zext_ln6_2_read

]]></Node>
<StgValue><ssdm name="zext_ln6_2_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 %i2_2_read, i32 %f2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i32 %i1_1_read, i32 %f1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i64 %indvars_iv_read, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body.i:0 %idx_1 = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:1 %f1_1 = load i32 %f1

]]></Node>
<StgValue><ssdm name="f1_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:2 %f2_1 = load i32 %f2

]]></Node>
<StgValue><ssdm name="f2_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i:4 %icmp_ln6 = icmp_slt  i64 %idx_1, i64 %zext_ln6_2_cast

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:5 %br_ln6 = br i1 %icmp_ln6, void %merge.exit.loopexit.exitStub, void %for.body.i.split

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:0 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:1 %icmp_ln7 = icmp_slt  i32 %f1_1, i32 %i2_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:2 %br_ln7 = br i1 %icmp_ln7, void %if.else.i, void %land.lhs.true.i

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true.i:0 %icmp_ln7_1 = icmp_sgt  i32 %i3_1_read, i32 %f2_1

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
land.lhs.true.i:1 %zext_ln8 = zext i32 %f1_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i:2 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
land.lhs.true.i:3 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i:5 %br_ln7 = br i1 %icmp_ln7_1, void %if.then.i, void %lor.lhs.false.i

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
lor.lhs.false.i:0 %zext_ln7 = zext i32 %f2_1

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lor.lhs.false.i:1 %A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
lor.lhs.false.i:2 %A_load_1 = load i4 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i:0 %add_ln6 = add i64 %idx_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:1 %store_ln6 = store i64 %add_ln6, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:2 %br_ln6 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
land.lhs.true.i:3 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
land.lhs.true.i:4 %bitcast_ln8 = bitcast i32 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln8"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
lor.lhs.false.i:2 %A_load_1 = load i4 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
lor.lhs.false.i:3 %bitcast_ln7 = bitcast i32 %A_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln7"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
lor.lhs.false.i:4 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %A_load, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="32">
<![CDATA[
lor.lhs.false.i:5 %trunc_ln7 = trunc i32 %A_load

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
lor.lhs.false.i:6 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %A_load_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="32">
<![CDATA[
lor.lhs.false.i:7 %trunc_ln7_1 = trunc i32 %A_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln7_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
lor.lhs.false.i:8 %icmp_ln7_2 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln7_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
lor.lhs.false.i:9 %icmp_ln7_3 = icmp_eq  i23 %trunc_ln7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
lor.lhs.false.i:11 %icmp_ln7_4 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln7_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
lor.lhs.false.i:12 %icmp_ln7_5 = icmp_eq  i23 %trunc_ln7_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_5"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
<literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lor.lhs.false.i:14 %tmp_2 = fcmp_ole  i32 %bitcast_ln8, i32 %bitcast_ln7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i:10 %or_ln7 = or i1 %icmp_ln7_3, i1 %icmp_ln7_2

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i:13 %or_ln7_1 = or i1 %icmp_ln7_5, i1 %icmp_ln7_4

]]></Node>
<StgValue><ssdm name="or_ln7_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lor.lhs.false.i:14 %tmp_2 = fcmp_ole  i32 %bitcast_ln8, i32 %bitcast_ln7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i:15 %and_ln7 = and i1 %tmp_2, i1 %or_ln7

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i:16 %and_ln7_1 = and i1 %and_ln7, i1 %or_ln7_1

]]></Node>
<StgValue><ssdm name="and_ln7_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false.i:17 %br_ln7 = br i1 %and_ln7_1, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:0 %f2_2 = add i32 %f2_1, i32 1

]]></Node>
<StgValue><ssdm name="f2_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.i:7 %store_ln10 = store i32 %f2_2, i32 %f2

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="and_ln7_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:0 %f1_2 = add i32 %f1_1, i32 1

]]></Node>
<StgValue><ssdm name="f1_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="and_ln7_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:3 %store_ln9 = store i32 %f1_2, i32 %f1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
merge.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
if.else.i:1 %zext_ln10 = zext i32 %f2_1

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else.i:2 %A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
if.else.i:3 %A_load_2 = load i4 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="and_ln7_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:1 %temp_addr = getelementptr i32 %temp, i64 0, i64 %idx_1

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="and_ln7_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
if.then.i:2 %store_ln8 = store i32 %bitcast_ln8, i4 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="and_ln7_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln7" val="1"/>
<literal name="icmp_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:4 %br_ln9 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
if.else.i:3 %A_load_2 = load i4 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
if.else.i:4 %bitcast_ln10 = bitcast i32 %A_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln10"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else.i:5 %temp_addr_1 = getelementptr i32 %temp, i64 0, i64 %idx_1

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
if.else.i:6 %store_ln10 = store i32 %bitcast_ln10, i4 %temp_addr_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_1" val="1"/>
<literal name="and_ln7_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:8 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="indvars_iv" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indvars_iv"/></StgValue>
</port>
<port id="99" name="i2_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i2_2"/></StgValue>
</port>
<port id="100" name="i1_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i1_1"/></StgValue>
</port>
<port id="101" name="zext_ln6_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln6_2"/></StgValue>
</port>
<port id="102" name="temp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="i3_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i3_1"/></StgValue>
</port>
<port id="104" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="106" from="StgValue_105" to="idx" fromId="105" toId="8">
</dataflow>
<dataflow id="107" from="StgValue_105" to="f1" fromId="105" toId="9">
</dataflow>
<dataflow id="108" from="StgValue_105" to="f2" fromId="105" toId="10">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i32" to="i3_1_read" fromId="109" toId="11">
</dataflow>
<dataflow id="111" from="i3_1" to="i3_1_read" fromId="103" toId="11">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.i63" to="zext_ln6_2_read" fromId="112" toId="12">
</dataflow>
<dataflow id="114" from="zext_ln6_2" to="zext_ln6_2_read" fromId="101" toId="12">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_auto.i32" to="i1_1_read" fromId="109" toId="13">
</dataflow>
<dataflow id="116" from="i1_1" to="i1_1_read" fromId="100" toId="13">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i32" to="i2_2_read" fromId="109" toId="14">
</dataflow>
<dataflow id="118" from="i2_2" to="i2_2_read" fromId="99" toId="14">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.ap_auto.i64" to="indvars_iv_read" fromId="119" toId="15">
</dataflow>
<dataflow id="121" from="indvars_iv" to="indvars_iv_read" fromId="98" toId="15">
</dataflow>
<dataflow id="122" from="zext_ln6_2_read" to="zext_ln6_2_cast" fromId="12" toId="16">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="125" from="A" to="specinterface_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="127" from="empty" to="specinterface_ln0" fromId="126" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="130" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="17">
</dataflow>
<dataflow id="135" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="139" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="140" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="141" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="142" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="17">
</dataflow>
<dataflow id="146" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="147" from="i2_2_read" to="store_ln0" fromId="14" toId="18">
</dataflow>
<dataflow id="148" from="f2" to="store_ln0" fromId="10" toId="18">
</dataflow>
<dataflow id="149" from="i1_1_read" to="store_ln0" fromId="13" toId="19">
</dataflow>
<dataflow id="150" from="f1" to="store_ln0" fromId="9" toId="19">
</dataflow>
<dataflow id="151" from="indvars_iv_read" to="store_ln0" fromId="15" toId="20">
</dataflow>
<dataflow id="152" from="idx" to="store_ln0" fromId="8" toId="20">
</dataflow>
<dataflow id="153" from="idx" to="idx_1" fromId="8" toId="22">
</dataflow>
<dataflow id="154" from="f1" to="f1_1" fromId="9" toId="23">
</dataflow>
<dataflow id="155" from="f2" to="f2_1" fromId="10" toId="24">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="156" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_133" to="specpipeline_ln0" fromId="133" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_128" to="specpipeline_ln0" fromId="128" toId="25">
</dataflow>
<dataflow id="160" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="25">
</dataflow>
<dataflow id="161" from="StgValue_128" to="specpipeline_ln0" fromId="128" toId="25">
</dataflow>
<dataflow id="163" from="p_str" to="specpipeline_ln0" fromId="162" toId="25">
</dataflow>
<dataflow id="164" from="idx_1" to="icmp_ln6" fromId="22" toId="26">
</dataflow>
<dataflow id="165" from="zext_ln6_2_cast" to="icmp_ln6" fromId="16" toId="26">
</dataflow>
<dataflow id="166" from="icmp_ln6" to="br_ln6" fromId="26" toId="27">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="167" toId="28">
</dataflow>
<dataflow id="170" from="empty_2" to="specloopname_ln5" fromId="169" toId="28">
</dataflow>
<dataflow id="171" from="f1_1" to="icmp_ln7" fromId="23" toId="29">
</dataflow>
<dataflow id="172" from="i2_2_read" to="icmp_ln7" fromId="14" toId="29">
</dataflow>
<dataflow id="173" from="icmp_ln7" to="br_ln7" fromId="29" toId="30">
</dataflow>
<dataflow id="174" from="i3_1_read" to="icmp_ln7_1" fromId="11" toId="31">
</dataflow>
<dataflow id="175" from="f2_1" to="icmp_ln7_1" fromId="24" toId="31">
</dataflow>
<dataflow id="176" from="f1_1" to="zext_ln8" fromId="23" toId="32">
</dataflow>
<dataflow id="177" from="A" to="A_addr" fromId="104" toId="33">
</dataflow>
<dataflow id="179" from="StgValue_178" to="A_addr" fromId="178" toId="33">
</dataflow>
<dataflow id="180" from="zext_ln8" to="A_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="181" from="A_addr" to="A_load" fromId="33" toId="34">
</dataflow>
<dataflow id="182" from="icmp_ln7_1" to="br_ln7" fromId="31" toId="35">
</dataflow>
<dataflow id="183" from="f2_1" to="zext_ln7" fromId="24" toId="36">
</dataflow>
<dataflow id="184" from="A" to="A_addr_1" fromId="104" toId="37">
</dataflow>
<dataflow id="185" from="StgValue_178" to="A_addr_1" fromId="178" toId="37">
</dataflow>
<dataflow id="186" from="zext_ln7" to="A_addr_1" fromId="36" toId="37">
</dataflow>
<dataflow id="187" from="A_addr_1" to="A_load_1" fromId="37" toId="38">
</dataflow>
<dataflow id="188" from="idx_1" to="add_ln6" fromId="22" toId="39">
</dataflow>
<dataflow id="190" from="StgValue_189" to="add_ln6" fromId="189" toId="39">
</dataflow>
<dataflow id="191" from="add_ln6" to="store_ln6" fromId="39" toId="40">
</dataflow>
<dataflow id="192" from="idx" to="store_ln6" fromId="8" toId="40">
</dataflow>
<dataflow id="193" from="A_addr" to="A_load" fromId="33" toId="42">
</dataflow>
<dataflow id="194" from="A_load" to="bitcast_ln8" fromId="42" toId="43">
</dataflow>
<dataflow id="195" from="A_addr_1" to="A_load_1" fromId="37" toId="44">
</dataflow>
<dataflow id="196" from="A_load_1" to="bitcast_ln7" fromId="44" toId="45">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="197" toId="46">
</dataflow>
<dataflow id="199" from="A_load" to="tmp" fromId="42" toId="46">
</dataflow>
<dataflow id="201" from="StgValue_200" to="tmp" fromId="200" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="46">
</dataflow>
<dataflow id="204" from="A_load" to="trunc_ln7" fromId="42" toId="47">
</dataflow>
<dataflow id="205" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="197" toId="48">
</dataflow>
<dataflow id="206" from="A_load_1" to="tmp_1" fromId="44" toId="48">
</dataflow>
<dataflow id="207" from="StgValue_200" to="tmp_1" fromId="200" toId="48">
</dataflow>
<dataflow id="208" from="StgValue_202" to="tmp_1" fromId="202" toId="48">
</dataflow>
<dataflow id="209" from="A_load_1" to="trunc_ln7_1" fromId="44" toId="49">
</dataflow>
<dataflow id="210" from="tmp" to="icmp_ln7_2" fromId="46" toId="50">
</dataflow>
<dataflow id="212" from="StgValue_211" to="icmp_ln7_2" fromId="211" toId="50">
</dataflow>
<dataflow id="213" from="trunc_ln7" to="icmp_ln7_3" fromId="47" toId="51">
</dataflow>
<dataflow id="215" from="StgValue_214" to="icmp_ln7_3" fromId="214" toId="51">
</dataflow>
<dataflow id="216" from="tmp_1" to="icmp_ln7_4" fromId="48" toId="52">
</dataflow>
<dataflow id="217" from="StgValue_211" to="icmp_ln7_4" fromId="211" toId="52">
</dataflow>
<dataflow id="218" from="trunc_ln7_1" to="icmp_ln7_5" fromId="49" toId="53">
</dataflow>
<dataflow id="219" from="StgValue_214" to="icmp_ln7_5" fromId="214" toId="53">
</dataflow>
<dataflow id="220" from="bitcast_ln8" to="tmp_2" fromId="43" toId="54">
</dataflow>
<dataflow id="221" from="bitcast_ln7" to="tmp_2" fromId="45" toId="54">
</dataflow>
<dataflow id="222" from="icmp_ln7_3" to="or_ln7" fromId="51" toId="55">
</dataflow>
<dataflow id="223" from="icmp_ln7_2" to="or_ln7" fromId="50" toId="55">
</dataflow>
<dataflow id="224" from="icmp_ln7_5" to="or_ln7_1" fromId="53" toId="56">
</dataflow>
<dataflow id="225" from="icmp_ln7_4" to="or_ln7_1" fromId="52" toId="56">
</dataflow>
<dataflow id="226" from="bitcast_ln8" to="tmp_2" fromId="43" toId="57">
</dataflow>
<dataflow id="227" from="bitcast_ln7" to="tmp_2" fromId="45" toId="57">
</dataflow>
<dataflow id="228" from="tmp_2" to="and_ln7" fromId="57" toId="58">
</dataflow>
<dataflow id="229" from="or_ln7" to="and_ln7" fromId="55" toId="58">
</dataflow>
<dataflow id="230" from="and_ln7" to="and_ln7_1" fromId="58" toId="59">
</dataflow>
<dataflow id="231" from="or_ln7_1" to="and_ln7_1" fromId="56" toId="59">
</dataflow>
<dataflow id="232" from="and_ln7_1" to="br_ln7" fromId="59" toId="60">
</dataflow>
<dataflow id="233" from="f2_1" to="f2_2" fromId="24" toId="61">
</dataflow>
<dataflow id="234" from="StgValue_105" to="f2_2" fromId="105" toId="61">
</dataflow>
<dataflow id="235" from="f2_2" to="store_ln10" fromId="61" toId="62">
</dataflow>
<dataflow id="236" from="f2" to="store_ln10" fromId="10" toId="62">
</dataflow>
<dataflow id="237" from="f1_1" to="f1_2" fromId="23" toId="63">
</dataflow>
<dataflow id="238" from="StgValue_105" to="f1_2" fromId="105" toId="63">
</dataflow>
<dataflow id="239" from="f1_2" to="store_ln9" fromId="63" toId="64">
</dataflow>
<dataflow id="240" from="f1" to="store_ln9" fromId="9" toId="64">
</dataflow>
<dataflow id="241" from="f2_1" to="zext_ln10" fromId="24" toId="65">
</dataflow>
<dataflow id="242" from="A" to="A_addr_2" fromId="104" toId="66">
</dataflow>
<dataflow id="243" from="StgValue_178" to="A_addr_2" fromId="178" toId="66">
</dataflow>
<dataflow id="244" from="zext_ln10" to="A_addr_2" fromId="65" toId="66">
</dataflow>
<dataflow id="245" from="A_addr_2" to="A_load_2" fromId="66" toId="67">
</dataflow>
<dataflow id="246" from="temp" to="temp_addr" fromId="102" toId="68">
</dataflow>
<dataflow id="247" from="StgValue_178" to="temp_addr" fromId="178" toId="68">
</dataflow>
<dataflow id="248" from="idx_1" to="temp_addr" fromId="22" toId="68">
</dataflow>
<dataflow id="249" from="bitcast_ln8" to="store_ln8" fromId="43" toId="69">
</dataflow>
<dataflow id="250" from="temp_addr" to="store_ln8" fromId="68" toId="69">
</dataflow>
<dataflow id="251" from="A_addr_2" to="A_load_2" fromId="66" toId="71">
</dataflow>
<dataflow id="252" from="A_load_2" to="bitcast_ln10" fromId="71" toId="72">
</dataflow>
<dataflow id="253" from="temp" to="temp_addr_1" fromId="102" toId="73">
</dataflow>
<dataflow id="254" from="StgValue_178" to="temp_addr_1" fromId="178" toId="73">
</dataflow>
<dataflow id="255" from="idx_1" to="temp_addr_1" fromId="22" toId="73">
</dataflow>
<dataflow id="256" from="bitcast_ln10" to="store_ln10" fromId="72" toId="74">
</dataflow>
<dataflow id="257" from="temp_addr_1" to="store_ln10" fromId="73" toId="74">
</dataflow>
<dataflow id="258" from="icmp_ln6" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="259" from="icmp_ln7" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="260" from="icmp_ln7_1" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="261" from="icmp_ln6" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="262" from="icmp_ln7" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="263" from="icmp_ln7_1" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="264" from="icmp_ln7" to="StgValue_4" fromId="29" toId="4">
</dataflow>
<dataflow id="265" from="icmp_ln7_1" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="266" from="and_ln7_1" to="StgValue_4" fromId="59" toId="4">
</dataflow>
<dataflow id="267" from="icmp_ln7" to="StgValue_5" fromId="29" toId="5">
</dataflow>
<dataflow id="268" from="icmp_ln7_1" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="269" from="and_ln7_1" to="StgValue_5" fromId="59" toId="5">
</dataflow>
<dataflow id="270" from="icmp_ln7" to="StgValue_6" fromId="29" toId="6">
</dataflow>
<dataflow id="271" from="icmp_ln7_1" to="StgValue_6" fromId="31" toId="6">
</dataflow>
<dataflow id="272" from="and_ln7_1" to="StgValue_6" fromId="59" toId="6">
</dataflow>
<dataflow id="273" from="icmp_ln6" to="StgValue_4" fromId="26" toId="4">
</dataflow>
</dataflows>


</stg>
