Cada subcaja tiene la siguiente entidad:

	Port ( dataIn : in  STD_LOGIC_VECTOR (31 downto 0);
           dataOut : out  STD_LOGIC_VECTOR (31 downto 0);
           configIn : in  STD_LOGIC_VECTOR(7 downto 0);
           spi_miso : in  STD_LOGIC;
           spi_mosi : out  STD_LOGIC;
		   spi_clk : out STD_LOGIC;
		   spi_cs : out STD_LOGIC;
		   ready : out  STD_LOGIC			  
    );
    
Comandos:
	0000: Ninguno
	0001: Amplificador
	0010: ADC
	0011: DAC
	

