<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><title>A64</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fpsimdindex.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fpsimdindex.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="alphindextitle">A64 -- SIMD and Floating-point Instructions (alphabetic order)</h1><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="abs_advsimd.html" id="ABS_advsimd" name="ABS_advsimd">ABS</a>:
        Absolute value (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="add_advsimd.html" id="ADD_advsimd" name="ADD_advsimd">ADD (vector)</a>:
        Add (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="addhn_advsimd.html" id="ADDHN_advsimd" name="ADDHN_advsimd">ADDHN, ADDHN2</a>:
        Add returning High Narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="addp_advsimd_pair.html" id="ADDP_advsimd_pair" name="ADDP_advsimd_pair">ADDP (scalar)</a>:
        Add Pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="addp_advsimd_vec.html" id="ADDP_advsimd_vec" name="ADDP_advsimd_vec">ADDP (vector)</a>:
        Add Pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="addv_advsimd.html" id="ADDV_advsimd" name="ADDV_advsimd">ADDV</a>:
        Add across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="aesd_advsimd.html" id="AESD_advsimd" name="AESD_advsimd">AESD</a>:
        AES single round decryption.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="aese_advsimd.html" id="AESE_advsimd" name="AESE_advsimd">AESE</a>:
        AES single round encryption.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="aesimc_advsimd.html" id="AESIMC_advsimd" name="AESIMC_advsimd">AESIMC</a>:
        AES inverse mix columns.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="aesmc_advsimd.html" id="AESMC_advsimd" name="AESMC_advsimd">AESMC</a>:
        AES mix columns.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="and_advsimd.html" id="AND_advsimd" name="AND_advsimd">AND (vector)</a>:
        Bitwise AND (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bic_advsimd_imm.html" id="BIC_advsimd_imm" name="BIC_advsimd_imm">BIC (vector, immediate)</a>:
        Bitwise bit Clear (vector, immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bic_advsimd_reg.html" id="BIC_advsimd_reg" name="BIC_advsimd_reg">BIC (vector, register)</a>:
        Bitwise bit Clear (vector, register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bif_advsimd.html" id="BIF_advsimd" name="BIF_advsimd">BIF</a>:
        Bitwise Insert if False.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bit_advsimd.html" id="BIT_advsimd" name="BIT_advsimd">BIT</a>:
        Bitwise Insert if True.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bsl_advsimd.html" id="BSL_advsimd" name="BSL_advsimd">BSL</a>:
        Bitwise Select.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cls_advsimd.html" id="CLS_advsimd" name="CLS_advsimd">CLS (vector)</a>:
        Count Leading Sign bits (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="clz_advsimd.html" id="CLZ_advsimd" name="CLZ_advsimd">CLZ (vector)</a>:
        Count Leading Zero bits (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmeq_advsimd_reg.html" id="CMEQ_advsimd_reg" name="CMEQ_advsimd_reg">CMEQ (register)</a>:
        Compare bitwise Equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmeq_advsimd_zero.html" id="CMEQ_advsimd_zero" name="CMEQ_advsimd_zero">CMEQ (zero)</a>:
        Compare bitwise Equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmge_advsimd_reg.html" id="CMGE_advsimd_reg" name="CMGE_advsimd_reg">CMGE (register)</a>:
        Compare signed Greater than or Equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmge_advsimd_zero.html" id="CMGE_advsimd_zero" name="CMGE_advsimd_zero">CMGE (zero)</a>:
        Compare signed Greater than or Equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmgt_advsimd_reg.html" id="CMGT_advsimd_reg" name="CMGT_advsimd_reg">CMGT (register)</a>:
        Compare signed Greater than (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmgt_advsimd_zero.html" id="CMGT_advsimd_zero" name="CMGT_advsimd_zero">CMGT (zero)</a>:
        Compare signed Greater than zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmhi_advsimd.html" id="CMHI_advsimd" name="CMHI_advsimd">CMHI (register)</a>:
        Compare unsigned Higher (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmhs_advsimd.html" id="CMHS_advsimd" name="CMHS_advsimd">CMHS (register)</a>:
        Compare unsigned Higher or Same (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmle_advsimd.html" id="CMLE_advsimd" name="CMLE_advsimd">CMLE (zero)</a>:
        Compare signed Less than or Equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmlt_advsimd.html" id="CMLT_advsimd" name="CMLT_advsimd">CMLT (zero)</a>:
        Compare signed Less than zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmtst_advsimd.html" id="CMTST_advsimd" name="CMTST_advsimd">CMTST</a>:
        Compare bitwise Test bits nonzero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cnt_advsimd.html" id="CNT_advsimd" name="CNT_advsimd">CNT</a>:
        Population Count per byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dup_advsimd_elt.html" id="DUP_advsimd_elt" name="DUP_advsimd_elt">DUP (element)</a>:
        Duplicate vector element to vector or scalar.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dup_advsimd_gen.html" id="DUP_advsimd_gen" name="DUP_advsimd_gen">DUP (general)</a>:
        Duplicate general-purpose register to vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="eor_advsimd.html" id="EOR_advsimd" name="EOR_advsimd">EOR (vector)</a>:
        Bitwise Exclusive OR (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ext_advsimd.html" id="EXT_advsimd" name="EXT_advsimd">EXT</a>:
        Extract vector from pair of vectors.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a>:
        Floating-point Absolute Difference (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fabs_float.html" id="FABS_float" name="FABS_float">FABS (scalar)</a>:
        Floating-point Absolute value (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fabs_advsimd.html" id="FABS_advsimd" name="FABS_advsimd">FABS (vector)</a>:
        Floating-point Absolute value (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a>:
        Floating-point Absolute Compare Greater than or Equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a>:
        Floating-point Absolute Compare Greater than (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fadd_float.html" id="FADD_float" name="FADD_float">FADD (scalar)</a>:
        Floating-point Add (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fadd_advsimd.html" id="FADD_advsimd" name="FADD_advsimd">FADD (vector)</a>:
        Floating-point Add (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="faddp_advsimd_pair.html" id="FADDP_advsimd_pair" name="FADDP_advsimd_pair">FADDP (scalar)</a>:
        Floating-point Add Pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="faddp_advsimd_vec.html" id="FADDP_advsimd_vec" name="FADDP_advsimd_vec">FADDP (vector)</a>:
        Floating-point Add Pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fccmp_float.html" id="FCCMP_float" name="FCCMP_float">FCCMP</a>:
        Floating-point Conditional quiet Compare (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fccmpe_float.html" id="FCCMPE_float" name="FCCMPE_float">FCCMPE</a>:
        Floating-point Conditional signaling Compare (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a>:
        Floating-point Compare Equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a>:
        Floating-point Compare Equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a>:
        Floating-point Compare Greater than or Equal (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a>:
        Floating-point Compare Greater than or Equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a>:
        Floating-point Compare Greater than (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a>:
        Floating-point Compare Greater than zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a>:
        Floating-point Compare Less than or Equal to zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a>:
        Floating-point Compare Less than zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a>:
        Floating-point quiet Compare (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a>:
        Floating-point signaling Compare (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcsel_float.html" id="FCSEL_float" name="FCSEL_float">FCSEL</a>:
        Floating-point Conditional Select (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>:
        Floating-point Convert precision (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>:
        Floating-point Convert to Signed integer, rounding to nearest with ties to Away (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a>:
        Floating-point Convert to Signed integer, rounding to nearest with ties to Away (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>:
        Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a>:
        Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtl_advsimd.html" id="FCVTL_advsimd" name="FCVTL_advsimd">FCVTL, FCVTL2</a>:
        Floating-point Convert to higher precision Long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>:
        Floating-point Convert to Signed integer, rounding toward Minus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a>:
        Floating-point Convert to Signed integer, rounding toward Minus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>:
        Floating-point Convert to Unsigned integer, rounding toward Minus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a>:
        Floating-point Convert to Unsigned integer, rounding toward Minus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtn_advsimd.html" id="FCVTN_advsimd" name="FCVTN_advsimd">FCVTN, FCVTN2</a>:
        Floating-point Convert to lower precision Narrow (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>:
        Floating-point Convert to Signed integer, rounding to nearest with ties to even (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a>:
        Floating-point Convert to Signed integer, rounding to nearest with ties to even (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>:
        Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a>:
        Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>:
        Floating-point Convert to Signed integer, rounding toward Plus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a>:
        Floating-point Convert to Signed integer, rounding toward Plus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>:
        Floating-point Convert to Unsigned integer, rounding toward Plus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a>:
        Floating-point Convert to Unsigned integer, rounding toward Plus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtxn_advsimd.html" id="FCVTXN_advsimd" name="FCVTXN_advsimd">FCVTXN, FCVTXN2</a>:
        Floating-point Convert to lower precision Narrow, rounding to odd (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>:
        Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>:
        Floating-point Convert to Signed integer, rounding toward Zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtzs_advsimd_fix.html" id="FCVTZS_advsimd_fix" name="FCVTZS_advsimd_fix">FCVTZS (vector, fixed-point)</a>:
        Floating-point Convert to Signed fixed-point, rounding toward Zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a>:
        Floating-point Convert to Signed integer, rounding toward Zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>:
        Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>:
        Floating-point Convert to Unsigned integer, rounding toward Zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtzu_advsimd_fix.html" id="FCVTZU_advsimd_fix" name="FCVTZU_advsimd_fix">FCVTZU (vector, fixed-point)</a>:
        Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a>:
        Floating-point Convert to Unsigned integer, rounding toward Zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fdiv_float.html" id="FDIV_float" name="FDIV_float">FDIV (scalar)</a>:
        Floating-point Divide (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fdiv_advsimd.html" id="FDIV_advsimd" name="FDIV_advsimd">FDIV (vector)</a>:
        Floating-point Divide (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmadd_float.html" id="FMADD_float" name="FMADD_float">FMADD</a>:
        Floating-point fused Multiply-Add (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmax_float.html" id="FMAX_float" name="FMAX_float">FMAX (scalar)</a>:
        Floating-point Maximum (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmax_advsimd.html" id="FMAX_advsimd" name="FMAX_advsimd">FMAX (vector)</a>:
        Floating-point Maximum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmaxnm_float.html" id="FMAXNM_float" name="FMAXNM_float">FMAXNM (scalar)</a>:
        Floating-point Maximum Number (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmaxnm_advsimd.html" id="FMAXNM_advsimd" name="FMAXNM_advsimd">FMAXNM (vector)</a>:
        Floating-point Maximum Number (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmaxnmp_advsimd_pair.html" id="FMAXNMP_advsimd_pair" name="FMAXNMP_advsimd_pair">FMAXNMP (scalar)</a>:
        Floating-point Maximum Number of Pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmaxnmp_advsimd_vec.html" id="FMAXNMP_advsimd_vec" name="FMAXNMP_advsimd_vec">FMAXNMP (vector)</a>:
        Floating-point Maximum Number Pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmaxnmv_advsimd.html" id="FMAXNMV_advsimd" name="FMAXNMV_advsimd">FMAXNMV</a>:
        Floating-point Maximum Number across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmaxp_advsimd_pair.html" id="FMAXP_advsimd_pair" name="FMAXP_advsimd_pair">FMAXP (scalar)</a>:
        Floating-point Maximum of Pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmaxp_advsimd_vec.html" id="FMAXP_advsimd_vec" name="FMAXP_advsimd_vec">FMAXP (vector)</a>:
        Floating-point Maximum Pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmaxv_advsimd.html" id="FMAXV_advsimd" name="FMAXV_advsimd">FMAXV</a>:
        Floating-point Maximum across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmin_float.html" id="FMIN_float" name="FMIN_float">FMIN (scalar)</a>:
        Floating-point Minimum (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmin_advsimd.html" id="FMIN_advsimd" name="FMIN_advsimd">FMIN (vector)</a>:
        Floating-point minimum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fminnm_float.html" id="FMINNM_float" name="FMINNM_float">FMINNM (scalar)</a>:
        Floating-point Minimum Number (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fminnm_advsimd.html" id="FMINNM_advsimd" name="FMINNM_advsimd">FMINNM (vector)</a>:
        Floating-point Minimum Number (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fminnmp_advsimd_pair.html" id="FMINNMP_advsimd_pair" name="FMINNMP_advsimd_pair">FMINNMP (scalar)</a>:
        Floating-point Minimum Number of Pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fminnmp_advsimd_vec.html" id="FMINNMP_advsimd_vec" name="FMINNMP_advsimd_vec">FMINNMP (vector)</a>:
        Floating-point Minimum Number Pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fminnmv_advsimd.html" id="FMINNMV_advsimd" name="FMINNMV_advsimd">FMINNMV</a>:
        Floating-point Minimum Number across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fminp_advsimd_pair.html" id="FMINP_advsimd_pair" name="FMINP_advsimd_pair">FMINP (scalar)</a>:
        Floating-point Minimum of Pair of elements (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fminp_advsimd_vec.html" id="FMINP_advsimd_vec" name="FMINP_advsimd_vec">FMINP (vector)</a>:
        Floating-point Minimum Pairwise (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fminv_advsimd.html" id="FMINV_advsimd" name="FMINV_advsimd">FMINV</a>:
        Floating-point Minimum across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>:
        Floating-point fused Multiply-Add to accumulator (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmla_advsimd_vec.html" id="FMLA_advsimd_vec" name="FMLA_advsimd_vec">FMLA (vector)</a>:
        Floating-point fused Multiply-Add to accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>:
        Floating-point fused Multiply-Subtract from accumulator (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmls_advsimd_vec.html" id="FMLS_advsimd_vec" name="FMLS_advsimd_vec">FMLS (vector)</a>:
        Floating-point fused Multiply-Subtract from accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>:
        Floating-point Move to or from general-purpose register without conversion.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmov_float.html" id="FMOV_float" name="FMOV_float">FMOV (register)</a>:
        Floating-point Move register without conversion.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmov_float_imm.html" id="FMOV_float_imm" name="FMOV_float_imm">FMOV (scalar, immediate)</a>:
        Floating-point move immediate (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmov_advsimd.html" id="FMOV_advsimd" name="FMOV_advsimd">FMOV (vector, immediate)</a>:
        Floating-point move immediate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmsub_float.html" id="FMSUB_float" name="FMSUB_float">FMSUB</a>:
        Floating-point Fused Multiply-Subtract (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>:
        Floating-point Multiply (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmul_float.html" id="FMUL_float" name="FMUL_float">FMUL (scalar)</a>:
        Floating-point Multiply (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmul_advsimd_vec.html" id="FMUL_advsimd_vec" name="FMUL_advsimd_vec">FMUL (vector)</a>:
        Floating-point Multiply (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a>:
        Floating-point Multiply extended.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>:
        Floating-point Multiply extended (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fneg_float.html" id="FNEG_float" name="FNEG_float">FNEG (scalar)</a>:
        Floating-point Negate (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fneg_advsimd.html" id="FNEG_advsimd" name="FNEG_advsimd">FNEG (vector)</a>:
        Floating-point Negate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fnmadd_float.html" id="FNMADD_float" name="FNMADD_float">FNMADD</a>:
        Floating-point Negated fused Multiply-Add (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fnmsub_float.html" id="FNMSUB_float" name="FNMSUB_float">FNMSUB</a>:
        Floating-point Negated fused Multiply-Subtract (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fnmul_float.html" id="FNMUL_float" name="FNMUL_float">FNMUL (scalar)</a>:
        Floating-point Multiply-Negate (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a>:
        Floating-point Reciprocal Estimate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a>:
        Floating-point Reciprocal Step.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frecpx_advsimd.html" id="FRECPX_advsimd" name="FRECPX_advsimd">FRECPX</a>:
        Floating-point Reciprocal exponent (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frinta_float.html" id="FRINTA_float" name="FRINTA_float">FRINTA (scalar)</a>:
        Floating-point Round to Integral, to nearest with ties to Away (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frinta_advsimd.html" id="FRINTA_advsimd" name="FRINTA_advsimd">FRINTA (vector)</a>:
        Floating-point Round to Integral, to nearest with ties to Away (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frinti_float.html" id="FRINTI_float" name="FRINTI_float">FRINTI (scalar)</a>:
        Floating-point Round to Integral, using current rounding mode (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frinti_advsimd.html" id="FRINTI_advsimd" name="FRINTI_advsimd">FRINTI (vector)</a>:
        Floating-point Round to Integral, using current rounding mode (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintm_float.html" id="FRINTM_float" name="FRINTM_float">FRINTM (scalar)</a>:
        Floating-point Round to Integral, toward Minus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintm_advsimd.html" id="FRINTM_advsimd" name="FRINTM_advsimd">FRINTM (vector)</a>:
        Floating-point Round to Integral, toward Minus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintn_float.html" id="FRINTN_float" name="FRINTN_float">FRINTN (scalar)</a>:
        Floating-point Round to Integral, to nearest with ties to even (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintn_advsimd.html" id="FRINTN_advsimd" name="FRINTN_advsimd">FRINTN (vector)</a>:
        Floating-point Round to Integral, to nearest with ties to even (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintp_float.html" id="FRINTP_float" name="FRINTP_float">FRINTP (scalar)</a>:
        Floating-point Round to Integral, toward Plus infinity (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintp_advsimd.html" id="FRINTP_advsimd" name="FRINTP_advsimd">FRINTP (vector)</a>:
        Floating-point Round to Integral, toward Plus infinity (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintx_float.html" id="FRINTX_float" name="FRINTX_float">FRINTX (scalar)</a>:
        Floating-point Round to Integral exact, using current rounding mode (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintx_advsimd.html" id="FRINTX_advsimd" name="FRINTX_advsimd">FRINTX (vector)</a>:
        Floating-point Round to Integral exact, using current rounding mode (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintz_float.html" id="FRINTZ_float" name="FRINTZ_float">FRINTZ (scalar)</a>:
        Floating-point Round to Integral, toward Zero (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frintz_advsimd.html" id="FRINTZ_advsimd" name="FRINTZ_advsimd">FRINTZ (vector)</a>:
        Floating-point Round to Integral, toward Zero (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a>:
        Floating-point Reciprocal Square Root Estimate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a>:
        Floating-point Reciprocal Square Root Step.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fsqrt_float.html" id="FSQRT_float" name="FSQRT_float">FSQRT (scalar)</a>:
        Floating-point Square Root (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fsqrt_advsimd.html" id="FSQRT_advsimd" name="FSQRT_advsimd">FSQRT (vector)</a>:
        Floating-point Square Root (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fsub_float.html" id="FSUB_float" name="FSUB_float">FSUB (scalar)</a>:
        Floating-point Subtract (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="fsub_advsimd.html" id="FSUB_advsimd" name="FSUB_advsimd">FSUB (vector)</a>:
        Floating-point Subtract (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ins_advsimd_elt.html" id="INS_advsimd_elt" name="INS_advsimd_elt">INS (element)</a>:
        Insert vector element from another vector element.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ins_advsimd_gen.html" id="INS_advsimd_gen" name="INS_advsimd_gen">INS (general)</a>:
        Insert vector element from general-purpose register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>:
        Load multiple single-element structures to one, two, three, or four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>:
        Load one single-element structure to one lane of one register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld1r_advsimd.html" id="LD1R_advsimd" name="LD1R_advsimd">LD1R</a>:
        Load one single-element structure and Replicate to all lanes (of one register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld2_advsimd_mult.html" id="LD2_advsimd_mult" name="LD2_advsimd_mult">LD2 (multiple structures)</a>:
        Load multiple 2-element structures to two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>:
        Load single 2-element structure to one lane of two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld2r_advsimd.html" id="LD2R_advsimd" name="LD2R_advsimd">LD2R</a>:
        Load single 2-element structure and Replicate to all lanes of two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld3_advsimd_mult.html" id="LD3_advsimd_mult" name="LD3_advsimd_mult">LD3 (multiple structures)</a>:
        Load multiple 3-element structures to three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>:
        Load single 3-element structure to one lane of three registers).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld3r_advsimd.html" id="LD3R_advsimd" name="LD3R_advsimd">LD3R</a>:
        Load single 3-element structure and Replicate to all lanes of three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld4_advsimd_mult.html" id="LD4_advsimd_mult" name="LD4_advsimd_mult">LD4 (multiple structures)</a>:
        Load multiple 4-element structures to four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>:
        Load single 4-element structure to one lane of four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ld4r_advsimd.html" id="LD4R_advsimd" name="LD4R_advsimd">LD4R</a>:
        Load single 4-element structure and Replicate to all lanes of four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldnp_fpsimd.html" id="LDNP_fpsimd" name="LDNP_fpsimd">LDNP (SIMD&amp;FP)</a>:
        Load Pair of SIMD&amp;FP registers, with Non-temporal hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>:
        Load Pair of SIMD&amp;FP registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>:
        Load SIMD&amp;FP Register (immediate offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldr_lit_fpsimd.html" id="LDR_lit_fpsimd" name="LDR_lit_fpsimd">LDR (literal, SIMD&amp;FP)</a>:
        Load SIMD&amp;FP Register (PC-relative literal).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a>:
        Load SIMD&amp;FP Register (register offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>:
        Load SIMD&amp;FP Register (unscaled offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mla_advsimd_elt.html" id="MLA_advsimd_elt" name="MLA_advsimd_elt">MLA (by element)</a>:
        Multiply-Add to accumulator (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mla_advsimd_vec.html" id="MLA_advsimd_vec" name="MLA_advsimd_vec">MLA (vector)</a>:
        Multiply-Add to accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mls_advsimd_elt.html" id="MLS_advsimd_elt" name="MLS_advsimd_elt">MLS (by element)</a>:
        Multiply-Subtract from accumulator (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mls_advsimd_vec.html" id="MLS_advsimd_vec" name="MLS_advsimd_vec">MLS (vector)</a>:
        Multiply-Subtract from accumulator (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_ins_advsimd_elt.html" id="MOV_INS_advsimd_elt" name="MOV_INS_advsimd_elt">MOV (element)</a>:
        Move vector element to another vector element: an alias of INS (element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_ins_advsimd_gen.html" id="MOV_INS_advsimd_gen" name="MOV_INS_advsimd_gen">MOV (from general)</a>:
        Move general-purpose register to a vector element: an alias of INS (general).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_dup_advsimd_elt.html" id="MOV_DUP_advsimd_elt" name="MOV_DUP_advsimd_elt">MOV (scalar)</a>:
        Move vector element to scalar: an alias of DUP (element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_umov_advsimd.html" id="MOV_UMOV_advsimd" name="MOV_UMOV_advsimd">MOV (to general)</a>:
        Move vector element to general-purpose register: an alias of UMOV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_orr_advsimd_reg.html" id="MOV_ORR_advsimd_reg" name="MOV_ORR_advsimd_reg">MOV (vector)</a>:
        Move vector: an alias of ORR (vector, register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>:
        Move Immediate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mul_advsimd_elt.html" id="MUL_advsimd_elt" name="MUL_advsimd_elt">MUL (by element)</a>:
        Multiply (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mul_advsimd_vec.html" id="MUL_advsimd_vec" name="MUL_advsimd_vec">MUL (vector)</a>:
        Multiply (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mvn_not_advsimd.html" id="MVN_NOT_advsimd" name="MVN_NOT_advsimd">MVN</a>:
        Bitwise NOT (vector): an alias of NOT.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mvni_advsimd.html" id="MVNI_advsimd" name="MVNI_advsimd">MVNI</a>:
        Move inverted Immediate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="neg_advsimd.html" id="NEG_advsimd" name="NEG_advsimd">NEG (vector)</a>:
        Negate (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="not_advsimd.html" id="NOT_advsimd" name="NOT_advsimd">NOT</a>:
        Bitwise NOT (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="orn_advsimd.html" id="ORN_advsimd" name="ORN_advsimd">ORN (vector)</a>:
        Bitwise inclusive OR NOT (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="orr_advsimd_imm.html" id="ORR_advsimd_imm" name="ORR_advsimd_imm">ORR (vector, immediate)</a>:
        Bitwise inclusive OR (vector, immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="orr_advsimd_reg.html" id="ORR_advsimd_reg" name="ORR_advsimd_reg">ORR (vector, register)</a>:
        Bitwise inclusive OR (vector, register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="pmul_advsimd.html" id="PMUL_advsimd" name="PMUL_advsimd">PMUL</a>:
        Polynomial Multiply.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="pmull_advsimd.html" id="PMULL_advsimd" name="PMULL_advsimd">PMULL, PMULL2</a>:
        Polynomial Multiply Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="raddhn_advsimd.html" id="RADDHN_advsimd" name="RADDHN_advsimd">RADDHN, RADDHN2</a>:
        Rounding Add returning High Narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rbit_advsimd.html" id="RBIT_advsimd" name="RBIT_advsimd">RBIT (vector)</a>:
        Reverse Bit order (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rev16_advsimd.html" id="REV16_advsimd" name="REV16_advsimd">REV16 (vector)</a>:
        Reverse elements in 16-bit halfwords (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rev32_advsimd.html" id="REV32_advsimd" name="REV32_advsimd">REV32 (vector)</a>:
        Reverse elements in 32-bit words (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rev64_advsimd.html" id="REV64_advsimd" name="REV64_advsimd">REV64</a>:
        Reverse elements in 64-bit doublewords (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rshrn_advsimd.html" id="RSHRN_advsimd" name="RSHRN_advsimd">RSHRN, RSHRN2</a>:
        Rounding Shift Right Narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rsubhn_advsimd.html" id="RSUBHN_advsimd" name="RSUBHN_advsimd">RSUBHN, RSUBHN2</a>:
        Rounding Subtract returning High Narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="saba_advsimd.html" id="SABA_advsimd" name="SABA_advsimd">SABA</a>:
        Signed Absolute difference and Accumulate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sabal_advsimd.html" id="SABAL_advsimd" name="SABAL_advsimd">SABAL, SABAL2</a>:
        Signed Absolute difference and Accumulate Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sabd_advsimd.html" id="SABD_advsimd" name="SABD_advsimd">SABD</a>:
        Signed Absolute Difference.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sabdl_advsimd.html" id="SABDL_advsimd" name="SABDL_advsimd">SABDL, SABDL2</a>:
        Signed Absolute Difference Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sadalp_advsimd.html" id="SADALP_advsimd" name="SADALP_advsimd">SADALP</a>:
        Signed Add and Accumulate Long Pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="saddl_advsimd.html" id="SADDL_advsimd" name="SADDL_advsimd">SADDL, SADDL2</a>:
        Signed Add Long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="saddlp_advsimd.html" id="SADDLP_advsimd" name="SADDLP_advsimd">SADDLP</a>:
        Signed Add Long Pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="saddlv_advsimd.html" id="SADDLV_advsimd" name="SADDLV_advsimd">SADDLV</a>:
        Signed Add Long across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="saddw_advsimd.html" id="SADDW_advsimd" name="SADDW_advsimd">SADDW, SADDW2</a>:
        Signed Add Wide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>:
        Signed fixed-point Convert to Floating-point (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>:
        Signed integer Convert to Floating-point (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="scvtf_advsimd_fix.html" id="SCVTF_advsimd_fix" name="SCVTF_advsimd_fix">SCVTF (vector, fixed-point)</a>:
        Signed fixed-point Convert to Floating-point (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a>:
        Signed integer Convert to Floating-point (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha1c_advsimd.html" id="SHA1C_advsimd" name="SHA1C_advsimd">SHA1C</a>:
        SHA1 hash update (choose).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha1h_advsimd.html" id="SHA1H_advsimd" name="SHA1H_advsimd">SHA1H</a>:
        SHA1 fixed rotate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha1m_advsimd.html" id="SHA1M_advsimd" name="SHA1M_advsimd">SHA1M</a>:
        SHA1 hash update (majority).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha1p_advsimd.html" id="SHA1P_advsimd" name="SHA1P_advsimd">SHA1P</a>:
        SHA1 hash update (parity).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha1su0_advsimd.html" id="SHA1SU0_advsimd" name="SHA1SU0_advsimd">SHA1SU0</a>:
        SHA1 schedule update 0.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha1su1_advsimd.html" id="SHA1SU1_advsimd" name="SHA1SU1_advsimd">SHA1SU1</a>:
        SHA1 schedule update 1.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha256h_advsimd.html" id="SHA256H_advsimd" name="SHA256H_advsimd">SHA256H</a>:
        SHA256 hash update (part 1).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha256h2_advsimd.html" id="SHA256H2_advsimd" name="SHA256H2_advsimd">SHA256H2</a>:
        SHA256 hash update (part 2).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha256su0_advsimd.html" id="SHA256SU0_advsimd" name="SHA256SU0_advsimd">SHA256SU0</a>:
        SHA256 schedule update 0.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sha256su1_advsimd.html" id="SHA256SU1_advsimd" name="SHA256SU1_advsimd">SHA256SU1</a>:
        SHA256 schedule update 1.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="shadd_advsimd.html" id="SHADD_advsimd" name="SHADD_advsimd">SHADD</a>:
        Signed Halving Add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="shl_advsimd.html" id="SHL_advsimd" name="SHL_advsimd">SHL</a>:
        Shift Left (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="shll_advsimd.html" id="SHLL_advsimd" name="SHLL_advsimd">SHLL, SHLL2</a>:
        Shift Left Long (by element size).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="shrn_advsimd.html" id="SHRN_advsimd" name="SHRN_advsimd">SHRN, SHRN2</a>:
        Shift Right Narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="shsub_advsimd.html" id="SHSUB_advsimd" name="SHSUB_advsimd">SHSUB</a>:
        Signed Halving Subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sli_advsimd.html" id="SLI_advsimd" name="SLI_advsimd">SLI</a>:
        Shift Left and Insert (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smax_advsimd.html" id="SMAX_advsimd" name="SMAX_advsimd">SMAX</a>:
        Signed Maximum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smaxp_advsimd.html" id="SMAXP_advsimd" name="SMAXP_advsimd">SMAXP</a>:
        Signed Maximum Pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smaxv_advsimd.html" id="SMAXV_advsimd" name="SMAXV_advsimd">SMAXV</a>:
        Signed Maximum across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smin_advsimd.html" id="SMIN_advsimd" name="SMIN_advsimd">SMIN</a>:
        Signed Minimum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sminp_advsimd.html" id="SMINP_advsimd" name="SMINP_advsimd">SMINP</a>:
        Signed Minimum Pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sminv_advsimd.html" id="SMINV_advsimd" name="SMINV_advsimd">SMINV</a>:
        Signed Minimum across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smlal_advsimd_elt.html" id="SMLAL_advsimd_elt" name="SMLAL_advsimd_elt">SMLAL, SMLAL2 (by element)</a>:
        Signed Multiply-Add Long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smlal_advsimd_vec.html" id="SMLAL_advsimd_vec" name="SMLAL_advsimd_vec">SMLAL, SMLAL2 (vector)</a>:
        Signed Multiply-Add Long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smlsl_advsimd_elt.html" id="SMLSL_advsimd_elt" name="SMLSL_advsimd_elt">SMLSL, SMLSL2 (by element)</a>:
        Signed Multiply-Subtract Long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smlsl_advsimd_vec.html" id="SMLSL_advsimd_vec" name="SMLSL_advsimd_vec">SMLSL, SMLSL2 (vector)</a>:
        Signed Multiply-Subtract Long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smov_advsimd.html" id="SMOV_advsimd" name="SMOV_advsimd">SMOV</a>:
        Signed Move vector element to general-purpose register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smull_advsimd_elt.html" id="SMULL_advsimd_elt" name="SMULL_advsimd_elt">SMULL, SMULL2 (by element)</a>:
        Signed Multiply Long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smull_advsimd_vec.html" id="SMULL_advsimd_vec" name="SMULL_advsimd_vec">SMULL, SMULL2 (vector)</a>:
        Signed Multiply Long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqabs_advsimd.html" id="SQABS_advsimd" name="SQABS_advsimd">SQABS</a>:
        Signed saturating Absolute value.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqadd_advsimd.html" id="SQADD_advsimd" name="SQADD_advsimd">SQADD</a>:
        Signed saturating Add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqdmlal_advsimd_elt.html" id="SQDMLAL_advsimd_elt" name="SQDMLAL_advsimd_elt">SQDMLAL, SQDMLAL2 (by element)</a>:
        Signed saturating Doubling Multiply-Add Long (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqdmlal_advsimd_vec.html" id="SQDMLAL_advsimd_vec" name="SQDMLAL_advsimd_vec">SQDMLAL, SQDMLAL2 (vector)</a>:
        Signed saturating Doubling Multiply-Add Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqdmlsl_advsimd_elt.html" id="SQDMLSL_advsimd_elt" name="SQDMLSL_advsimd_elt">SQDMLSL, SQDMLSL2 (by element)</a>:
        Signed saturating Doubling Multiply-Subtract Long (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqdmlsl_advsimd_vec.html" id="SQDMLSL_advsimd_vec" name="SQDMLSL_advsimd_vec">SQDMLSL, SQDMLSL2 (vector)</a>:
        Signed saturating Doubling Multiply-Subtract Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqdmulh_advsimd_elt.html" id="SQDMULH_advsimd_elt" name="SQDMULH_advsimd_elt">SQDMULH (by element)</a>:
        Signed saturating Doubling Multiply returning High half (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqdmulh_advsimd_vec.html" id="SQDMULH_advsimd_vec" name="SQDMULH_advsimd_vec">SQDMULH (vector)</a>:
        Signed saturating Doubling Multiply returning High half.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqdmull_advsimd_elt.html" id="SQDMULL_advsimd_elt" name="SQDMULL_advsimd_elt">SQDMULL, SQDMULL2 (by element)</a>:
        Signed saturating Doubling Multiply Long (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqdmull_advsimd_vec.html" id="SQDMULL_advsimd_vec" name="SQDMULL_advsimd_vec">SQDMULL, SQDMULL2 (vector)</a>:
        Signed saturating Doubling Multiply Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqneg_advsimd.html" id="SQNEG_advsimd" name="SQNEG_advsimd">SQNEG</a>:
        Signed saturating Negate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrdmlah_advsimd_elt.html" id="SQRDMLAH_advsimd_elt" name="SQRDMLAH_advsimd_elt">SQRDMLAH (by element)</a>:
        Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrdmlah_advsimd_vec.html" id="SQRDMLAH_advsimd_vec" name="SQRDMLAH_advsimd_vec">SQRDMLAH (vector)</a>:
        Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrdmlsh_advsimd_elt.html" id="SQRDMLSH_advsimd_elt" name="SQRDMLSH_advsimd_elt">SQRDMLSH (by element)</a>:
        Signed Saturating Rounding Doubling Multiply Subtract returning High Half (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrdmlsh_advsimd_vec.html" id="SQRDMLSH_advsimd_vec" name="SQRDMLSH_advsimd_vec">SQRDMLSH (vector)</a>:
        Signed Saturating Rounding Doubling Multiply Subtract returning High Half (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrdmulh_advsimd_elt.html" id="SQRDMULH_advsimd_elt" name="SQRDMULH_advsimd_elt">SQRDMULH (by element)</a>:
        Signed saturating Rounding Doubling Multiply returning High half (by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrdmulh_advsimd_vec.html" id="SQRDMULH_advsimd_vec" name="SQRDMULH_advsimd_vec">SQRDMULH (vector)</a>:
        Signed saturating Rounding Doubling Multiply returning High half.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrshl_advsimd.html" id="SQRSHL_advsimd" name="SQRSHL_advsimd">SQRSHL</a>:
        Signed saturating Rounding Shift Left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrshrn_advsimd.html" id="SQRSHRN_advsimd" name="SQRSHRN_advsimd">SQRSHRN, SQRSHRN2</a>:
        Signed saturating Rounded Shift Right Narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqrshrun_advsimd.html" id="SQRSHRUN_advsimd" name="SQRSHRUN_advsimd">SQRSHRUN, SQRSHRUN2</a>:
        Signed saturating Rounded Shift Right Unsigned Narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqshl_advsimd_imm.html" id="SQSHL_advsimd_imm" name="SQSHL_advsimd_imm">SQSHL (immediate)</a>:
        Signed saturating Shift Left (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqshl_advsimd_reg.html" id="SQSHL_advsimd_reg" name="SQSHL_advsimd_reg">SQSHL (register)</a>:
        Signed saturating Shift Left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqshlu_advsimd.html" id="SQSHLU_advsimd" name="SQSHLU_advsimd">SQSHLU</a>:
        Signed saturating Shift Left Unsigned (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqshrn_advsimd.html" id="SQSHRN_advsimd" name="SQSHRN_advsimd">SQSHRN, SQSHRN2</a>:
        Signed saturating Shift Right Narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqshrun_advsimd.html" id="SQSHRUN_advsimd" name="SQSHRUN_advsimd">SQSHRUN, SQSHRUN2</a>:
        Signed saturating Shift Right Unsigned Narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqsub_advsimd.html" id="SQSUB_advsimd" name="SQSUB_advsimd">SQSUB</a>:
        Signed saturating Subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqxtn_advsimd.html" id="SQXTN_advsimd" name="SQXTN_advsimd">SQXTN, SQXTN2</a>:
        Signed saturating extract Narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sqxtun_advsimd.html" id="SQXTUN_advsimd" name="SQXTUN_advsimd">SQXTUN, SQXTUN2</a>:
        Signed saturating extract Unsigned Narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="srhadd_advsimd.html" id="SRHADD_advsimd" name="SRHADD_advsimd">SRHADD</a>:
        Signed Rounding Halving Add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sri_advsimd.html" id="SRI_advsimd" name="SRI_advsimd">SRI</a>:
        Shift Right and Insert (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="srshl_advsimd.html" id="SRSHL_advsimd" name="SRSHL_advsimd">SRSHL</a>:
        Signed Rounding Shift Left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="srshr_advsimd.html" id="SRSHR_advsimd" name="SRSHR_advsimd">SRSHR</a>:
        Signed Rounding Shift Right (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="srsra_advsimd.html" id="SRSRA_advsimd" name="SRSRA_advsimd">SRSRA</a>:
        Signed Rounding Shift Right and Accumulate (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sshl_advsimd.html" id="SSHL_advsimd" name="SSHL_advsimd">SSHL</a>:
        Signed Shift Left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sshll_advsimd.html" id="SSHLL_advsimd" name="SSHLL_advsimd">SSHLL, SSHLL2</a>:
        Signed Shift Left Long (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sshr_advsimd.html" id="SSHR_advsimd" name="SSHR_advsimd">SSHR</a>:
        Signed Shift Right (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ssra_advsimd.html" id="SSRA_advsimd" name="SSRA_advsimd">SSRA</a>:
        Signed Shift Right and Accumulate (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ssubl_advsimd.html" id="SSUBL_advsimd" name="SSUBL_advsimd">SSUBL, SSUBL2</a>:
        Signed Subtract Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ssubw_advsimd.html" id="SSUBW_advsimd" name="SSUBW_advsimd">SSUBW, SSUBW2</a>:
        Signed Subtract Wide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>:
        Store multiple single-element structures from one, two, three, or four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>:
        Store a single-element structure from one lane of one register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st2_advsimd_mult.html" id="ST2_advsimd_mult" name="ST2_advsimd_mult">ST2 (multiple structures)</a>:
        Store multiple 2-element structures from two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>:
        Store single 2-element structure from one lane of two registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st3_advsimd_mult.html" id="ST3_advsimd_mult" name="ST3_advsimd_mult">ST3 (multiple structures)</a>:
        Store multiple 3-element structures from three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>:
        Store single 3-element structure from one lane of three registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st4_advsimd_mult.html" id="ST4_advsimd_mult" name="ST4_advsimd_mult">ST4 (multiple structures)</a>:
        Store multiple 4-element structures from four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>:
        Store single 4-element structure from one lane of four registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stnp_fpsimd.html" id="STNP_fpsimd" name="STNP_fpsimd">STNP (SIMD&amp;FP)</a>:
        Store Pair of SIMD&amp;FP registers, with Non-temporal hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>:
        Store Pair of SIMD&amp;FP registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>:
        Store SIMD&amp;FP register (immediate offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a>:
        Store SIMD&amp;FP register (register offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>:
        Store SIMD&amp;FP register (unscaled offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sub_advsimd.html" id="SUB_advsimd" name="SUB_advsimd">SUB (vector)</a>:
        Subtract (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="subhn_advsimd.html" id="SUBHN_advsimd" name="SUBHN_advsimd">SUBHN, SUBHN2</a>:
        Subtract returning High Narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="suqadd_advsimd.html" id="SUQADD_advsimd" name="SUQADD_advsimd">SUQADD</a>:
        Signed saturating Accumulate of Unsigned value.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sxtl_sshll_advsimd.html" id="SXTL_SSHLL_advsimd" name="SXTL_SSHLL_advsimd">SXTL, SXTL2</a>:
        Signed extend Long: an alias of SSHLL, SSHLL2.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>:
        Table vector Lookup.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>:
        Table vector lookup extension.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="trn1_advsimd.html" id="TRN1_advsimd" name="TRN1_advsimd">TRN1</a>:
        Transpose vectors (primary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="trn2_advsimd.html" id="TRN2_advsimd" name="TRN2_advsimd">TRN2</a>:
        Transpose vectors (secondary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uaba_advsimd.html" id="UABA_advsimd" name="UABA_advsimd">UABA</a>:
        Unsigned Absolute difference and Accumulate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uabal_advsimd.html" id="UABAL_advsimd" name="UABAL_advsimd">UABAL, UABAL2</a>:
        Unsigned Absolute difference and Accumulate Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uabd_advsimd.html" id="UABD_advsimd" name="UABD_advsimd">UABD</a>:
        Unsigned Absolute Difference (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uabdl_advsimd.html" id="UABDL_advsimd" name="UABDL_advsimd">UABDL, UABDL2</a>:
        Unsigned Absolute Difference Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uadalp_advsimd.html" id="UADALP_advsimd" name="UADALP_advsimd">UADALP</a>:
        Unsigned Add and Accumulate Long Pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uaddl_advsimd.html" id="UADDL_advsimd" name="UADDL_advsimd">UADDL, UADDL2</a>:
        Unsigned Add Long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uaddlp_advsimd.html" id="UADDLP_advsimd" name="UADDLP_advsimd">UADDLP</a>:
        Unsigned Add Long Pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uaddlv_advsimd.html" id="UADDLV_advsimd" name="UADDLV_advsimd">UADDLV</a>:
        Unsigned sum Long across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uaddw_advsimd.html" id="UADDW_advsimd" name="UADDW_advsimd">UADDW, UADDW2</a>:
        Unsigned Add Wide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>:
        Unsigned fixed-point Convert to Floating-point (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>:
        Unsigned integer Convert to Floating-point (scalar).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ucvtf_advsimd_fix.html" id="UCVTF_advsimd_fix" name="UCVTF_advsimd_fix">UCVTF (vector, fixed-point)</a>:
        Unsigned fixed-point Convert to Floating-point (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a>:
        Unsigned integer Convert to Floating-point (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uhadd_advsimd.html" id="UHADD_advsimd" name="UHADD_advsimd">UHADD</a>:
        Unsigned Halving Add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uhsub_advsimd.html" id="UHSUB_advsimd" name="UHSUB_advsimd">UHSUB</a>:
        Unsigned Halving Subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umax_advsimd.html" id="UMAX_advsimd" name="UMAX_advsimd">UMAX</a>:
        Unsigned Maximum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umaxp_advsimd.html" id="UMAXP_advsimd" name="UMAXP_advsimd">UMAXP</a>:
        Unsigned Maximum Pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umaxv_advsimd.html" id="UMAXV_advsimd" name="UMAXV_advsimd">UMAXV</a>:
        Unsigned Maximum across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umin_advsimd.html" id="UMIN_advsimd" name="UMIN_advsimd">UMIN</a>:
        Unsigned Minimum (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uminp_advsimd.html" id="UMINP_advsimd" name="UMINP_advsimd">UMINP</a>:
        Unsigned Minimum Pairwise.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uminv_advsimd.html" id="UMINV_advsimd" name="UMINV_advsimd">UMINV</a>:
        Unsigned Minimum across Vector.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umlal_advsimd_elt.html" id="UMLAL_advsimd_elt" name="UMLAL_advsimd_elt">UMLAL, UMLAL2 (by element)</a>:
        Unsigned Multiply-Add Long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umlal_advsimd_vec.html" id="UMLAL_advsimd_vec" name="UMLAL_advsimd_vec">UMLAL, UMLAL2 (vector)</a>:
        Unsigned Multiply-Add Long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umlsl_advsimd_elt.html" id="UMLSL_advsimd_elt" name="UMLSL_advsimd_elt">UMLSL, UMLSL2 (by element)</a>:
        Unsigned Multiply-Subtract Long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umlsl_advsimd_vec.html" id="UMLSL_advsimd_vec" name="UMLSL_advsimd_vec">UMLSL, UMLSL2 (vector)</a>:
        Unsigned Multiply-Subtract Long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umov_advsimd.html" id="UMOV_advsimd" name="UMOV_advsimd">UMOV</a>:
        Unsigned Move vector element to general-purpose register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umull_advsimd_elt.html" id="UMULL_advsimd_elt" name="UMULL_advsimd_elt">UMULL, UMULL2 (by element)</a>:
        Unsigned Multiply Long (vector, by element).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umull_advsimd_vec.html" id="UMULL_advsimd_vec" name="UMULL_advsimd_vec">UMULL, UMULL2 (vector)</a>:
        Unsigned Multiply long (vector).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uqadd_advsimd.html" id="UQADD_advsimd" name="UQADD_advsimd">UQADD</a>:
        Unsigned saturating Add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uqrshl_advsimd.html" id="UQRSHL_advsimd" name="UQRSHL_advsimd">UQRSHL</a>:
        Unsigned saturating Rounding Shift Left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uqrshrn_advsimd.html" id="UQRSHRN_advsimd" name="UQRSHRN_advsimd">UQRSHRN, UQRSHRN2</a>:
        Unsigned saturating Rounded Shift Right Narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uqshl_advsimd_imm.html" id="UQSHL_advsimd_imm" name="UQSHL_advsimd_imm">UQSHL (immediate)</a>:
        Unsigned saturating Shift Left (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uqshl_advsimd_reg.html" id="UQSHL_advsimd_reg" name="UQSHL_advsimd_reg">UQSHL (register)</a>:
        Unsigned saturating Shift Left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uqshrn_advsimd.html" id="UQSHRN_advsimd" name="UQSHRN_advsimd">UQSHRN, UQSHRN2</a>:
        Unsigned saturating Shift Right Narrow (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uqsub_advsimd.html" id="UQSUB_advsimd" name="UQSUB_advsimd">UQSUB</a>:
        Unsigned saturating Subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uqxtn_advsimd.html" id="UQXTN_advsimd" name="UQXTN_advsimd">UQXTN, UQXTN2</a>:
        Unsigned saturating extract Narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="urecpe_advsimd.html" id="URECPE_advsimd" name="URECPE_advsimd">URECPE</a>:
        Unsigned Reciprocal Estimate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="urhadd_advsimd.html" id="URHADD_advsimd" name="URHADD_advsimd">URHADD</a>:
        Unsigned Rounding Halving Add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="urshl_advsimd.html" id="URSHL_advsimd" name="URSHL_advsimd">URSHL</a>:
        Unsigned Rounding Shift Left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="urshr_advsimd.html" id="URSHR_advsimd" name="URSHR_advsimd">URSHR</a>:
        Unsigned Rounding Shift Right (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ursqrte_advsimd.html" id="URSQRTE_advsimd" name="URSQRTE_advsimd">URSQRTE</a>:
        Unsigned Reciprocal Square Root Estimate.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ursra_advsimd.html" id="URSRA_advsimd" name="URSRA_advsimd">URSRA</a>:
        Unsigned Rounding Shift Right and Accumulate (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ushl_advsimd.html" id="USHL_advsimd" name="USHL_advsimd">USHL</a>:
        Unsigned Shift Left (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ushll_advsimd.html" id="USHLL_advsimd" name="USHLL_advsimd">USHLL, USHLL2</a>:
        Unsigned Shift Left Long (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ushr_advsimd.html" id="USHR_advsimd" name="USHR_advsimd">USHR</a>:
        Unsigned Shift Right (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="usqadd_advsimd.html" id="USQADD_advsimd" name="USQADD_advsimd">USQADD</a>:
        Unsigned saturating Accumulate of Signed value.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="usra_advsimd.html" id="USRA_advsimd" name="USRA_advsimd">USRA</a>:
        Unsigned Shift Right and Accumulate (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="usubl_advsimd.html" id="USUBL_advsimd" name="USUBL_advsimd">USUBL, USUBL2</a>:
        Unsigned Subtract Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="usubw_advsimd.html" id="USUBW_advsimd" name="USUBW_advsimd">USUBW, USUBW2</a>:
        Unsigned Subtract Wide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uxtl_ushll_advsimd.html" id="UXTL_USHLL_advsimd" name="UXTL_USHLL_advsimd">UXTL, UXTL2</a>:
        Unsigned extend Long: an alias of USHLL, USHLL2.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uzp1_advsimd.html" id="UZP1_advsimd" name="UZP1_advsimd">UZP1</a>:
        Unzip vectors (primary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uzp2_advsimd.html" id="UZP2_advsimd" name="UZP2_advsimd">UZP2</a>:
        Unzip vectors (secondary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="xtn_advsimd.html" id="XTN_advsimd" name="XTN_advsimd">XTN, XTN2</a>:
        Extract Narrow.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="zip1_advsimd.html" id="ZIP1_advsimd" name="ZIP1_advsimd">ZIP1</a>:
        Zip vectors (primary).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="zip2_advsimd.html" id="ZIP2_advsimd" name="ZIP2_advsimd">ZIP2</a>:
        Zip vectors (secondary).</span></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3      
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/fpsimdindex.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/fpsimdindex.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>