Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May  4 12:07:33 2023
| Host         : Prometheus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AU_7_Seg_control_sets_placed.rpt
| Design       : AU_7_Seg
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             192 |           26 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+--------------------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+--------------------------------------+------------------+----------------+
|  Anode_reg[1]_i_1_n_0          |               | Anode_reg[1]_i_2_n_0                 |                1 |              4 |
|  AU_0/Slow_CLk_0/CLK           | AU_0/Reg_B/En |                                      |                2 |              8 |
|  AU_0/Slow_CLk_0/CLK           | RegSel_IBUF   |                                      |                2 |              8 |
|  Clk_IBUF_BUFG                 |               |                                      |                4 |             12 |
|  S_7Seg_reg[6]_i_2_n_0         |               |                                      |                3 |             14 |
|  Clk_IBUF_BUFG                 |               | AU_0/Slow_CLk_0/count[31]_i_1__0_n_0 |                8 |             62 |
|  Clk_IBUF_BUFG                 |               | Slow_Clk_7seg/count[31]_i_1_n_0      |                8 |             62 |
|  selected_7seg_reg[31]_i_3_n_0 |               | selected_7seg[31]_i_1_n_0            |                9 |             64 |
+--------------------------------+---------------+--------------------------------------+------------------+----------------+


