/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module _2to1BusMultiplexer(a, b, sel, out);
  input [99:0] a;
  wire [99:0] a;
  input [99:0] b;
  wire [99:0] b;
  input sel;
  wire sel;
  output [99:0] out;
  wire [99:0] out;
  assign out[23] = sel ? b[23] : a[23];
  assign out[24] = sel ? b[24] : a[24];
  assign out[25] = sel ? b[25] : a[25];
  assign out[26] = sel ? b[26] : a[26];
  assign out[27] = sel ? b[27] : a[27];
  assign out[28] = sel ? b[28] : a[28];
  assign out[29] = sel ? b[29] : a[29];
  assign out[30] = sel ? b[30] : a[30];
  assign out[31] = sel ? b[31] : a[31];
  assign out[32] = sel ? b[32] : a[32];
  assign out[33] = sel ? b[33] : a[33];
  assign out[34] = sel ? b[34] : a[34];
  assign out[35] = sel ? b[35] : a[35];
  assign out[36] = sel ? b[36] : a[36];
  assign out[37] = sel ? b[37] : a[37];
  assign out[38] = sel ? b[38] : a[38];
  assign out[39] = sel ? b[39] : a[39];
  assign out[40] = sel ? b[40] : a[40];
  assign out[41] = sel ? b[41] : a[41];
  assign out[42] = sel ? b[42] : a[42];
  assign out[43] = sel ? b[43] : a[43];
  assign out[44] = sel ? b[44] : a[44];
  assign out[45] = sel ? b[45] : a[45];
  assign out[46] = sel ? b[46] : a[46];
  assign out[47] = sel ? b[47] : a[47];
  assign out[48] = sel ? b[48] : a[48];
  assign out[49] = sel ? b[49] : a[49];
  assign out[50] = sel ? b[50] : a[50];
  assign out[51] = sel ? b[51] : a[51];
  assign out[52] = sel ? b[52] : a[52];
  assign out[53] = sel ? b[53] : a[53];
  assign out[54] = sel ? b[54] : a[54];
  assign out[55] = sel ? b[55] : a[55];
  assign out[56] = sel ? b[56] : a[56];
  assign out[57] = sel ? b[57] : a[57];
  assign out[58] = sel ? b[58] : a[58];
  assign out[59] = sel ? b[59] : a[59];
  assign out[60] = sel ? b[60] : a[60];
  assign out[61] = sel ? b[61] : a[61];
  assign out[62] = sel ? b[62] : a[62];
  assign out[63] = sel ? b[63] : a[63];
  assign out[64] = sel ? b[64] : a[64];
  assign out[65] = sel ? b[65] : a[65];
  assign out[66] = sel ? b[66] : a[66];
  assign out[67] = sel ? b[67] : a[67];
  assign out[68] = sel ? b[68] : a[68];
  assign out[69] = sel ? b[69] : a[69];
  assign out[70] = sel ? b[70] : a[70];
  assign out[71] = sel ? b[71] : a[71];
  assign out[72] = sel ? b[72] : a[72];
  assign out[73] = sel ? b[73] : a[73];
  assign out[74] = sel ? b[74] : a[74];
  assign out[75] = sel ? b[75] : a[75];
  assign out[76] = sel ? b[76] : a[76];
  assign out[77] = sel ? b[77] : a[77];
  assign out[78] = sel ? b[78] : a[78];
  assign out[79] = sel ? b[79] : a[79];
  assign out[80] = sel ? b[80] : a[80];
  assign out[81] = sel ? b[81] : a[81];
  assign out[82] = sel ? b[82] : a[82];
  assign out[83] = sel ? b[83] : a[83];
  assign out[84] = sel ? b[84] : a[84];
  assign out[85] = sel ? b[85] : a[85];
  assign out[86] = sel ? b[86] : a[86];
  assign out[87] = sel ? b[87] : a[87];
  assign out[88] = sel ? b[88] : a[88];
  assign out[89] = sel ? b[89] : a[89];
  assign out[90] = sel ? b[90] : a[90];
  assign out[91] = sel ? b[91] : a[91];
  assign out[92] = sel ? b[92] : a[92];
  assign out[93] = sel ? b[93] : a[93];
  assign out[94] = sel ? b[94] : a[94];
  assign out[95] = sel ? b[95] : a[95];
  assign out[96] = sel ? b[96] : a[96];
  assign out[97] = sel ? b[97] : a[97];
  assign out[98] = sel ? b[98] : a[98];
  assign out[99] = sel ? b[99] : a[99];
  assign out[0] = sel ? b[0] : a[0];
  assign out[1] = sel ? b[1] : a[1];
  assign out[2] = sel ? b[2] : a[2];
  assign out[3] = sel ? b[3] : a[3];
  assign out[4] = sel ? b[4] : a[4];
  assign out[5] = sel ? b[5] : a[5];
  assign out[6] = sel ? b[6] : a[6];
  assign out[7] = sel ? b[7] : a[7];
  assign out[8] = sel ? b[8] : a[8];
  assign out[9] = sel ? b[9] : a[9];
  assign out[10] = sel ? b[10] : a[10];
  assign out[11] = sel ? b[11] : a[11];
  assign out[12] = sel ? b[12] : a[12];
  assign out[13] = sel ? b[13] : a[13];
  assign out[14] = sel ? b[14] : a[14];
  assign out[15] = sel ? b[15] : a[15];
  assign out[16] = sel ? b[16] : a[16];
  assign out[17] = sel ? b[17] : a[17];
  assign out[18] = sel ? b[18] : a[18];
  assign out[19] = sel ? b[19] : a[19];
  assign out[20] = sel ? b[20] : a[20];
  assign out[21] = sel ? b[21] : a[21];
  assign out[22] = sel ? b[22] : a[22];
endmodule
