`timescale 1ns / 1ps

module Branch_test();
    reg Bne,Beq,Blez,Bgtz,Bz,equal,CODE_16;
    reg [31:0]rs_data;
    wire Branch_out;
    
    Branch test(Bne,Beq,Blez,Bgtz,Bz,equal,CODE_16,rs_data,Branch_out);
    
    initial begin
        Bne=0;  Beq=0;  Blez=0; Bgtz=0; Bz=0;   equal=0;    CODE_16=0;  rs_data=0; 
        #10;    Bne=1;  equal=0;
        #10;    Bne=0;  Beq=1;  equal=1;
        #10;    Beq=0;  Bgtz=1; #10;    rs_data=-100;  #10;    rs_data=100;
        #10;    Bgtz=0; Blez=1; rs_data=0;  #10;    rs_data=-100;  #10;    rs_data=100;
        #10;    Blez=0; Bz=1;   rs_data=0;  #10;    rs_data=-100;  #10;    rs_data=100;
        #10;    CODE_16=1;  rs_data=0;  #10;    rs_data=-100;  #10;    rs_data=100;
        #10;
        $stop;
    end
endmodule
