Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb 11 20:15:11 2026
| Host         : BELSPC0014 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |           10 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------+--------------------------------+------------------+----------------+--------------+
|         Clock Signal         |              Enable Signal              |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-----------------------------------------+--------------------------------+------------------+----------------+--------------+
|  u_clks/slowclk/XLXI_401_0   | u_clks/slowclk/XLXI_45/XLXN_79          | u_clks/slowclk/qsec3           |                1 |              3 |         3.00 |
|  u_clks/slowclk/XLXI_401_0   |                                         | u_clks/slowclk/qsec3           |                1 |              4 |         4.00 |
|  u_clks/slowclk/XLXI_401_0   | FSM_TIME/load_targ                      | btnR_IBUF                      |                2 |              4 |         2.00 |
|  u_clks/slowclk/XLXI_401_0   | u_clks/slowclk/XLXI_49/MSCLK_CNT4ff_2_0 | u_clks/slowclk/qsec3           |                1 |              4 |         4.00 |
|  u_clks/slowclk/XLXI_401_0   | u_clks/slowclk/XLXI_40/XLXN_75          | btnR_IBUF                      |                1 |              4 |         4.00 |
|  u_clks/my_clk_inst/clk_out1 |                                         |                                |                1 |              4 |         4.00 |
|  u_clks/my_clk_inst/clk_out1 | u_clks/slowclk/XLXI_38/XLXN_70          |                                |                1 |              4 |         4.00 |
|  u_clks/my_clk_inst/clk_out1 | u_clks/slowclk/XLXI_37/MSCLK_CNT4ff_2_0 |                                |                1 |              4 |         4.00 |
|  u_clks/slowclk/XLXI_401_0   |                                         | timer/cnt16/counter1/count_res |                1 |              6 |         6.00 |
|  u_clks/slowclk/XLXI_401_0   |                                         |                                |                3 |              8 |         2.67 |
|  u_clks/slowclk/XLXI_401_0   | FSM_TIME/CE0                            | btnR_IBUF                      |                7 |             16 |         2.29 |
|  u_clks/slowclk/XLXI_401_0   |                                         | btnR_IBUF                      |                8 |             17 |         2.12 |
+------------------------------+-----------------------------------------+--------------------------------+------------------+----------------+--------------+


