{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677484960576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677484960577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 10:02:40 2023 " "Processing started: Mon Feb 27 10:02:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677484960577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677484960577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677484960577 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677484961368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_files/hex2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_files/hex2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2Seg-Behavioral " "Found design unit 1: HEX2Seg-Behavioral" {  } { { "common_VHDL_files/HEX2Seg.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/HEX2Seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962377 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2Seg " "Found entity 1: HEX2Seg" {  } { { "common_VHDL_files/HEX2Seg.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/HEX2Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962386 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962393 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-arch_VGA_Controller " "Found design unit 1: VGA_Controller-arch_VGA_Controller" {  } { { "VHDl/VGA_Controller.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/VGA_Controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962399 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VHDl/VGA_Controller.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_files/char graphic/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_files/char graphic/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Found design unit 1: Char_ROM-a" {  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962408 ""} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_files/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_files/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "common_VHDL_files/clk_div.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/clk_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962416 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "common_VHDL_files/clk_div.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/clk_div.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all " "Found entity 1: all" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pixelinrow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pixelinrow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelInRow-a " "Found design unit 1: pixelInRow-a" {  } { { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962428 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelInRow " "Found entity 1: pixelInRow" {  } { { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pixelincolomn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pixelincolomn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelInColomn-a " "Found design unit 1: pixelInColomn-a" {  } { { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962437 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelInColomn " "Found entity 1: pixelInColomn" {  } { { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mycounter15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mycounter15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myCounter15-arc_counter " "Found design unit 1: myCounter15-arc_counter" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962446 ""} { "Info" "ISGN_ENTITY_NAME" "1 myCounter15 " "Found entity 1: myCounter15" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mycountermod4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mycountermod4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myCounterMod4-arc_counter " "Found design unit 1: myCounterMod4-arc_counter" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962454 ""} { "Info" "ISGN_ENTITY_NAME" "1 myCounterMod4 " "Found entity 1: myCounterMod4" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/test_controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/test_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_controler-arch_VGA_Controller " "Found design unit 1: test_controler-arch_VGA_Controller" {  } { { "VHDl/test_controler.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/test_controler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962459 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_controler " "Found entity 1: test_controler" {  } { { "VHDl/test_controler.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/test_controler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677484962459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677484962459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "all " "Elaborating entity \"all\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677484962629 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst7 " "Block or symbol \"VCC\" of instance \"inst7\" overlaps another block or symbol" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 56 40 72 72 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1677484962631 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 56 -200 -24 72 "SW\[0\]" "" } { 72 -200 -24 88 "SW\[1\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1677484962631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst17 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst17\"" {  } { { "all.bdf" "inst17" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -208 920 1144 0 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC:inst17\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\"" {  } { { "vga_sync.vhd" "video_PLL_inst" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962766 ""}  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677484962766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_controler test_controler:inst11 " "Elaborating entity \"test_controler\" for hierarchy \"test_controler:inst11\"" {  } { { "all.bdf" "inst11" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -144 608 832 0 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962774 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE test_controler.vhd(18) " "VHDL warning at test_controler.vhd(18): comparison between unequal length operands always returns FALSE" {  } { { "VHDl/test_controler.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/test_controler.vhd" 18 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1677484962775 "|all|test_controler:inst11"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE test_controler.vhd(19) " "VHDL warning at test_controler.vhd(19): comparison between unequal length operands always returns FALSE" {  } { { "VHDl/test_controler.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/test_controler.vhd" 19 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1677484962775 "|all|test_controler:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCounterMod4 myCounterMod4:inst9 " "Elaborating entity \"myCounterMod4\" for hierarchy \"myCounterMod4:inst9\"" {  } { { "all.bdf" "inst9" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 192 344 488 304 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962779 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE myCounterMod4.vhd(19) " "VHDL Process Statement warning at myCounterMod4.vhd(19): signal \"CE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1677484962781 "|all|myCounterMod4:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout myCounterMod4.vhd(13) " "VHDL Process Statement warning at myCounterMod4.vhd(13): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1677484962781 "|all|myCounterMod4:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout myCounterMod4.vhd(13) " "Inferred latch for \"Cout\" at myCounterMod4.vhd(13)" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677484962782 "|all|myCounterMod4:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst2 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst2\"" {  } { { "all.bdf" "inst2" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -160 -128 80 16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCounter15 myCounter15:inst6 " "Elaborating entity \"myCounter15\" for hierarchy \"myCounter15:inst6\"" {  } { { "all.bdf" "inst6" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 8 336 488 120 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962783 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "countTo myCounter15.vhd(14) " "VHDL Variable Declaration warning at myCounter15.vhd(14): used initial value expression for variable \"countTo\" because variable was never assigned a value" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 14 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1677484962791 "|all|myCounter15:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE myCounter15.vhd(20) " "VHDL Process Statement warning at myCounter15.vhd(20): signal \"CE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1677484962791 "|all|myCounter15:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout myCounter15.vhd(13) " "VHDL Process Statement warning at myCounter15.vhd(13): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1677484962792 "|all|myCounter15:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout myCounter15.vhd(13) " "Inferred latch for \"Cout\" at myCounter15.vhd(13)" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677484962792 "|all|myCounter15:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelInColomn pixelInColomn:inst4 " "Elaborating entity \"pixelInColomn\" for hierarchy \"pixelInColomn:inst4\"" {  } { { "all.bdf" "inst4" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 80 584 832 160 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelInRow pixelInRow:inst5 " "Elaborating entity \"pixelInRow\" for hierarchy \"pixelInRow:inst5\"" {  } { { "all.bdf" "inst5" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 160 584 832 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst3 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst3\"" {  } { { "all.bdf" "inst3" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 144 944 1176 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX2Seg HEX2Seg:inst " "Elaborating entity \"HEX2Seg\" for hierarchy \"HEX2Seg:inst\"" {  } { { "all.bdf" "inst" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 384 744 912 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677484962807 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 328 752 928 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 328 752 928 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 328 752 928 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 328 752 928 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 328 752 928 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 328 752 928 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 328 752 928 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -152 1312 1488 -136 "VGA_B\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -168 1312 1488 -152 "VGA_G\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -184 1312 1488 -168 "VGA_R\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677484963498 "|all|VGA_R[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677484963498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1677484963610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677484964320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677484964320 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 56 -200 -24 72 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677484964402 "|all|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 56 -200 -24 72 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677484964402 "|all|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677484964402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677484964402 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677484964402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677484964402 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1677484964402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677484964402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677484964457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 10:02:44 2023 " "Processing ended: Mon Feb 27 10:02:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677484964457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677484964457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677484964457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677484964457 ""}
