# Logic Gates in Verilog

üìÇ Files
- `Gates.v` : Verilog design of basic logic gates.
- `Gates_TB.v` : Testbench for verifying the gates.
 
![image alt](https://github.com/VijayBandi-02/Verilog-Codes/blob/e313c2cc37a75403a43b8a6f7fc1576cc8568380/Combinational_Circuits/02%20Logic_Gates/02%20Logic_Gates.jpg)
## ‚úÖ Logic Gates Implemented
- Buffer
- AND
- OR
- NOT
- NAND
- NOR
- XOR
- XNOR

## ‚ñ∂Ô∏è How to Run
Using **ModelSim**:

```
step1: "cd {enter the path that file saved}" //with in curly brackets
step2: "vlib work"
step3: "vlog filename.v"
step4: "vsim module_name"
step5: "run -all"
