cocci_test_suite() {
	struct tile_config *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 91 */;
	int cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 90 */;
	const struct kfd2kgd_calls cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 754 */;
	union TCP_WATCH_CNTL_BITS {
		struct {
			uint32_t mask:24;
			uint32_t vmid:4;
			uint32_t atc:1;
			uint32_t mode:2;
			uint32_t valid:1;
		} bitfields,bits;
		uint32_t u32All;
		signed int i32All;
		float f32All;
	} cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 74 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 703 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 699 */;
	const uint32_t cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 67 */[MAX_WATCH_ADDRESSES * ADDRESS_WATCH_REG_MAX];
	uint8_t cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 665 */;
	uint16_t *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 665 */;
	bool cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 664 */;
	union TCP_WATCH_CNTL_BITS cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 584 */;
	enum{ADDRESS_WATCH_REG_CNTL_ATC_BIT=0x10000000UL, ADDRESS_WATCH_REG_CNTL_DEFAULT_MASK=0x00FFFFFF, ADDRESS_WATCH_REG_ADDLOW_MASK_EXTENSION=0x03000000, ADDRESS_WATCH_REG_ADDLOW_SHIFT=6, ADDRESS_WATCH_REG_ADDHIGH_MASK=0xFFFF,} cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 58 */;
	enum{ADDRESS_WATCH_REG_ADDR_HI=0, ADDRESS_WATCH_REG_ADDR_LO, ADDRESS_WATCH_REG_CNTL, ADDRESS_WATCH_REG_MAX,} cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 50 */;
	unsigned long cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 450 */;
	enum{MAX_TRAPID=8, MAX_WATCH_ADDRESSES=4,} cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 45 */;
	enum hqd_dequeue_request_type cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 449 */;
	enum kfd_preempt_type cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 443 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 402 */;
	enum hqd_dequeue_request_type{NO_ACTION=0, DRAIN_PIPE, RESET_WAVES,} cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 39 */;
	uint32_t **cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 285 */[2];
	uint32_t *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 285 */;
	struct mm_struct *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 240 */;
	uint32_t __user *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 238 */;
	struct cik_sdma_rlc_registers *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 232 */;
	struct cik_mqd *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 227 */;
	void *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 227 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 138 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 135 */;
	struct kgd_dev *cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 135 */;
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v7.c 135 */;
}
