Running: xsim.dir/simTester_verilog_behav/xsimk.exe -simmode gui -wdb simTester_verilog_behav.wdb -simrunnum 0 -socket 51222
Design successfully loaded
Design Loading Memory Usage: 27744 KB (Peak: 27744 KB)
Design Loading CPU Usage: 359 ms
Simulation completed
Simulation Memory Usage: 54500 KB (Peak: 54500 KB)
Simulation CPU Usage: 36171 ms
