

================================================================
== Vivado HLS Report for 'enqueue_dequeue_frame'
================================================================
* Date:           Sun Oct 25 21:18:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.502 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo   |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 18 2 4 6 8 10 12 14 16 
2 --> 3 18 
3 --> 2 
4 --> 5 18 
5 --> 4 
6 --> 7 18 
7 --> 6 
8 --> 9 18 
9 --> 8 
10 --> 11 18 
11 --> 10 
12 --> 13 18 
13 --> 12 
14 --> 15 18 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %operation) nounwind, !map !35"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %ac) nounwind, !map !41"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %inout_frame) nounwind, !map !45"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !51"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @enqueue_dequeue_fram) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac) nounwind" [fyp/edca.c:20]   --->   Operation 24 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%operation_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %operation) nounwind" [fyp/edca.c:20]   --->   Operation 25 'read' 'operation_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.93ns)   --->   "%icmp_ln25 = icmp eq i2 %operation_read, 0" [fyp/edca.c:25]   --->   Operation 26 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:27]   --->   Operation 27 'load' 'available_spaces_bk_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:31]   --->   Operation 28 'load' 'write_pointer_bk_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:37]   --->   Operation 29 'load' 'available_spaces_be_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:41]   --->   Operation 30 'load' 'write_pointer_be_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:47]   --->   Operation 31 'load' 'available_spaces_vi_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:51]   --->   Operation 32 'load' 'write_pointer_vi_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:57]   --->   Operation 33 'load' 'available_spaces_vo_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:61]   --->   Operation 34 'load' 'write_pointer_vo_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %1, label %16" [fyp/edca.c:25]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.93ns)   --->   "%icmp_ln69 = icmp eq i2 %operation_read, 1" [fyp/edca.c:69]   --->   Operation 36 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln25)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%read_pointer_bk_load = load i2* @read_pointer_bk, align 1" [fyp/edca.c:75]   --->   Operation 37 'load' 'read_pointer_bk_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%read_pointer_be_load = load i2* @read_pointer_be, align 1" [fyp/edca.c:85]   --->   Operation 38 'load' 'read_pointer_be_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%read_pointer_vi_load = load i2* @read_pointer_vi, align 1" [fyp/edca.c:95]   --->   Operation 39 'load' 'read_pointer_vi_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%read_pointer_vo_load = load i2* @read_pointer_vo, align 1" [fyp/edca.c:105]   --->   Operation 40 'load' 'read_pointer_vo_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %17, label %32" [fyp/edca.c:69]   --->   Operation 41 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.93ns)   --->   "%icmp_ln113 = icmp eq i2 %operation_read, -2" [fyp/edca.c:113]   --->   Operation 42 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln25 & !icmp_ln69)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.66ns)   --->   "br i1 %icmp_ln113, label %33, label %._crit_edge" [fyp/edca.c:113]   --->   Operation 43 'br' <Predicate = (!icmp_ln25 & !icmp_ln69)> <Delay = 1.66>
ST_1 : Operation 44 [1/1] (1.66ns)   --->   "store i2 0, i2* @read_pointer_vo, align 1" [fyp/edca.c:114]   --->   Operation 44 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 45 [1/1] (1.66ns)   --->   "store i2 0, i2* @write_pointer_vo, align 1" [fyp/edca.c:115]   --->   Operation 45 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 46 [1/1] (1.70ns)   --->   "store i3 -4, i3* @available_spaces_vo, align 1" [fyp/edca.c:116]   --->   Operation 46 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.70>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "store i2 0, i2* @read_pointer_vi, align 1" [fyp/edca.c:117]   --->   Operation 47 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 48 [1/1] (1.66ns)   --->   "store i2 0, i2* @write_pointer_vi, align 1" [fyp/edca.c:118]   --->   Operation 48 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 49 [1/1] (1.70ns)   --->   "store i3 -4, i3* @available_spaces_vi, align 1" [fyp/edca.c:119]   --->   Operation 49 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.70>
ST_1 : Operation 50 [1/1] (1.66ns)   --->   "store i2 0, i2* @read_pointer_be, align 1" [fyp/edca.c:120]   --->   Operation 50 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 51 [1/1] (1.66ns)   --->   "store i2 0, i2* @write_pointer_be, align 1" [fyp/edca.c:121]   --->   Operation 51 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 52 [1/1] (1.70ns)   --->   "store i3 -4, i3* @available_spaces_be, align 1" [fyp/edca.c:122]   --->   Operation 52 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.70>
ST_1 : Operation 53 [1/1] (1.66ns)   --->   "store i2 0, i2* @read_pointer_bk, align 1" [fyp/edca.c:123]   --->   Operation 53 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 54 [1/1] (1.66ns)   --->   "store i2 0, i2* @write_pointer_bk, align 1" [fyp/edca.c:124]   --->   Operation 54 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 55 [1/1] (1.70ns)   --->   "store i3 -4, i3* @available_spaces_bk, align 1" [fyp/edca.c:125]   --->   Operation 55 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.70>
ST_1 : Operation 56 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:126]   --->   Operation 56 'br' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 57 [1/1] (0.93ns)   --->   "%icmp_ln70 = icmp eq i2 %ac_read, 0" [fyp/edca.c:70]   --->   Operation 57 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln25 & icmp_ln69)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %18, label %21" [fyp/edca.c:70]   --->   Operation 58 'br' <Predicate = (!icmp_ln25 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.93ns)   --->   "%icmp_ln80 = icmp eq i2 %ac_read, 1" [fyp/edca.c:80]   --->   Operation 59 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %22, label %25" [fyp/edca.c:80]   --->   Operation 60 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.93ns)   --->   "%icmp_ln90 = icmp eq i2 %ac_read, -2" [fyp/edca.c:90]   --->   Operation 61 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %26, label %29" [fyp/edca.c:90]   --->   Operation 62 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.93ns)   --->   "%icmp_ln101 = icmp ne i2 %ac_read, -1" [fyp/edca.c:101]   --->   Operation 63 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.18ns)   --->   "%icmp_ln101_1 = icmp eq i3 %available_spaces_vo_s, -4" [fyp/edca.c:101]   --->   Operation 64 'icmp' 'icmp_ln101_1' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns)   --->   "%or_ln101 = or i1 %icmp_ln101, %icmp_ln101_1" [fyp/edca.c:101]   --->   Operation 65 'or' 'or_ln101' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.66ns)   --->   "br i1 %or_ln101, label %._crit_edge, label %.preheader.preheader" [fyp/edca.c:100]   --->   Operation 66 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90)> <Delay = 1.66>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i2 %read_pointer_vo_load to i9" [fyp/edca.c:105]   --->   Operation 67 'zext' 'zext_ln105' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90 & !or_ln101)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (4.37ns)   --->   "%mul_ln105 = mul i9 %zext_ln105, 100" [fyp/edca.c:105]   --->   Operation 68 'mul' 'mul_ln105' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90 & !or_ln101)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/edca.c:104]   --->   Operation 69 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90 & !or_ln101)> <Delay = 1.66>
ST_1 : Operation 70 [1/1] (1.18ns)   --->   "%icmp_ln91 = icmp eq i3 %available_spaces_vi_s, -4" [fyp/edca.c:91]   --->   Operation 70 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.66ns)   --->   "br i1 %icmp_ln91, label %._crit_edge, label %.preheader4.preheader" [fyp/edca.c:91]   --->   Operation 71 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90)> <Delay = 1.66>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i2 %read_pointer_vi_load to i9" [fyp/edca.c:95]   --->   Operation 72 'zext' 'zext_ln95' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90 & !icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (4.37ns)   --->   "%mul_ln95 = mul i9 %zext_ln95, 100" [fyp/edca.c:95]   --->   Operation 73 'mul' 'mul_ln95' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90 & !icmp_ln91)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.66ns)   --->   "br label %.preheader4" [fyp/edca.c:94]   --->   Operation 74 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90 & !icmp_ln91)> <Delay = 1.66>
ST_1 : Operation 75 [1/1] (1.18ns)   --->   "%icmp_ln81 = icmp eq i3 %available_spaces_be_s, -4" [fyp/edca.c:81]   --->   Operation 75 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.66ns)   --->   "br i1 %icmp_ln81, label %._crit_edge, label %.preheader5.preheader" [fyp/edca.c:81]   --->   Operation 76 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80)> <Delay = 1.66>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i2 %read_pointer_be_load to i9" [fyp/edca.c:85]   --->   Operation 77 'zext' 'zext_ln85' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80 & !icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (4.37ns)   --->   "%mul_ln85 = mul i9 %zext_ln85, 100" [fyp/edca.c:85]   --->   Operation 78 'mul' 'mul_ln85' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80 & !icmp_ln81)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.66ns)   --->   "br label %.preheader5" [fyp/edca.c:84]   --->   Operation 79 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80 & !icmp_ln81)> <Delay = 1.66>
ST_1 : Operation 80 [1/1] (1.18ns)   --->   "%icmp_ln71 = icmp eq i3 %available_spaces_bk_s, -4" [fyp/edca.c:71]   --->   Operation 80 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.66ns)   --->   "br i1 %icmp_ln71, label %._crit_edge, label %.preheader6.preheader" [fyp/edca.c:71]   --->   Operation 81 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70)> <Delay = 1.66>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i2 %read_pointer_bk_load to i9" [fyp/edca.c:75]   --->   Operation 82 'zext' 'zext_ln75' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70 & !icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (4.37ns)   --->   "%mul_ln75 = mul i9 %zext_ln75, 100" [fyp/edca.c:75]   --->   Operation 83 'mul' 'mul_ln75' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70 & !icmp_ln71)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.66ns)   --->   "br label %.preheader6" [fyp/edca.c:74]   --->   Operation 84 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70 & !icmp_ln71)> <Delay = 1.66>
ST_1 : Operation 85 [1/1] (0.93ns)   --->   "%icmp_ln26 = icmp eq i2 %ac_read, 0" [fyp/edca.c:26]   --->   Operation 85 'icmp' 'icmp_ln26' <Predicate = (icmp_ln25)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %2, label %5" [fyp/edca.c:26]   --->   Operation 86 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.93ns)   --->   "%icmp_ln36 = icmp eq i2 %ac_read, 1" [fyp/edca.c:36]   --->   Operation 87 'icmp' 'icmp_ln36' <Predicate = (icmp_ln25 & !icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %6, label %9" [fyp/edca.c:36]   --->   Operation 88 'br' <Predicate = (icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.93ns)   --->   "%icmp_ln46 = icmp eq i2 %ac_read, -2" [fyp/edca.c:46]   --->   Operation 89 'icmp' 'icmp_ln46' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %10, label %13" [fyp/edca.c:46]   --->   Operation 90 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.93ns)   --->   "%icmp_ln57 = icmp ne i2 %ac_read, -1" [fyp/edca.c:57]   --->   Operation 91 'icmp' 'icmp_ln57' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.18ns)   --->   "%icmp_ln57_1 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:57]   --->   Operation 92 'icmp' 'icmp_ln57_1' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns)   --->   "%or_ln57 = or i1 %icmp_ln57, %icmp_ln57_1" [fyp/edca.c:57]   --->   Operation 93 'or' 'or_ln57' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.66ns)   --->   "br i1 %or_ln57, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:56]   --->   Operation 94 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46)> <Delay = 1.66>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:61]   --->   Operation 95 'zext' 'zext_ln61' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46 & !or_ln57)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (4.37ns)   --->   "%mul_ln61 = mul i9 %zext_ln61, 100" [fyp/edca.c:61]   --->   Operation 96 'mul' 'mul_ln61' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46 & !or_ln57)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:60]   --->   Operation 97 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46 & !or_ln57)> <Delay = 1.66>
ST_1 : Operation 98 [1/1] (1.18ns)   --->   "%icmp_ln47 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:47]   --->   Operation 98 'icmp' 'icmp_ln47' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (1.66ns)   --->   "br i1 %icmp_ln47, label %._crit_edge, label %.preheader8.preheader" [fyp/edca.c:47]   --->   Operation 99 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46)> <Delay = 1.66>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:51]   --->   Operation 100 'zext' 'zext_ln51' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (4.37ns)   --->   "%mul_ln51 = mul i9 %zext_ln51, 100" [fyp/edca.c:51]   --->   Operation 101 'mul' 'mul_ln51' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46 & !icmp_ln47)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.66ns)   --->   "br label %.preheader8" [fyp/edca.c:50]   --->   Operation 102 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46 & !icmp_ln47)> <Delay = 1.66>
ST_1 : Operation 103 [1/1] (1.18ns)   --->   "%icmp_ln37 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:37]   --->   Operation 103 'icmp' 'icmp_ln37' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.66ns)   --->   "br i1 %icmp_ln37, label %._crit_edge, label %.preheader9.preheader" [fyp/edca.c:37]   --->   Operation 104 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36)> <Delay = 1.66>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:41]   --->   Operation 105 'zext' 'zext_ln41' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36 & !icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (4.37ns)   --->   "%mul_ln41 = mul i9 %zext_ln41, 100" [fyp/edca.c:41]   --->   Operation 106 'mul' 'mul_ln41' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36 & !icmp_ln37)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.66ns)   --->   "br label %.preheader9" [fyp/edca.c:40]   --->   Operation 107 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36 & !icmp_ln37)> <Delay = 1.66>
ST_1 : Operation 108 [1/1] (1.18ns)   --->   "%icmp_ln27 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:27]   --->   Operation 108 'icmp' 'icmp_ln27' <Predicate = (icmp_ln25 & icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.66ns)   --->   "br i1 %icmp_ln27, label %._crit_edge, label %.preheader10.preheader" [fyp/edca.c:27]   --->   Operation 109 'br' <Predicate = (icmp_ln25 & icmp_ln26)> <Delay = 1.66>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:31]   --->   Operation 110 'zext' 'zext_ln31' <Predicate = (icmp_ln25 & icmp_ln26 & !icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (4.37ns)   --->   "%mul_ln31 = mul i9 %zext_ln31, 100" [fyp/edca.c:31]   --->   Operation 111 'mul' 'mul_ln31' <Predicate = (icmp_ln25 & icmp_ln26 & !icmp_ln27)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.66ns)   --->   "br label %.preheader10" [fyp/edca.c:30]   --->   Operation 112 'br' <Predicate = (icmp_ln25 & icmp_ln26 & !icmp_ln27)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 7.50>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%vo4_0 = phi i7 [ %vo_1, %30 ], [ 0, %.preheader.preheader ]"   --->   Operation 113 'phi' 'vo4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i7 %vo4_0 to i9" [fyp/edca.c:104]   --->   Operation 114 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.46ns)   --->   "%icmp_ln104 = icmp eq i7 %vo4_0, -28" [fyp/edca.c:104]   --->   Operation 115 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 116 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (2.03ns)   --->   "%vo_1 = add i7 %vo4_0, 1" [fyp/edca.c:104]   --->   Operation 117 'add' 'vo_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %31, label %30" [fyp/edca.c:104]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.11ns)   --->   "%add_ln105 = add i9 %mul_ln105, %zext_ln104" [fyp/edca.c:105]   --->   Operation 119 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i9 %add_ln105 to i11" [fyp/edca.c:105]   --->   Operation 120 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (2.12ns)   --->   "%add_ln105_1 = add i11 %zext_ln105_1, -848" [fyp/edca.c:105]   --->   Operation 121 'add' 'add_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln105_3 = zext i11 %add_ln105_1 to i64" [fyp/edca.c:105]   --->   Operation 122 'zext' 'zext_ln105_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%edca_queues_addr_7 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln105_3" [fyp/edca.c:105]   --->   Operation 123 'getelementptr' 'edca_queues_addr_7' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%edca_queues_load_3 = load i8* %edca_queues_addr_7, align 1" [fyp/edca.c:105]   --->   Operation 124 'load' 'edca_queues_load_3' <Predicate = (!icmp_ln104)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_2 : Operation 125 [1/1] (1.58ns)   --->   "%add_ln107 = add i2 %read_pointer_vo_load, 1" [fyp/edca.c:107]   --->   Operation 125 'add' 'add_ln107' <Predicate = (icmp_ln104)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.66ns)   --->   "store i2 %add_ln107, i2* @read_pointer_vo, align 1" [fyp/edca.c:107]   --->   Operation 126 'store' <Predicate = (icmp_ln104)> <Delay = 1.66>
ST_2 : Operation 127 [1/1] (1.68ns)   --->   "%add_ln108 = add i3 %available_spaces_vo_s, 1" [fyp/edca.c:108]   --->   Operation 127 'add' 'add_ln108' <Predicate = (icmp_ln104)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.70ns)   --->   "store i3 %add_ln108, i3* @available_spaces_vo, align 1" [fyp/edca.c:108]   --->   Operation 128 'store' <Predicate = (icmp_ln104)> <Delay = 1.70>
ST_2 : Operation 129 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:109]   --->   Operation 129 'br' <Predicate = (icmp_ln104)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind" [fyp/edca.c:104]   --->   Operation 130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%edca_queues_load_3 = load i8* %edca_queues_addr_7, align 1" [fyp/edca.c:105]   --->   Operation 131 'load' 'edca_queues_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i7 %vo4_0 to i64" [fyp/edca.c:105]   --->   Operation 132 'zext' 'zext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%inout_frame_addr_7 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln105_2" [fyp/edca.c:105]   --->   Operation 133 'getelementptr' 'inout_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_3, i8* %inout_frame_addr_7, align 1" [fyp/edca.c:105]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/edca.c:104]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 7.50>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%vi3_0 = phi i7 [ %vi_1, %27 ], [ 0, %.preheader4.preheader ]"   --->   Operation 136 'phi' 'vi3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %vi3_0 to i9" [fyp/edca.c:94]   --->   Operation 137 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.46ns)   --->   "%icmp_ln94 = icmp eq i7 %vi3_0, -28" [fyp/edca.c:94]   --->   Operation 138 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 139 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (2.03ns)   --->   "%vi_1 = add i7 %vi3_0, 1" [fyp/edca.c:94]   --->   Operation 140 'add' 'vi_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %28, label %27" [fyp/edca.c:94]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (2.11ns)   --->   "%add_ln95 = add i9 %mul_ln95, %zext_ln94" [fyp/edca.c:95]   --->   Operation 142 'add' 'add_ln95' <Predicate = (!icmp_ln94)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i9 %add_ln95 to i11" [fyp/edca.c:95]   --->   Operation 143 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (2.12ns)   --->   "%add_ln95_1 = add i11 %zext_ln95_1, 800" [fyp/edca.c:95]   --->   Operation 144 'add' 'add_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i11 %add_ln95_1 to i64" [fyp/edca.c:95]   --->   Operation 145 'zext' 'zext_ln95_3' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%edca_queues_addr_6 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln95_3" [fyp/edca.c:95]   --->   Operation 146 'getelementptr' 'edca_queues_addr_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (3.25ns)   --->   "%edca_queues_load_2 = load i8* %edca_queues_addr_6, align 1" [fyp/edca.c:95]   --->   Operation 147 'load' 'edca_queues_load_2' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_4 : Operation 148 [1/1] (1.58ns)   --->   "%add_ln97 = add i2 %read_pointer_vi_load, 1" [fyp/edca.c:97]   --->   Operation 148 'add' 'add_ln97' <Predicate = (icmp_ln94)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (1.66ns)   --->   "store i2 %add_ln97, i2* @read_pointer_vi, align 1" [fyp/edca.c:97]   --->   Operation 149 'store' <Predicate = (icmp_ln94)> <Delay = 1.66>
ST_4 : Operation 150 [1/1] (1.68ns)   --->   "%add_ln98 = add i3 %available_spaces_vi_s, 1" [fyp/edca.c:98]   --->   Operation 150 'add' 'add_ln98' <Predicate = (icmp_ln94)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.70ns)   --->   "store i3 %add_ln98, i3* @available_spaces_vi, align 1" [fyp/edca.c:98]   --->   Operation 151 'store' <Predicate = (icmp_ln94)> <Delay = 1.70>
ST_4 : Operation 152 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:99]   --->   Operation 152 'br' <Predicate = (icmp_ln94)> <Delay = 1.66>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind" [fyp/edca.c:94]   --->   Operation 153 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%edca_queues_load_2 = load i8* %edca_queues_addr_6, align 1" [fyp/edca.c:95]   --->   Operation 154 'load' 'edca_queues_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i7 %vi3_0 to i64" [fyp/edca.c:95]   --->   Operation 155 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%inout_frame_addr_6 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln95_2" [fyp/edca.c:95]   --->   Operation 156 'getelementptr' 'inout_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_2, i8* %inout_frame_addr_6, align 1" [fyp/edca.c:95]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader4" [fyp/edca.c:94]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 7.49>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%be2_0 = phi i7 [ %be_1, %23 ], [ 0, %.preheader5.preheader ]"   --->   Operation 159 'phi' 'be2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %be2_0 to i9" [fyp/edca.c:84]   --->   Operation 160 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.46ns)   --->   "%icmp_ln84 = icmp eq i7 %be2_0, -28" [fyp/edca.c:84]   --->   Operation 161 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 162 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (2.03ns)   --->   "%be_1 = add i7 %be2_0, 1" [fyp/edca.c:84]   --->   Operation 163 'add' 'be_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %24, label %23" [fyp/edca.c:84]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (2.11ns)   --->   "%add_ln85 = add i9 %mul_ln85, %zext_ln84" [fyp/edca.c:85]   --->   Operation 165 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i9 %add_ln85 to i10" [fyp/edca.c:85]   --->   Operation 166 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (2.12ns)   --->   "%add_ln85_1 = add i10 %zext_ln85_1, 400" [fyp/edca.c:85]   --->   Operation 167 'add' 'add_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i10 %add_ln85_1 to i64" [fyp/edca.c:85]   --->   Operation 168 'zext' 'zext_ln85_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%edca_queues_addr_5 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln85_3" [fyp/edca.c:85]   --->   Operation 169 'getelementptr' 'edca_queues_addr_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 170 [2/2] (3.25ns)   --->   "%edca_queues_load_1 = load i8* %edca_queues_addr_5, align 1" [fyp/edca.c:85]   --->   Operation 170 'load' 'edca_queues_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_6 : Operation 171 [1/1] (1.58ns)   --->   "%add_ln87 = add i2 %read_pointer_be_load, 1" [fyp/edca.c:87]   --->   Operation 171 'add' 'add_ln87' <Predicate = (icmp_ln84)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (1.66ns)   --->   "store i2 %add_ln87, i2* @read_pointer_be, align 1" [fyp/edca.c:87]   --->   Operation 172 'store' <Predicate = (icmp_ln84)> <Delay = 1.66>
ST_6 : Operation 173 [1/1] (1.68ns)   --->   "%add_ln88 = add i3 %available_spaces_be_s, 1" [fyp/edca.c:88]   --->   Operation 173 'add' 'add_ln88' <Predicate = (icmp_ln84)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (1.70ns)   --->   "store i3 %add_ln88, i3* @available_spaces_be, align 1" [fyp/edca.c:88]   --->   Operation 174 'store' <Predicate = (icmp_ln84)> <Delay = 1.70>
ST_6 : Operation 175 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:89]   --->   Operation 175 'br' <Predicate = (icmp_ln84)> <Delay = 1.66>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [fyp/edca.c:84]   --->   Operation 176 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/2] (3.25ns)   --->   "%edca_queues_load_1 = load i8* %edca_queues_addr_5, align 1" [fyp/edca.c:85]   --->   Operation 177 'load' 'edca_queues_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i7 %be2_0 to i64" [fyp/edca.c:85]   --->   Operation 178 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%inout_frame_addr_5 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln85_2" [fyp/edca.c:85]   --->   Operation 179 'getelementptr' 'inout_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_1, i8* %inout_frame_addr_5, align 1" [fyp/edca.c:85]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "br label %.preheader5" [fyp/edca.c:84]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 5.37>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%bk1_0 = phi i7 [ %bk_1, %19 ], [ 0, %.preheader6.preheader ]"   --->   Operation 182 'phi' 'bk1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %bk1_0 to i9" [fyp/edca.c:74]   --->   Operation 183 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (1.46ns)   --->   "%icmp_ln74 = icmp eq i7 %bk1_0, -28" [fyp/edca.c:74]   --->   Operation 184 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (2.03ns)   --->   "%bk_1 = add i7 %bk1_0, 1" [fyp/edca.c:74]   --->   Operation 186 'add' 'bk_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %20, label %19" [fyp/edca.c:74]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (2.11ns)   --->   "%add_ln75 = add i9 %zext_ln74, %mul_ln75" [fyp/edca.c:75]   --->   Operation 188 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i9 %add_ln75 to i64" [fyp/edca.c:75]   --->   Operation 189 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln75_1" [fyp/edca.c:75]   --->   Operation 190 'getelementptr' 'edca_queues_addr_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 191 [2/2] (3.25ns)   --->   "%edca_queues_load = load i8* %edca_queues_addr_2, align 1" [fyp/edca.c:75]   --->   Operation 191 'load' 'edca_queues_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_8 : Operation 192 [1/1] (1.58ns)   --->   "%add_ln77 = add i2 %read_pointer_bk_load, 1" [fyp/edca.c:77]   --->   Operation 192 'add' 'add_ln77' <Predicate = (icmp_ln74)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (1.66ns)   --->   "store i2 %add_ln77, i2* @read_pointer_bk, align 1" [fyp/edca.c:77]   --->   Operation 193 'store' <Predicate = (icmp_ln74)> <Delay = 1.66>
ST_8 : Operation 194 [1/1] (1.68ns)   --->   "%add_ln78 = add i3 %available_spaces_bk_s, 1" [fyp/edca.c:78]   --->   Operation 194 'add' 'add_ln78' <Predicate = (icmp_ln74)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (1.70ns)   --->   "store i3 %add_ln78, i3* @available_spaces_bk, align 1" [fyp/edca.c:78]   --->   Operation 195 'store' <Predicate = (icmp_ln74)> <Delay = 1.70>
ST_8 : Operation 196 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:79]   --->   Operation 196 'br' <Predicate = (icmp_ln74)> <Delay = 1.66>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [fyp/edca.c:74]   --->   Operation 197 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/2] (3.25ns)   --->   "%edca_queues_load = load i8* %edca_queues_addr_2, align 1" [fyp/edca.c:75]   --->   Operation 198 'load' 'edca_queues_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i7 %bk1_0 to i64" [fyp/edca.c:75]   --->   Operation 199 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln75_2" [fyp/edca.c:75]   --->   Operation 200 'getelementptr' 'inout_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load, i8* %inout_frame_addr_2, align 1" [fyp/edca.c:75]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader6" [fyp/edca.c:74]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 3.38>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo, %14 ], [ 0, %.preheader7.preheader ]"   --->   Operation 203 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i7 %vo_0 to i9" [fyp/edca.c:60]   --->   Operation 204 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (1.46ns)   --->   "%icmp_ln60 = icmp eq i7 %vo_0, -28" [fyp/edca.c:60]   --->   Operation 205 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 206 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (2.03ns)   --->   "%vo = add i7 %vo_0, 1" [fyp/edca.c:60]   --->   Operation 207 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %15, label %14" [fyp/edca.c:60]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i7 %vo_0 to i64" [fyp/edca.c:61]   --->   Operation 209 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%inout_frame_addr_4 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln61_1" [fyp/edca.c:61]   --->   Operation 210 'getelementptr' 'inout_frame_addr_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 211 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_4, align 1" [fyp/edca.c:61]   --->   Operation 211 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln60)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_10 : Operation 212 [1/1] (2.11ns)   --->   "%add_ln61 = add i9 %mul_ln61, %zext_ln60" [fyp/edca.c:61]   --->   Operation 212 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (1.58ns)   --->   "%add_ln63 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:63]   --->   Operation 213 'add' 'add_ln63' <Predicate = (icmp_ln60)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (1.66ns)   --->   "store i2 %add_ln63, i2* @write_pointer_vo, align 1" [fyp/edca.c:63]   --->   Operation 214 'store' <Predicate = (icmp_ln60)> <Delay = 1.66>
ST_10 : Operation 215 [1/1] (1.68ns)   --->   "%add_ln64 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:64]   --->   Operation 215 'add' 'add_ln64' <Predicate = (icmp_ln60)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (1.70ns)   --->   "store i3 %add_ln64, i3* @available_spaces_vo, align 1" [fyp/edca.c:64]   --->   Operation 216 'store' <Predicate = (icmp_ln60)> <Delay = 1.70>
ST_10 : Operation 217 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:65]   --->   Operation 217 'br' <Predicate = (icmp_ln60)> <Delay = 1.66>

State 11 <SV = 2> <Delay = 5.48>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [fyp/edca.c:60]   --->   Operation 218 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_4, align 1" [fyp/edca.c:61]   --->   Operation 219 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i9 %add_ln61 to i11" [fyp/edca.c:61]   --->   Operation 220 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (2.12ns)   --->   "%add_ln61_1 = add i11 %zext_ln61_2, -848" [fyp/edca.c:61]   --->   Operation 221 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i11 %add_ln61_1 to i64" [fyp/edca.c:61]   --->   Operation 222 'zext' 'zext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%edca_queues_addr_4 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln61_3" [fyp/edca.c:61]   --->   Operation 223 'getelementptr' 'edca_queues_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_queues_addr_4, align 1" [fyp/edca.c:61]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:60]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 1> <Delay = 3.38>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi, %11 ], [ 0, %.preheader8.preheader ]"   --->   Operation 226 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %vi_0 to i9" [fyp/edca.c:50]   --->   Operation 227 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (1.46ns)   --->   "%icmp_ln50 = icmp eq i7 %vi_0, -28" [fyp/edca.c:50]   --->   Operation 228 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 229 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (2.03ns)   --->   "%vi = add i7 %vi_0, 1" [fyp/edca.c:50]   --->   Operation 230 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %12, label %11" [fyp/edca.c:50]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %vi_0 to i64" [fyp/edca.c:51]   --->   Operation 232 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln51_1" [fyp/edca.c:51]   --->   Operation 233 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 234 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:51]   --->   Operation 234 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln50)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_12 : Operation 235 [1/1] (2.11ns)   --->   "%add_ln51 = add i9 %mul_ln51, %zext_ln50" [fyp/edca.c:51]   --->   Operation 235 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (1.58ns)   --->   "%add_ln53 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:53]   --->   Operation 236 'add' 'add_ln53' <Predicate = (icmp_ln50)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (1.66ns)   --->   "store i2 %add_ln53, i2* @write_pointer_vi, align 1" [fyp/edca.c:53]   --->   Operation 237 'store' <Predicate = (icmp_ln50)> <Delay = 1.66>
ST_12 : Operation 238 [1/1] (1.68ns)   --->   "%add_ln54 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:54]   --->   Operation 238 'add' 'add_ln54' <Predicate = (icmp_ln50)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (1.70ns)   --->   "store i3 %add_ln54, i3* @available_spaces_vi, align 1" [fyp/edca.c:54]   --->   Operation 239 'store' <Predicate = (icmp_ln50)> <Delay = 1.70>
ST_12 : Operation 240 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:55]   --->   Operation 240 'br' <Predicate = (icmp_ln50)> <Delay = 1.66>

State 13 <SV = 2> <Delay = 5.48>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [fyp/edca.c:50]   --->   Operation 241 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:51]   --->   Operation 242 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i9 %add_ln51 to i11" [fyp/edca.c:51]   --->   Operation 243 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (2.12ns)   --->   "%add_ln51_1 = add i11 %zext_ln51_2, 800" [fyp/edca.c:51]   --->   Operation 244 'add' 'add_ln51_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i11 %add_ln51_1 to i64" [fyp/edca.c:51]   --->   Operation 245 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln51_3" [fyp/edca.c:51]   --->   Operation 246 'getelementptr' 'edca_queues_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_queues_addr_3, align 1" [fyp/edca.c:51]   --->   Operation 247 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "br label %.preheader8" [fyp/edca.c:50]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 3.38>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be, %7 ], [ 0, %.preheader9.preheader ]"   --->   Operation 249 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %be_0 to i9" [fyp/edca.c:40]   --->   Operation 250 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (1.46ns)   --->   "%icmp_ln40 = icmp eq i7 %be_0, -28" [fyp/edca.c:40]   --->   Operation 251 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 252 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (2.03ns)   --->   "%be = add i7 %be_0, 1" [fyp/edca.c:40]   --->   Operation 253 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %8, label %7" [fyp/edca.c:40]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i7 %be_0 to i64" [fyp/edca.c:41]   --->   Operation 255 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln41_1" [fyp/edca.c:41]   --->   Operation 256 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 257 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:41]   --->   Operation 257 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln40)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_14 : Operation 258 [1/1] (2.11ns)   --->   "%add_ln41 = add i9 %mul_ln41, %zext_ln40" [fyp/edca.c:41]   --->   Operation 258 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (1.58ns)   --->   "%add_ln43 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:43]   --->   Operation 259 'add' 'add_ln43' <Predicate = (icmp_ln40)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [1/1] (1.66ns)   --->   "store i2 %add_ln43, i2* @write_pointer_be, align 1" [fyp/edca.c:43]   --->   Operation 260 'store' <Predicate = (icmp_ln40)> <Delay = 1.66>
ST_14 : Operation 261 [1/1] (1.68ns)   --->   "%add_ln44 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:44]   --->   Operation 261 'add' 'add_ln44' <Predicate = (icmp_ln40)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (1.70ns)   --->   "store i3 %add_ln44, i3* @available_spaces_be, align 1" [fyp/edca.c:44]   --->   Operation 262 'store' <Predicate = (icmp_ln40)> <Delay = 1.70>
ST_14 : Operation 263 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:45]   --->   Operation 263 'br' <Predicate = (icmp_ln40)> <Delay = 1.66>

State 15 <SV = 2> <Delay = 5.48>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [fyp/edca.c:40]   --->   Operation 264 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:41]   --->   Operation 265 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i9 %add_ln41 to i10" [fyp/edca.c:41]   --->   Operation 266 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (2.12ns)   --->   "%add_ln41_1 = add i10 %zext_ln41_2, 400" [fyp/edca.c:41]   --->   Operation 267 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i10 %add_ln41_1 to i64" [fyp/edca.c:41]   --->   Operation 268 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln41_3" [fyp/edca.c:41]   --->   Operation 269 'getelementptr' 'edca_queues_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_queues_addr_1, align 1" [fyp/edca.c:41]   --->   Operation 270 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader9" [fyp/edca.c:40]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 3.38>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk, %3 ], [ 0, %.preheader10.preheader ]"   --->   Operation 272 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %bk_0 to i9" [fyp/edca.c:30]   --->   Operation 273 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (1.46ns)   --->   "%icmp_ln30 = icmp eq i7 %bk_0, -28" [fyp/edca.c:30]   --->   Operation 274 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 275 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (2.03ns)   --->   "%bk = add i7 %bk_0, 1" [fyp/edca.c:30]   --->   Operation 276 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %4, label %3" [fyp/edca.c:30]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %bk_0 to i64" [fyp/edca.c:31]   --->   Operation 278 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln31_1" [fyp/edca.c:31]   --->   Operation 279 'getelementptr' 'inout_frame_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 280 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:31]   --->   Operation 280 'load' 'inout_frame_load' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_16 : Operation 281 [1/1] (2.11ns)   --->   "%add_ln31 = add i9 %zext_ln30, %mul_ln31" [fyp/edca.c:31]   --->   Operation 281 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (1.58ns)   --->   "%add_ln33 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:33]   --->   Operation 282 'add' 'add_ln33' <Predicate = (icmp_ln30)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (1.66ns)   --->   "store i2 %add_ln33, i2* @write_pointer_bk, align 1" [fyp/edca.c:33]   --->   Operation 283 'store' <Predicate = (icmp_ln30)> <Delay = 1.66>
ST_16 : Operation 284 [1/1] (1.68ns)   --->   "%add_ln34 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:34]   --->   Operation 284 'add' 'add_ln34' <Predicate = (icmp_ln30)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (1.70ns)   --->   "store i3 %add_ln34, i3* @available_spaces_bk, align 1" [fyp/edca.c:34]   --->   Operation 285 'store' <Predicate = (icmp_ln30)> <Delay = 1.70>
ST_16 : Operation 286 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:35]   --->   Operation 286 'br' <Predicate = (icmp_ln30)> <Delay = 1.66>

State 17 <SV = 2> <Delay = 5.48>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [fyp/edca.c:30]   --->   Operation 287 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:31]   --->   Operation 288 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i9 %add_ln31 to i64" [fyp/edca.c:31]   --->   Operation 289 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln31_2" [fyp/edca.c:31]   --->   Operation 290 'getelementptr' 'edca_queues_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_queues_addr, align 1" [fyp/edca.c:31]   --->   Operation 291 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "br label %.preheader10" [fyp/edca.c:30]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %4 ], [ true, %8 ], [ true, %12 ], [ true, %15 ], [ true, %20 ], [ true, %24 ], [ true, %28 ], [ true, %31 ], [ true, %33 ], [ false, %2 ], [ false, %6 ], [ false, %10 ], [ false, %13 ], [ false, %18 ], [ false, %22 ], [ false, %26 ], [ false, %29 ], [ false, %32 ]"   --->   Operation 293 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "ret i1 %p_0" [fyp/edca.c:130]   --->   Operation 294 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	'load' operation ('write_pointer_bk_loa', fyp/edca.c:31) on static variable 'write_pointer_bk' [29]  (0 ns)
	'mul' operation ('mul_ln31', fyp/edca.c:31) [310]  (4.37 ns)

 <State 2>: 7.5ns
The critical path consists of the following:
	'phi' operation ('vo') with incoming values : ('vo', fyp/edca.c:104) [80]  (0 ns)
	'add' operation ('add_ln105', fyp/edca.c:105) [88]  (2.12 ns)
	'add' operation ('add_ln105_1', fyp/edca.c:105) [90]  (2.13 ns)
	'getelementptr' operation ('edca_queues_addr_7', fyp/edca.c:105) [92]  (0 ns)
	'load' operation ('edca_queues_load_3', fyp/edca.c:105) on array 'edca_queues' [93]  (3.26 ns)

 <State 3>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_queues_load_3', fyp/edca.c:105) on array 'edca_queues' [93]  (3.26 ns)
	'store' operation ('store_ln105', fyp/edca.c:105) of variable 'edca_queues_load_3', fyp/edca.c:105 on array 'inout_frame' [96]  (2.23 ns)

 <State 4>: 7.5ns
The critical path consists of the following:
	'phi' operation ('vi') with incoming values : ('vi', fyp/edca.c:94) [112]  (0 ns)
	'add' operation ('add_ln95', fyp/edca.c:95) [120]  (2.12 ns)
	'add' operation ('add_ln95_1', fyp/edca.c:95) [122]  (2.13 ns)
	'getelementptr' operation ('edca_queues_addr_6', fyp/edca.c:95) [124]  (0 ns)
	'load' operation ('edca_queues_load_2', fyp/edca.c:95) on array 'edca_queues' [125]  (3.26 ns)

 <State 5>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_queues_load_2', fyp/edca.c:95) on array 'edca_queues' [125]  (3.26 ns)
	'store' operation ('store_ln95', fyp/edca.c:95) of variable 'edca_queues_load_2', fyp/edca.c:95 on array 'inout_frame' [128]  (2.23 ns)

 <State 6>: 7.5ns
The critical path consists of the following:
	'phi' operation ('be') with incoming values : ('be', fyp/edca.c:84) [144]  (0 ns)
	'add' operation ('add_ln85', fyp/edca.c:85) [152]  (2.12 ns)
	'add' operation ('add_ln85_1', fyp/edca.c:85) [154]  (2.12 ns)
	'getelementptr' operation ('edca_queues_addr_5', fyp/edca.c:85) [156]  (0 ns)
	'load' operation ('edca_queues_load_1', fyp/edca.c:85) on array 'edca_queues' [157]  (3.26 ns)

 <State 7>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_queues_load_1', fyp/edca.c:85) on array 'edca_queues' [157]  (3.26 ns)
	'store' operation ('store_ln85', fyp/edca.c:85) of variable 'edca_queues_load_1', fyp/edca.c:85 on array 'inout_frame' [160]  (2.23 ns)

 <State 8>: 5.38ns
The critical path consists of the following:
	'phi' operation ('bk') with incoming values : ('bk', fyp/edca.c:74) [176]  (0 ns)
	'add' operation ('add_ln75', fyp/edca.c:75) [184]  (2.12 ns)
	'getelementptr' operation ('edca_queues_addr_2', fyp/edca.c:75) [186]  (0 ns)
	'load' operation ('edca_queues_load', fyp/edca.c:75) on array 'edca_queues' [187]  (3.26 ns)

 <State 9>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_queues_load', fyp/edca.c:75) on array 'edca_queues' [187]  (3.26 ns)
	'store' operation ('store_ln75', fyp/edca.c:75) of variable 'edca_queues_load', fyp/edca.c:75 on array 'inout_frame' [190]  (2.23 ns)

 <State 10>: 3.39ns
The critical path consists of the following:
	'add' operation ('add_ln64', fyp/edca.c:64) [238]  (1.68 ns)
	'store' operation ('store_ln64', fyp/edca.c:64) of variable 'add_ln64', fyp/edca.c:64 on static variable 'available_spaces_vo' [239]  (1.71 ns)

 <State 11>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_3', fyp/edca.c:61) on array 'inout_frame' [227]  (2.23 ns)
	'store' operation ('store_ln61', fyp/edca.c:61) of variable 'inout_frame_load_3', fyp/edca.c:61 on array 'edca_queues' [233]  (3.26 ns)

 <State 12>: 3.39ns
The critical path consists of the following:
	'add' operation ('add_ln54', fyp/edca.c:54) [270]  (1.68 ns)
	'store' operation ('store_ln54', fyp/edca.c:54) of variable 'add_ln54', fyp/edca.c:54 on static variable 'available_spaces_vi' [271]  (1.71 ns)

 <State 13>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_2', fyp/edca.c:51) on array 'inout_frame' [259]  (2.23 ns)
	'store' operation ('store_ln51', fyp/edca.c:51) of variable 'inout_frame_load_2', fyp/edca.c:51 on array 'edca_queues' [265]  (3.26 ns)

 <State 14>: 3.39ns
The critical path consists of the following:
	'add' operation ('add_ln44', fyp/edca.c:44) [302]  (1.68 ns)
	'store' operation ('store_ln44', fyp/edca.c:44) of variable 'add_ln44', fyp/edca.c:44 on static variable 'available_spaces_be' [303]  (1.71 ns)

 <State 15>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_1', fyp/edca.c:41) on array 'inout_frame' [291]  (2.23 ns)
	'store' operation ('store_ln41', fyp/edca.c:41) of variable 'inout_frame_load_1', fyp/edca.c:41 on array 'edca_queues' [297]  (3.26 ns)

 <State 16>: 3.39ns
The critical path consists of the following:
	'add' operation ('add_ln34', fyp/edca.c:34) [332]  (1.68 ns)
	'store' operation ('store_ln34', fyp/edca.c:34) of variable 'add_ln34', fyp/edca.c:34 on static variable 'available_spaces_bk' [333]  (1.71 ns)

 <State 17>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load', fyp/edca.c:31) on array 'inout_frame' [323]  (2.23 ns)
	'store' operation ('store_ln31', fyp/edca.c:31) of variable 'inout_frame_load', fyp/edca.c:31 on array 'edca_queues' [327]  (3.26 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
