// Seed: 3996531996
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8
);
  tri id_10 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    output wand id_0,
    output wor module_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6
    , id_16,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri1 id_10
    , id_17,
    output wor id_11,
    output tri0 id_12,
    input uwire id_13,
    input wor id_14
);
  assign id_0 = id_5;
  wire id_18;
  assign id_0 = id_13;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_3,
      id_5,
      id_10,
      id_5,
      id_8,
      id_13,
      id_8
  );
  wire id_19;
  wire id_20;
endmodule
