{"$schema":"http:\/\/json-schema.org\/draft-06\/schema#","additionalProperties":false,"title":"IP Cores","type":"object","definitions":{"_88categories":{"Interface Controller & PHY":{"description":"","title":"Sub-Category","enum":["AMBA AHB\/APB\/AXI","HDMI","Other"]},"Memory Controller & PHY":{"DDR":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___RAS-features":{"description":"","title":"RAS Features","type":"string"},"___type":{"description":"","title":"Type","enum":["PHY","Controller"]},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___interface-protocol":{"description":"","title":"Interface Protocol","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"string"},"___memory-type":{"description":"","title":"Memory Type","type":"string"},"___memory-protocol":{"description":"","title":"Memory Protocol","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["DDR Controller"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___interface-protocol":{"description":"","title":"Interface Protocol","type":"string"},"___memory-type":{"description":"","title":"Memory Type","type":"string"},"___memory-protocol":{"description":"","title":"Memory Protocol","type":"string"}}},"description":"","title":"Sub-Category","enum":["DDR"]},"Wireless Communication":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___WFA":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"WFA"},"___frequency-band":{"description":"","title":"Frequency Band","type":"string"},"___wifi-direct":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Wi-fi Direct"},"___modulation-modes":{"description":"","title":"Modulation Modes","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___wifi-aware":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Wi-fi Aware"},"___WPS":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"WPS"},"___wireless-protocol":{"description":"","title":"Wireless Protocol","type":"string"}}},"description":"","title":"Sub-Category","enum":["802.11"]},"description":"","Processor & Microcontroller":{"DSP Core":{"description":"","title":"Sub-Sub-Category","enum":["16-Bit","24-Bit","32-Bit","64-Bit","Configurable"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___processor-type":{"description":"","title":"Processor Type","type":"string"}}},"description":"","Microprocessor":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___number-of-cores":{"description":"","title":"Number of Cores","type":"integer"},"___RAS-features":{"description":"","title":"RAS Features","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___datapath-widths":{"description":"","title":"Datapath Widths","type":"string"},"___endianness":{"description":"","title":"Endianess","type":"string"},"___data-memory":{"description":"","title":"Data Memory","type":"string"},"___program-memory":{"description":"","title":"Program Memory","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"integer"},"___ISA":{"description":"","title":"ISA","type":"string"},"___pipeline-stages":{"description":"","title":"Pipeline Stages","type":"string"},"___levels-of-caches":{"description":"","title":"Levels of Cache","type":"integer"},"___processor-type":{"description":"","title":"Processor Type","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["8-Bit Microprocessor","32-Bit Microprocessor"]},"title":"Sub-Category","enum":["DSP Core","Microprocessor","Coprocessor","CPU","Digital Signal Processing","Microcontroller"]},"Analog & Mixed Signal":{"ADC":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___integral-non-linearity":{"description":"","title":"Integral Non-Linearity","type":"string"},"___pipeline-width":{"description":"","title":"Pipeline Width","type":"string"},"___power-reduction":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Power Reduction"},"___power-consumption":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Power Consumption"},"___differential-input-MUX":{"description":"","title":"Differential Input MUX","type":"string"},"___differential-input-signal-range":{"description":"","title":"Differential Input Signal RangeX","type":"string"},"___differential-non-linearity":{"description":"","title":"Differential Non-Linearity","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["6-Bit ADC","8-Bit ADC","10-Bit ADC","Other"]},"PLL":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___max-frequency":{"description":"","title":"Max Frequency","type":"string"},"___builtin-isolated-pll-testing-circuit":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Built-in Isolated PLL Testing Circuit"},"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___compatible-tantalum-and-ceramic-capacitors":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Compatible with both Tantalum and Ceramic Capacitors"},"___output-frequency-range":{"description":"","title":"Output Frequency Range","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___input-frequency-range":{"description":"","title":"Input Frequency Range","type":"string"},"___power-supply-rejection-ratio":{"description":"","title":"Power Supply Rejection Ratio","type":"string"},"___intrinsic-noise":{"description":"","title":"Intrinsic Noise","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["Clock Generator PLL","Deskew PLL","General Purpose PLL"]},"VCO":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___adjustable-output-amplitude":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Adjustable output amplitude"},"___current-consumption":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Current Consumption"},"___phase-noise":{"description":"","title":"Phase Noise","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["General Purpose VCO"]},"DAC":{"description":"","title":"Sub-Sub-Category","enum":["8-Bit DAC","9-Bit DAC","Other"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"}}},"description":"","title":"Sub-Category","enum":["ADC","DAC","PLL","VCO","Standard Cell","Other"]},"title":"Category","Wireline Communication":{"description":"","title":"Sub-Category","enum":["Error Correction\/Detection","Ethernet","Other"]},"enum":["Analog & Mixed Signal","Interface Controller & PHY","Processor & Microcontroller","Memory & Logic Library","Wireless Communication","Wireline Communication","Graphic & Peripheral","Security","Multimedia","Network-on-Chip (NoC)","Memory Controller & PHY","Generator","Other"],"Memory & Logic Library":{"description":"","title":"Sub-Category","enum":["Embedded Memories","I\/O Library","Standard Cell"]},"Other":{"Arithmetic & Mathematic":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___latency":{"description":"","title":"Latency","type":"string"},"___function":{"description":"","title":"Function","type":"string"},"___datapath-or-control":{"description":"","title":"Datapath or Control","enum":["Datapath","Control"]},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___endianness":{"description":"","title":"Endianness","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["Datapath"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___function":{"description":"","title":"Function","type":"string"}}},"description":"","title":"Sub-Category","enum":["Arithmetic & Mathematic","Clock Generator","Other"]},"Generator":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___scripts":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: Scripts","title":"Scripts for C++\/SystemC-level simulation"},"___cpp-systemc-design":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: C++\/SystemC","title":"C++\/SystemC design"},"___testbenches":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: C++\/SystemC","title":"Comprehensive testbenches and test results"}}},"description":"","title":"Sub-Category","enum":[]}},"_88file-property":{"oneOf":[{"$eref":{"type":"string","enum":["YES","NO","N\/A"]}},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"_88yesno":{"type":"string","enum":["YES","NO","N\/A"]}},"properties":{"___level-of-maturity":{"description":"","title":"Level of Maturity","type":"object","properties":{"___user-rating":{"description":"","title":"User Rating","type":"number"},"___number-of-downloads":{"description":"","title":"Number of Downloads","type":"integer"},"___number-of-chips-implemented":{"description":"","title":"Number of Chips Implemented","type":"integer"},"___characterization-data-from-silicon":{"description":"","title":"Characterization Data from Silicon","type":"string"},"___comprehensiveness-of-verification":{"description":"","title":"Comprehensivenesss of Verification","type":"string"}}},"___basic-information":{"description":"","anyOf":[{"properties":{"___category":{"$eref":{"Interface Controller & PHY":{"description":"","title":"Sub-Category","enum":["AMBA AHB\/APB\/AXI","HDMI","Other"]},"Memory Controller & PHY":{"DDR":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___RAS-features":{"description":"","title":"RAS Features","type":"string"},"___type":{"description":"","title":"Type","enum":["PHY","Controller"]},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___interface-protocol":{"description":"","title":"Interface Protocol","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"string"},"___memory-type":{"description":"","title":"Memory Type","type":"string"},"___memory-protocol":{"description":"","title":"Memory Protocol","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["DDR Controller"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___interface-protocol":{"description":"","title":"Interface Protocol","type":"string"},"___memory-type":{"description":"","title":"Memory Type","type":"string"},"___memory-protocol":{"description":"","title":"Memory Protocol","type":"string"}}},"description":"","title":"Sub-Category","enum":["DDR"]},"Wireless Communication":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___WFA":{"description":"","title":"WFA","$ref":"#\/definitions\/yesno"},"___frequency-band":{"description":"","title":"Frequency Band","type":"string"},"___wifi-direct":{"description":"","title":"Wi-fi Direct","$ref":"#\/definitions\/yesno"},"___modulation-modes":{"description":"","title":"Modulation Modes","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___wifi-aware":{"description":"","title":"Wi-fi Aware","$ref":"#\/definitions\/yesno"},"___WPS":{"description":"","title":"WPS","$ref":"#\/definitions\/yesno"},"___wireless-protocol":{"description":"","title":"Wireless Protocol","type":"string"}}},"description":"","title":"Sub-Category","enum":["802.11"]},"description":"","Processor & Microcontroller":{"DSP Core":{"description":"","title":"Sub-Sub-Category","enum":["16-Bit","24-Bit","32-Bit","64-Bit","Configurable"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___processor-type":{"description":"","title":"Processor Type","type":"string"}}},"description":"","Microprocessor":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___number-of-cores":{"description":"","title":"Number of Cores","type":"integer"},"___RAS-features":{"description":"","title":"RAS Features","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___datapath-widths":{"description":"","title":"Datapath Widths","type":"string"},"___endianness":{"description":"","title":"Endianess","type":"string"},"___data-memory":{"description":"","title":"Data Memory","type":"string"},"___program-memory":{"description":"","title":"Program Memory","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"integer"},"___ISA":{"description":"","title":"ISA","type":"string"},"___pipeline-stages":{"description":"","title":"Pipeline Stages","type":"string"},"___levels-of-caches":{"description":"","title":"Levels of Cache","type":"integer"},"___processor-type":{"description":"","title":"Processor Type","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["8-Bit Microprocessor","32-Bit Microprocessor"]},"title":"Sub-Category","enum":["DSP Core","Microprocessor","Coprocessor","CPU","Digital Signal Processing","Microcontroller"]},"Analog & Mixed Signal":{"ADC":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___integral-non-linearity":{"description":"","title":"Integral Non-Linearity","type":"string"},"___pipeline-width":{"description":"","title":"Pipeline Width","type":"string"},"___power-reduction":{"description":"","title":"Power Reduction","$ref":"#\/definitions\/yesno"},"___power-consumption":{"description":"","title":"Power Consumption","$ref":"#\/definitions\/yesno"},"___differential-input-MUX":{"description":"","title":"Differential Input MUX","type":"string"},"___differential-input-signal-range":{"description":"","title":"Differential Input Signal RangeX","type":"string"},"___differential-non-linearity":{"description":"","title":"Differential Non-Linearity","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["6-Bit ADC","8-Bit ADC","10-Bit ADC","Other"]},"PLL":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___max-frequency":{"description":"","title":"Max Frequency","type":"string"},"___builtin-isolated-pll-testing-circuit":{"description":"","title":"Built-in Isolated PLL Testing Circuit","$ref":"#\/definitions\/yesno"},"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___compatible-tantalum-and-ceramic-capacitors":{"description":"","title":"Compatible with both Tantalum and Ceramic Capacitors","$ref":"#\/definitions\/yesno"},"___output-frequency-range":{"description":"","title":"Output Frequency Range","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___input-frequency-range":{"description":"","title":"Input Frequency Range","type":"string"},"___power-supply-rejection-ratio":{"description":"","title":"Power Supply Rejection Ratio","type":"string"},"___intrinsic-noise":{"description":"","title":"Intrinsic Noise","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["Clock Generator PLL","Deskew PLL","General Purpose PLL"]},"VCO":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___adjustable-output-amplitude":{"description":"","title":"Adjustable output amplitude","$ref":"#\/definitions\/yesno"},"___current-consumption":{"description":"","title":"Current Consumption","$ref":"#\/definitions\/yesno"},"___phase-noise":{"description":"","title":"Phase Noise","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["General Purpose VCO"]},"DAC":{"description":"","title":"Sub-Sub-Category","enum":["8-Bit DAC","9-Bit DAC","Other"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"}}},"description":"","title":"Sub-Category","enum":["ADC","DAC","PLL","VCO","Standard Cell","Other"]},"title":"Category","Wireline Communication":{"description":"","title":"Sub-Category","enum":["Error Correction\/Detection","Ethernet","Other"]},"enum":["Analog & Mixed Signal","Interface Controller & PHY","Processor & Microcontroller","Memory & Logic Library","Wireless Communication","Wireline Communication","Graphic & Peripheral","Security","Multimedia","Network-on-Chip (NoC)","Memory Controller & PHY","Generator","Other"],"Memory & Logic Library":{"description":"","title":"Sub-Category","enum":["Embedded Memories","I\/O Library","Standard Cell"]},"Other":{"Arithmetic & Mathematic":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___latency":{"description":"","title":"Latency","type":"string"},"___function":{"description":"","title":"Function","type":"string"},"___datapath-or-control":{"description":"","title":"Datapath or Control","enum":["Datapath","Control"]},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___endianness":{"description":"","title":"Endianness","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["Datapath"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___function":{"description":"","title":"Function","type":"string"}}},"description":"","title":"Sub-Category","enum":["Arithmetic & Mathematic","Clock Generator","Other"]},"Generator":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___scripts":{"description":"File: Scripts","title":"Scripts for C++\/SystemC-level simulation","$ref":"#\/definitions\/file-property"},"___cpp-systemc-design":{"description":"File: C++\/SystemC","title":"C++\/SystemC design","$ref":"#\/definitions\/file-property"},"___testbenches":{"description":"File: C++\/SystemC","title":"Comprehensive testbenches and test results","$ref":"#\/definitions\/file-property"}}},"description":"","title":"Sub-Category","enum":[]}}}}},{"properties":{"___subcategory":{"$eref":{"ADC":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___integral-non-linearity":{"description":"","title":"Integral Non-Linearity","type":"string"},"___pipeline-width":{"description":"","title":"Pipeline Width","type":"string"},"___power-reduction":{"description":"","title":"Power Reduction","$ref":"#\/definitions\/yesno"},"___power-consumption":{"description":"","title":"Power Consumption","$ref":"#\/definitions\/yesno"},"___differential-input-MUX":{"description":"","title":"Differential Input MUX","type":"string"},"___differential-input-signal-range":{"description":"","title":"Differential Input Signal RangeX","type":"string"},"___differential-non-linearity":{"description":"","title":"Differential Non-Linearity","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["6-Bit ADC","8-Bit ADC","10-Bit ADC","Other"]},"PLL":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___max-frequency":{"description":"","title":"Max Frequency","type":"string"},"___builtin-isolated-pll-testing-circuit":{"description":"","title":"Built-in Isolated PLL Testing Circuit","$ref":"#\/definitions\/yesno"},"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___compatible-tantalum-and-ceramic-capacitors":{"description":"","title":"Compatible with both Tantalum and Ceramic Capacitors","$ref":"#\/definitions\/yesno"},"___output-frequency-range":{"description":"","title":"Output Frequency Range","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___input-frequency-range":{"description":"","title":"Input Frequency Range","type":"string"},"___power-supply-rejection-ratio":{"description":"","title":"Power Supply Rejection Ratio","type":"string"},"___intrinsic-noise":{"description":"","title":"Intrinsic Noise","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["Clock Generator PLL","Deskew PLL","General Purpose PLL"]},"VCO":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___adjustable-output-amplitude":{"description":"","title":"Adjustable output amplitude","$ref":"#\/definitions\/yesno"},"___current-consumption":{"description":"","title":"Current Consumption","$ref":"#\/definitions\/yesno"},"___phase-noise":{"description":"","title":"Phase Noise","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["General Purpose VCO"]},"DAC":{"description":"","title":"Sub-Sub-Category","enum":["8-Bit DAC","9-Bit DAC","Other"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"}}},"description":"","title":"Sub-Category","enum":["ADC","DAC","PLL","VCO","Standard Cell","Other"]}},"___category":{"enum":["Analog & Mixed Signal"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"}}}}}},{"properties":{"___subsubcategory":{"$eref":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___integral-non-linearity":{"description":"","title":"Integral Non-Linearity","type":"string"},"___pipeline-width":{"description":"","title":"Pipeline Width","type":"string"},"___power-reduction":{"description":"","title":"Power Reduction","$ref":"#\/definitions\/yesno"},"___power-consumption":{"description":"","title":"Power Consumption","$ref":"#\/definitions\/yesno"},"___differential-input-MUX":{"description":"","title":"Differential Input MUX","type":"string"},"___differential-input-signal-range":{"description":"","title":"Differential Input Signal RangeX","type":"string"},"___differential-non-linearity":{"description":"","title":"Differential Non-Linearity","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["6-Bit ADC","8-Bit ADC","10-Bit ADC","Other"]}},"___subcategory":{"enum":["ADC"]},"___category":{"enum":["Analog & Mixed Signal"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___integral-non-linearity":{"description":"","title":"Integral Non-Linearity","type":"string"},"___pipeline-width":{"description":"","title":"Pipeline Width","type":"string"},"___power-reduction":{"description":"","title":"Power Reduction","$ref":"#\/definitions\/yesno"},"___power-consumption":{"description":"","title":"Power Consumption","$ref":"#\/definitions\/yesno"},"___differential-input-MUX":{"description":"","title":"Differential Input MUX","type":"string"},"___differential-input-signal-range":{"description":"","title":"Differential Input Signal RangeX","type":"string"},"___differential-non-linearity":{"description":"","title":"Differential Non-Linearity","type":"string"}}}}}},{"properties":{"___subsubcategory":{"$eref":{"description":"","title":"Sub-Sub-Category","enum":["8-Bit DAC","9-Bit DAC","Other"]}},"___subcategory":{"enum":["DAC"]},"___category":{"enum":["Analog & Mixed Signal"]}}},{"properties":{"___subsubcategory":{"$eref":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___max-frequency":{"description":"","title":"Max Frequency","type":"string"},"___builtin-isolated-pll-testing-circuit":{"description":"","title":"Built-in Isolated PLL Testing Circuit","$ref":"#\/definitions\/yesno"},"___bandwidth":{"description":"","title":"Bandwidth","type":"string"},"___compatible-tantalum-and-ceramic-capacitors":{"description":"","title":"Compatible with both Tantalum and Ceramic Capacitors","$ref":"#\/definitions\/yesno"},"___output-frequency-range":{"description":"","title":"Output Frequency Range","type":"string"},"___vdd":{"description":"","title":"VDD","type":"string"},"___input-frequency-range":{"description":"","title":"Input Frequency Range","type":"string"},"___power-supply-rejection-ratio":{"description":"","title":"Power Supply Rejection Ratio","type":"string"},"___intrinsic-noise":{"description":"","title":"Intrinsic Noise","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["Clock Generator PLL","Deskew PLL","General Purpose PLL"]}},"___subcategory":{"enum":["PLL"]},"___category":{"enum":["Analog & Mixed Signal"]}}},{"properties":{"___subcategory":{"$eref":{"description":"","title":"Sub-Category","enum":["AMBA AHB\/APB\/AXI","HDMI","Other"]}},"___category":{"enum":["Interface Controller & PHY"]}}},{"properties":{"___subsubcategory":{"$eref":{"description":"","title":"Sub-Sub-Category","enum":["16-Bit","24-Bit","32-Bit","64-Bit","Configurable"]}},"___subcategory":{"enum":["DSP Core"]},"___category":{"enum":["Processor & Microcontroller"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___processor-type":{"description":"","title":"Processor Type","type":"string"}}}}}},{"properties":{"___subsubcategory":{"$eref":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___number-of-cores":{"description":"","title":"Number of Cores","type":"integer"},"___RAS-features":{"description":"","title":"RAS Features","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___datapath-widths":{"description":"","title":"Datapath Widths","type":"string"},"___endianness":{"description":"","title":"Endianess","type":"string"},"___data-memory":{"description":"","title":"Data Memory","type":"string"},"___program-memory":{"description":"","title":"Program Memory","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"integer"},"___ISA":{"description":"","title":"ISA","type":"string"},"___pipeline-stages":{"description":"","title":"Pipeline Stages","type":"string"},"___levels-of-caches":{"description":"","title":"Levels of Cache","type":"integer"},"___processor-type":{"description":"","title":"Processor Type","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["8-Bit Microprocessor","32-Bit Microprocessor"]}},"___subcategory":{"enum":["Microprocessor"]},"___category":{"enum":["Processor & Microcontroller"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___processor-type":{"description":"","title":"Processor Type","type":"string"}}}}}},{"properties":{"___subcategory":{"$eref":{"DSP Core":{"description":"","title":"Sub-Sub-Category","enum":["16-Bit","24-Bit","32-Bit","64-Bit","Configurable"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___processor-type":{"description":"","title":"Processor Type","type":"string"}}},"description":"","Microprocessor":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___number-of-cores":{"description":"","title":"Number of Cores","type":"integer"},"___RAS-features":{"description":"","title":"RAS Features","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___datapath-widths":{"description":"","title":"Datapath Widths","type":"string"},"___endianness":{"description":"","title":"Endianess","type":"string"},"___data-memory":{"description":"","title":"Data Memory","type":"string"},"___program-memory":{"description":"","title":"Program Memory","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"integer"},"___ISA":{"description":"","title":"ISA","type":"string"},"___pipeline-stages":{"description":"","title":"Pipeline Stages","type":"string"},"___levels-of-caches":{"description":"","title":"Levels of Cache","type":"integer"},"___processor-type":{"description":"","title":"Processor Type","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["8-Bit Microprocessor","32-Bit Microprocessor"]},"title":"Sub-Category","enum":["DSP Core","Microprocessor","Coprocessor","CPU","Digital Signal Processing","Microcontroller"]}},"___category":{"enum":["Processor & Microcontroller"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___processor-type":{"description":"","title":"Processor Type","type":"string"}}}}}},{"properties":{"___subcategory":{"$eref":{"description":"","title":"Sub-Category","enum":["Embedded Memories","I\/O Library","Standard Cell"]}},"___category":{"enum":["Memory & Logic Library"]}}},{"properties":{"___subcategory":{"$eref":{"description":"","title":"Sub-Category","enum":["Error Correction\/Detection","Ethernet","Other"]}},"___category":{"enum":["Wireline Communication"]}}},{"properties":{"___subcategory":{"$eref":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___WFA":{"description":"","title":"WFA","$ref":"#\/definitions\/yesno"},"___frequency-band":{"description":"","title":"Frequency Band","type":"string"},"___wifi-direct":{"description":"","title":"Wi-fi Direct","$ref":"#\/definitions\/yesno"},"___modulation-modes":{"description":"","title":"Modulation Modes","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___wifi-aware":{"description":"","title":"Wi-fi Aware","$ref":"#\/definitions\/yesno"},"___WPS":{"description":"","title":"WPS","$ref":"#\/definitions\/yesno"},"___wireless-protocol":{"description":"","title":"Wireless Protocol","type":"string"}}},"description":"","title":"Sub-Category","enum":["802.11"]}},"___category":{"enum":["Wireless Communication"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___WFA":{"description":"","title":"WFA","$ref":"#\/definitions\/yesno"},"___frequency-band":{"description":"","title":"Frequency Band","type":"string"},"___wifi-direct":{"description":"","title":"Wi-fi Direct","$ref":"#\/definitions\/yesno"},"___modulation-modes":{"description":"","title":"Modulation Modes","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___wifi-aware":{"description":"","title":"Wi-fi Aware","$ref":"#\/definitions\/yesno"},"___WPS":{"description":"","title":"WPS","$ref":"#\/definitions\/yesno"},"___wireless-protocol":{"description":"","title":"Wireless Protocol","type":"string"}}}}}},{"properties":{"___subcategory":{"enum":["802.11"]},"___category":{"enum":["Wireless Communication"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___WFA":{"description":"","title":"WFA","$ref":"#\/definitions\/yesno"},"___frequency-band":{"description":"","title":"Frequency Band","type":"string"},"___wifi-direct":{"description":"","title":"Wi-fi Direct","$ref":"#\/definitions\/yesno"},"___modulation-modes":{"description":"","title":"Modulation Modes","type":"string"},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___wifi-aware":{"description":"","title":"Wi-fi Aware","$ref":"#\/definitions\/yesno"},"___WPS":{"description":"","title":"WPS","$ref":"#\/definitions\/yesno"},"___wireless-protocol":{"description":"","title":"Wireless Protocol","type":"string"}}}}}},{"properties":{"___subsubcategory":{"$eref":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___RAS-features":{"description":"","title":"RAS Features","type":"string"},"___type":{"description":"","title":"Type","enum":["PHY","Controller"]},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___interface-protocol":{"description":"","title":"Interface Protocol","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"string"},"___memory-type":{"description":"","title":"Memory Type","type":"string"},"___memory-protocol":{"description":"","title":"Memory Protocol","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["DDR Controller"]}},"___subcategory":{"enum":["DDR"]},"___category":{"enum":["Memory Controller & PHY"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___interface-protocol":{"description":"","title":"Interface Protocol","type":"string"},"___memory-type":{"description":"","title":"Memory Type","type":"string"},"___memory-protocol":{"description":"","title":"Memory Protocol","type":"string"}}}}}},{"properties":{"___subcategory":{"$eref":{"Arithmetic & Mathematic":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___latency":{"description":"","title":"Latency","type":"string"},"___function":{"description":"","title":"Function","type":"string"},"___datapath-or-control":{"description":"","title":"Datapath or Control","enum":["Datapath","Control"]},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___endianness":{"description":"","title":"Endianness","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["Datapath"]},"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___function":{"description":"","title":"Function","type":"string"}}},"description":"","title":"Sub-Category","enum":["Arithmetic & Mathematic","Clock Generator","Other"]}},"___category":{"enum":["Other"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___function":{"description":"","title":"Function","type":"string"}}}}}},{"properties":{"___subsubcategory":{"$eref":{"Category Specific Attributes":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___latency":{"description":"","title":"Latency","type":"string"},"___function":{"description":"","title":"Function","type":"string"},"___datapath-or-control":{"description":"","title":"Datapath or Control","enum":["Datapath","Control"]},"___data-rate":{"description":"","title":"Data Rate","type":"string"},"___endianness":{"description":"","title":"Endianness","type":"string"},"___datapath-width":{"description":"","title":"Datapath Width","type":"string"}}},"description":"","title":"Sub-Sub-Category","enum":["Datapath"]}},"___subcategory":{"enum":["Arithmetic & Mathematic"]},"___category":{"enum":["Other"]},"___category-specific-data":{"$eref":{"description":"","additionalProperties":false,"title":"Category Specific Attributes","type":"object","properties":{"___function":{"description":"","title":"Function","type":"string"}}}}}}],"title":"Basic Information","type":"object","properties":{"___description":{"minLength":1,"description":"","title":"Description","type":"string"},"___core-name":{"minLength":1,"description":"","title":"Core Name","type":"string"}},"required":["core-name","category","description"]},"___file-system":{"description":"","title":"File System","type":"object","properties":{"___design":{"description":"Folder","title":"Design","type":"object","properties":{"___rtl-design":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: Verilog\/VHDL","title":"RTL Design"},"___physical-layout":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: GDS","title":"Physical Layout"},"___readme":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: TXT","title":"README"},"___gate-level-netlist":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: Verilog\/VHDL","title":"Gate-level netlist"}}},"___applications":{"description":"Folder","title":"Applications","type":"object","properties":{"___source-code":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"File: C\/C++\/etc.","title":"Source Code"},"___executable":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: EXE, SH","title":"Executable"},"___readme":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: TXT","title":"README"}}},"___training-courses":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"File: Video","title":"Training Courses"},"___manuals":{"description":"Folder","title":"Manuals","type":"object","properties":{"___related-products-ips":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Related Products and IPs"},"___description-design-architecture":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Description of Design Architecture"},"___diagrams-structure-architecture":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Diagrams of Structure and Architecture"},"___input-output-pins":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Input\/Output Pins"},"___algorithms":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Algorithms"},"___file-directory-structure":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"File and Directory Structure"},"___timing-diagrams":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Timing Diagrams"},"___verification-fpga":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Verification on FPGA"}}},"___special-tools":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"Folder","title":"Special Tools"},"___testing-and-verification":{"description":"Folder","title":"Testing and Verification","type":"object","properties":{"___scripts":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: Script","title":"Scripts for RTL\/gate-level simulation"},"___fpga-synthesis-result":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: TXT","title":"FPGA Synthesis Result"},"___readme":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: TXT","title":"README"},"___design-corners-and-results":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Design Corners and Results"},"___testbenches":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"File: Verilog\/VHDL","title":"Comprehensive testbenches for RTL\/gate-level simulation"}}}},"required":["design","special-tools","testing-and-verification","manuals","applications","training-courses"]},"___quality-verification":{"description":"","title":"Quality Verification","type":"object","properties":{"___num-teams-use":{"description":"","title":"Number of independent teams who were able to successfully use this IP in a design","type":"integer"},"___testbenches-results":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Did the IP designer provide expected results for the above testbenches?"},"___testbenches":{"$eref":{"oneOf":[{"$ref":"#\/definitions\/yesno"},{"format":"uri","pattern":"^(https?|ftp|file):\/\/","type":"string"}]},"description":"","title":"Did the IP designer provide testbenches?"},"___num-teams-simulation":{"description":"","title":"Number of independent teams who were able simulate the testbenches provided by the IP designer and successfully obtain expected results","type":"integer"}}},"___common-attributes":{"description":"","title":"Common Attributes","type":"object","properties":{"___vendor-implement":{"description":"","title":"Vendor Implement","type":"object","properties":{"___asic-fabricator":{"description":"","title":"ASIC Fabricator","type":"object","properties":{"___name":{"description":"","title":"Name","type":"string"},"___technology":{"description":"","title":"Technology","type":"string"}},"required":["name"]},"___fpga-vendor":{"description":"","title":"FPGA Vendor","type":"object","properties":{"___name":{"description":"","title":"Name","type":"string"},"___chips":{"description":"","title":"Chips","type":"string"}},"required":["name"]}}},"___vendor-core":{"minLength":1,"description":"","title":"Vendor Core","type":"string"},"___specifications":{"description":"","title":"Specifications","type":"object","properties":{"___clock-frequency":{"description":"","title":"Clock Frequency","type":"string"},"___version":{"description":"","title":"Version","type":"string"},"___needs-special-tools":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Needs Special Tools"},"___special-tools-req":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Special Tools Requirement"},"___area":{"description":"mm2, um2, number of gates, or usage of FPGA gate area","title":"Area","type":"string"},"___power-consumption":{"description":"","title":"Power Consumption","type":"string"},"___components":{"description":"","title":"Components","type":"string"},"___low-power-support":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Low Power Support"},"___standard":{"description":"","title":"Standard","type":"string"}}}},"required":["vendor-core","vendor-implement","specifications"]},"___design-reuse-support":{"description":"","title":"Design Reuse Support","type":"object","properties":{"___used-in-other-asic-designs":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Can be directly used in other ASIC designs"},"___synthesis-scripts-into-gate-level-netlist":{"$eref":{"type":"string","enum":["YES","NO","N\/A"]},"description":"","title":"Synthesis scripts into gate level netlist"}}}},"required":["basic-information","common-attributes","design-reuse-support","level-of-maturity","file-system"],"$id":"https:\/\/craftproject.org\/schema\/ip"}