# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HSV-RGB.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../HSV-RGB.srcs/sources_1/new/hsv_to_rgb.v" \
"../../../../HSV-RGB.srcs/sources_1/new/PWM.v" \
"../../../../HSV-RGB.srcs/sources_1/new/BTNs_test.v" \
"../../../../HSV-RGB.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../HSV-RGB.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../HSV-RGB.ip_user_files/bd/design_1/ip/design_1_hsv_to_rgb_0_0/sim/design_1_hsv_to_rgb_0_0.v" \
"../../../../HSV-RGB.ip_user_files/bd/design_1/ip/design_1_PWM_0_0/sim/design_1_PWM_0_0.v" \
"../../../../HSV-RGB.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../HSV-RGB.ip_user_files/bd/design_1/ip/design_1_BTNs_test_0_2/sim/design_1_BTNs_test_0_2.v" \
"../../../../HSV-RGB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../HSV-RGB.srcs/sim_1/new/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
