$date
	Sun Oct 23 06:44:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#319777
b10000 !
1"
#319778
b10000 &
b10000 %
1$
#319779
0"
#319782
b1000 &
b1000 %
#319786
b100 &
b100 %
#319790
b10 &
b10 %
#319794
b1 &
b1 %
1#
#319798
b0 &
0#
b0 %
0$
#1314457
b10011 !
1"
#1314458
b10011 &
b10011 %
1$
#1314459
0"
#1314462
b111010 &
b111010 %
#1314466
b11101 &
b11101 %
#1314470
b1011000 &
b1011000 %
#1314474
b101100 &
b101100 %
#1314478
b10110 &
b10110 %
#1314482
b1011 &
b1011 %
#1314486
b100010 &
b100010 %
#1314490
b10001 &
b10001 %
#1314494
b110100 &
b110100 %
#1314498
b11010 &
b11010 %
#1314502
b1101 &
b1101 %
#1314506
b101000 &
b101000 %
#1314510
b10100 &
b10100 %
#1314514
b1010 &
b1010 %
#1314518
b101 &
b101 %
#1314522
b10000 &
b10000 %
#1314526
b1000 &
b1000 %
#1314530
b100 &
b100 %
#1314534
b10 &
b10 %
#1314538
b1 &
b1 %
1#
#1314542
b0 &
0#
b0 %
0$
#2306074
b1 &
b1 %
1$
b1 !
1"
#2306075
0"
#2306078
1#
#2306082
b0 &
b0 %
0#
0$
#4500012
