#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep 17 22:17:03 2019
# Process ID: 13883
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6572.301 ; gain = 165.363 ; free physical = 4777 ; free virtual = 9688
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- user.org:user:SW_BTN_INTERFACE:1.0 - SW_BTN_INTERFACE_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- user.org:user:LED_CONTROLLER:1.0 - LED_CONTROLLER_0
Successfully read diagram <design_1> from BD file </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name LED_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_tb.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6718.371 ; gain = 0.000 ; free physical = 4018 ; free virtual = 9308
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj LED_tb_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] LED_tb_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj LED_tb_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] LED_tb_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library work [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_tb.v]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_tb.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj LED_tb_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] LED_tb_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/ldtb.v w ]
add_files -fileset sim_1 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/ldtb.v
update_compile_order -fileset sim_1
set_property top ldtb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ldtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ldtb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/ldtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldtb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xelab -wto 658379d3671b4e3facc6666fd7f1a9fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ldtb_behav xil_defaultlib.ldtb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 658379d3671b4e3facc6666fd7f1a9fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ldtb_behav xil_defaultlib.ldtb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ldtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ldtb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/ldtb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/ldtb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 17 22:29:32 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 17 22:29:32 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6851.695 ; gain = 0.000 ; free physical = 3706 ; free virtual = 9079
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ldtb_behav -key {Behavioral:sim_1:Functional:ldtb} -tclbatch {ldtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ldtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ldtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6924.660 ; gain = 72.965 ; free physical = 3676 ; free virtual = 9060
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ldtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ldtb_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] ldtb_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ldtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ldtb_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] ldtb_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property LIBRARY {} [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/ldtb.v]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/ldtb.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ldtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ldtb_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] ldtb_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property LIBRARY yeet [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/ldtb.v]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/ldtb.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ldtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ldtb_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] ldtb_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library work [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ldtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ldtb_vlog.prj
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] ldtb_vlog.prj (line 3): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ldtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ldtb_vlog.prj
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] ldtb_vlog.prj (line 3): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ldtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ldtb_vlog.prj
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] ldtb_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.tmp/LED_CONTROLLER_v1_0_project/LED_CONTROLLER_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project MOD_3
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 00:19:22 2019...
