

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Aug 03 11:47:02 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,merge=1,delta=2,group=1
    14                           	psect	text5,local,class=CODE,merge=1,delta=2,group=1
    15                           	psect	text6,local,class=CODE,merge=1,delta=2
    16                           	psect	intentry,global,class=CODE,delta=2
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    18                           	dabs	1,0x7E,2
    19  0000                     
    20                           ; Version 2.20
    21                           ; Generated 12/02/2020 GMT
    22                           ; 
    23                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC16F887 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     	;# 
    55  0001                     	;# 
    56  0002                     	;# 
    57  0003                     	;# 
    58  0004                     	;# 
    59  0005                     	;# 
    60  0006                     	;# 
    61  0007                     	;# 
    62  0008                     	;# 
    63  0009                     	;# 
    64  000A                     	;# 
    65  000B                     	;# 
    66  000C                     	;# 
    67  000D                     	;# 
    68  000E                     	;# 
    69  000E                     	;# 
    70  000F                     	;# 
    71  0010                     	;# 
    72  0011                     	;# 
    73  0012                     	;# 
    74  0013                     	;# 
    75  0014                     	;# 
    76  0015                     	;# 
    77  0015                     	;# 
    78  0016                     	;# 
    79  0017                     	;# 
    80  0018                     	;# 
    81  0019                     	;# 
    82  001A                     	;# 
    83  001B                     	;# 
    84  001B                     	;# 
    85  001C                     	;# 
    86  001D                     	;# 
    87  001E                     	;# 
    88  001F                     	;# 
    89  0081                     	;# 
    90  0085                     	;# 
    91  0086                     	;# 
    92  0087                     	;# 
    93  0088                     	;# 
    94  0089                     	;# 
    95  008C                     	;# 
    96  008D                     	;# 
    97  008E                     	;# 
    98  008F                     	;# 
    99  0090                     	;# 
   100  0091                     	;# 
   101  0092                     	;# 
   102  0093                     	;# 
   103  0093                     	;# 
   104  0093                     	;# 
   105  0094                     	;# 
   106  0095                     	;# 
   107  0096                     	;# 
   108  0097                     	;# 
   109  0098                     	;# 
   110  0099                     	;# 
   111  009A                     	;# 
   112  009B                     	;# 
   113  009C                     	;# 
   114  009D                     	;# 
   115  009E                     	;# 
   116  009F                     	;# 
   117  0105                     	;# 
   118  0107                     	;# 
   119  0108                     	;# 
   120  0109                     	;# 
   121  010C                     	;# 
   122  010C                     	;# 
   123  010D                     	;# 
   124  010E                     	;# 
   125  010F                     	;# 
   126  0185                     	;# 
   127  0187                     	;# 
   128  0188                     	;# 
   129  0189                     	;# 
   130  018C                     	;# 
   131  018D                     	;# 
   132  0000                     	;# 
   133  0001                     	;# 
   134  0002                     	;# 
   135  0003                     	;# 
   136  0004                     	;# 
   137  0005                     	;# 
   138  0006                     	;# 
   139  0007                     	;# 
   140  0008                     	;# 
   141  0009                     	;# 
   142  000A                     	;# 
   143  000B                     	;# 
   144  000C                     	;# 
   145  000D                     	;# 
   146  000E                     	;# 
   147  000E                     	;# 
   148  000F                     	;# 
   149  0010                     	;# 
   150  0011                     	;# 
   151  0012                     	;# 
   152  0013                     	;# 
   153  0014                     	;# 
   154  0015                     	;# 
   155  0015                     	;# 
   156  0016                     	;# 
   157  0017                     	;# 
   158  0018                     	;# 
   159  0019                     	;# 
   160  001A                     	;# 
   161  001B                     	;# 
   162  001B                     	;# 
   163  001C                     	;# 
   164  001D                     	;# 
   165  001E                     	;# 
   166  001F                     	;# 
   167  0081                     	;# 
   168  0085                     	;# 
   169  0086                     	;# 
   170  0087                     	;# 
   171  0088                     	;# 
   172  0089                     	;# 
   173  008C                     	;# 
   174  008D                     	;# 
   175  008E                     	;# 
   176  008F                     	;# 
   177  0090                     	;# 
   178  0091                     	;# 
   179  0092                     	;# 
   180  0093                     	;# 
   181  0093                     	;# 
   182  0093                     	;# 
   183  0094                     	;# 
   184  0095                     	;# 
   185  0096                     	;# 
   186  0097                     	;# 
   187  0098                     	;# 
   188  0099                     	;# 
   189  009A                     	;# 
   190  009B                     	;# 
   191  009C                     	;# 
   192  009D                     	;# 
   193  009E                     	;# 
   194  009F                     	;# 
   195  0105                     	;# 
   196  0107                     	;# 
   197  0108                     	;# 
   198  0109                     	;# 
   199  010C                     	;# 
   200  010C                     	;# 
   201  010D                     	;# 
   202  010E                     	;# 
   203  010F                     	;# 
   204  0185                     	;# 
   205  0187                     	;# 
   206  0188                     	;# 
   207  0189                     	;# 
   208  018C                     	;# 
   209  018D                     	;# 
   210  0000                     	;# 
   211  0001                     	;# 
   212  0002                     	;# 
   213  0003                     	;# 
   214  0004                     	;# 
   215  0005                     	;# 
   216  0006                     	;# 
   217  0007                     	;# 
   218  0008                     	;# 
   219  0009                     	;# 
   220  000A                     	;# 
   221  000B                     	;# 
   222  000C                     	;# 
   223  000D                     	;# 
   224  000E                     	;# 
   225  000E                     	;# 
   226  000F                     	;# 
   227  0010                     	;# 
   228  0011                     	;# 
   229  0012                     	;# 
   230  0013                     	;# 
   231  0014                     	;# 
   232  0015                     	;# 
   233  0015                     	;# 
   234  0016                     	;# 
   235  0017                     	;# 
   236  0018                     	;# 
   237  0019                     	;# 
   238  001A                     	;# 
   239  001B                     	;# 
   240  001B                     	;# 
   241  001C                     	;# 
   242  001D                     	;# 
   243  001E                     	;# 
   244  001F                     	;# 
   245  0081                     	;# 
   246  0085                     	;# 
   247  0086                     	;# 
   248  0087                     	;# 
   249  0088                     	;# 
   250  0089                     	;# 
   251  008C                     	;# 
   252  008D                     	;# 
   253  008E                     	;# 
   254  008F                     	;# 
   255  0090                     	;# 
   256  0091                     	;# 
   257  0092                     	;# 
   258  0093                     	;# 
   259  0093                     	;# 
   260  0093                     	;# 
   261  0094                     	;# 
   262  0095                     	;# 
   263  0096                     	;# 
   264  0097                     	;# 
   265  0098                     	;# 
   266  0099                     	;# 
   267  009A                     	;# 
   268  009B                     	;# 
   269  009C                     	;# 
   270  009D                     	;# 
   271  009E                     	;# 
   272  009F                     	;# 
   273  0105                     	;# 
   274  0107                     	;# 
   275  0108                     	;# 
   276  0109                     	;# 
   277  010C                     	;# 
   278  010C                     	;# 
   279  010D                     	;# 
   280  010E                     	;# 
   281  010F                     	;# 
   282  0185                     	;# 
   283  0187                     	;# 
   284  0188                     	;# 
   285  0189                     	;# 
   286  018C                     	;# 
   287  018D                     	;# 
   288  0000                     	;# 
   289  0001                     	;# 
   290  0002                     	;# 
   291  0003                     	;# 
   292  0004                     	;# 
   293  0005                     	;# 
   294  0006                     	;# 
   295  0007                     	;# 
   296  0008                     	;# 
   297  0009                     	;# 
   298  000A                     	;# 
   299  000B                     	;# 
   300  000C                     	;# 
   301  000D                     	;# 
   302  000E                     	;# 
   303  000E                     	;# 
   304  000F                     	;# 
   305  0010                     	;# 
   306  0011                     	;# 
   307  0012                     	;# 
   308  0013                     	;# 
   309  0014                     	;# 
   310  0015                     	;# 
   311  0015                     	;# 
   312  0016                     	;# 
   313  0017                     	;# 
   314  0018                     	;# 
   315  0019                     	;# 
   316  001A                     	;# 
   317  001B                     	;# 
   318  001B                     	;# 
   319  001C                     	;# 
   320  001D                     	;# 
   321  001E                     	;# 
   322  001F                     	;# 
   323  0081                     	;# 
   324  0085                     	;# 
   325  0086                     	;# 
   326  0087                     	;# 
   327  0088                     	;# 
   328  0089                     	;# 
   329  008C                     	;# 
   330  008D                     	;# 
   331  008E                     	;# 
   332  008F                     	;# 
   333  0090                     	;# 
   334  0091                     	;# 
   335  0092                     	;# 
   336  0093                     	;# 
   337  0093                     	;# 
   338  0093                     	;# 
   339  0094                     	;# 
   340  0095                     	;# 
   341  0096                     	;# 
   342  0097                     	;# 
   343  0098                     	;# 
   344  0099                     	;# 
   345  009A                     	;# 
   346  009B                     	;# 
   347  009C                     	;# 
   348  009D                     	;# 
   349  009E                     	;# 
   350  009F                     	;# 
   351  0105                     	;# 
   352  0107                     	;# 
   353  0108                     	;# 
   354  0109                     	;# 
   355  010C                     	;# 
   356  010C                     	;# 
   357  010D                     	;# 
   358  010E                     	;# 
   359  010F                     	;# 
   360  0185                     	;# 
   361  0187                     	;# 
   362  0188                     	;# 
   363  0189                     	;# 
   364  018C                     	;# 
   365  018D                     	;# 
   366  0000                     	;# 
   367  0001                     	;# 
   368  0002                     	;# 
   369  0003                     	;# 
   370  0004                     	;# 
   371  0005                     	;# 
   372  0006                     	;# 
   373  0007                     	;# 
   374  0008                     	;# 
   375  0009                     	;# 
   376  000A                     	;# 
   377  000B                     	;# 
   378  000C                     	;# 
   379  000D                     	;# 
   380  000E                     	;# 
   381  000E                     	;# 
   382  000F                     	;# 
   383  0010                     	;# 
   384  0011                     	;# 
   385  0012                     	;# 
   386  0013                     	;# 
   387  0014                     	;# 
   388  0015                     	;# 
   389  0015                     	;# 
   390  0016                     	;# 
   391  0017                     	;# 
   392  0018                     	;# 
   393  0019                     	;# 
   394  001A                     	;# 
   395  001B                     	;# 
   396  001B                     	;# 
   397  001C                     	;# 
   398  001D                     	;# 
   399  001E                     	;# 
   400  001F                     	;# 
   401  0081                     	;# 
   402  0085                     	;# 
   403  0086                     	;# 
   404  0087                     	;# 
   405  0088                     	;# 
   406  0089                     	;# 
   407  008C                     	;# 
   408  008D                     	;# 
   409  008E                     	;# 
   410  008F                     	;# 
   411  0090                     	;# 
   412  0091                     	;# 
   413  0092                     	;# 
   414  0093                     	;# 
   415  0093                     	;# 
   416  0093                     	;# 
   417  0094                     	;# 
   418  0095                     	;# 
   419  0096                     	;# 
   420  0097                     	;# 
   421  0098                     	;# 
   422  0099                     	;# 
   423  009A                     	;# 
   424  009B                     	;# 
   425  009C                     	;# 
   426  009D                     	;# 
   427  009E                     	;# 
   428  009F                     	;# 
   429  0105                     	;# 
   430  0107                     	;# 
   431  0108                     	;# 
   432  0109                     	;# 
   433  010C                     	;# 
   434  010C                     	;# 
   435  010D                     	;# 
   436  010E                     	;# 
   437  010F                     	;# 
   438  0185                     	;# 
   439  0187                     	;# 
   440  0188                     	;# 
   441  0189                     	;# 
   442  018C                     	;# 
   443  018D                     	;# 
   444  0000                     	;# 
   445  0001                     	;# 
   446  0002                     	;# 
   447  0003                     	;# 
   448  0004                     	;# 
   449  0005                     	;# 
   450  0006                     	;# 
   451  0007                     	;# 
   452  0008                     	;# 
   453  0009                     	;# 
   454  000A                     	;# 
   455  000B                     	;# 
   456  000C                     	;# 
   457  000D                     	;# 
   458  000E                     	;# 
   459  000E                     	;# 
   460  000F                     	;# 
   461  0010                     	;# 
   462  0011                     	;# 
   463  0012                     	;# 
   464  0013                     	;# 
   465  0014                     	;# 
   466  0015                     	;# 
   467  0015                     	;# 
   468  0016                     	;# 
   469  0017                     	;# 
   470  0018                     	;# 
   471  0019                     	;# 
   472  001A                     	;# 
   473  001B                     	;# 
   474  001B                     	;# 
   475  001C                     	;# 
   476  001D                     	;# 
   477  001E                     	;# 
   478  001F                     	;# 
   479  0081                     	;# 
   480  0085                     	;# 
   481  0086                     	;# 
   482  0087                     	;# 
   483  0088                     	;# 
   484  0089                     	;# 
   485  008C                     	;# 
   486  008D                     	;# 
   487  008E                     	;# 
   488  008F                     	;# 
   489  0090                     	;# 
   490  0091                     	;# 
   491  0092                     	;# 
   492  0093                     	;# 
   493  0093                     	;# 
   494  0093                     	;# 
   495  0094                     	;# 
   496  0095                     	;# 
   497  0096                     	;# 
   498  0097                     	;# 
   499  0098                     	;# 
   500  0099                     	;# 
   501  009A                     	;# 
   502  009B                     	;# 
   503  009C                     	;# 
   504  009D                     	;# 
   505  009E                     	;# 
   506  009F                     	;# 
   507  0105                     	;# 
   508  0107                     	;# 
   509  0108                     	;# 
   510  0109                     	;# 
   511  010C                     	;# 
   512  010C                     	;# 
   513  010D                     	;# 
   514  010E                     	;# 
   515  010F                     	;# 
   516  0185                     	;# 
   517  0187                     	;# 
   518  0188                     	;# 
   519  0189                     	;# 
   520  018C                     	;# 
   521  018D                     	;# 
   522  0013                     _SSPBUF	set	19
   523  0014                     _SSPCON	set	20
   524  001F                     _ADCON0bits	set	31
   525  0019                     _TXREG	set	25
   526  0018                     _RCSTAbits	set	24
   527  0006                     _PORTB	set	6
   528  0008                     _PORTD	set	8
   529  0007                     _PORTCbits	set	7
   530  0001                     _TMR0	set	1
   531  000B                     _INTCONbits	set	11
   532  000C                     _PIR1bits	set	12
   533  0094                     _SSPSTATbits	set	148
   534  0094                     _SSPSTAT	set	148
   535  009F                     _ADCON1bits	set	159
   536  008F                     _OSCCONbits	set	143
   537  008C                     _PIE1bits	set	140
   538  0099                     _SPBRG	set	153
   539  009A                     _SPBRGH	set	154
   540  0098                     _TXSTAbits	set	152
   541  0081                     _OPTION_REGbits	set	129
   542  0088                     _TRISD	set	136
   543  0087                     _TRISCbits	set	135
   544  0086                     _TRISB	set	134
   545  043B                     _TRISC3	set	1083
   546  0187                     _BAUDCTLbits	set	391
   547  0189                     _ANSELH	set	393
   548  0188                     _ANSEL	set	392
   549                           
   550                           	psect	cinit
   551  000F                     start_initialization:	
   552                           ; #config settings
   553                           
   554  000F                     __initialization:
   555                           
   556                           ; Clear objects allocated to COMMON
   557  000F  01F8               	clrf	__pbssCOMMON& (0+127)
   558  0010  01F9               	clrf	(__pbssCOMMON+1)& (0+127)
   559  0011  01FA               	clrf	(__pbssCOMMON+2)& (0+127)
   560                           
   561                           ; Clear objects allocated to BANK0
   562  0012  1283               	bcf	3,5	;RP0=0, select bank0
   563  0013  1303               	bcf	3,6	;RP1=0, select bank0
   564  0014  01AE               	clrf	__pbssBANK0& (0+127)
   565  0015  01AF               	clrf	(__pbssBANK0+1)& (0+127)
   566  0016  01B0               	clrf	(__pbssBANK0+2)& (0+127)
   567  0017  01B1               	clrf	(__pbssBANK0+3)& (0+127)
   568  0018  01B2               	clrf	(__pbssBANK0+4)& (0+127)
   569  0019  01B3               	clrf	(__pbssBANK0+5)& (0+127)
   570  001A  01B4               	clrf	(__pbssBANK0+6)& (0+127)
   571  001B  01B5               	clrf	(__pbssBANK0+7)& (0+127)
   572  001C  01B6               	clrf	(__pbssBANK0+8)& (0+127)
   573  001D  01B7               	clrf	(__pbssBANK0+9)& (0+127)
   574  001E                     end_of_initialization:	
   575                           ;End of C runtime variable initialization code
   576                           
   577  001E                     __end_of__initialization:
   578  001E  0183               	clrf	3
   579  001F  120A  118A  2822   	ljmp	_main	;jump to C main() function
   580                           
   581                           	psect	bssCOMMON
   582  0078                     __pbssCOMMON:
   583  0078                     _cuenta_uart:
   584  0078                     	ds	1
   585  0079                     _uart_recibido2:
   586  0079                     	ds	1
   587  007A                     _uart_recibido1:
   588  007A                     	ds	1
   589                           
   590                           	psect	bssBANK0
   591  002E                     __pbssBANK0:
   592  002E                     _uart_dec_pot2:
   593  002E                     	ds	1
   594  002F                     _uart_cen_pot2:
   595  002F                     	ds	1
   596  0030                     _uart_dec_pot1:
   597  0030                     	ds	1
   598  0031                     _uart_cen_pot1:
   599  0031                     	ds	1
   600  0032                     _map_pot2_dec:
   601  0032                     	ds	1
   602  0033                     _map_pot2_cen:
   603  0033                     	ds	1
   604  0034                     _map_pot1_dec:
   605  0034                     	ds	1
   606  0035                     _map_pot1_cen:
   607  0035                     	ds	1
   608  0036                     _cuenta2_timer0:
   609  0036                     	ds	1
   610  0037                     _cuenta1_timer0:
   611  0037                     	ds	1
   612                           
   613                           	psect	cstackCOMMON
   614  0070                     __pcstackCOMMON:
   615  0070                     ?_setup:
   616  0070                     ?_osc_config:	
   617                           ; 1 bytes @ 0x0
   618                           
   619  0070                     ?_isr:	
   620                           ; 1 bytes @ 0x0
   621                           
   622  0070                     ??_isr:	
   623                           ; 1 bytes @ 0x0
   624                           
   625  0070                     ?_main:	
   626                           ; 1 bytes @ 0x0
   627                           
   628                           
   629                           ; 1 bytes @ 0x0
   630  0070                     	ds	3
   631  0073                     ??_osc_config:
   632  0073                     ?_spiInit:	
   633                           ; 1 bytes @ 0x3
   634                           
   635  0073                     ?___awdiv:	
   636                           ; 1 bytes @ 0x3
   637                           
   638  0073                     spiInit@sDataSample:	
   639                           ; 2 bytes @ 0x3
   640                           
   641  0073                     ___awdiv@divisor:	
   642                           ; 1 bytes @ 0x3
   643                           
   644                           
   645                           ; 2 bytes @ 0x3
   646  0073                     	ds	1
   647  0074                     spiInit@sClockIdle:
   648                           
   649                           ; 1 bytes @ 0x4
   650  0074                     	ds	1
   651  0075                     osc_config@freq:
   652  0075                     spiInit@sTransmitEdge:	
   653                           ; 1 bytes @ 0x5
   654                           
   655  0075                     ___awdiv@dividend:	
   656                           ; 1 bytes @ 0x5
   657                           
   658                           
   659                           ; 2 bytes @ 0x5
   660  0075                     	ds	1
   661  0076                     ??_spiInit:
   662  0076                     spiInit@sType:	
   663                           ; 1 bytes @ 0x6
   664                           
   665                           
   666                           ; 1 bytes @ 0x6
   667  0076                     	ds	1
   668  0077                     ??_setup:
   669  0077                     ??___awdiv:	
   670                           ; 1 bytes @ 0x7
   671                           
   672                           
   673                           ; 1 bytes @ 0x7
   674  0077                     	ds	1
   675                           
   676                           	psect	cstackBANK0
   677  0020                     __pcstackBANK0:
   678  0020                     ___awdiv@counter:
   679                           
   680                           ; 1 bytes @ 0x0
   681  0020                     	ds	1
   682  0021                     ___awdiv@sign:
   683                           
   684                           ; 1 bytes @ 0x1
   685  0021                     	ds	1
   686  0022                     ___awdiv@quotient:
   687                           
   688                           ; 2 bytes @ 0x2
   689  0022                     	ds	2
   690  0024                     ?___awmod:
   691  0024                     ___awmod@divisor:	
   692                           ; 2 bytes @ 0x4
   693                           
   694                           
   695                           ; 2 bytes @ 0x4
   696  0024                     	ds	2
   697  0026                     ___awmod@dividend:
   698                           
   699                           ; 2 bytes @ 0x6
   700  0026                     	ds	2
   701  0028                     ??___awmod:
   702                           
   703                           ; 1 bytes @ 0x8
   704  0028                     	ds	1
   705  0029                     ___awmod@counter:
   706                           
   707                           ; 1 bytes @ 0x9
   708  0029                     	ds	1
   709  002A                     ___awmod@sign:
   710                           
   711                           ; 1 bytes @ 0xA
   712  002A                     	ds	1
   713  002B                     ??_main:
   714                           
   715                           ; 1 bytes @ 0xB
   716  002B                     	ds	3
   717                           
   718                           	psect	maintext
   719  0022                     __pmaintext:	
   720 ;;
   721 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   722 ;;
   723 ;; *************** function _main *****************
   724 ;; Defined at:
   725 ;;		line 94 in file "Main_maestro.c"
   726 ;; Parameters:    Size  Location     Type
   727 ;;		None
   728 ;; Auto vars:     Size  Location     Type
   729 ;;		None
   730 ;; Return value:  Size  Location     Type
   731 ;;                  1    wreg      void 
   732 ;; Registers used:
   733 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   734 ;; Tracked objects:
   735 ;;		On entry : B00/0
   736 ;;		On exit  : 0/0
   737 ;;		Unchanged: 0/0
   738 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   739 ;;      Params:         0       0       0       0       0
   740 ;;      Locals:         0       0       0       0       0
   741 ;;      Temps:          0       3       0       0       0
   742 ;;      Totals:         0       3       0       0       0
   743 ;;Total ram usage:        3 bytes
   744 ;; Hardware stack levels required when called:    3
   745 ;; This function calls:
   746 ;;		___awdiv
   747 ;;		___awmod
   748 ;;		_setup
   749 ;; This function is called by:
   750 ;;		Startup code after reset
   751 ;; This function uses a non-reentrant model
   752 ;;
   753                           
   754                           
   755                           ;psect for function _main
   756  0022                     _main:
   757  0022                     l1397:	
   758                           ;incstack = 0
   759                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   760                           
   761                           
   762                           ;Main_maestro.c: 96:     setup();
   763  0022  120A  118A  21B4  120A  118A  	fcall	_setup
   764  0027                     l1399:
   765                           
   766                           ;Main_maestro.c: 97:     PORTCbits.RC2=1;
   767  0027  1283               	bcf	3,5	;RP0=0, select bank0
   768  0028  1303               	bcf	3,6	;RP1=0, select bank0
   769  0029  1507               	bsf	7,2	;volatile
   770  002A                     l1401:
   771                           
   772                           ;Main_maestro.c: 99:     {;Main_maestro.c: 100:         PORTD=~PORTD;
   773  002A  0988               	comf	8,f	;volatile
   774  002B                     l1403:
   775                           
   776                           ;Main_maestro.c: 101:         _delay((unsigned long)((500)*(4000000/4000.0)));
   777  002B  3003               	movlw	3
   778  002C  1283               	bcf	3,5	;RP0=0, select bank0
   779  002D  1303               	bcf	3,6	;RP1=0, select bank0
   780  002E  00AD               	movwf	??_main+2
   781  002F  308A               	movlw	138
   782  0030  00AC               	movwf	??_main+1
   783  0031  3055               	movlw	85
   784  0032  00AB               	movwf	??_main
   785  0033                     u557:
   786  0033  0BAB               	decfsz	??_main,f
   787  0034  2833               	goto	u557
   788  0035  0BAC               	decfsz	??_main+1,f
   789  0036  2833               	goto	u557
   790  0037  0BAD               	decfsz	??_main+2,f
   791  0038  2833               	goto	u557
   792  0039                     l1405:
   793                           
   794                           ;Main_maestro.c: 102:         PORTD=~PORTD;
   795  0039  1283               	bcf	3,5	;RP0=0, select bank0
   796  003A  1303               	bcf	3,6	;RP1=0, select bank0
   797  003B  0988               	comf	8,f	;volatile
   798  003C                     l1407:
   799                           
   800                           ;Main_maestro.c: 144:         map_pot1_cen=((2*(uart_recibido1)/100)%10);
   801  003C  300A               	movlw	10
   802  003D  00A4               	movwf	___awmod@divisor
   803  003E  3000               	movlw	0
   804  003F  00A5               	movwf	___awmod@divisor+1
   805  0040  3064               	movlw	100
   806  0041  00F3               	movwf	___awdiv@divisor
   807  0042  3000               	movlw	0
   808  0043  00F4               	movwf	___awdiv@divisor+1
   809  0044  087A               	movf	_uart_recibido1,w
   810  0045  00AB               	movwf	??_main
   811  0046  01AC               	clrf	??_main+1
   812  0047  1003               	clrc
   813  0048  0D2B               	rlf	??_main,w
   814  0049  00F5               	movwf	___awdiv@dividend
   815  004A  0D2C               	rlf	??_main+1,w
   816  004B  00F6               	movwf	___awdiv@dividend+1
   817  004C  120A  118A  20F0  120A  118A  	fcall	___awdiv
   818  0051  0874               	movf	?___awdiv+1,w
   819  0052  1283               	bcf	3,5	;RP0=0, select bank0
   820  0053  1303               	bcf	3,6	;RP1=0, select bank0
   821  0054  00A7               	movwf	___awmod@dividend+1
   822  0055  0873               	movf	?___awdiv,w
   823  0056  00A6               	movwf	___awmod@dividend
   824  0057  120A  118A  2159  120A  118A  	fcall	___awmod
   825  005C  1283               	bcf	3,5	;RP0=0, select bank0
   826  005D  1303               	bcf	3,6	;RP1=0, select bank0
   827  005E  0824               	movf	?___awmod,w
   828  005F  00AD               	movwf	??_main+2
   829  0060  082D               	movf	??_main+2,w
   830  0061  00B5               	movwf	_map_pot1_cen
   831  0062                     l1409:
   832                           
   833                           ;Main_maestro.c: 145:         map_pot1_dec=((2*(uart_recibido1)/10)%10);
   834  0062  300A               	movlw	10
   835  0063  00A4               	movwf	___awmod@divisor
   836  0064  3000               	movlw	0
   837  0065  00A5               	movwf	___awmod@divisor+1
   838  0066  300A               	movlw	10
   839  0067  00F3               	movwf	___awdiv@divisor
   840  0068  3000               	movlw	0
   841  0069  00F4               	movwf	___awdiv@divisor+1
   842  006A  087A               	movf	_uart_recibido1,w
   843  006B  00AB               	movwf	??_main
   844  006C  01AC               	clrf	??_main+1
   845  006D  1003               	clrc
   846  006E  0D2B               	rlf	??_main,w
   847  006F  00F5               	movwf	___awdiv@dividend
   848  0070  0D2C               	rlf	??_main+1,w
   849  0071  00F6               	movwf	___awdiv@dividend+1
   850  0072  120A  118A  20F0  120A  118A  	fcall	___awdiv
   851  0077  0874               	movf	?___awdiv+1,w
   852  0078  1283               	bcf	3,5	;RP0=0, select bank0
   853  0079  1303               	bcf	3,6	;RP1=0, select bank0
   854  007A  00A7               	movwf	___awmod@dividend+1
   855  007B  0873               	movf	?___awdiv,w
   856  007C  00A6               	movwf	___awmod@dividend
   857  007D  120A  118A  2159  120A  118A  	fcall	___awmod
   858  0082  1283               	bcf	3,5	;RP0=0, select bank0
   859  0083  1303               	bcf	3,6	;RP1=0, select bank0
   860  0084  0824               	movf	?___awmod,w
   861  0085  00AD               	movwf	??_main+2
   862  0086  082D               	movf	??_main+2,w
   863  0087  00B4               	movwf	_map_pot1_dec
   864  0088                     l1411:
   865                           
   866                           ;Main_maestro.c: 148:         map_pot2_cen=((2*(uart_recibido2)/100)%10);
   867  0088  300A               	movlw	10
   868  0089  00A4               	movwf	___awmod@divisor
   869  008A  3000               	movlw	0
   870  008B  00A5               	movwf	___awmod@divisor+1
   871  008C  3064               	movlw	100
   872  008D  00F3               	movwf	___awdiv@divisor
   873  008E  3000               	movlw	0
   874  008F  00F4               	movwf	___awdiv@divisor+1
   875  0090  0879               	movf	_uart_recibido2,w
   876  0091  00AB               	movwf	??_main
   877  0092  01AC               	clrf	??_main+1
   878  0093  1003               	clrc
   879  0094  0D2B               	rlf	??_main,w
   880  0095  00F5               	movwf	___awdiv@dividend
   881  0096  0D2C               	rlf	??_main+1,w
   882  0097  00F6               	movwf	___awdiv@dividend+1
   883  0098  120A  118A  20F0  120A  118A  	fcall	___awdiv
   884  009D  0874               	movf	?___awdiv+1,w
   885  009E  1283               	bcf	3,5	;RP0=0, select bank0
   886  009F  1303               	bcf	3,6	;RP1=0, select bank0
   887  00A0  00A7               	movwf	___awmod@dividend+1
   888  00A1  0873               	movf	?___awdiv,w
   889  00A2  00A6               	movwf	___awmod@dividend
   890  00A3  120A  118A  2159  120A  118A  	fcall	___awmod
   891  00A8  1283               	bcf	3,5	;RP0=0, select bank0
   892  00A9  1303               	bcf	3,6	;RP1=0, select bank0
   893  00AA  0824               	movf	?___awmod,w
   894  00AB  00AD               	movwf	??_main+2
   895  00AC  082D               	movf	??_main+2,w
   896  00AD  00B3               	movwf	_map_pot2_cen
   897  00AE                     l1413:
   898                           
   899                           ;Main_maestro.c: 149:         map_pot2_dec=((2*(uart_recibido2)/10)%10);
   900  00AE  300A               	movlw	10
   901  00AF  00A4               	movwf	___awmod@divisor
   902  00B0  3000               	movlw	0
   903  00B1  00A5               	movwf	___awmod@divisor+1
   904  00B2  300A               	movlw	10
   905  00B3  00F3               	movwf	___awdiv@divisor
   906  00B4  3000               	movlw	0
   907  00B5  00F4               	movwf	___awdiv@divisor+1
   908  00B6  0879               	movf	_uart_recibido2,w
   909  00B7  00AB               	movwf	??_main
   910  00B8  01AC               	clrf	??_main+1
   911  00B9  1003               	clrc
   912  00BA  0D2B               	rlf	??_main,w
   913  00BB  00F5               	movwf	___awdiv@dividend
   914  00BC  0D2C               	rlf	??_main+1,w
   915  00BD  00F6               	movwf	___awdiv@dividend+1
   916  00BE  120A  118A  20F0  120A  118A  	fcall	___awdiv
   917  00C3  0874               	movf	?___awdiv+1,w
   918  00C4  1283               	bcf	3,5	;RP0=0, select bank0
   919  00C5  1303               	bcf	3,6	;RP1=0, select bank0
   920  00C6  00A7               	movwf	___awmod@dividend+1
   921  00C7  0873               	movf	?___awdiv,w
   922  00C8  00A6               	movwf	___awmod@dividend
   923  00C9  120A  118A  2159  120A  118A  	fcall	___awmod
   924  00CE  1283               	bcf	3,5	;RP0=0, select bank0
   925  00CF  1303               	bcf	3,6	;RP1=0, select bank0
   926  00D0  0824               	movf	?___awmod,w
   927  00D1  00AD               	movwf	??_main+2
   928  00D2  082D               	movf	??_main+2,w
   929  00D3  00B2               	movwf	_map_pot2_dec
   930  00D4                     l1415:
   931                           
   932                           ;Main_maestro.c: 152:         uart_cen_pot1=(map_pot1_cen+0x30);
   933  00D4  0835               	movf	_map_pot1_cen,w
   934  00D5  3E30               	addlw	48
   935  00D6  00AB               	movwf	??_main
   936  00D7  082B               	movf	??_main,w
   937  00D8  00B1               	movwf	_uart_cen_pot1
   938  00D9                     l1417:
   939                           
   940                           ;Main_maestro.c: 153:         uart_dec_pot1=(map_pot1_dec+0x30);
   941  00D9  0834               	movf	_map_pot1_dec,w
   942  00DA  3E30               	addlw	48
   943  00DB  00AB               	movwf	??_main
   944  00DC  082B               	movf	??_main,w
   945  00DD  00B0               	movwf	_uart_dec_pot1
   946  00DE                     l1419:
   947                           
   948                           ;Main_maestro.c: 156:         uart_cen_pot2=(map_pot2_cen+0x30);
   949  00DE  0833               	movf	_map_pot2_cen,w
   950  00DF  3E30               	addlw	48
   951  00E0  00AB               	movwf	??_main
   952  00E1  082B               	movf	??_main,w
   953  00E2  00AF               	movwf	_uart_cen_pot2
   954  00E3                     l1421:
   955                           
   956                           ;Main_maestro.c: 157:         uart_dec_pot2=(map_pot2_dec+0x30);
   957  00E3  0832               	movf	_map_pot2_dec,w
   958  00E4  3E30               	addlw	48
   959  00E5  00AB               	movwf	??_main
   960  00E6  082B               	movf	??_main,w
   961  00E7  00AE               	movwf	_uart_dec_pot2
   962  00E8                     l1423:
   963                           
   964                           ;Main_maestro.c: 160:         PORTB=uart_recibido1;
   965  00E8  087A               	movf	_uart_recibido1,w
   966  00E9  0086               	movwf	6	;volatile
   967  00EA                     l1425:
   968                           
   969                           ;Main_maestro.c: 161:         PORTD=uart_recibido2;
   970  00EA  0879               	movf	_uart_recibido2,w
   971  00EB  0088               	movwf	8	;volatile
   972  00EC  282A               	goto	l1401
   973  00ED  120A  118A  280C   	ljmp	start
   974  00F0                     __end_of_main:
   975                           
   976                           	psect	text1
   977  01B4                     __ptext1:	
   978 ;; *************** function _setup *****************
   979 ;; Defined at:
   980 ;;		line 169 in file "Main_maestro.c"
   981 ;; Parameters:    Size  Location     Type
   982 ;;		None
   983 ;; Auto vars:     Size  Location     Type
   984 ;;		None
   985 ;; Return value:  Size  Location     Type
   986 ;;                  1    wreg      void 
   987 ;; Registers used:
   988 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   989 ;; Tracked objects:
   990 ;;		On entry : 0/0
   991 ;;		On exit  : 0/0
   992 ;;		Unchanged: 0/0
   993 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   994 ;;      Params:         0       0       0       0       0
   995 ;;      Locals:         0       0       0       0       0
   996 ;;      Temps:          0       0       0       0       0
   997 ;;      Totals:         0       0       0       0       0
   998 ;;Total ram usage:        0 bytes
   999 ;; Hardware stack levels used:    1
  1000 ;; Hardware stack levels required when called:    2
  1001 ;; This function calls:
  1002 ;;		_osc_config
  1003 ;;		_spiInit
  1004 ;; This function is called by:
  1005 ;;		_main
  1006 ;; This function uses a non-reentrant model
  1007 ;;
  1008                           
  1009                           
  1010                           ;psect for function _setup
  1011  01B4                     _setup:
  1012  01B4                     l1119:	
  1013                           ;incstack = 0
  1014                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  1015                           
  1016                           
  1017                           ;Main_maestro.c: 172:     ANSEL=0;
  1018  01B4  1683               	bsf	3,5	;RP0=1, select bank3
  1019  01B5  1703               	bsf	3,6	;RP1=1, select bank3
  1020  01B6  0188               	clrf	8	;volatile
  1021                           
  1022                           ;Main_maestro.c: 173:     ANSELH=0;
  1023  01B7  0189               	clrf	9	;volatile
  1024                           
  1025                           ;Main_maestro.c: 176:     TRISB=0;
  1026  01B8  1683               	bsf	3,5	;RP0=1, select bank1
  1027  01B9  1303               	bcf	3,6	;RP1=0, select bank1
  1028  01BA  0186               	clrf	6	;volatile
  1029  01BB                     l1121:
  1030                           
  1031                           ;Main_maestro.c: 177:     TRISCbits.TRISC2=0;
  1032  01BB  1107               	bcf	7,2	;volatile
  1033  01BC                     l1123:
  1034                           
  1035                           ;Main_maestro.c: 178:     TRISCbits.TRISC3=0;
  1036  01BC  1187               	bcf	7,3	;volatile
  1037  01BD                     l1125:
  1038                           
  1039                           ;Main_maestro.c: 179:     TRISCbits.TRISC4=1;
  1040  01BD  1607               	bsf	7,4	;volatile
  1041  01BE                     l1127:
  1042                           
  1043                           ;Main_maestro.c: 180:     TRISCbits.TRISC6=0;
  1044  01BE  1307               	bcf	7,6	;volatile
  1045  01BF                     l1129:
  1046                           
  1047                           ;Main_maestro.c: 181:     TRISCbits.TRISC7=1;
  1048  01BF  1787               	bsf	7,7	;volatile
  1049                           
  1050                           ;Main_maestro.c: 182:     TRISD=0;
  1051  01C0  0188               	clrf	8	;volatile
  1052                           
  1053                           ;Main_maestro.c: 185:     PORTB=0;
  1054  01C1  1283               	bcf	3,5	;RP0=0, select bank0
  1055  01C2  1303               	bcf	3,6	;RP1=0, select bank0
  1056  01C3  0186               	clrf	6	;volatile
  1057  01C4                     l1131:
  1058                           
  1059                           ;Main_maestro.c: 186:     PORTCbits.RC2=1;
  1060  01C4  1507               	bsf	7,2	;volatile
  1061                           
  1062                           ;Main_maestro.c: 187:     PORTD=0;
  1063  01C5  0188               	clrf	8	;volatile
  1064  01C6                     l1133:
  1065                           
  1066                           ;Main_maestro.c: 190:     OPTION_REGbits.T0CS = 0;
  1067  01C6  1683               	bsf	3,5	;RP0=1, select bank1
  1068  01C7  1303               	bcf	3,6	;RP1=0, select bank1
  1069  01C8  1281               	bcf	1,5	;volatile
  1070  01C9                     l1135:
  1071                           
  1072                           ;Main_maestro.c: 191:     OPTION_REGbits.T0SE = 0;
  1073  01C9  1201               	bcf	1,4	;volatile
  1074  01CA                     l1137:
  1075                           
  1076                           ;Main_maestro.c: 192:     OPTION_REGbits.PSA = 0;
  1077  01CA  1181               	bcf	1,3	;volatile
  1078  01CB                     l1139:
  1079                           
  1080                           ;Main_maestro.c: 193:     OPTION_REGbits.PS2 = 1;
  1081  01CB  1501               	bsf	1,2	;volatile
  1082  01CC                     l1141:
  1083                           
  1084                           ;Main_maestro.c: 194:     OPTION_REGbits.PS1 = 1;
  1085  01CC  1481               	bsf	1,1	;volatile
  1086  01CD                     l1143:
  1087                           
  1088                           ;Main_maestro.c: 195:     OPTION_REGbits.PS0 = 1;
  1089  01CD  1401               	bsf	1,0	;volatile
  1090  01CE                     l1145:
  1091                           
  1092                           ;Main_maestro.c: 196:     TMR0 = 255;
  1093  01CE  30FF               	movlw	255
  1094  01CF  1283               	bcf	3,5	;RP0=0, select bank0
  1095  01D0  1303               	bcf	3,6	;RP1=0, select bank0
  1096  01D1  0081               	movwf	1	;volatile
  1097  01D2                     l1147:
  1098                           
  1099                           ;Main_maestro.c: 200:     osc_config(4);
  1100  01D2  3004               	movlw	4
  1101  01D3  120A  118A  21FF  120A  118A  	fcall	_osc_config
  1102  01D8                     l1149:
  1103                           
  1104                           ;Main_maestro.c: 201:     spiInit(SPI_MASTER_OSC_DIV4, SPI_DATA_SAMPLE_MIDDLE, SPI_CLOCK
      +                          _IDLE_LOW, SPI_IDLE_2_ACTIVE);
  1105  01D8  01F3               	clrf	spiInit@sDataSample
  1106  01D9  01F4               	clrf	spiInit@sClockIdle
  1107  01DA  01F5               	clrf	spiInit@sTransmitEdge
  1108  01DB  3020               	movlw	32
  1109  01DC  120A  118A  2253  120A  118A  	fcall	_spiInit
  1110  01E1                     l1151:
  1111                           
  1112                           ;Main_maestro.c: 204:     TXSTAbits.SYNC = 0;
  1113  01E1  1683               	bsf	3,5	;RP0=1, select bank1
  1114  01E2  1303               	bcf	3,6	;RP1=0, select bank1
  1115  01E3  1218               	bcf	24,4	;volatile
  1116  01E4                     l1153:
  1117                           
  1118                           ;Main_maestro.c: 205:  TXSTAbits.BRGH = 1;
  1119  01E4  1518               	bsf	24,2	;volatile
  1120  01E5                     l1155:
  1121                           
  1122                           ;Main_maestro.c: 206:  TXSTAbits.TX9 = 0;
  1123  01E5  1318               	bcf	24,6	;volatile
  1124  01E6                     l1157:
  1125                           
  1126                           ;Main_maestro.c: 207:  BAUDCTLbits.BRG16 = 0;
  1127  01E6  1683               	bsf	3,5	;RP0=1, select bank3
  1128  01E7  1703               	bsf	3,6	;RP1=1, select bank3
  1129  01E8  1187               	bcf	7,3	;volatile
  1130  01E9                     l1159:
  1131                           
  1132                           ;Main_maestro.c: 208:  SPBRGH = 0;
  1133  01E9  1683               	bsf	3,5	;RP0=1, select bank1
  1134  01EA  1303               	bcf	3,6	;RP1=0, select bank1
  1135  01EB  019A               	clrf	26	;volatile
  1136  01EC                     l1161:
  1137                           
  1138                           ;Main_maestro.c: 209:  SPBRG = 25;
  1139  01EC  3019               	movlw	25
  1140  01ED  0099               	movwf	25	;volatile
  1141  01EE                     l1163:
  1142                           
  1143                           ;Main_maestro.c: 211:  RCSTAbits.SPEN = 1;
  1144  01EE  1283               	bcf	3,5	;RP0=0, select bank0
  1145  01EF  1303               	bcf	3,6	;RP1=0, select bank0
  1146  01F0  1798               	bsf	24,7	;volatile
  1147  01F1                     l1165:
  1148                           
  1149                           ;Main_maestro.c: 212:  RCSTAbits.RX9 = 0;
  1150  01F1  1318               	bcf	24,6	;volatile
  1151  01F2                     l1167:
  1152                           
  1153                           ;Main_maestro.c: 213:  RCSTAbits.CREN = 1;
  1154  01F2  1618               	bsf	24,4	;volatile
  1155  01F3                     l1169:
  1156                           
  1157                           ;Main_maestro.c: 215:  TXSTAbits.TXEN = 1;
  1158  01F3  1683               	bsf	3,5	;RP0=1, select bank1
  1159  01F4  1303               	bcf	3,6	;RP1=0, select bank1
  1160  01F5  1698               	bsf	24,5	;volatile
  1161  01F6                     l1171:
  1162                           
  1163                           ;Main_maestro.c: 219:     INTCONbits.GIE=1;
  1164  01F6  178B               	bsf	11,7	;volatile
  1165  01F7                     l1173:
  1166                           
  1167                           ;Main_maestro.c: 220:     INTCONbits.PEIE=1;
  1168  01F7  170B               	bsf	11,6	;volatile
  1169  01F8                     l1175:
  1170                           
  1171                           ;Main_maestro.c: 221:     INTCONbits.T0IE=1;
  1172  01F8  168B               	bsf	11,5	;volatile
  1173  01F9                     l1177:
  1174                           
  1175                           ;Main_maestro.c: 222:     INTCONbits.T0IF=0;
  1176  01F9  110B               	bcf	11,2	;volatile
  1177  01FA                     l1179:
  1178                           
  1179                           ;Main_maestro.c: 223:     PIE1bits.TXIE=1;
  1180  01FA  160C               	bsf	12,4	;volatile
  1181  01FB                     l1181:
  1182                           
  1183                           ;Main_maestro.c: 224:     PIR1bits.TXIF=0;
  1184  01FB  1283               	bcf	3,5	;RP0=0, select bank0
  1185  01FC  1303               	bcf	3,6	;RP1=0, select bank0
  1186  01FD  120C               	bcf	12,4	;volatile
  1187  01FE                     l90:
  1188  01FE  0008               	return
  1189  01FF                     __end_of_setup:
  1190                           
  1191                           	psect	text2
  1192  0253                     __ptext2:	
  1193 ;; *************** function _spiInit *****************
  1194 ;; Defined at:
  1195 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
  1196 ;; Parameters:    Size  Location     Type
  1197 ;;  sType           1    wreg     enum E1292
  1198 ;;  sDataSample     1    3[COMMON] enum E1300
  1199 ;;  sClockIdle      1    4[COMMON] enum E1304
  1200 ;;  sTransmitEdg    1    5[COMMON] enum E1308
  1201 ;; Auto vars:     Size  Location     Type
  1202 ;;  sType           1    6[COMMON] enum E1292
  1203 ;; Return value:  Size  Location     Type
  1204 ;;                  1    wreg      void 
  1205 ;; Registers used:
  1206 ;;		wreg, status,2, status,0
  1207 ;; Tracked objects:
  1208 ;;		On entry : 0/0
  1209 ;;		On exit  : 0/0
  1210 ;;		Unchanged: 0/0
  1211 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1212 ;;      Params:         3       0       0       0       0
  1213 ;;      Locals:         1       0       0       0       0
  1214 ;;      Temps:          0       0       0       0       0
  1215 ;;      Totals:         4       0       0       0       0
  1216 ;;Total ram usage:        4 bytes
  1217 ;; Hardware stack levels used:    1
  1218 ;; Hardware stack levels required when called:    1
  1219 ;; This function calls:
  1220 ;;		Nothing
  1221 ;; This function is called by:
  1222 ;;		_setup
  1223 ;; This function uses a non-reentrant model
  1224 ;;
  1225                           
  1226                           
  1227                           ;psect for function _spiInit
  1228  0253                     _spiInit:
  1229                           
  1230                           ;incstack = 0
  1231                           ; Regs used in _spiInit: [wreg+status,2+status,0]
  1232                           ;spiInit@sType stored from wreg
  1233  0253  00F6               	movwf	spiInit@sType
  1234  0254                     l1109:
  1235                           
  1236                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 21: vo
      +                          id spiInit(Spi_Type sType, Spi_Data_Sample sDataSample, Spi_Clock_Idle sClockIdle, Spi_T
      +                          ransmit_Edge sTransmitEdge);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/SPI_config.c: 22: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/SPI_config.c: 23:     TRISCbits.TRISC5 = 0;
  1237  0254  1683               	bsf	3,5	;RP0=1, select bank1
  1238  0255  1303               	bcf	3,6	;RP1=0, select bank1
  1239  0256  1287               	bcf	7,5	;volatile
  1240                           
  1241                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 24:   
      +                            if(sType & 0b00000100)
  1242  0257  1D76               	btfss	spiInit@sType,2
  1243  0258  2A5A               	goto	u241
  1244  0259  2A5B               	goto	u240
  1245  025A                     u241:
  1246  025A  2A5F               	goto	l1115
  1247  025B                     u240:
  1248  025B                     l1111:
  1249                           
  1250                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 25:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 26:
      +                                   SSPSTAT = sTransmitEdge;
  1251  025B  0875               	movf	spiInit@sTransmitEdge,w
  1252  025C  0094               	movwf	20	;volatile
  1253  025D                     l1113:
  1254                           
  1255                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 27:   
      +                                TRISC3 = 1;
  1256  025D  1587               	bsf	7,3	;volatile
  1257                           
  1258                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 28:   
      +                            }
  1259  025E  2A63               	goto	l157
  1260  025F                     l1115:
  1261                           
  1262                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 30:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 31:
      +                                   SSPSTAT = sDataSample | sTransmitEdge;
  1263  025F  0873               	movf	spiInit@sDataSample,w
  1264  0260  0475               	iorwf	spiInit@sTransmitEdge,w
  1265  0261  0094               	movwf	20	;volatile
  1266  0262                     l1117:
  1267                           
  1268                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 32:   
      +                                TRISC3 = 0;
  1269  0262  1187               	bcf	7,3	;volatile
  1270  0263                     l157:	
  1271                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 33:   
      +                            }
  1272                           
  1273                           
  1274                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 35:   
      +                            SSPCON = sType | sClockIdle;
  1275  0263  0876               	movf	spiInit@sType,w
  1276  0264  0474               	iorwf	spiInit@sClockIdle,w
  1277  0265  1283               	bcf	3,5	;RP0=0, select bank0
  1278  0266  1303               	bcf	3,6	;RP1=0, select bank0
  1279  0267  0094               	movwf	20	;volatile
  1280  0268                     l158:
  1281  0268  0008               	return
  1282  0269                     __end_of_spiInit:
  1283                           
  1284                           	psect	text3
  1285  01FF                     __ptext3:	
  1286 ;; *************** function _osc_config *****************
  1287 ;; Defined at:
  1288 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c"
  1289 ;; Parameters:    Size  Location     Type
  1290 ;;  freq            1    wreg     unsigned char 
  1291 ;; Auto vars:     Size  Location     Type
  1292 ;;  freq            1    5[COMMON] unsigned char 
  1293 ;; Return value:  Size  Location     Type
  1294 ;;                  1    wreg      void 
  1295 ;; Registers used:
  1296 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1297 ;; Tracked objects:
  1298 ;;		On entry : 0/0
  1299 ;;		On exit  : 0/0
  1300 ;;		Unchanged: 0/0
  1301 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1302 ;;      Params:         0       0       0       0       0
  1303 ;;      Locals:         1       0       0       0       0
  1304 ;;      Temps:          2       0       0       0       0
  1305 ;;      Totals:         3       0       0       0       0
  1306 ;;Total ram usage:        3 bytes
  1307 ;; Hardware stack levels used:    1
  1308 ;; Hardware stack levels required when called:    1
  1309 ;; This function calls:
  1310 ;;		Nothing
  1311 ;; This function is called by:
  1312 ;;		_setup
  1313 ;; This function uses a non-reentrant model
  1314 ;;
  1315                           
  1316                           
  1317                           ;psect for function _osc_config
  1318  01FF                     _osc_config:
  1319                           
  1320                           ;incstack = 0
  1321                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
  1322                           ;osc_config@freq stored from wreg
  1323  01FF  00F5               	movwf	osc_config@freq
  1324  0200                     l1083:
  1325                           
  1326                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 16: vo
      +                          id osc_config(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/Osc_config.c: 17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/Osc_config.c: 18:     switch(freq)
  1327  0200  2A1F               	goto	l1103
  1328  0201                     l1085:
  1329                           
  1330                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 21:   
      +                                    OSCCONbits.IRCF=0b100;
  1331  0201  1683               	bsf	3,5	;RP0=1, select bank1
  1332  0202  1303               	bcf	3,6	;RP1=0, select bank1
  1333  0203  080F               	movf	15,w	;volatile
  1334  0204  398F               	andlw	-113
  1335  0205  3840               	iorlw	64
  1336  0206  008F               	movwf	15	;volatile
  1337  0207                     l1087:
  1338                           
  1339                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 22:   
      +                                    OSCCONbits.SCS=1;
  1340  0207  140F               	bsf	15,0	;volatile
  1341                           
  1342                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 23:   
      +                                    break;
  1343  0208  2A35               	goto	l117
  1344  0209                     l1089:
  1345                           
  1346                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 26:   
      +                                    OSCCONbits.IRCF=0b101;
  1347  0209  1683               	bsf	3,5	;RP0=1, select bank1
  1348  020A  1303               	bcf	3,6	;RP1=0, select bank1
  1349  020B  080F               	movf	15,w	;volatile
  1350  020C  398F               	andlw	-113
  1351  020D  3850               	iorlw	80
  1352  020E  008F               	movwf	15	;volatile
  1353  020F                     l1091:
  1354                           
  1355                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 27:   
      +                                    OSCCONbits.SCS=1;
  1356  020F  140F               	bsf	15,0	;volatile
  1357                           
  1358                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 28:   
      +                                    break;
  1359  0210  2A35               	goto	l117
  1360  0211                     l1093:
  1361                           
  1362                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 31:   
      +                                    OSCCONbits.IRCF=0b110;
  1363  0211  1683               	bsf	3,5	;RP0=1, select bank1
  1364  0212  1303               	bcf	3,6	;RP1=0, select bank1
  1365  0213  080F               	movf	15,w	;volatile
  1366  0214  398F               	andlw	-113
  1367  0215  3860               	iorlw	96
  1368  0216  008F               	movwf	15	;volatile
  1369  0217                     l1095:
  1370                           
  1371                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 32:   
      +                                    OSCCONbits.SCS=1;
  1372  0217  140F               	bsf	15,0	;volatile
  1373                           
  1374                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 33:   
      +                                    break;
  1375  0218  2A35               	goto	l117
  1376  0219                     l1097:
  1377                           
  1378                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 36:   
      +                                    OSCCONbits.IRCF=0b111;
  1379  0219  3070               	movlw	112
  1380  021A  1683               	bsf	3,5	;RP0=1, select bank1
  1381  021B  1303               	bcf	3,6	;RP1=0, select bank1
  1382  021C  048F               	iorwf	15,f	;volatile
  1383  021D                     l1099:
  1384                           
  1385                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 37:   
      +                                    OSCCONbits.SCS=1;
  1386  021D  140F               	bsf	15,0	;volatile
  1387                           
  1388                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 38:   
      +                                    break;
  1389  021E  2A35               	goto	l117
  1390  021F                     l1103:
  1391  021F  0875               	movf	osc_config@freq,w
  1392  0220  00F3               	movwf	??_osc_config
  1393  0221  01F4               	clrf	??_osc_config+1
  1394                           
  1395                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1396                           ; Switch size 1, requested type "simple"
  1397                           ; Number of cases is 1, Range of values is 0 to 0
  1398                           ; switch strategies available:
  1399                           ; Name         Instructions Cycles
  1400                           ; simple_byte            4     3 (average)
  1401                           ; direct_byte           11     8 (fixed)
  1402                           ; jumptable            260     6 (fixed)
  1403                           ;	Chosen strategy is simple_byte
  1404  0222  0874               	movf	??_osc_config+1,w
  1405  0223  3A00               	xorlw	0	; case 0
  1406  0224  1903               	skipnz
  1407  0225  2A27               	goto	l1447
  1408  0226  2A35               	goto	l117
  1409  0227                     l1447:
  1410                           
  1411                           ; Switch size 1, requested type "simple"
  1412                           ; Number of cases is 4, Range of values is 1 to 8
  1413                           ; switch strategies available:
  1414                           ; Name         Instructions Cycles
  1415                           ; simple_byte           13     7 (average)
  1416                           ; direct_byte           35    11 (fixed)
  1417                           ; jumptable            263     9 (fixed)
  1418                           ;	Chosen strategy is simple_byte
  1419  0227  0873               	movf	??_osc_config,w
  1420  0228  3A01               	xorlw	1	; case 1
  1421  0229  1903               	skipnz
  1422  022A  2A01               	goto	l1085
  1423  022B  3A03               	xorlw	3	; case 2
  1424  022C  1903               	skipnz
  1425  022D  2A09               	goto	l1089
  1426  022E  3A06               	xorlw	6	; case 4
  1427  022F  1903               	skipnz
  1428  0230  2A11               	goto	l1093
  1429  0231  3A0C               	xorlw	12	; case 8
  1430  0232  1903               	skipnz
  1431  0233  2A19               	goto	l1097
  1432  0234  2A35               	goto	l117
  1433  0235                     l117:
  1434  0235  0008               	return
  1435  0236                     __end_of_osc_config:
  1436                           
  1437                           	psect	text4
  1438  0159                     __ptext4:	
  1439 ;; *************** function ___awmod *****************
  1440 ;; Defined at:
  1441 ;;		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awmod.c"
  1442 ;; Parameters:    Size  Location     Type
  1443 ;;  divisor         2    4[BANK0 ] int 
  1444 ;;  dividend        2    6[BANK0 ] int 
  1445 ;; Auto vars:     Size  Location     Type
  1446 ;;  sign            1   10[BANK0 ] unsigned char 
  1447 ;;  counter         1    9[BANK0 ] unsigned char 
  1448 ;; Return value:  Size  Location     Type
  1449 ;;                  2    4[BANK0 ] int 
  1450 ;; Registers used:
  1451 ;;		wreg, status,2, status,0
  1452 ;; Tracked objects:
  1453 ;;		On entry : 0/0
  1454 ;;		On exit  : 0/0
  1455 ;;		Unchanged: 0/0
  1456 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1457 ;;      Params:         0       4       0       0       0
  1458 ;;      Locals:         0       2       0       0       0
  1459 ;;      Temps:          0       1       0       0       0
  1460 ;;      Totals:         0       7       0       0       0
  1461 ;;Total ram usage:        7 bytes
  1462 ;; Hardware stack levels used:    1
  1463 ;; Hardware stack levels required when called:    1
  1464 ;; This function calls:
  1465 ;;		Nothing
  1466 ;; This function is called by:
  1467 ;;		_main
  1468 ;; This function uses a non-reentrant model
  1469 ;;
  1470                           
  1471                           
  1472                           ;psect for function ___awmod
  1473  0159                     ___awmod:
  1474  0159                     l1359:	
  1475                           ;incstack = 0
  1476                           ; Regs used in ___awmod: [wreg+status,2+status,0]
  1477                           
  1478  0159  1283               	bcf	3,5	;RP0=0, select bank0
  1479  015A  1303               	bcf	3,6	;RP1=0, select bank0
  1480  015B  01AA               	clrf	___awmod@sign
  1481  015C                     l1361:
  1482  015C  1FA7               	btfss	___awmod@dividend+1,7
  1483  015D  295F               	goto	u461
  1484  015E  2960               	goto	u460
  1485  015F                     u461:
  1486  015F  2967               	goto	l1367
  1487  0160                     u460:
  1488  0160                     l1363:
  1489  0160  09A6               	comf	___awmod@dividend,f
  1490  0161  09A7               	comf	___awmod@dividend+1,f
  1491  0162  0AA6               	incf	___awmod@dividend,f
  1492  0163  1903               	skipnz
  1493  0164  0AA7               	incf	___awmod@dividend+1,f
  1494  0165                     l1365:
  1495  0165  01AA               	clrf	___awmod@sign
  1496  0166  0AAA               	incf	___awmod@sign,f
  1497  0167                     l1367:
  1498  0167  1FA5               	btfss	___awmod@divisor+1,7
  1499  0168  296A               	goto	u471
  1500  0169  296B               	goto	u470
  1501  016A                     u471:
  1502  016A  2970               	goto	l1371
  1503  016B                     u470:
  1504  016B                     l1369:
  1505  016B  09A4               	comf	___awmod@divisor,f
  1506  016C  09A5               	comf	___awmod@divisor+1,f
  1507  016D  0AA4               	incf	___awmod@divisor,f
  1508  016E  1903               	skipnz
  1509  016F  0AA5               	incf	___awmod@divisor+1,f
  1510  0170                     l1371:
  1511  0170  0824               	movf	___awmod@divisor,w
  1512  0171  0425               	iorwf	___awmod@divisor+1,w
  1513  0172  1903               	btfsc	3,2
  1514  0173  2975               	goto	u481
  1515  0174  2976               	goto	u480
  1516  0175                     u481:
  1517  0175  29A5               	goto	l1389
  1518  0176                     u480:
  1519  0176                     l1373:
  1520  0176  01A9               	clrf	___awmod@counter
  1521  0177  0AA9               	incf	___awmod@counter,f
  1522  0178  2984               	goto	l1379
  1523  0179                     l1375:
  1524  0179  3001               	movlw	1
  1525  017A                     u495:
  1526  017A  1003               	clrc
  1527  017B  0DA4               	rlf	___awmod@divisor,f
  1528  017C  0DA5               	rlf	___awmod@divisor+1,f
  1529  017D  3EFF               	addlw	-1
  1530  017E  1D03               	skipz
  1531  017F  297A               	goto	u495
  1532  0180                     l1377:
  1533  0180  3001               	movlw	1
  1534  0181  00A8               	movwf	??___awmod
  1535  0182  0828               	movf	??___awmod,w
  1536  0183  07A9               	addwf	___awmod@counter,f
  1537  0184                     l1379:
  1538  0184  1FA5               	btfss	___awmod@divisor+1,7
  1539  0185  2987               	goto	u501
  1540  0186  2988               	goto	u500
  1541  0187                     u501:
  1542  0187  2979               	goto	l1375
  1543  0188                     u500:
  1544  0188                     l1381:
  1545  0188  0825               	movf	___awmod@divisor+1,w
  1546  0189  0227               	subwf	___awmod@dividend+1,w
  1547  018A  1D03               	skipz
  1548  018B  298E               	goto	u515
  1549  018C  0824               	movf	___awmod@divisor,w
  1550  018D  0226               	subwf	___awmod@dividend,w
  1551  018E                     u515:
  1552  018E  1C03               	skipc
  1553  018F  2991               	goto	u511
  1554  0190  2992               	goto	u510
  1555  0191                     u511:
  1556  0191  2998               	goto	l1385
  1557  0192                     u510:
  1558  0192                     l1383:
  1559  0192  0824               	movf	___awmod@divisor,w
  1560  0193  02A6               	subwf	___awmod@dividend,f
  1561  0194  0825               	movf	___awmod@divisor+1,w
  1562  0195  1C03               	skipc
  1563  0196  03A7               	decf	___awmod@dividend+1,f
  1564  0197  02A7               	subwf	___awmod@dividend+1,f
  1565  0198                     l1385:
  1566  0198  3001               	movlw	1
  1567  0199                     u525:
  1568  0199  1003               	clrc
  1569  019A  0CA5               	rrf	___awmod@divisor+1,f
  1570  019B  0CA4               	rrf	___awmod@divisor,f
  1571  019C  3EFF               	addlw	-1
  1572  019D  1D03               	skipz
  1573  019E  2999               	goto	u525
  1574  019F                     l1387:
  1575  019F  3001               	movlw	1
  1576  01A0  02A9               	subwf	___awmod@counter,f
  1577  01A1  1D03               	btfss	3,2
  1578  01A2  29A4               	goto	u531
  1579  01A3  29A5               	goto	u530
  1580  01A4                     u531:
  1581  01A4  2988               	goto	l1381
  1582  01A5                     u530:
  1583  01A5                     l1389:
  1584  01A5  082A               	movf	___awmod@sign,w
  1585  01A6  1903               	btfsc	3,2
  1586  01A7  29A9               	goto	u541
  1587  01A8  29AA               	goto	u540
  1588  01A9                     u541:
  1589  01A9  29AF               	goto	l1393
  1590  01AA                     u540:
  1591  01AA                     l1391:
  1592  01AA  09A6               	comf	___awmod@dividend,f
  1593  01AB  09A7               	comf	___awmod@dividend+1,f
  1594  01AC  0AA6               	incf	___awmod@dividend,f
  1595  01AD  1903               	skipnz
  1596  01AE  0AA7               	incf	___awmod@dividend+1,f
  1597  01AF                     l1393:
  1598  01AF  0827               	movf	___awmod@dividend+1,w
  1599  01B0  00A5               	movwf	?___awmod+1
  1600  01B1  0826               	movf	___awmod@dividend,w
  1601  01B2  00A4               	movwf	?___awmod
  1602  01B3                     l427:
  1603  01B3  0008               	return
  1604  01B4                     __end_of___awmod:
  1605                           
  1606                           	psect	text5
  1607  00F0                     __ptext5:	
  1608 ;; *************** function ___awdiv *****************
  1609 ;; Defined at:
  1610 ;;		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awdiv.c"
  1611 ;; Parameters:    Size  Location     Type
  1612 ;;  divisor         2    3[COMMON] int 
  1613 ;;  dividend        2    5[COMMON] int 
  1614 ;; Auto vars:     Size  Location     Type
  1615 ;;  quotient        2    2[BANK0 ] int 
  1616 ;;  sign            1    1[BANK0 ] unsigned char 
  1617 ;;  counter         1    0[BANK0 ] unsigned char 
  1618 ;; Return value:  Size  Location     Type
  1619 ;;                  2    3[COMMON] int 
  1620 ;; Registers used:
  1621 ;;		wreg, status,2, status,0
  1622 ;; Tracked objects:
  1623 ;;		On entry : 0/0
  1624 ;;		On exit  : 0/0
  1625 ;;		Unchanged: 0/0
  1626 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1627 ;;      Params:         4       0       0       0       0
  1628 ;;      Locals:         0       4       0       0       0
  1629 ;;      Temps:          1       0       0       0       0
  1630 ;;      Totals:         5       4       0       0       0
  1631 ;;Total ram usage:        9 bytes
  1632 ;; Hardware stack levels used:    1
  1633 ;; Hardware stack levels required when called:    1
  1634 ;; This function calls:
  1635 ;;		Nothing
  1636 ;; This function is called by:
  1637 ;;		_main
  1638 ;; This function uses a non-reentrant model
  1639 ;;
  1640                           
  1641                           
  1642                           ;psect for function ___awdiv
  1643  00F0                     ___awdiv:
  1644  00F0                     l1183:	
  1645                           ;incstack = 0
  1646                           ; Regs used in ___awdiv: [wreg+status,2+status,0]
  1647                           
  1648  00F0  1283               	bcf	3,5	;RP0=0, select bank0
  1649  00F1  1303               	bcf	3,6	;RP1=0, select bank0
  1650  00F2  01A1               	clrf	___awdiv@sign
  1651  00F3                     l1185:
  1652  00F3  1FF4               	btfss	___awdiv@divisor+1,7
  1653  00F4  28F6               	goto	u251
  1654  00F5  28F7               	goto	u250
  1655  00F6                     u251:
  1656  00F6  28FE               	goto	l1191
  1657  00F7                     u250:
  1658  00F7                     l1187:
  1659  00F7  09F3               	comf	___awdiv@divisor,f
  1660  00F8  09F4               	comf	___awdiv@divisor+1,f
  1661  00F9  0AF3               	incf	___awdiv@divisor,f
  1662  00FA  1903               	skipnz
  1663  00FB  0AF4               	incf	___awdiv@divisor+1,f
  1664  00FC                     l1189:
  1665  00FC  01A1               	clrf	___awdiv@sign
  1666  00FD  0AA1               	incf	___awdiv@sign,f
  1667  00FE                     l1191:
  1668  00FE  1FF6               	btfss	___awdiv@dividend+1,7
  1669  00FF  2901               	goto	u261
  1670  0100  2902               	goto	u260
  1671  0101                     u261:
  1672  0101  290B               	goto	l1197
  1673  0102                     u260:
  1674  0102                     l1193:
  1675  0102  09F5               	comf	___awdiv@dividend,f
  1676  0103  09F6               	comf	___awdiv@dividend+1,f
  1677  0104  0AF5               	incf	___awdiv@dividend,f
  1678  0105  1903               	skipnz
  1679  0106  0AF6               	incf	___awdiv@dividend+1,f
  1680  0107                     l1195:
  1681  0107  3001               	movlw	1
  1682  0108  00F7               	movwf	??___awdiv
  1683  0109  0877               	movf	??___awdiv,w
  1684  010A  06A1               	xorwf	___awdiv@sign,f
  1685  010B                     l1197:
  1686  010B  01A2               	clrf	___awdiv@quotient
  1687  010C  01A3               	clrf	___awdiv@quotient+1
  1688  010D                     l1199:
  1689  010D  0873               	movf	___awdiv@divisor,w
  1690  010E  0474               	iorwf	___awdiv@divisor+1,w
  1691  010F  1903               	btfsc	3,2
  1692  0110  2912               	goto	u271
  1693  0111  2913               	goto	u270
  1694  0112                     u271:
  1695  0112  294A               	goto	l1219
  1696  0113                     u270:
  1697  0113                     l1201:
  1698  0113  01A0               	clrf	___awdiv@counter
  1699  0114  0AA0               	incf	___awdiv@counter,f
  1700  0115  2921               	goto	l1207
  1701  0116                     l1203:
  1702  0116  3001               	movlw	1
  1703  0117                     u285:
  1704  0117  1003               	clrc
  1705  0118  0DF3               	rlf	___awdiv@divisor,f
  1706  0119  0DF4               	rlf	___awdiv@divisor+1,f
  1707  011A  3EFF               	addlw	-1
  1708  011B  1D03               	skipz
  1709  011C  2917               	goto	u285
  1710  011D                     l1205:
  1711  011D  3001               	movlw	1
  1712  011E  00F7               	movwf	??___awdiv
  1713  011F  0877               	movf	??___awdiv,w
  1714  0120  07A0               	addwf	___awdiv@counter,f
  1715  0121                     l1207:
  1716  0121  1FF4               	btfss	___awdiv@divisor+1,7
  1717  0122  2924               	goto	u291
  1718  0123  2925               	goto	u290
  1719  0124                     u291:
  1720  0124  2916               	goto	l1203
  1721  0125                     u290:
  1722  0125                     l1209:
  1723  0125  3001               	movlw	1
  1724  0126                     u305:
  1725  0126  1003               	clrc
  1726  0127  0DA2               	rlf	___awdiv@quotient,f
  1727  0128  0DA3               	rlf	___awdiv@quotient+1,f
  1728  0129  3EFF               	addlw	-1
  1729  012A  1D03               	skipz
  1730  012B  2926               	goto	u305
  1731  012C  0874               	movf	___awdiv@divisor+1,w
  1732  012D  0276               	subwf	___awdiv@dividend+1,w
  1733  012E  1D03               	skipz
  1734  012F  2932               	goto	u315
  1735  0130  0873               	movf	___awdiv@divisor,w
  1736  0131  0275               	subwf	___awdiv@dividend,w
  1737  0132                     u315:
  1738  0132  1C03               	skipc
  1739  0133  2935               	goto	u311
  1740  0134  2936               	goto	u310
  1741  0135                     u311:
  1742  0135  293D               	goto	l1215
  1743  0136                     u310:
  1744  0136                     l1211:
  1745  0136  0873               	movf	___awdiv@divisor,w
  1746  0137  02F5               	subwf	___awdiv@dividend,f
  1747  0138  0874               	movf	___awdiv@divisor+1,w
  1748  0139  1C03               	skipc
  1749  013A  03F6               	decf	___awdiv@dividend+1,f
  1750  013B  02F6               	subwf	___awdiv@dividend+1,f
  1751  013C                     l1213:
  1752  013C  1422               	bsf	___awdiv@quotient,0
  1753  013D                     l1215:
  1754  013D  3001               	movlw	1
  1755  013E                     u325:
  1756  013E  1003               	clrc
  1757  013F  0CF4               	rrf	___awdiv@divisor+1,f
  1758  0140  0CF3               	rrf	___awdiv@divisor,f
  1759  0141  3EFF               	addlw	-1
  1760  0142  1D03               	skipz
  1761  0143  293E               	goto	u325
  1762  0144                     l1217:
  1763  0144  3001               	movlw	1
  1764  0145  02A0               	subwf	___awdiv@counter,f
  1765  0146  1D03               	btfss	3,2
  1766  0147  2949               	goto	u331
  1767  0148  294A               	goto	u330
  1768  0149                     u331:
  1769  0149  2925               	goto	l1209
  1770  014A                     u330:
  1771  014A                     l1219:
  1772  014A  0821               	movf	___awdiv@sign,w
  1773  014B  1903               	btfsc	3,2
  1774  014C  294E               	goto	u341
  1775  014D  294F               	goto	u340
  1776  014E                     u341:
  1777  014E  2954               	goto	l1223
  1778  014F                     u340:
  1779  014F                     l1221:
  1780  014F  09A2               	comf	___awdiv@quotient,f
  1781  0150  09A3               	comf	___awdiv@quotient+1,f
  1782  0151  0AA2               	incf	___awdiv@quotient,f
  1783  0152  1903               	skipnz
  1784  0153  0AA3               	incf	___awdiv@quotient+1,f
  1785  0154                     l1223:
  1786  0154  0823               	movf	___awdiv@quotient+1,w
  1787  0155  00F4               	movwf	?___awdiv+1
  1788  0156  0822               	movf	___awdiv@quotient,w
  1789  0157  00F3               	movwf	?___awdiv
  1790  0158                     l414:
  1791  0158  0008               	return
  1792  0159                     __end_of___awdiv:
  1793                           
  1794                           	psect	text6
  1795  0236                     __ptext6:	
  1796 ;; *************** function _isr *****************
  1797 ;; Defined at:
  1798 ;;		line 72 in file "Main_maestro.c"
  1799 ;; Parameters:    Size  Location     Type
  1800 ;;		None
  1801 ;; Auto vars:     Size  Location     Type
  1802 ;;		None
  1803 ;; Return value:  Size  Location     Type
  1804 ;;                  1    wreg      void 
  1805 ;; Registers used:
  1806 ;;		wreg, status,2, status,0
  1807 ;; Tracked objects:
  1808 ;;		On entry : 0/0
  1809 ;;		On exit  : 0/0
  1810 ;;		Unchanged: 0/0
  1811 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1812 ;;      Params:         0       0       0       0       0
  1813 ;;      Locals:         0       0       0       0       0
  1814 ;;      Temps:          3       0       0       0       0
  1815 ;;      Totals:         3       0       0       0       0
  1816 ;;Total ram usage:        3 bytes
  1817 ;; Hardware stack levels used:    1
  1818 ;; This function calls:
  1819 ;;		Nothing
  1820 ;; This function is called by:
  1821 ;;		Interrupt level 1
  1822 ;; This function uses a non-reentrant model
  1823 ;;
  1824                           
  1825                           
  1826                           ;psect for function _isr
  1827  0236                     _isr:
  1828  0236                     i1l1265:
  1829                           
  1830                           ;Main_maestro.c: 75:     if (PIR1bits.TXIF)
  1831  0236  1283               	bcf	3,5	;RP0=0, select bank0
  1832  0237  1303               	bcf	3,6	;RP1=0, select bank0
  1833  0238  1E0C               	btfss	12,4	;volatile
  1834  0239  2A3B               	goto	u44_21
  1835  023A  2A3C               	goto	u44_20
  1836  023B                     u44_21:
  1837  023B  2A3D               	goto	i1l77
  1838  023C                     u44_20:
  1839  023C                     i1l1267:
  1840                           
  1841                           ;Main_maestro.c: 76:     {;Main_maestro.c: 79:         PIR1bits.TXIF=0;
  1842  023C  120C               	bcf	12,4	;volatile
  1843  023D                     i1l77:	
  1844                           ;Main_maestro.c: 80:     }
  1845                           
  1846                           
  1847                           ;Main_maestro.c: 82:     if (INTCONbits.T0IF)
  1848  023D  1D0B               	btfss	11,2	;volatile
  1849  023E  2A40               	goto	u45_21
  1850  023F  2A41               	goto	u45_20
  1851  0240                     u45_21:
  1852  0240  2A4C               	goto	i1l79
  1853  0241                     u45_20:
  1854  0241                     i1l1269:
  1855                           
  1856                           ;Main_maestro.c: 83:     {;Main_maestro.c: 84:         cuenta1_timer0++;
  1857  0241  3001               	movlw	1
  1858  0242  00F0               	movwf	??_isr
  1859  0243  0870               	movf	??_isr,w
  1860  0244  07B7               	addwf	_cuenta1_timer0,f
  1861                           
  1862                           ;Main_maestro.c: 85:         cuenta2_timer0++;
  1863  0245  3001               	movlw	1
  1864  0246  00F0               	movwf	??_isr
  1865  0247  0870               	movf	??_isr,w
  1866  0248  07B6               	addwf	_cuenta2_timer0,f
  1867  0249                     i1l1271:
  1868                           
  1869                           ;Main_maestro.c: 86:         INTCONbits.T0IF=0;
  1870  0249  110B               	bcf	11,2	;volatile
  1871  024A                     i1l1273:
  1872                           
  1873                           ;Main_maestro.c: 87:         TMR0 = 255;
  1874  024A  30FF               	movlw	255
  1875  024B  0081               	movwf	1	;volatile
  1876  024C                     i1l79:
  1877  024C  0872               	movf	??_isr+2,w
  1878  024D  008A               	movwf	10
  1879  024E  0E71               	swapf	??_isr+1,w
  1880  024F  0083               	movwf	3
  1881  0250  0EFE               	swapf	btemp,f
  1882  0251  0E7E               	swapf	btemp,w
  1883  0252  0009               	retfie
  1884  0253                     __end_of_isr:
  1885  007E                     btemp	set	126	;btemp
  1886  007E                     wtemp0	set	126
  1887                           
  1888                           	psect	intentry
  1889  0004                     __pintentry:	
  1890                           ;incstack = 0
  1891                           ; Regs used in _isr: [wreg+status,2+status,0]
  1892                           
  1893  0004                     interrupt_function:
  1894  007E                     saved_w	set	btemp
  1895  0004  00FE               	movwf	btemp
  1896  0005  0E03               	swapf	3,w
  1897  0006  00F1               	movwf	??_isr+1
  1898  0007  080A               	movf	10,w
  1899  0008  00F2               	movwf	??_isr+2
  1900  0009  120A  118A  2A36   	ljmp	_isr
  1901                           
  1902                           	psect	config
  1903                           
  1904                           ;Config register CONFIG1 @ 0x2007
  1905                           ;	Oscillator Selection bits
  1906                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1907                           ;	Watchdog Timer Enable bit
  1908                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1909                           ;	Power-up Timer Enable bit
  1910                           ;	PWRTE = OFF, PWRT disabled
  1911                           ;	RE3/MCLR pin function select bit
  1912                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1913                           ;	Code Protection bit
  1914                           ;	CP = OFF, Program memory code protection is disabled
  1915                           ;	Data Code Protection bit
  1916                           ;	CPD = OFF, Data memory code protection is disabled
  1917                           ;	Brown Out Reset Selection bits
  1918                           ;	BOREN = OFF, BOR disabled
  1919                           ;	Internal External Switchover bit
  1920                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1921                           ;	Fail-Safe Clock Monitor Enabled bit
  1922                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1923                           ;	Low Voltage Programming Enable bit
  1924                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1925                           ;	In-Circuit Debugger Mode bit
  1926                           ;	DEBUG = 0x1, unprogrammed default
  1927  2007                     	org	8199
  1928  2007  20D4               	dw	8404
  1929                           
  1930                           ;Config register CONFIG2 @ 0x2008
  1931                           ;	Brown-out Reset Selection bit
  1932                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1933                           ;	Flash Program Memory Self Write Enable bits
  1934                           ;	WRT = OFF, Write protection off
  1935  2008                     	org	8200
  1936  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         13
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      8      11
    BANK0            80     14      24
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->___awdiv
    _setup->_spiInit
    ___awmod->___awdiv

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    _main->___awmod
    ___awmod->___awdiv

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0    2443
                                             11 BANK0      3     3      0
                            ___awdiv
                            ___awmod
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0     382
                         _osc_config
                            _spiInit
 ---------------------------------------------------------------------------------
 (2) _spiInit                                              4     1      3     360
                                              3 COMMON     4     1      3
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      22
                                              3 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 (1) ___awmod                                              7     3      4    1153
                                              4 BANK0      7     3      4
                            ___awdiv (ARG)
 ---------------------------------------------------------------------------------
 (1) ___awdiv                                              9     5      4     908
                                              3 COMMON     5     1      4
                                              0 BANK0      4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   ___awdiv
   ___awmod
     ___awdiv (ARG)
   _setup
     _osc_config
     _spiInit

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      8       B       1       78.6%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0      23       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      E      18       5       30.0%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0      23      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Aug 03 11:47:02 2021

            _SSPSTATbits 0094                       l90 01FE             ___awdiv@sign 0021  
                    l117 0235                      l157 0263                      l414 0158  
                    l158 0268                      l427 01B3                      u310 0136  
                    u311 0135                      u240 025B                      u305 0126  
                    u241 025A                      u330 014A                      u250 00F7  
                    u331 0149                      u315 0132                      u251 00F6  
                    u340 014F                      u260 0102                      u500 0188  
                    u341 014E                      u325 013E                      u261 0101  
                    u501 0187                      u270 0113                      u510 0192  
                    u271 0112                      u511 0191                      u290 0125  
                    u530 01A5                      u291 0124                      u531 01A4  
                    u515 018E                      u540 01AA                      u460 0160  
                    u285 0117                      u541 01A9                      u525 0199  
                    u461 015F                      u470 016B                      u471 016A  
                    u480 0176                      u481 0175                      u557 0033  
                    u495 017A                      _isr 0236             ___awmod@sign 002A  
                   l1103 021F                     l1111 025B                     l1201 0113  
                   l1113 025D                     l1121 01BB                     l1211 0136  
                   l1203 0116                     l1115 025F                     l1131 01C4  
                   l1123 01BC                     l1221 014F                     l1213 013C  
                   l1205 011D                     l1117 0262                     l1109 0254  
                   l1141 01CC                     l1133 01C6                     l1125 01BD  
                   l1223 0154                     l1215 013D                     l1207 0121  
                   l1151 01E1                     l1143 01CD                     l1135 01C9  
                   l1127 01BE                     l1119 01B4                     l1217 0144  
                   l1209 0125                     l1161 01EC                     l1153 01E4  
                   l1145 01CE                     l1137 01CA                     l1129 01BF  
                   l1401 002A                     l1219 014A                     l1091 020F  
                   l1083 0200                     l1171 01F6                     l1163 01EE  
                   l1155 01E5                     l1147 01D2                     l1139 01CB  
                   l1411 0088                     l1403 002B                     l1093 0211  
                   l1085 0201                     l1181 01FB                     l1173 01F7  
                   l1165 01F1                     l1157 01E6                     l1149 01D8  
                   l1421 00E3                     l1413 00AE                     l1405 0039  
                   l1191 00FE                     l1183 00F0                     l1095 0217  
                   l1087 0207                     l1175 01F8                     l1167 01F2  
                   l1159 01E9                     l1423 00E8                     l1415 00D4  
                   l1407 003C                     l1193 0102                     l1185 00F3  
                   l1361 015C                     l1097 0219                     l1089 0209  
                   l1177 01F9                     l1169 01F3                     l1425 00EA  
                   l1417 00D9                     l1409 0062                     l1195 0107  
                   l1187 00F7                     l1371 0170                     l1363 0160  
                   l1099 021D                     l1179 01FA                     l1419 00DE  
                   l1197 010B                     l1189 00FC                     l1381 0188  
                   l1373 0176                     l1365 0165                     l1199 010D  
                   l1391 01AA                     l1383 0192                     l1375 0179  
                   l1367 0167                     l1359 0159                     l1447 0227  
                   l1393 01AF                     l1385 0198                     l1377 0180  
                   l1369 016B                     l1387 019F                     l1379 0184  
                   l1389 01A5                     l1397 0022                     l1399 0027  
                   ?_isr 0070                     i1l77 023D                     i1l79 024C  
                   _TMR0 0001                     _main 0022           _cuenta1_timer0 0037  
                   btemp 007E           _cuenta2_timer0 0036                     start 000C  
         osc_config@freq 0075                    ??_isr 0070                    ?_main 0070  
        __end_of___awdiv 0159          __end_of___awmod 01B4                    _ANSEL 0188  
        ___awdiv@divisor 0073          ___awdiv@counter 0020                    _SPBRG 0099  
                  _PORTB 0006                    _PORTD 0008                    u44_20 023C  
                  u44_21 023B                    u45_20 0241                    u45_21 0240  
                  _TRISB 0086                    _TRISD 0088                    _TXREG 0019  
                  _setup 01B4                    pclath 000A          __end_of_spiInit 0269  
                  status 0003                    wtemp0 007E          __initialization 000F  
           __end_of_main 00F0                   ??_main 002B         ___awdiv@dividend 0075  
                 ?_setup 0070                   _ANSELH 0189                   i1l1271 0249  
                 i1l1273 024A                   i1l1265 0236                   i1l1267 023C  
                 i1l1269 0241                   _SPBRGH 009A                   _TRISC3 043B  
                 _SSPCON 0014                   _SSPBUF 0013                ??___awdiv 0077  
              ??___awmod 0028         ___awdiv@quotient 0022          ___awmod@divisor 0024  
        ___awmod@counter 0029                   saved_w 007E                ??_spiInit 0076  
__end_of__initialization 001E           __pcstackCOMMON 0070            __end_of_setup 01FF  
         _OPTION_REGbits 0081                  ??_setup 0077               __pbssBANK0 002E  
             __pmaintext 0022               __pintentry 0004                  _SSPSTAT 0094  
                ___awdiv 00F0                  ___awmod 0159                  __ptext1 01B4  
                __ptext2 0253                  __ptext3 01FF                  __ptext4 0159  
                __ptext5 00F0                  __ptext6 0236             __size_of_isr 001D  
       ___awmod@dividend 0026                  _spiInit 0253     end_of_initialization 001E  
             _osc_config 01FF                _RCSTAbits 0018                _PORTCbits 0007  
              _TRISCbits 0087                _TXSTAbits 0098              _BAUDCTLbits 0187  
    start_initialization 000F             _map_pot1_dec 0034             _map_pot1_cen 0035  
            __end_of_isr 0253             _map_pot2_dec 0032             _map_pot2_cen 0033  
            ?_osc_config 0070              __pbssCOMMON 0078                ___latbits 0002  
          __pcstackBANK0 0020                 ?___awdiv 0073                 ?___awmod 0024  
         _uart_recibido1 007A           _uart_recibido2 0079      __size_of_osc_config 0037  
               ?_spiInit 0073           __size_of_setup 004B     spiInit@sTransmitEdge 0075  
      interrupt_function 0004                 _PIE1bits 008C       spiInit@sDataSample 0073  
               _PIR1bits 000C               _ADCON0bits 001F               _ADCON1bits 009F  
            _cuenta_uart 0078            _uart_dec_pot1 0030            _uart_dec_pot2 002E  
       __size_of___awdiv 0069         __size_of___awmod 005B            _uart_cen_pot1 0031  
          _uart_cen_pot2 002F         __size_of_spiInit 0016             ??_osc_config 0073  
          __size_of_main 00CE             spiInit@sType 0076        spiInit@sClockIdle 0074  
             _INTCONbits 000B       __end_of_osc_config 0236                 intlevel1 0000  
             _OSCCONbits 008F  
