timestamp 1749034271
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__res_xhigh_po_1p41_6C2WEW sky130_fd_pr__res_xhigh_po_1p41_6C2WEW_0 0 -1 6616 1 0 -17008
use sky130_fd_pr__res_xhigh_po_1p41_BYJUXC XR7 0 1 6616 1 0 -16360
use sky130_fd_pr__res_xhigh_po_1p41_6C2YEW XR8 0 -1 6616 1 0 -16684
use sky130_fd_pr__res_xhigh_po_1p41_2ZPXA6 XR5 0 -1 6616 1 0 -15712
use sky130_fd_pr__res_xhigh_po_1p41_4TMZA6 XR6 0 -1 6616 1 0 -16036
use sky130_fd_pr__res_xhigh_po_1p41_HJFYX5 XR2 0 -1 6616 1 0 -14740
use sky130_fd_pr__res_xhigh_po_1p41_9XTXL3 XR3 0 -1 6616 1 0 -15064
use sky130_fd_pr__res_xhigh_po_1p41_UUAKCS XR4 0 -1 6616 1 0 -15388
use rseg_1_pin_4 rseg_1_pin_4_0 1 0 6671 0 1 8479
use rseg_1_pin_4 rseg_1_pin_4_1 1 0 3245 0 1 8479
use sky130_fd_pr__res_xhigh_po_1p41_KW72JE sky130_fd_pr__res_xhigh_po_1p41_KW72JE_0 0 -1 6616 1 0 -14092
use sky130_fd_pr__res_xhigh_po_1p41_KW74JE XR1 0 -1 6616 1 0 -14416
node "m1_7679_n16815#" 0 0 7679 -16815 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5541_n16553#" 0 0 5541 -16553 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7347_n16229#" 0 0 7347 -16229 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7768_n16167#" 0 0 7768 -16167 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5464_n15905#" 0 0 5464 -15905 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7455_n15581#" 0 0 7455 -15581 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7876_n15519#" 0 0 7876 -15519 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5356_n15257#" 0 0 5356 -15257 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7629_n14933#" 0 0 7629 -14933 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8050_n14871#" 0 0 8050 -14871 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5182_n14609#" 0 0 5182 -14609 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_4961_n15195#" 0 0 4961 -15195 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_4873_n15843#" 0 0 4873 -15843 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_4785_n16491#" 0 0 4785 -16491 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_0/m1_1540_n22764#" "XR3/a_n141_n1338#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR3/a_n141_n1338#" "XR2/a_n141_n1440#"
merge "XR2/a_n141_n1440#" "m1_7629_n14933#"
merge "m1_7629_n14933#" "m1_8050_n14871#"
merge "rseg_1_pin_4_1/m1_1716_n22764#" "XR4/a_n141_834#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR4/a_n141_834#" "XR3/a_n141_906#"
merge "XR3/a_n141_906#" "m1_5356_n15257#"
merge "m1_5356_n15257#" "m1_4961_n15195#"
merge "rseg_1_pin_4_0/VSUBS" "sky130_fd_pr__res_xhigh_po_1p41_KW72JE_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__res_xhigh_po_1p41_KW72JE_0/VSUBS" "rseg_1_pin_4_1/VSUBS"
merge "rseg_1_pin_4_1/VSUBS" "XR1/VSUBS"
merge "XR1/VSUBS" "XR4/VSUBS"
merge "XR4/VSUBS" "XR3/VSUBS"
merge "XR3/VSUBS" "XR2/VSUBS"
merge "XR2/VSUBS" "XR6/VSUBS"
merge "XR6/VSUBS" "XR5/VSUBS"
merge "XR5/VSUBS" "XR8/VSUBS"
merge "XR8/VSUBS" "XR7/VSUBS"
merge "XR7/VSUBS" "VSUBS"
merge "rseg_1_pin_4_1/m1_1628_n22764#" "XR6/a_n141_726#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR6/a_n141_726#" "XR5/a_n141_772#"
merge "XR5/a_n141_772#" "m1_5464_n15905#"
merge "m1_5464_n15905#" "m1_4873_n15843#"
merge "rseg_1_pin_4_0/m1_1628_n22764#" "XR4/a_n141_n1266#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR4/a_n141_n1266#" "m1_7876_n15519#"
merge "m1_7876_n15519#" "XR5/a_n141_n1204#"
merge "XR5/a_n141_n1204#" "m1_7455_n15581#"
merge "XR1/a_n141_1141#" "rseg_1_pin_4_1/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_1/m1_1804_n22764#" "XR2/a_n141_1008#"
merge "XR2/a_n141_1008#" "m1_5182_n14609#"
merge "rseg_1_pin_4_0/m1_1716_n22764#" "XR6/a_n141_n1158#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR6/a_n141_n1158#" "m1_7768_n16167#"
merge "m1_7768_n16167#" "XR7/a_n141_685#"
merge "XR7/a_n141_685#" "m1_7347_n16229#"
merge "rseg_1_pin_4_0/m1_1804_n22764#" "XR8/a_n141_n1081#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR8/a_n141_n1081#" "m1_7679_n16815#"
merge "rseg_1_pin_4_1/m1_1540_n22764#" "XR8/a_n141_649#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XR8/a_n141_649#" "XR7/a_n141_n1117#"
merge "XR7/a_n141_n1117#" "m1_5541_n16553#"
merge "m1_5541_n16553#" "m1_4785_n16491#"
