library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity even_memory is
 
 GENERIC (CONSTANT N : INTEGER := 42);
 PORT ( ADDRESS : IN STD_LOGIC_VECTOR ( 4 DOWNTO 0);
        OUT_MEM : OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0));
 END even_memory;
 
 
 architecture behav of even_memory is
 
 signal add : integer;
 type memory is array (0 to 32) of std_logic_vector (N-1 DOWNTO 0);
 constant rom_even : memory := (
                      