#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct  5 00:39:34 2018
# Process ID: 3252
# Current directory: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartB/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/partb/xsim_script.tcl}
# Log file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartB/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartB/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/partb/xsim_script.tcl
# xsim {partb} -autoloadwcfg -tclbatch {partb.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source partb.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 27 [n/a] @ "125000"
// RTL Simulation : 1 / 27 [n/a] @ "3126675000"
// RTL Simulation : 2 / 27 [n/a] @ "3239715000"
// RTL Simulation : 3 / 27 [n/a] @ "9085755000"
// RTL Simulation : 4 / 27 [n/a] @ "9249635000"
// RTL Simulation : 5 / 27 [n/a] @ "9257715000"
// RTL Simulation : 6 / 27 [n/a] @ "9562195000"
// RTL Simulation : 7 / 27 [n/a] @ "15362355000"
// RTL Simulation : 8 / 27 [n/a] @ "15570115000"
// RTL Simulation : 9 / 27 [n/a] @ "26417075000"
// RTL Simulation : 10 / 27 [n/a] @ "26526835000"
// RTL Simulation : 11 / 27 [n/a] @ "26531225000"
// RTL Simulation : 12 / 27 [n/a] @ "26736075000"
// RTL Simulation : 13 / 27 [n/a] @ "26740875000"
// RTL Simulation : 14 / 27 [n/a] @ "26741165000"
// RTL Simulation : 15 / 27 [n/a] @ "26750035000"
// RTL Simulation : 16 / 27 [n/a] @ "26954515000"
// RTL Simulation : 17 / 27 [n/a] @ "26962605000"
// RTL Simulation : 18 / 27 [n/a] @ "27344315000"
// RTL Simulation : 19 / 27 [n/a] @ "33193315000"
// RTL Simulation : 20 / 27 [n/a] @ "33404405000"
// RTL Simulation : 21 / 27 [n/a] @ "44341275000"
// RTL Simulation : 22 / 27 [n/a] @ "44648715000"
// RTL Simulation : 23 / 27 [n/a] @ "44663825000"
// RTL Simulation : 24 / 27 [n/a] @ "45235075000"
// RTL Simulation : 25 / 27 [n/a] @ "56084995000"
// RTL Simulation : 26 / 27 [n/a] @ "56472945000"
// RTL Simulation : 27 / 27 [n/a] @ "76764155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 76764195 ns : File "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartB/solution1/sim/verilog/partb.autotb.v" Line 679
run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:05 . Memory (MB): peak = 213.316 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct  5 00:41:55 2018...
