<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_TRIG_REGContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z003680.htm">U_FPGA_TOP_SIM</a>/<a href="z019335.htm">U_TRIG_REG</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_USER_CLK" lnk="__HDL_srcfile_13.htm#19"" z="CLK" LH="19350_1$019335" h1="8" HL="19350_0$019335" h2="8" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#32" z="HB_IDLY_INC" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#33" z="HB_IDLY_RST" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[0]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[1]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[2]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[3]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[3]" LH="19357_1$019335" h1="5" HL="19357_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[4]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[4]" LH="19358_1$019335" h1="5" HL="19358_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[5]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[5]" LH="19359_1$019335" h1="5" HL="19359_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[6]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[7]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[8]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[8]" LH="19362_1$019335" h1="5" HL="19362_0$019335" h2="5" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[9]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[9]" LH="19363_1$019335" h1="5" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[10]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[11]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[12]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[13]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[14]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_OP_ADDR[15]" lnk="__HDL_srcfile_13.htm#28"" z="REG_OP_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_ACK" lnk="__HDL_srcfile_13.htm#25"" z="REG_RD_ACK" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[0]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[1]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[2]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[3]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[4]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[5]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[6]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[7]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[8]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[9]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[10]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[11]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[12]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[13]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[14]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[15]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[16]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[17]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[18]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[19]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[20]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[21]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[22]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[23]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[24]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[25]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[26]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[27]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[28]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[29]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[30]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_DATA[31]" lnk="__HDL_srcfile_13.htm#27"" z="REG_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_RD_REQ" lnk="__HDL_srcfile_13.htm#23"" z="REG_RD_REQ" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#38" z="REG_TRIG_CSEL" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_ACK" lnk="__HDL_srcfile_13.htm#24"" z="REG_WR_ACK" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[0]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[0]" LH="19408_1$019335" h1="5" HL="19408_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[1]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[1]" LH="19409_1$019335" h1="5" HL="19409_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[2]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[2]" LH="19410_1$019335" h1="5" HL="19410_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[3]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[3]" LH="19411_1$019335" h1="5" HL="19411_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[4]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[4]" LH="19412_1$019335" h1="5" HL="19412_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[5]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[5]" LH="19413_1$019335" h1="5" HL="19413_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[6]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[6]" LH="19414_1$019335" h1="5" HL="19414_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[7]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[7]" LH="19415_1$019335" h1="5" HL="19415_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[8]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[8]" LH="19416_1$019335" h1="5" HL="19416_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[9]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[9]" LH="19417_1$019335" h1="5" HL="19417_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[10]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[10]" LH="19418_1$019335" h1="5" HL="19418_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[11]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[11]" LH="19419_1$019335" h1="5" HL="19419_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[12]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[12]" LH="19420_1$019335" h1="5" HL="19420_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[13]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[13]" LH="19421_1$019335" h1="5" HL="19421_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[14]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[14]" LH="19422_1$019335" h1="5" HL="19422_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[15]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[15]" LH="19423_1$019335" h1="5" HL="19423_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[16]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[16]" LH="19424_1$019335" h1="5" HL="19424_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[17]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[17]" LH="19425_1$019335" h1="5" HL="19425_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[18]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[18]" LH="19426_1$019335" h1="5" HL="19426_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[19]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[19]" LH="19427_1$019335" h1="5" HL="19427_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[20]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[20]" LH="19428_1$019335" h1="5" HL="19428_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[21]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[21]" LH="19429_1$019335" h1="5" HL="19429_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[22]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[22]" LH="19430_1$019335" h1="5" HL="19430_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[23]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[23]" LH="19431_1$019335" h1="5" HL="19431_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[24]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[24]" LH="19432_1$019335" h1="5" HL="19432_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[25]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[25]" LH="19433_1$019335" h1="5" HL="19433_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[26]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[26]" LH="19434_1$019335" h1="5" HL="19434_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[27]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[27]" LH="19435_1$019335" h1="5" HL="19435_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[28]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[28]" LH="19436_1$019335" h1="5" HL="19436_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[29]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[29]" LH="19437_1$019335" h1="5" HL="19437_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[30]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[30]" LH="19438_1$019335" h1="5" HL="19438_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_DATA[31]" lnk="__HDL_srcfile_13.htm#26"" z="REG_WR_DATA[31]" LH="19439_1$019335" h1="5" HL="19439_0$019335" h2="5" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_REG3_WR_REQ" lnk="__HDL_srcfile_13.htm#22"" z="REG_WR_REQ" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_USER_RST" lnk="__HDL_srcfile_13.htm#20"" z="RST" LH="19441_1$019335" h1="4" HL="19441_0$019335" h2="8" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#30" z="SYNC_IDLY_INC" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#31" z="SYNC_IDLY_RST" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_TRIG_IDLY_INC" lnk="__HDL_srcfile_13.htm#36"" z="TRIG_IDLY_INC" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_TRIG_IDLY_RST" lnk="__HDL_srcfile_13.htm#37"" z="TRIG_IDLY_RST" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_TRIG_ODLY_INC" lnk="__HDL_srcfile_13.htm#34"" z="TRIG_ODLY_INC" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/s_TRIG_ODLY_RST" lnk="__HDL_srcfile_13.htm#35"" z="TRIG_ODLY_RST" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#55" z="r_REG_ADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#60" z="r_REG_RDT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#58" z="r_REG_RD_ACK" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#53" z="r_REG_REN" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#61" z="r_REG_REN_SHFT[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#61" z="r_REG_REN_SHFT[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#61" z="r_REG_REN_SHFT[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#61" z="r_REG_REN_SHFT[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#63" z="r_REG_TRIG_CTRL[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#54" z="r_REG_WDT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#52" z="r_REG_WEN" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#57" z="r_REG_WR_ACK" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[0]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[1]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[2]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[3]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[4]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[5]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[6]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[7]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[8]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[9]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[10]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[11]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[12]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[13]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[14]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[15]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[16]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[17]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[18]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[19]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[20]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[21]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[22]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[23]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[24]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[25]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[26]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[27]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[28]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[29]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[30]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U_TRIG_REG/s_REG_RDT[31]" lnk="__HDL_srcfile_13.htm#59"" z="s_REG_RDT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_13.htm#64" z="s_REG_TRIG_CTRL_EN" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
