//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 2
// Date: Mon Apr  3 17:39:00 2023
// ExclMode: default
//==================================================
CHECKSUM: "1339171899 3663789822"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc
Toggle 1to0 Alt_scan_capture_clock_phyd18clk "net Alt_scan_capture_clock_phyd18clk"
Toggle 0to1 Alt_scan_capture_clock_phyd18clk "net Alt_scan_capture_clock_phyd18clk"
Toggle 1to0 Alt_scan_capture_clock_phyd32clk "net Alt_scan_capture_clock_phyd32clk"
Toggle 0to1 Alt_scan_capture_clock_phyd32clk "net Alt_scan_capture_clock_phyd32clk"
Toggle 1to0 Alt_scan_capture_clock_phydwodclk "net Alt_scan_capture_clock_phydwodclk"
Toggle 0to1 Alt_scan_capture_clock_phydwodclk "net Alt_scan_capture_clock_phydwodclk"
Toggle 1to0 DDCAUX1_Bist_Clk "net DDCAUX1_Bist_Clk"
Toggle 0to1 DDCAUX1_Bist_Clk "net DDCAUX1_Bist_Clk"
Toggle 1to0 DDCAUX1_Bsr_Acmode "net DDCAUX1_Bsr_Acmode"
Toggle 0to1 DDCAUX1_Bsr_Acmode "net DDCAUX1_Bsr_Acmode"
Toggle 1to0 DDCAUX1_Bsr_Actest "net DDCAUX1_Bsr_Actest"
Toggle 0to1 DDCAUX1_Bsr_Actest "net DDCAUX1_Bsr_Actest"
Toggle 1to0 DDCAUX1_Bsr_Capture "net DDCAUX1_Bsr_Capture"
Toggle 0to1 DDCAUX1_Bsr_Capture "net DDCAUX1_Bsr_Capture"
Toggle 1to0 DDCAUX1_Bsr_Capture_Pos "net DDCAUX1_Bsr_Capture_Pos"
Toggle 0to1 DDCAUX1_Bsr_Capture_Pos "net DDCAUX1_Bsr_Capture_Pos"
Toggle 1to0 DDCAUX1_Bsr_ClampEn "net DDCAUX1_Bsr_ClampEn"
Toggle 0to1 DDCAUX1_Bsr_ClampEn "net DDCAUX1_Bsr_ClampEn"
Toggle 1to0 DDCAUX1_Bsr_ExtestEn "net DDCAUX1_Bsr_ExtestEn"
Toggle 0to1 DDCAUX1_Bsr_ExtestEn "net DDCAUX1_Bsr_ExtestEn"
Toggle 1to0 DDCAUX1_Bsr_HizEn "net DDCAUX1_Bsr_HizEn"
Toggle 0to1 DDCAUX1_Bsr_HizEn "net DDCAUX1_Bsr_HizEn"
Toggle 1to0 DDCAUX1_Bsr_Hystclk "net DDCAUX1_Bsr_Hystclk"
Toggle 0to1 DDCAUX1_Bsr_Hystclk "net DDCAUX1_Bsr_Hystclk"
Toggle 1to0 DDCAUX1_Bsr_IntestEn "net DDCAUX1_Bsr_IntestEn"
Toggle 0to1 DDCAUX1_Bsr_IntestEn "net DDCAUX1_Bsr_IntestEn"
Toggle 1to0 DDCAUX1_Bsr_PauseDr "net DDCAUX1_Bsr_PauseDr"
Toggle 0to1 DDCAUX1_Bsr_PauseDr "net DDCAUX1_Bsr_PauseDr"
Toggle 1to0 DDCAUX1_Bsr_PulseEn "net DDCAUX1_Bsr_PulseEn"
Toggle 0to1 DDCAUX1_Bsr_PulseEn "net DDCAUX1_Bsr_PulseEn"
Toggle 1to0 DDCAUX1_Bsr_Rti "net DDCAUX1_Bsr_Rti"
Toggle 0to1 DDCAUX1_Bsr_Rti "net DDCAUX1_Bsr_Rti"
Toggle 1to0 DDCAUX1_Bsr_SampleEn "net DDCAUX1_Bsr_SampleEn"
Toggle 0to1 DDCAUX1_Bsr_SampleEn "net DDCAUX1_Bsr_SampleEn"
Toggle 1to0 DDCAUX1_Bsr_SelectDr "net DDCAUX1_Bsr_SelectDr"
Toggle 0to1 DDCAUX1_Bsr_SelectDr "net DDCAUX1_Bsr_SelectDr"
Toggle 1to0 DDCAUX1_Bsr_Shift "net DDCAUX1_Bsr_Shift"
Toggle 0to1 DDCAUX1_Bsr_Shift "net DDCAUX1_Bsr_Shift"
Toggle 1to0 DDCAUX1_Bsr_Shift_Pos "net DDCAUX1_Bsr_Shift_Pos"
Toggle 0to1 DDCAUX1_Bsr_Shift_Pos "net DDCAUX1_Bsr_Shift_Pos"
Toggle 1to0 DDCAUX1_Bsr_Tck "net DDCAUX1_Bsr_Tck"
Toggle 0to1 DDCAUX1_Bsr_Tck "net DDCAUX1_Bsr_Tck"
Toggle 1to0 DDCAUX1_Bsr_TrainEn "net DDCAUX1_Bsr_TrainEn"
Toggle 0to1 DDCAUX1_Bsr_TrainEn "net DDCAUX1_Bsr_TrainEn"
Toggle 1to0 DDCAUX1_Bsr_Update "net DDCAUX1_Bsr_Update"
Toggle 0to1 DDCAUX1_Bsr_Update "net DDCAUX1_Bsr_Update"
Toggle 1to0 DDCAUX1_CORE_DFTG_Bsi "net DDCAUX1_CORE_DFTG_Bsi"
Toggle 0to1 DDCAUX1_CORE_DFTG_Bsi "net DDCAUX1_CORE_DFTG_Bsi"
Toggle 1to0 DDCAUX1_CORE_DFTG_Tst_Pipeline_Clk "net DDCAUX1_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 DDCAUX1_CORE_DFTG_Tst_Pipeline_Clk "net DDCAUX1_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE"
ANNOTATION: " DFT related "
Toggle DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_CTRL "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_CTRL[3:0]"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP"
ANNOTATION: " DFT related "
Toggle DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_HYS_TUNE "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_HYS_TUNE[1:0]"
ANNOTATION: " DFT related "
Toggle DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_VOD_TUNE "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_AUX_VOD_TUNE[1:0]"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_DREN "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_DREN"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_DREN "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_DREN"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE"
ANNOTATION: " DFT related "
Toggle DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2CRXSEL "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2CRXSEL[1:0]"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_PWDNB "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_PWDNB"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_PWDNB "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_PWDNB"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN"
ANNOTATION: " DFT related "
Toggle DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_phase_sel "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_phase_sel[1:0]"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_en "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_en"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_en "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_seed "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Override_prbs_seed[6:0]"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX"
Toggle 1to0 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS"
Toggle 0to1 DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS"
ANNOTATION: " DFT related "
Toggle DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_Out "net DDCAUX1_CORE_DFTG_usb4dpphy_aux_Tst_Out[3:0]"
Toggle 1to0 DDCAUX1_DFTG_CORE_Bso "net DDCAUX1_DFTG_CORE_Bso"
Toggle 0to1 DDCAUX1_DFTG_CORE_Bso "net DDCAUX1_DFTG_CORE_Bso"
ANNOTATION: " DFT related "
Toggle DDCAUX1_DFTG_CORE_Tst_In "net DDCAUX1_DFTG_CORE_Tst_In[1:0]"
Toggle 1to0 DDCAUX1_DFTG_CORE_usb4dpphy_aux_Override_prbs_err "net DDCAUX1_DFTG_CORE_usb4dpphy_aux_Override_prbs_err"
Toggle 0to1 DDCAUX1_DFTG_CORE_usb4dpphy_aux_Override_prbs_err "net DDCAUX1_DFTG_CORE_usb4dpphy_aux_Override_prbs_err"
Toggle 1to0 DDCAUX1_Tst_DataInSel "net DDCAUX1_Tst_DataInSel"
Toggle 0to1 DDCAUX1_Tst_DataInSel "net DDCAUX1_Tst_DataInSel"
Toggle 1to0 DDCAUX1_Tst_DataOutSel "net DDCAUX1_Tst_DataOutSel"
Toggle 0to1 DDCAUX1_Tst_DataOutSel "net DDCAUX1_Tst_DataOutSel"
Toggle 1to0 DDCAUX1_Tst_Mode "net DDCAUX1_Tst_Mode"
Toggle 0to1 DDCAUX1_Tst_Mode "net DDCAUX1_Tst_Mode"
Toggle 1to0 DDCAUX1_Tst_OeIn "net DDCAUX1_Tst_OeIn"
Toggle 0to1 DDCAUX1_Tst_OeIn "net DDCAUX1_Tst_OeIn"
Toggle 1to0 DDCAUX1_Tst_OeOut "net DDCAUX1_Tst_OeOut"
Toggle 0to1 DDCAUX1_Tst_OeOut "net DDCAUX1_Tst_OeOut"
Toggle 1to0 DDCAUX1_Tst_OeSel "net DDCAUX1_Tst_OeSel"
Toggle 0to1 DDCAUX1_Tst_OeSel "net DDCAUX1_Tst_OeSel"
Toggle 1to0 DDCAUX1_Tst_PipelineEn "net DDCAUX1_Tst_PipelineEn"
Toggle 0to1 DDCAUX1_Tst_PipelineEn "net DDCAUX1_Tst_PipelineEn"
Toggle 1to0 DDCAUX2_Bist_Clk "net DDCAUX2_Bist_Clk"
Toggle 0to1 DDCAUX2_Bist_Clk "net DDCAUX2_Bist_Clk"
Toggle 1to0 DDCAUX2_Bsr_Acmode "net DDCAUX2_Bsr_Acmode"
Toggle 0to1 DDCAUX2_Bsr_Acmode "net DDCAUX2_Bsr_Acmode"
Toggle 1to0 DDCAUX2_Bsr_Actest "net DDCAUX2_Bsr_Actest"
Toggle 0to1 DDCAUX2_Bsr_Actest "net DDCAUX2_Bsr_Actest"
Toggle 1to0 DDCAUX2_Bsr_Capture "net DDCAUX2_Bsr_Capture"
Toggle 0to1 DDCAUX2_Bsr_Capture "net DDCAUX2_Bsr_Capture"
Toggle 1to0 DDCAUX2_Bsr_Capture_Pos "net DDCAUX2_Bsr_Capture_Pos"
Toggle 0to1 DDCAUX2_Bsr_Capture_Pos "net DDCAUX2_Bsr_Capture_Pos"
Toggle 1to0 DDCAUX2_Bsr_ClampEn "net DDCAUX2_Bsr_ClampEn"
Toggle 0to1 DDCAUX2_Bsr_ClampEn "net DDCAUX2_Bsr_ClampEn"
Toggle 1to0 DDCAUX2_Bsr_ExtestEn "net DDCAUX2_Bsr_ExtestEn"
Toggle 0to1 DDCAUX2_Bsr_ExtestEn "net DDCAUX2_Bsr_ExtestEn"
Toggle 1to0 DDCAUX2_Bsr_HizEn "net DDCAUX2_Bsr_HizEn"
Toggle 0to1 DDCAUX2_Bsr_HizEn "net DDCAUX2_Bsr_HizEn"
Toggle 1to0 DDCAUX2_Bsr_Hystclk "net DDCAUX2_Bsr_Hystclk"
Toggle 0to1 DDCAUX2_Bsr_Hystclk "net DDCAUX2_Bsr_Hystclk"
Toggle 1to0 DDCAUX2_Bsr_IntestEn "net DDCAUX2_Bsr_IntestEn"
Toggle 0to1 DDCAUX2_Bsr_IntestEn "net DDCAUX2_Bsr_IntestEn"
Toggle 1to0 DDCAUX2_Bsr_PauseDr "net DDCAUX2_Bsr_PauseDr"
Toggle 0to1 DDCAUX2_Bsr_PauseDr "net DDCAUX2_Bsr_PauseDr"
Toggle 1to0 DDCAUX2_Bsr_PulseEn "net DDCAUX2_Bsr_PulseEn"
Toggle 0to1 DDCAUX2_Bsr_PulseEn "net DDCAUX2_Bsr_PulseEn"
Toggle 1to0 DDCAUX2_Bsr_Rti "net DDCAUX2_Bsr_Rti"
Toggle 0to1 DDCAUX2_Bsr_Rti "net DDCAUX2_Bsr_Rti"
Toggle 1to0 DDCAUX2_Bsr_SampleEn "net DDCAUX2_Bsr_SampleEn"
Toggle 0to1 DDCAUX2_Bsr_SampleEn "net DDCAUX2_Bsr_SampleEn"
Toggle 1to0 DDCAUX2_Bsr_SelectDr "net DDCAUX2_Bsr_SelectDr"
Toggle 0to1 DDCAUX2_Bsr_SelectDr "net DDCAUX2_Bsr_SelectDr"
Toggle 1to0 DDCAUX2_Bsr_Shift "net DDCAUX2_Bsr_Shift"
Toggle 0to1 DDCAUX2_Bsr_Shift "net DDCAUX2_Bsr_Shift"
Toggle 1to0 DDCAUX2_Bsr_Shift_Pos "net DDCAUX2_Bsr_Shift_Pos"
Toggle 0to1 DDCAUX2_Bsr_Shift_Pos "net DDCAUX2_Bsr_Shift_Pos"
Toggle 1to0 DDCAUX2_Bsr_Tck "net DDCAUX2_Bsr_Tck"
Toggle 0to1 DDCAUX2_Bsr_Tck "net DDCAUX2_Bsr_Tck"
Toggle 1to0 DDCAUX2_Bsr_TrainEn "net DDCAUX2_Bsr_TrainEn"
Toggle 0to1 DDCAUX2_Bsr_TrainEn "net DDCAUX2_Bsr_TrainEn"
Toggle 1to0 DDCAUX2_Bsr_Update "net DDCAUX2_Bsr_Update"
Toggle 0to1 DDCAUX2_Bsr_Update "net DDCAUX2_Bsr_Update"
Toggle 1to0 DDCAUX2_CORE_DFTG_Bsi "net DDCAUX2_CORE_DFTG_Bsi"
Toggle 0to1 DDCAUX2_CORE_DFTG_Bsi "net DDCAUX2_CORE_DFTG_Bsi"
Toggle 1to0 DDCAUX2_CORE_DFTG_Tst_Pipeline_Clk "net DDCAUX2_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 DDCAUX2_CORE_DFTG_Tst_Pipeline_Clk "net DDCAUX2_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE"
ANNOTATION: " DFT related "
Toggle DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_CTRL "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_CTRL[3:0]"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP"
ANNOTATION: " DFT related "
Toggle DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_HYS_TUNE "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_HYS_TUNE[1:0]"
ANNOTATION: " DFT related "
Toggle DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_VOD_TUNE "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_AUX_VOD_TUNE[1:0]"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_DREN "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_DREN"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_DREN "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_DREN"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE"
ANNOTATION: " DFT related "
Toggle DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2CRXSEL "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2CRXSEL[1:0]"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_PWDNB "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_PWDNB"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_PWDNB "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_PWDNB"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN"
ANNOTATION: " DFT related "
Toggle DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_phase_sel "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_phase_sel[1:0]"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_en "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_en"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_en "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_seed "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Override_prbs_seed[6:0]"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX"
Toggle 1to0 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS"
Toggle 0to1 DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS"
ANNOTATION: " DFT related "
Toggle DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_Out "net DDCAUX2_CORE_DFTG_usb4dpphy_aux_Tst_Out[3:0]"
Toggle 1to0 DDCAUX2_DFTG_CORE_Bso "net DDCAUX2_DFTG_CORE_Bso"
Toggle 0to1 DDCAUX2_DFTG_CORE_Bso "net DDCAUX2_DFTG_CORE_Bso"
ANNOTATION: " DFT related "
Toggle DDCAUX2_DFTG_CORE_Tst_In "net DDCAUX2_DFTG_CORE_Tst_In[1:0]"
Toggle 1to0 DDCAUX2_DFTG_CORE_usb4dpphy_aux_Override_prbs_err "net DDCAUX2_DFTG_CORE_usb4dpphy_aux_Override_prbs_err"
Toggle 0to1 DDCAUX2_DFTG_CORE_usb4dpphy_aux_Override_prbs_err "net DDCAUX2_DFTG_CORE_usb4dpphy_aux_Override_prbs_err"
Toggle 1to0 DDCAUX2_Tst_DataInSel "net DDCAUX2_Tst_DataInSel"
Toggle 0to1 DDCAUX2_Tst_DataInSel "net DDCAUX2_Tst_DataInSel"
Toggle 1to0 DDCAUX2_Tst_DataOutSel "net DDCAUX2_Tst_DataOutSel"
Toggle 0to1 DDCAUX2_Tst_DataOutSel "net DDCAUX2_Tst_DataOutSel"
Toggle 1to0 DDCAUX2_Tst_Mode "net DDCAUX2_Tst_Mode"
Toggle 0to1 DDCAUX2_Tst_Mode "net DDCAUX2_Tst_Mode"
Toggle 1to0 DDCAUX2_Tst_OeIn "net DDCAUX2_Tst_OeIn"
Toggle 0to1 DDCAUX2_Tst_OeIn "net DDCAUX2_Tst_OeIn"
Toggle 1to0 DDCAUX2_Tst_OeOut "net DDCAUX2_Tst_OeOut"
Toggle 0to1 DDCAUX2_Tst_OeOut "net DDCAUX2_Tst_OeOut"
Toggle 1to0 DDCAUX2_Tst_OeSel "net DDCAUX2_Tst_OeSel"
Toggle 0to1 DDCAUX2_Tst_OeSel "net DDCAUX2_Tst_OeSel"
Toggle 1to0 DDCAUX2_Tst_PipelineEn "net DDCAUX2_Tst_PipelineEn"
Toggle 0to1 DDCAUX2_Tst_PipelineEn "net DDCAUX2_Tst_PipelineEn"
Toggle 1to0 DP_BLON0_Bsr_Acmode "net DP_BLON0_Bsr_Acmode"
Toggle 0to1 DP_BLON0_Bsr_Acmode "net DP_BLON0_Bsr_Acmode"
Toggle 1to0 DP_BLON0_Bsr_Actest "net DP_BLON0_Bsr_Actest"
Toggle 0to1 DP_BLON0_Bsr_Actest "net DP_BLON0_Bsr_Actest"
Toggle 1to0 DP_BLON0_Bsr_Capture "net DP_BLON0_Bsr_Capture"
Toggle 0to1 DP_BLON0_Bsr_Capture "net DP_BLON0_Bsr_Capture"
Toggle 1to0 DP_BLON0_Bsr_Capture_Pos "net DP_BLON0_Bsr_Capture_Pos"
Toggle 0to1 DP_BLON0_Bsr_Capture_Pos "net DP_BLON0_Bsr_Capture_Pos"
Toggle 1to0 DP_BLON0_Bsr_ClampEn "net DP_BLON0_Bsr_ClampEn"
Toggle 0to1 DP_BLON0_Bsr_ClampEn "net DP_BLON0_Bsr_ClampEn"
Toggle 1to0 DP_BLON0_Bsr_ExtestEn "net DP_BLON0_Bsr_ExtestEn"
Toggle 0to1 DP_BLON0_Bsr_ExtestEn "net DP_BLON0_Bsr_ExtestEn"
Toggle 1to0 DP_BLON0_Bsr_HizEn "net DP_BLON0_Bsr_HizEn"
Toggle 0to1 DP_BLON0_Bsr_HizEn "net DP_BLON0_Bsr_HizEn"
Toggle 1to0 DP_BLON0_Bsr_Hystclk "net DP_BLON0_Bsr_Hystclk"
Toggle 0to1 DP_BLON0_Bsr_Hystclk "net DP_BLON0_Bsr_Hystclk"
Toggle 1to0 DP_BLON0_Bsr_IntestEn "net DP_BLON0_Bsr_IntestEn"
Toggle 0to1 DP_BLON0_Bsr_IntestEn "net DP_BLON0_Bsr_IntestEn"
Toggle 1to0 DP_BLON0_Bsr_PauseDr "net DP_BLON0_Bsr_PauseDr"
Toggle 0to1 DP_BLON0_Bsr_PauseDr "net DP_BLON0_Bsr_PauseDr"
Toggle 1to0 DP_BLON0_Bsr_PulseEn "net DP_BLON0_Bsr_PulseEn"
Toggle 0to1 DP_BLON0_Bsr_PulseEn "net DP_BLON0_Bsr_PulseEn"
Toggle 1to0 DP_BLON0_Bsr_Rti "net DP_BLON0_Bsr_Rti"
Toggle 0to1 DP_BLON0_Bsr_Rti "net DP_BLON0_Bsr_Rti"
Toggle 1to0 DP_BLON0_Bsr_SampleEn "net DP_BLON0_Bsr_SampleEn"
Toggle 0to1 DP_BLON0_Bsr_SampleEn "net DP_BLON0_Bsr_SampleEn"
Toggle 1to0 DP_BLON0_Bsr_SelectDr "net DP_BLON0_Bsr_SelectDr"
Toggle 0to1 DP_BLON0_Bsr_SelectDr "net DP_BLON0_Bsr_SelectDr"
Toggle 1to0 DP_BLON0_Bsr_Shift "net DP_BLON0_Bsr_Shift"
Toggle 0to1 DP_BLON0_Bsr_Shift "net DP_BLON0_Bsr_Shift"
Toggle 1to0 DP_BLON0_Bsr_Shift_Pos "net DP_BLON0_Bsr_Shift_Pos"
Toggle 0to1 DP_BLON0_Bsr_Shift_Pos "net DP_BLON0_Bsr_Shift_Pos"
Toggle 1to0 DP_BLON0_Bsr_Tck "net DP_BLON0_Bsr_Tck"
Toggle 0to1 DP_BLON0_Bsr_Tck "net DP_BLON0_Bsr_Tck"
Toggle 1to0 DP_BLON0_Bsr_TrainEn "net DP_BLON0_Bsr_TrainEn"
Toggle 0to1 DP_BLON0_Bsr_TrainEn "net DP_BLON0_Bsr_TrainEn"
Toggle 1to0 DP_BLON0_Bsr_Update "net DP_BLON0_Bsr_Update"
Toggle 0to1 DP_BLON0_Bsr_Update "net DP_BLON0_Bsr_Update"
Toggle 1to0 DP_BLON0_CORE_DFTG_Bsi "net DP_BLON0_CORE_DFTG_Bsi"
Toggle 0to1 DP_BLON0_CORE_DFTG_Bsi "net DP_BLON0_CORE_DFTG_Bsi"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_DFFClk "net DP_BLON0_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_DFFClk "net DP_BLON0_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_DFFData "net DP_BLON0_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_DFFData "net DP_BLON0_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_DFFSel "net DP_BLON0_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_DFFSel "net DP_BLON0_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_Override_iPD "net DP_BLON0_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_Override_iPD "net DP_BLON0_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_Override_iPU "net DP_BLON0_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_Override_iPU "net DP_BLON0_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_Override_iS0 "net DP_BLON0_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_Override_iS0 "net DP_BLON0_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_Override_iS1 "net DP_BLON0_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_Override_iS1 "net DP_BLON0_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_BLON0_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_BLON0_CORE_DFTG_GPIO18_Override_iSCHMEN"
ANNOTATION: " DFT related "
Toggle DP_BLON0_CORE_DFTG_GPIO18_Override_phase_sel "net DP_BLON0_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_en "net DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_en "net DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_seed "net DP_BLON0_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 1to0 DP_BLON0_CORE_DFTG_GPIO18_Tst_Out "net DP_BLON0_CORE_DFTG_GPIO18_Tst_Out"
Toggle 0to1 DP_BLON0_CORE_DFTG_GPIO18_Tst_Out "net DP_BLON0_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 DP_BLON0_CORE_DFTG_Tst_Pipeline_Clk "net DP_BLON0_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 DP_BLON0_CORE_DFTG_Tst_Pipeline_Clk "net DP_BLON0_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_BLON0_DFTG_CORE_Bso "net DP_BLON0_DFTG_CORE_Bso"
Toggle 0to1 DP_BLON0_DFTG_CORE_Bso "net DP_BLON0_DFTG_CORE_Bso"
Toggle 1to0 DP_BLON0_DFTG_CORE_GPIO18_Override_prbs_err "net DP_BLON0_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 DP_BLON0_DFTG_CORE_GPIO18_Override_prbs_err "net DP_BLON0_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 DP_BLON0_Tdr_override_GPIO18_oe "net DP_BLON0_Tdr_override_GPIO18_oe"
Toggle 0to1 DP_BLON0_Tdr_override_GPIO18_oe "net DP_BLON0_Tdr_override_GPIO18_oe"
Toggle 1to0 DP_BLON0_Tdr_override_GPIO18_oesel_en "net DP_BLON0_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 DP_BLON0_Tdr_override_GPIO18_oesel_en "net DP_BLON0_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 DP_BLON0_Tdr_override_GPIO18_tstout "net DP_BLON0_Tdr_override_GPIO18_tstout"
Toggle 0to1 DP_BLON0_Tdr_override_GPIO18_tstout "net DP_BLON0_Tdr_override_GPIO18_tstout"
Toggle 1to0 DP_BLON0_Tst_DataInSel "net DP_BLON0_Tst_DataInSel"
Toggle 0to1 DP_BLON0_Tst_DataInSel "net DP_BLON0_Tst_DataInSel"
Toggle 1to0 DP_BLON0_Tst_DataOutSel "net DP_BLON0_Tst_DataOutSel"
Toggle 0to1 DP_BLON0_Tst_DataOutSel "net DP_BLON0_Tst_DataOutSel"
Toggle 1to0 DP_BLON0_Tst_Mode "net DP_BLON0_Tst_Mode"
Toggle 0to1 DP_BLON0_Tst_Mode "net DP_BLON0_Tst_Mode"
Toggle 1to0 DP_BLON0_Tst_OeIn "net DP_BLON0_Tst_OeIn"
Toggle 0to1 DP_BLON0_Tst_OeIn "net DP_BLON0_Tst_OeIn"
Toggle 1to0 DP_BLON0_Tst_OeOut "net DP_BLON0_Tst_OeOut"
Toggle 0to1 DP_BLON0_Tst_OeOut "net DP_BLON0_Tst_OeOut"
Toggle 1to0 DP_BLON0_Tst_OeSel "net DP_BLON0_Tst_OeSel"
Toggle 0to1 DP_BLON0_Tst_OeSel "net DP_BLON0_Tst_OeSel"
Toggle 1to0 DP_BLON0_Tst_PipelineEn "net DP_BLON0_Tst_PipelineEn"
Toggle 0to1 DP_BLON0_Tst_PipelineEn "net DP_BLON0_Tst_PipelineEn"
Toggle 1to0 DP_DIGON0_Bsr_Acmode "net DP_DIGON0_Bsr_Acmode"
Toggle 0to1 DP_DIGON0_Bsr_Acmode "net DP_DIGON0_Bsr_Acmode"
Toggle 1to0 DP_DIGON0_Bsr_Actest "net DP_DIGON0_Bsr_Actest"
Toggle 0to1 DP_DIGON0_Bsr_Actest "net DP_DIGON0_Bsr_Actest"
Toggle 1to0 DP_DIGON0_Bsr_Capture "net DP_DIGON0_Bsr_Capture"
Toggle 0to1 DP_DIGON0_Bsr_Capture "net DP_DIGON0_Bsr_Capture"
Toggle 1to0 DP_DIGON0_Bsr_Capture_Pos "net DP_DIGON0_Bsr_Capture_Pos"
Toggle 0to1 DP_DIGON0_Bsr_Capture_Pos "net DP_DIGON0_Bsr_Capture_Pos"
Toggle 1to0 DP_DIGON0_Bsr_ClampEn "net DP_DIGON0_Bsr_ClampEn"
Toggle 0to1 DP_DIGON0_Bsr_ClampEn "net DP_DIGON0_Bsr_ClampEn"
Toggle 1to0 DP_DIGON0_Bsr_ExtestEn "net DP_DIGON0_Bsr_ExtestEn"
Toggle 0to1 DP_DIGON0_Bsr_ExtestEn "net DP_DIGON0_Bsr_ExtestEn"
Toggle 1to0 DP_DIGON0_Bsr_HizEn "net DP_DIGON0_Bsr_HizEn"
Toggle 0to1 DP_DIGON0_Bsr_HizEn "net DP_DIGON0_Bsr_HizEn"
Toggle 1to0 DP_DIGON0_Bsr_Hystclk "net DP_DIGON0_Bsr_Hystclk"
Toggle 0to1 DP_DIGON0_Bsr_Hystclk "net DP_DIGON0_Bsr_Hystclk"
Toggle 1to0 DP_DIGON0_Bsr_IntestEn "net DP_DIGON0_Bsr_IntestEn"
Toggle 0to1 DP_DIGON0_Bsr_IntestEn "net DP_DIGON0_Bsr_IntestEn"
Toggle 1to0 DP_DIGON0_Bsr_PauseDr "net DP_DIGON0_Bsr_PauseDr"
Toggle 0to1 DP_DIGON0_Bsr_PauseDr "net DP_DIGON0_Bsr_PauseDr"
Toggle 1to0 DP_DIGON0_Bsr_PulseEn "net DP_DIGON0_Bsr_PulseEn"
Toggle 0to1 DP_DIGON0_Bsr_PulseEn "net DP_DIGON0_Bsr_PulseEn"
Toggle 1to0 DP_DIGON0_Bsr_Rti "net DP_DIGON0_Bsr_Rti"
Toggle 0to1 DP_DIGON0_Bsr_Rti "net DP_DIGON0_Bsr_Rti"
Toggle 1to0 DP_DIGON0_Bsr_SampleEn "net DP_DIGON0_Bsr_SampleEn"
Toggle 0to1 DP_DIGON0_Bsr_SampleEn "net DP_DIGON0_Bsr_SampleEn"
Toggle 1to0 DP_DIGON0_Bsr_SelectDr "net DP_DIGON0_Bsr_SelectDr"
Toggle 0to1 DP_DIGON0_Bsr_SelectDr "net DP_DIGON0_Bsr_SelectDr"
Toggle 1to0 DP_DIGON0_Bsr_Shift "net DP_DIGON0_Bsr_Shift"
Toggle 0to1 DP_DIGON0_Bsr_Shift "net DP_DIGON0_Bsr_Shift"
Toggle 1to0 DP_DIGON0_Bsr_Shift_Pos "net DP_DIGON0_Bsr_Shift_Pos"
Toggle 0to1 DP_DIGON0_Bsr_Shift_Pos "net DP_DIGON0_Bsr_Shift_Pos"
Toggle 1to0 DP_DIGON0_Bsr_Tck "net DP_DIGON0_Bsr_Tck"
Toggle 0to1 DP_DIGON0_Bsr_Tck "net DP_DIGON0_Bsr_Tck"
Toggle 1to0 DP_DIGON0_Bsr_TrainEn "net DP_DIGON0_Bsr_TrainEn"
Toggle 0to1 DP_DIGON0_Bsr_TrainEn "net DP_DIGON0_Bsr_TrainEn"
Toggle 1to0 DP_DIGON0_Bsr_Update "net DP_DIGON0_Bsr_Update"
Toggle 0to1 DP_DIGON0_Bsr_Update "net DP_DIGON0_Bsr_Update"
Toggle 1to0 DP_DIGON0_CORE_DFTG_Bsi "net DP_DIGON0_CORE_DFTG_Bsi"
Toggle 0to1 DP_DIGON0_CORE_DFTG_Bsi "net DP_DIGON0_CORE_DFTG_Bsi"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_DFFClk "net DP_DIGON0_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_DFFClk "net DP_DIGON0_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_DFFData "net DP_DIGON0_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_DFFData "net DP_DIGON0_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_DFFSel "net DP_DIGON0_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_DFFSel "net DP_DIGON0_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_Override_iPD "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_Override_iPD "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_Override_iPU "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_Override_iPU "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_Override_iS0 "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_Override_iS0 "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_Override_iS1 "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_Override_iS1 "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_DIGON0_CORE_DFTG_GPIO18_Override_iSCHMEN"
ANNOTATION: " DFT related "
Toggle DP_DIGON0_CORE_DFTG_GPIO18_Override_phase_sel "net DP_DIGON0_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_en "net DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_en "net DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_seed "net DP_DIGON0_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 1to0 DP_DIGON0_CORE_DFTG_GPIO18_Tst_Out "net DP_DIGON0_CORE_DFTG_GPIO18_Tst_Out"
Toggle 0to1 DP_DIGON0_CORE_DFTG_GPIO18_Tst_Out "net DP_DIGON0_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 DP_DIGON0_CORE_DFTG_Tst_Pipeline_Clk "net DP_DIGON0_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 DP_DIGON0_CORE_DFTG_Tst_Pipeline_Clk "net DP_DIGON0_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_DIGON0_DFTG_CORE_Bso "net DP_DIGON0_DFTG_CORE_Bso"
Toggle 0to1 DP_DIGON0_DFTG_CORE_Bso "net DP_DIGON0_DFTG_CORE_Bso"
Toggle 1to0 DP_DIGON0_DFTG_CORE_GPIO18_Override_prbs_err "net DP_DIGON0_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 DP_DIGON0_DFTG_CORE_GPIO18_Override_prbs_err "net DP_DIGON0_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 DP_DIGON0_Tdr_override_GPIO18_oe "net DP_DIGON0_Tdr_override_GPIO18_oe"
Toggle 0to1 DP_DIGON0_Tdr_override_GPIO18_oe "net DP_DIGON0_Tdr_override_GPIO18_oe"
Toggle 1to0 DP_DIGON0_Tdr_override_GPIO18_oesel_en "net DP_DIGON0_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 DP_DIGON0_Tdr_override_GPIO18_oesel_en "net DP_DIGON0_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 DP_DIGON0_Tdr_override_GPIO18_tstout "net DP_DIGON0_Tdr_override_GPIO18_tstout"
Toggle 0to1 DP_DIGON0_Tdr_override_GPIO18_tstout "net DP_DIGON0_Tdr_override_GPIO18_tstout"
Toggle 1to0 DP_DIGON0_Tst_DataInSel "net DP_DIGON0_Tst_DataInSel"
Toggle 0to1 DP_DIGON0_Tst_DataInSel "net DP_DIGON0_Tst_DataInSel"
Toggle 1to0 DP_DIGON0_Tst_DataOutSel "net DP_DIGON0_Tst_DataOutSel"
Toggle 0to1 DP_DIGON0_Tst_DataOutSel "net DP_DIGON0_Tst_DataOutSel"
Toggle 1to0 DP_DIGON0_Tst_Mode "net DP_DIGON0_Tst_Mode"
Toggle 0to1 DP_DIGON0_Tst_Mode "net DP_DIGON0_Tst_Mode"
Toggle 1to0 DP_DIGON0_Tst_OeIn "net DP_DIGON0_Tst_OeIn"
Toggle 0to1 DP_DIGON0_Tst_OeIn "net DP_DIGON0_Tst_OeIn"
Toggle 1to0 DP_DIGON0_Tst_OeOut "net DP_DIGON0_Tst_OeOut"
Toggle 0to1 DP_DIGON0_Tst_OeOut "net DP_DIGON0_Tst_OeOut"
Toggle 1to0 DP_DIGON0_Tst_OeSel "net DP_DIGON0_Tst_OeSel"
Toggle 0to1 DP_DIGON0_Tst_OeSel "net DP_DIGON0_Tst_OeSel"
Toggle 1to0 DP_DIGON0_Tst_PipelineEn "net DP_DIGON0_Tst_PipelineEn"
Toggle 0to1 DP_DIGON0_Tst_PipelineEn "net DP_DIGON0_Tst_PipelineEn"
Toggle 1to0 DP_HPD1_Bsr_Acmode "net DP_HPD1_Bsr_Acmode"
Toggle 0to1 DP_HPD1_Bsr_Acmode "net DP_HPD1_Bsr_Acmode"
Toggle 1to0 DP_HPD1_Bsr_Actest "net DP_HPD1_Bsr_Actest"
Toggle 0to1 DP_HPD1_Bsr_Actest "net DP_HPD1_Bsr_Actest"
Toggle 1to0 DP_HPD1_Bsr_Capture "net DP_HPD1_Bsr_Capture"
Toggle 0to1 DP_HPD1_Bsr_Capture "net DP_HPD1_Bsr_Capture"
Toggle 1to0 DP_HPD1_Bsr_Capture_Pos "net DP_HPD1_Bsr_Capture_Pos"
Toggle 0to1 DP_HPD1_Bsr_Capture_Pos "net DP_HPD1_Bsr_Capture_Pos"
Toggle 1to0 DP_HPD1_Bsr_ClampEn "net DP_HPD1_Bsr_ClampEn"
Toggle 0to1 DP_HPD1_Bsr_ClampEn "net DP_HPD1_Bsr_ClampEn"
Toggle 1to0 DP_HPD1_Bsr_ExtestEn "net DP_HPD1_Bsr_ExtestEn"
Toggle 0to1 DP_HPD1_Bsr_ExtestEn "net DP_HPD1_Bsr_ExtestEn"
Toggle 1to0 DP_HPD1_Bsr_HizEn "net DP_HPD1_Bsr_HizEn"
Toggle 0to1 DP_HPD1_Bsr_HizEn "net DP_HPD1_Bsr_HizEn"
Toggle 1to0 DP_HPD1_Bsr_Hystclk "net DP_HPD1_Bsr_Hystclk"
Toggle 0to1 DP_HPD1_Bsr_Hystclk "net DP_HPD1_Bsr_Hystclk"
Toggle 1to0 DP_HPD1_Bsr_IntestEn "net DP_HPD1_Bsr_IntestEn"
Toggle 0to1 DP_HPD1_Bsr_IntestEn "net DP_HPD1_Bsr_IntestEn"
Toggle 1to0 DP_HPD1_Bsr_PauseDr "net DP_HPD1_Bsr_PauseDr"
Toggle 0to1 DP_HPD1_Bsr_PauseDr "net DP_HPD1_Bsr_PauseDr"
Toggle 1to0 DP_HPD1_Bsr_PulseEn "net DP_HPD1_Bsr_PulseEn"
Toggle 0to1 DP_HPD1_Bsr_PulseEn "net DP_HPD1_Bsr_PulseEn"
Toggle 1to0 DP_HPD1_Bsr_Rti "net DP_HPD1_Bsr_Rti"
Toggle 0to1 DP_HPD1_Bsr_Rti "net DP_HPD1_Bsr_Rti"
Toggle 1to0 DP_HPD1_Bsr_SampleEn "net DP_HPD1_Bsr_SampleEn"
Toggle 0to1 DP_HPD1_Bsr_SampleEn "net DP_HPD1_Bsr_SampleEn"
Toggle 1to0 DP_HPD1_Bsr_SelectDr "net DP_HPD1_Bsr_SelectDr"
Toggle 0to1 DP_HPD1_Bsr_SelectDr "net DP_HPD1_Bsr_SelectDr"
Toggle 1to0 DP_HPD1_Bsr_Shift "net DP_HPD1_Bsr_Shift"
Toggle 0to1 DP_HPD1_Bsr_Shift "net DP_HPD1_Bsr_Shift"
Toggle 1to0 DP_HPD1_Bsr_Shift_Pos "net DP_HPD1_Bsr_Shift_Pos"
Toggle 0to1 DP_HPD1_Bsr_Shift_Pos "net DP_HPD1_Bsr_Shift_Pos"
Toggle 1to0 DP_HPD1_Bsr_Tck "net DP_HPD1_Bsr_Tck"
Toggle 0to1 DP_HPD1_Bsr_Tck "net DP_HPD1_Bsr_Tck"
Toggle 1to0 DP_HPD1_Bsr_TrainEn "net DP_HPD1_Bsr_TrainEn"
Toggle 0to1 DP_HPD1_Bsr_TrainEn "net DP_HPD1_Bsr_TrainEn"
Toggle 1to0 DP_HPD1_Bsr_Update "net DP_HPD1_Bsr_Update"
Toggle 0to1 DP_HPD1_Bsr_Update "net DP_HPD1_Bsr_Update"
Toggle 1to0 DP_HPD1_CORE_DFTG_Bsi "net DP_HPD1_CORE_DFTG_Bsi"
Toggle 0to1 DP_HPD1_CORE_DFTG_Bsi "net DP_HPD1_CORE_DFTG_Bsi"
Toggle 1to0 DP_HPD1_CORE_DFTG_Tst_Pipeline_Clk "net DP_HPD1_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 DP_HPD1_CORE_DFTG_Tst_Pipeline_Clk "net DP_HPD1_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_HPD1_DFTG_CORE_Bso "net DP_HPD1_DFTG_CORE_Bso"
Toggle 0to1 DP_HPD1_DFTG_CORE_Bso "net DP_HPD1_DFTG_CORE_Bso"
Toggle 1to0 DP_HPD1_Tst_DataInSel "net DP_HPD1_Tst_DataInSel"
Toggle 0to1 DP_HPD1_Tst_DataInSel "net DP_HPD1_Tst_DataInSel"
Toggle 1to0 DP_HPD1_Tst_DataOutSel "net DP_HPD1_Tst_DataOutSel"
Toggle 0to1 DP_HPD1_Tst_DataOutSel "net DP_HPD1_Tst_DataOutSel"
Toggle 1to0 DP_HPD1_Tst_Mode "net DP_HPD1_Tst_Mode"
Toggle 0to1 DP_HPD1_Tst_Mode "net DP_HPD1_Tst_Mode"
Toggle 1to0 DP_HPD1_Tst_OeIn "net DP_HPD1_Tst_OeIn"
Toggle 0to1 DP_HPD1_Tst_OeIn "net DP_HPD1_Tst_OeIn"
Toggle 1to0 DP_HPD1_Tst_OeOut "net DP_HPD1_Tst_OeOut"
Toggle 0to1 DP_HPD1_Tst_OeOut "net DP_HPD1_Tst_OeOut"
Toggle 1to0 DP_HPD1_Tst_OeSel "net DP_HPD1_Tst_OeSel"
Toggle 0to1 DP_HPD1_Tst_OeSel "net DP_HPD1_Tst_OeSel"
Toggle 1to0 DP_HPD1_Tst_PipelineEn "net DP_HPD1_Tst_PipelineEn"
Toggle 0to1 DP_HPD1_Tst_PipelineEn "net DP_HPD1_Tst_PipelineEn"
Toggle 1to0 DP_VARY_BL0_Bsr_Acmode "net DP_VARY_BL0_Bsr_Acmode"
Toggle 0to1 DP_VARY_BL0_Bsr_Acmode "net DP_VARY_BL0_Bsr_Acmode"
Toggle 1to0 DP_VARY_BL0_Bsr_Actest "net DP_VARY_BL0_Bsr_Actest"
Toggle 0to1 DP_VARY_BL0_Bsr_Actest "net DP_VARY_BL0_Bsr_Actest"
Toggle 1to0 DP_VARY_BL0_Bsr_Capture "net DP_VARY_BL0_Bsr_Capture"
Toggle 0to1 DP_VARY_BL0_Bsr_Capture "net DP_VARY_BL0_Bsr_Capture"
Toggle 1to0 DP_VARY_BL0_Bsr_Capture_Pos "net DP_VARY_BL0_Bsr_Capture_Pos"
Toggle 0to1 DP_VARY_BL0_Bsr_Capture_Pos "net DP_VARY_BL0_Bsr_Capture_Pos"
Toggle 1to0 DP_VARY_BL0_Bsr_ClampEn "net DP_VARY_BL0_Bsr_ClampEn"
Toggle 0to1 DP_VARY_BL0_Bsr_ClampEn "net DP_VARY_BL0_Bsr_ClampEn"
Toggle 1to0 DP_VARY_BL0_Bsr_ExtestEn "net DP_VARY_BL0_Bsr_ExtestEn"
Toggle 0to1 DP_VARY_BL0_Bsr_ExtestEn "net DP_VARY_BL0_Bsr_ExtestEn"
Toggle 1to0 DP_VARY_BL0_Bsr_HizEn "net DP_VARY_BL0_Bsr_HizEn"
Toggle 0to1 DP_VARY_BL0_Bsr_HizEn "net DP_VARY_BL0_Bsr_HizEn"
Toggle 1to0 DP_VARY_BL0_Bsr_Hystclk "net DP_VARY_BL0_Bsr_Hystclk"
Toggle 0to1 DP_VARY_BL0_Bsr_Hystclk "net DP_VARY_BL0_Bsr_Hystclk"
Toggle 1to0 DP_VARY_BL0_Bsr_IntestEn "net DP_VARY_BL0_Bsr_IntestEn"
Toggle 0to1 DP_VARY_BL0_Bsr_IntestEn "net DP_VARY_BL0_Bsr_IntestEn"
Toggle 1to0 DP_VARY_BL0_Bsr_PauseDr "net DP_VARY_BL0_Bsr_PauseDr"
Toggle 0to1 DP_VARY_BL0_Bsr_PauseDr "net DP_VARY_BL0_Bsr_PauseDr"
Toggle 1to0 DP_VARY_BL0_Bsr_PulseEn "net DP_VARY_BL0_Bsr_PulseEn"
Toggle 0to1 DP_VARY_BL0_Bsr_PulseEn "net DP_VARY_BL0_Bsr_PulseEn"
Toggle 1to0 DP_VARY_BL0_Bsr_Rti "net DP_VARY_BL0_Bsr_Rti"
Toggle 0to1 DP_VARY_BL0_Bsr_Rti "net DP_VARY_BL0_Bsr_Rti"
Toggle 1to0 DP_VARY_BL0_Bsr_SampleEn "net DP_VARY_BL0_Bsr_SampleEn"
Toggle 0to1 DP_VARY_BL0_Bsr_SampleEn "net DP_VARY_BL0_Bsr_SampleEn"
Toggle 1to0 DP_VARY_BL0_Bsr_SelectDr "net DP_VARY_BL0_Bsr_SelectDr"
Toggle 0to1 DP_VARY_BL0_Bsr_SelectDr "net DP_VARY_BL0_Bsr_SelectDr"
Toggle 1to0 DP_VARY_BL0_Bsr_Shift "net DP_VARY_BL0_Bsr_Shift"
Toggle 0to1 DP_VARY_BL0_Bsr_Shift "net DP_VARY_BL0_Bsr_Shift"
Toggle 1to0 DP_VARY_BL0_Bsr_Shift_Pos "net DP_VARY_BL0_Bsr_Shift_Pos"
Toggle 0to1 DP_VARY_BL0_Bsr_Shift_Pos "net DP_VARY_BL0_Bsr_Shift_Pos"
Toggle 1to0 DP_VARY_BL0_Bsr_Tck "net DP_VARY_BL0_Bsr_Tck"
Toggle 0to1 DP_VARY_BL0_Bsr_Tck "net DP_VARY_BL0_Bsr_Tck"
Toggle 1to0 DP_VARY_BL0_Bsr_TrainEn "net DP_VARY_BL0_Bsr_TrainEn"
Toggle 0to1 DP_VARY_BL0_Bsr_TrainEn "net DP_VARY_BL0_Bsr_TrainEn"
Toggle 1to0 DP_VARY_BL0_Bsr_Update "net DP_VARY_BL0_Bsr_Update"
Toggle 0to1 DP_VARY_BL0_Bsr_Update "net DP_VARY_BL0_Bsr_Update"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_Bsi "net DP_VARY_BL0_CORE_DFTG_Bsi"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_Bsi "net DP_VARY_BL0_CORE_DFTG_Bsi"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_DFFClk "net DP_VARY_BL0_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_DFFClk "net DP_VARY_BL0_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_DFFData "net DP_VARY_BL0_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_DFFData "net DP_VARY_BL0_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_DFFSel "net DP_VARY_BL0_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_DFFSel "net DP_VARY_BL0_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iPD "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iPD "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iPU "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iPU "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iS0 "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iS0 "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iS1 "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iS1 "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_iSCHMEN"
ANNOTATION: " DFT related "
Toggle DP_VARY_BL0_CORE_DFTG_GPIO18_Override_phase_sel "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_en "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_en "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_seed "net DP_VARY_BL0_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_GPIO18_Tst_Out "net DP_VARY_BL0_CORE_DFTG_GPIO18_Tst_Out"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_GPIO18_Tst_Out "net DP_VARY_BL0_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 DP_VARY_BL0_CORE_DFTG_Tst_Pipeline_Clk "net DP_VARY_BL0_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 DP_VARY_BL0_CORE_DFTG_Tst_Pipeline_Clk "net DP_VARY_BL0_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_VARY_BL0_DFTG_CORE_Bso "net DP_VARY_BL0_DFTG_CORE_Bso"
Toggle 0to1 DP_VARY_BL0_DFTG_CORE_Bso "net DP_VARY_BL0_DFTG_CORE_Bso"
Toggle 1to0 DP_VARY_BL0_DFTG_CORE_GPIO18_Override_prbs_err "net DP_VARY_BL0_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 DP_VARY_BL0_DFTG_CORE_GPIO18_Override_prbs_err "net DP_VARY_BL0_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 DP_VARY_BL0_Tdr_override_GPIO18_oe "net DP_VARY_BL0_Tdr_override_GPIO18_oe"
Toggle 0to1 DP_VARY_BL0_Tdr_override_GPIO18_oe "net DP_VARY_BL0_Tdr_override_GPIO18_oe"
Toggle 1to0 DP_VARY_BL0_Tdr_override_GPIO18_oesel_en "net DP_VARY_BL0_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 DP_VARY_BL0_Tdr_override_GPIO18_oesel_en "net DP_VARY_BL0_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 DP_VARY_BL0_Tdr_override_GPIO18_tstout "net DP_VARY_BL0_Tdr_override_GPIO18_tstout"
Toggle 0to1 DP_VARY_BL0_Tdr_override_GPIO18_tstout "net DP_VARY_BL0_Tdr_override_GPIO18_tstout"
Toggle 1to0 DP_VARY_BL0_Tst_DataInSel "net DP_VARY_BL0_Tst_DataInSel"
Toggle 0to1 DP_VARY_BL0_Tst_DataInSel "net DP_VARY_BL0_Tst_DataInSel"
Toggle 1to0 DP_VARY_BL0_Tst_DataOutSel "net DP_VARY_BL0_Tst_DataOutSel"
Toggle 0to1 DP_VARY_BL0_Tst_DataOutSel "net DP_VARY_BL0_Tst_DataOutSel"
Toggle 1to0 DP_VARY_BL0_Tst_Mode "net DP_VARY_BL0_Tst_Mode"
Toggle 0to1 DP_VARY_BL0_Tst_Mode "net DP_VARY_BL0_Tst_Mode"
Toggle 1to0 DP_VARY_BL0_Tst_OeIn "net DP_VARY_BL0_Tst_OeIn"
Toggle 0to1 DP_VARY_BL0_Tst_OeIn "net DP_VARY_BL0_Tst_OeIn"
Toggle 1to0 DP_VARY_BL0_Tst_OeOut "net DP_VARY_BL0_Tst_OeOut"
Toggle 0to1 DP_VARY_BL0_Tst_OeOut "net DP_VARY_BL0_Tst_OeOut"
Toggle 1to0 DP_VARY_BL0_Tst_OeSel "net DP_VARY_BL0_Tst_OeSel"
Toggle 0to1 DP_VARY_BL0_Tst_OeSel "net DP_VARY_BL0_Tst_OeSel"
Toggle 1to0 DP_VARY_BL0_Tst_PipelineEn "net DP_VARY_BL0_Tst_PipelineEn"
Toggle 0to1 DP_VARY_BL0_Tst_PipelineEn "net DP_VARY_BL0_Tst_PipelineEn"
Toggle 1to0 GENERICB_Bsr_Acmode "net GENERICB_Bsr_Acmode"
Toggle 0to1 GENERICB_Bsr_Acmode "net GENERICB_Bsr_Acmode"
Toggle 1to0 GENERICB_Bsr_Actest "net GENERICB_Bsr_Actest"
Toggle 0to1 GENERICB_Bsr_Actest "net GENERICB_Bsr_Actest"
Toggle 1to0 GENERICB_Bsr_Capture "net GENERICB_Bsr_Capture"
Toggle 0to1 GENERICB_Bsr_Capture "net GENERICB_Bsr_Capture"
Toggle 1to0 GENERICB_Bsr_Capture_Pos "net GENERICB_Bsr_Capture_Pos"
Toggle 0to1 GENERICB_Bsr_Capture_Pos "net GENERICB_Bsr_Capture_Pos"
Toggle 1to0 GENERICB_Bsr_ClampEn "net GENERICB_Bsr_ClampEn"
Toggle 0to1 GENERICB_Bsr_ClampEn "net GENERICB_Bsr_ClampEn"
Toggle 1to0 GENERICB_Bsr_ExtestEn "net GENERICB_Bsr_ExtestEn"
Toggle 0to1 GENERICB_Bsr_ExtestEn "net GENERICB_Bsr_ExtestEn"
Toggle 1to0 GENERICB_Bsr_HizEn "net GENERICB_Bsr_HizEn"
Toggle 0to1 GENERICB_Bsr_HizEn "net GENERICB_Bsr_HizEn"
Toggle 1to0 GENERICB_Bsr_Hystclk "net GENERICB_Bsr_Hystclk"
Toggle 0to1 GENERICB_Bsr_Hystclk "net GENERICB_Bsr_Hystclk"
Toggle 1to0 GENERICB_Bsr_IntestEn "net GENERICB_Bsr_IntestEn"
Toggle 0to1 GENERICB_Bsr_IntestEn "net GENERICB_Bsr_IntestEn"
Toggle 1to0 GENERICB_Bsr_PauseDr "net GENERICB_Bsr_PauseDr"
Toggle 0to1 GENERICB_Bsr_PauseDr "net GENERICB_Bsr_PauseDr"
Toggle 1to0 GENERICB_Bsr_PulseEn "net GENERICB_Bsr_PulseEn"
Toggle 0to1 GENERICB_Bsr_PulseEn "net GENERICB_Bsr_PulseEn"
Toggle 1to0 GENERICB_Bsr_Rti "net GENERICB_Bsr_Rti"
Toggle 0to1 GENERICB_Bsr_Rti "net GENERICB_Bsr_Rti"
Toggle 1to0 GENERICB_Bsr_SampleEn "net GENERICB_Bsr_SampleEn"
Toggle 0to1 GENERICB_Bsr_SampleEn "net GENERICB_Bsr_SampleEn"
Toggle 1to0 GENERICB_Bsr_SelectDr "net GENERICB_Bsr_SelectDr"
Toggle 0to1 GENERICB_Bsr_SelectDr "net GENERICB_Bsr_SelectDr"
Toggle 1to0 GENERICB_Bsr_Shift "net GENERICB_Bsr_Shift"
Toggle 0to1 GENERICB_Bsr_Shift "net GENERICB_Bsr_Shift"
Toggle 1to0 GENERICB_Bsr_Shift_Pos "net GENERICB_Bsr_Shift_Pos"
Toggle 0to1 GENERICB_Bsr_Shift_Pos "net GENERICB_Bsr_Shift_Pos"
Toggle 1to0 GENERICB_Bsr_Tck "net GENERICB_Bsr_Tck"
Toggle 0to1 GENERICB_Bsr_Tck "net GENERICB_Bsr_Tck"
Toggle 1to0 GENERICB_Bsr_TrainEn "net GENERICB_Bsr_TrainEn"
Toggle 0to1 GENERICB_Bsr_TrainEn "net GENERICB_Bsr_TrainEn"
Toggle 1to0 GENERICB_Bsr_Update "net GENERICB_Bsr_Update"
Toggle 0to1 GENERICB_Bsr_Update "net GENERICB_Bsr_Update"
Toggle 1to0 GENERICB_CORE_DFTG_Bsi "net GENERICB_CORE_DFTG_Bsi"
Toggle 0to1 GENERICB_CORE_DFTG_Bsi "net GENERICB_CORE_DFTG_Bsi"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_DFFClk "net GENERICB_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_DFFClk "net GENERICB_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_DFFData "net GENERICB_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_DFFData "net GENERICB_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_DFFSel "net GENERICB_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_DFFSel "net GENERICB_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_Override_iPD "net GENERICB_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_Override_iPD "net GENERICB_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_Override_iPU "net GENERICB_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_Override_iPU "net GENERICB_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_Override_iS0 "net GENERICB_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_Override_iS0 "net GENERICB_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_Override_iS1 "net GENERICB_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_Override_iS1 "net GENERICB_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_Override_iSCHMEN "net GENERICB_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_Override_iSCHMEN "net GENERICB_CORE_DFTG_GPIO18_Override_iSCHMEN"
ANNOTATION: " DFT related "
Toggle GENERICB_CORE_DFTG_GPIO18_Override_phase_sel "net GENERICB_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_Override_prbs_clr "net GENERICB_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_Override_prbs_clr "net GENERICB_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_Override_prbs_en "net GENERICB_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_Override_prbs_en "net GENERICB_CORE_DFTG_GPIO18_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle GENERICB_CORE_DFTG_GPIO18_Override_prbs_seed "net GENERICB_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 1to0 GENERICB_CORE_DFTG_GPIO18_Tst_Out "net GENERICB_CORE_DFTG_GPIO18_Tst_Out"
Toggle 0to1 GENERICB_CORE_DFTG_GPIO18_Tst_Out "net GENERICB_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 GENERICB_CORE_DFTG_Tst_Pipeline_Clk "net GENERICB_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 GENERICB_CORE_DFTG_Tst_Pipeline_Clk "net GENERICB_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 GENERICB_DFTG_CORE_Bso "net GENERICB_DFTG_CORE_Bso"
Toggle 0to1 GENERICB_DFTG_CORE_Bso "net GENERICB_DFTG_CORE_Bso"
Toggle 1to0 GENERICB_DFTG_CORE_GPIO18_Override_prbs_err "net GENERICB_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 GENERICB_DFTG_CORE_GPIO18_Override_prbs_err "net GENERICB_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 GENERICB_Tdr_override_GPIO18_oe "net GENERICB_Tdr_override_GPIO18_oe"
Toggle 0to1 GENERICB_Tdr_override_GPIO18_oe "net GENERICB_Tdr_override_GPIO18_oe"
Toggle 1to0 GENERICB_Tdr_override_GPIO18_oesel_en "net GENERICB_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 GENERICB_Tdr_override_GPIO18_oesel_en "net GENERICB_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 GENERICB_Tdr_override_GPIO18_tstout "net GENERICB_Tdr_override_GPIO18_tstout"
Toggle 0to1 GENERICB_Tdr_override_GPIO18_tstout "net GENERICB_Tdr_override_GPIO18_tstout"
Toggle 1to0 GENERICB_Tst_DataInSel "net GENERICB_Tst_DataInSel"
Toggle 0to1 GENERICB_Tst_DataInSel "net GENERICB_Tst_DataInSel"
Toggle 1to0 GENERICB_Tst_DataOutSel "net GENERICB_Tst_DataOutSel"
Toggle 0to1 GENERICB_Tst_DataOutSel "net GENERICB_Tst_DataOutSel"
Toggle 1to0 GENERICB_Tst_Mode "net GENERICB_Tst_Mode"
Toggle 0to1 GENERICB_Tst_Mode "net GENERICB_Tst_Mode"
Toggle 1to0 GENERICB_Tst_OeIn "net GENERICB_Tst_OeIn"
Toggle 0to1 GENERICB_Tst_OeIn "net GENERICB_Tst_OeIn"
Toggle 1to0 GENERICB_Tst_OeOut "net GENERICB_Tst_OeOut"
Toggle 0to1 GENERICB_Tst_OeOut "net GENERICB_Tst_OeOut"
Toggle 1to0 GENERICB_Tst_OeSel "net GENERICB_Tst_OeSel"
Toggle 0to1 GENERICB_Tst_OeSel "net GENERICB_Tst_OeSel"
Toggle 1to0 GENERICB_Tst_PipelineEn "net GENERICB_Tst_PipelineEn"
Toggle 0to1 GENERICB_Tst_PipelineEn "net GENERICB_Tst_PipelineEn"
Toggle 1to0 tmdp0_Bsr_Acmode "net tmdp0_Bsr_Acmode"
Toggle 0to1 tmdp0_Bsr_Acmode "net tmdp0_Bsr_Acmode"
Toggle 1to0 tmdp0_Bsr_Actest "net tmdp0_Bsr_Actest"
Toggle 0to1 tmdp0_Bsr_Actest "net tmdp0_Bsr_Actest"
Toggle 1to0 tmdp0_Bsr_Capture "net tmdp0_Bsr_Capture"
Toggle 0to1 tmdp0_Bsr_Capture "net tmdp0_Bsr_Capture"
Toggle 1to0 tmdp0_Bsr_Capture_Pos "net tmdp0_Bsr_Capture_Pos"
Toggle 0to1 tmdp0_Bsr_Capture_Pos "net tmdp0_Bsr_Capture_Pos"
Toggle 1to0 tmdp0_Bsr_ClampEn "net tmdp0_Bsr_ClampEn"
Toggle 0to1 tmdp0_Bsr_ClampEn "net tmdp0_Bsr_ClampEn"
Toggle 1to0 tmdp0_Bsr_ExtestEn "net tmdp0_Bsr_ExtestEn"
Toggle 0to1 tmdp0_Bsr_ExtestEn "net tmdp0_Bsr_ExtestEn"
Toggle 1to0 tmdp0_Bsr_HizEn "net tmdp0_Bsr_HizEn"
Toggle 0to1 tmdp0_Bsr_HizEn "net tmdp0_Bsr_HizEn"
Toggle 1to0 tmdp0_Bsr_Hystclk "net tmdp0_Bsr_Hystclk"
Toggle 0to1 tmdp0_Bsr_Hystclk "net tmdp0_Bsr_Hystclk"
Toggle 1to0 tmdp0_Bsr_IntestEn "net tmdp0_Bsr_IntestEn"
Toggle 0to1 tmdp0_Bsr_IntestEn "net tmdp0_Bsr_IntestEn"
Toggle 1to0 tmdp0_Bsr_PauseDr "net tmdp0_Bsr_PauseDr"
Toggle 0to1 tmdp0_Bsr_PauseDr "net tmdp0_Bsr_PauseDr"
Toggle 1to0 tmdp0_Bsr_PulseEn "net tmdp0_Bsr_PulseEn"
Toggle 0to1 tmdp0_Bsr_PulseEn "net tmdp0_Bsr_PulseEn"
Toggle 1to0 tmdp0_Bsr_Rti "net tmdp0_Bsr_Rti"
Toggle 0to1 tmdp0_Bsr_Rti "net tmdp0_Bsr_Rti"
Toggle 1to0 tmdp0_Bsr_SampleEn "net tmdp0_Bsr_SampleEn"
Toggle 0to1 tmdp0_Bsr_SampleEn "net tmdp0_Bsr_SampleEn"
Toggle 1to0 tmdp0_Bsr_SelectDr "net tmdp0_Bsr_SelectDr"
Toggle 0to1 tmdp0_Bsr_SelectDr "net tmdp0_Bsr_SelectDr"
Toggle 1to0 tmdp0_Bsr_Shift "net tmdp0_Bsr_Shift"
Toggle 0to1 tmdp0_Bsr_Shift "net tmdp0_Bsr_Shift"
Toggle 1to0 tmdp0_Bsr_Shift_Pos "net tmdp0_Bsr_Shift_Pos"
Toggle 0to1 tmdp0_Bsr_Shift_Pos "net tmdp0_Bsr_Shift_Pos"
Toggle 1to0 tmdp0_Bsr_Tck "net tmdp0_Bsr_Tck"
Toggle 0to1 tmdp0_Bsr_Tck "net tmdp0_Bsr_Tck"
Toggle 1to0 tmdp0_Bsr_TrainEn "net tmdp0_Bsr_TrainEn"
Toggle 0to1 tmdp0_Bsr_TrainEn "net tmdp0_Bsr_TrainEn"
Toggle 1to0 tmdp0_Bsr_Update "net tmdp0_Bsr_Update"
Toggle 0to1 tmdp0_Bsr_Update "net tmdp0_Bsr_Update"
Toggle 1to0 tmdp0_CORE_DFTG_ACCLK0 "net tmdp0_CORE_DFTG_ACCLK0"
Toggle 0to1 tmdp0_CORE_DFTG_ACCLK0 "net tmdp0_CORE_DFTG_ACCLK0"
Toggle 1to0 tmdp0_CORE_DFTG_ACCLK1 "net tmdp0_CORE_DFTG_ACCLK1"
Toggle 0to1 tmdp0_CORE_DFTG_ACCLK1 "net tmdp0_CORE_DFTG_ACCLK1"
Toggle 1to0 tmdp0_CORE_DFTG_AEB_001_STAC "net tmdp0_CORE_DFTG_AEB_001_STAC"
Toggle 0to1 tmdp0_CORE_DFTG_AEB_001_STAC "net tmdp0_CORE_DFTG_AEB_001_STAC"
Toggle 1to0 tmdp0_CORE_DFTG_AEB_002_ALTTAP "net tmdp0_CORE_DFTG_AEB_002_ALTTAP"
Toggle 0to1 tmdp0_CORE_DFTG_AEB_002_ALTTAP "net tmdp0_CORE_DFTG_AEB_002_ALTTAP"
Toggle 1to0 tmdp0_CORE_DFTG_AcScanCaptEn "net tmdp0_CORE_DFTG_AcScanCaptEn"
Toggle 0to1 tmdp0_CORE_DFTG_AcScanCaptEn "net tmdp0_CORE_DFTG_AcScanCaptEn"
Toggle 1to0 tmdp0_CORE_DFTG_Bsi "net tmdp0_CORE_DFTG_Bsi"
Toggle 0to1 tmdp0_CORE_DFTG_Bsi "net tmdp0_CORE_DFTG_Bsi"
ANNOTATION: " DFT related "
Toggle tmdp0_CORE_DFTG_Charz_clk_ObsData_m "net tmdp0_CORE_DFTG_Charz_clk_ObsData_m[4:0]"
ANNOTATION: " DFT related "
Toggle tmdp0_CORE_DFTG_Charz_clk_ObsData_p "net tmdp0_CORE_DFTG_Charz_clk_ObsData_p[4:0]"
Toggle 1to0 tmdp0_CORE_DFTG_Charz_clk_ObsEn "net tmdp0_CORE_DFTG_Charz_clk_ObsEn"
Toggle 0to1 tmdp0_CORE_DFTG_Charz_clk_ObsEn "net tmdp0_CORE_DFTG_Charz_clk_ObsEn"
Toggle 1to0 tmdp0_CORE_DFTG_Cpl_REFCLK "net tmdp0_CORE_DFTG_Cpl_REFCLK"
Toggle 0to1 tmdp0_CORE_DFTG_Cpl_REFCLK "net tmdp0_CORE_DFTG_Cpl_REFCLK"
Toggle 1to0 tmdp0_CORE_DFTG_DaisyClkIn_n "net tmdp0_CORE_DFTG_DaisyClkIn_n"
Toggle 0to1 tmdp0_CORE_DFTG_DaisyClkIn_n "net tmdp0_CORE_DFTG_DaisyClkIn_n"
Toggle 1to0 tmdp0_CORE_DFTG_DaisyClkIn_p "net tmdp0_CORE_DFTG_DaisyClkIn_p"
Toggle 0to1 tmdp0_CORE_DFTG_DaisyClkIn_p "net tmdp0_CORE_DFTG_DaisyClkIn_p"
Toggle 1to0 tmdp0_CORE_DFTG_EdtUpdate "net tmdp0_CORE_DFTG_EdtUpdate"
Toggle 0to1 tmdp0_CORE_DFTG_EdtUpdate "net tmdp0_CORE_DFTG_EdtUpdate"
Toggle 1to0 tmdp0_CORE_DFTG_OCC_400 "net tmdp0_CORE_DFTG_OCC_400"
Toggle 0to1 tmdp0_CORE_DFTG_OCC_400 "net tmdp0_CORE_DFTG_OCC_400"
Toggle 1to0 tmdp0_CORE_DFTG_OCC_810 "net tmdp0_CORE_DFTG_OCC_810"
Toggle 0to1 tmdp0_CORE_DFTG_OCC_810 "net tmdp0_CORE_DFTG_OCC_810"
Toggle 1to0 tmdp0_CORE_DFTG_ObsClkIn_0_n "net tmdp0_CORE_DFTG_ObsClkIn_0_n"
Toggle 0to1 tmdp0_CORE_DFTG_ObsClkIn_0_n "net tmdp0_CORE_DFTG_ObsClkIn_0_n"
Toggle 1to0 tmdp0_CORE_DFTG_ObsClkIn_0_p "net tmdp0_CORE_DFTG_ObsClkIn_0_p"
Toggle 0to1 tmdp0_CORE_DFTG_ObsClkIn_0_p "net tmdp0_CORE_DFTG_ObsClkIn_0_p"
Toggle 1to0 tmdp0_CORE_DFTG_ObsClkIn_1_n "net tmdp0_CORE_DFTG_ObsClkIn_1_n"
Toggle 0to1 tmdp0_CORE_DFTG_ObsClkIn_1_n "net tmdp0_CORE_DFTG_ObsClkIn_1_n"
Toggle 1to0 tmdp0_CORE_DFTG_ObsClkIn_1_p "net tmdp0_CORE_DFTG_ObsClkIn_1_p"
Toggle 0to1 tmdp0_CORE_DFTG_ObsClkIn_1_p "net tmdp0_CORE_DFTG_ObsClkIn_1_p"
Toggle 1to0 tmdp0_CORE_DFTG_ObsClkIn_2_n "net tmdp0_CORE_DFTG_ObsClkIn_2_n"
Toggle 0to1 tmdp0_CORE_DFTG_ObsClkIn_2_n "net tmdp0_CORE_DFTG_ObsClkIn_2_n"
Toggle 1to0 tmdp0_CORE_DFTG_ObsClkIn_2_p "net tmdp0_CORE_DFTG_ObsClkIn_2_p"
Toggle 0to1 tmdp0_CORE_DFTG_ObsClkIn_2_p "net tmdp0_CORE_DFTG_ObsClkIn_2_p"
Toggle 1to0 tmdp0_CORE_DFTG_ObsClkIn_3_n "net tmdp0_CORE_DFTG_ObsClkIn_3_n"
Toggle 0to1 tmdp0_CORE_DFTG_ObsClkIn_3_n "net tmdp0_CORE_DFTG_ObsClkIn_3_n"
Toggle 1to0 tmdp0_CORE_DFTG_ObsClkIn_3_p "net tmdp0_CORE_DFTG_ObsClkIn_3_p"
Toggle 0to1 tmdp0_CORE_DFTG_ObsClkIn_3_p "net tmdp0_CORE_DFTG_ObsClkIn_3_p"
Toggle 1to0 tmdp0_CORE_DFTG_ScanChannelIn_0 "net tmdp0_CORE_DFTG_ScanChannelIn_0"
Toggle 0to1 tmdp0_CORE_DFTG_ScanChannelIn_0 "net tmdp0_CORE_DFTG_ScanChannelIn_0"
Toggle 1to0 tmdp0_CORE_DFTG_ScanChannelIn_1 "net tmdp0_CORE_DFTG_ScanChannelIn_1"
Toggle 0to1 tmdp0_CORE_DFTG_ScanChannelIn_1 "net tmdp0_CORE_DFTG_ScanChannelIn_1"
Toggle 1to0 tmdp0_CORE_DFTG_ScanChannelIn_2 "net tmdp0_CORE_DFTG_ScanChannelIn_2"
Toggle 0to1 tmdp0_CORE_DFTG_ScanChannelIn_2 "net tmdp0_CORE_DFTG_ScanChannelIn_2"
Toggle 1to0 tmdp0_CORE_DFTG_ScanChannelIn_3 "net tmdp0_CORE_DFTG_ScanChannelIn_3"
Toggle 0to1 tmdp0_CORE_DFTG_ScanChannelIn_3 "net tmdp0_CORE_DFTG_ScanChannelIn_3"
Toggle 1to0 tmdp0_CORE_DFTG_ScanChannelIn_4 "net tmdp0_CORE_DFTG_ScanChannelIn_4"
Toggle 0to1 tmdp0_CORE_DFTG_ScanChannelIn_4 "net tmdp0_CORE_DFTG_ScanChannelIn_4"
Toggle 1to0 tmdp0_CORE_DFTG_ScanChannelIn_5 "net tmdp0_CORE_DFTG_ScanChannelIn_5"
Toggle 0to1 tmdp0_CORE_DFTG_ScanChannelIn_5 "net tmdp0_CORE_DFTG_ScanChannelIn_5"
Toggle 1to0 tmdp0_CORE_DFTG_ScanClk "net tmdp0_CORE_DFTG_ScanClk"
Toggle 0to1 tmdp0_CORE_DFTG_ScanClk "net tmdp0_CORE_DFTG_ScanClk"
Toggle 1to0 tmdp0_CORE_DFTG_ScanShiftClk "net tmdp0_CORE_DFTG_ScanShiftClk"
Toggle 0to1 tmdp0_CORE_DFTG_ScanShiftClk "net tmdp0_CORE_DFTG_ScanShiftClk"
Toggle 1to0 tmdp0_CORE_DFTG_ScanShiftEn "net tmdp0_CORE_DFTG_ScanShiftEn"
Toggle 0to1 tmdp0_CORE_DFTG_ScanShiftEn "net tmdp0_CORE_DFTG_ScanShiftEn"
ANNOTATION: " DFT related "
Toggle tmdp0_CORE_DFTG_SpareIn "net tmdp0_CORE_DFTG_SpareIn[7:0]"
Toggle 1to0 tmdp0_CORE_DFTG_StopOnSkd "net tmdp0_CORE_DFTG_StopOnSkd"
Toggle 0to1 tmdp0_CORE_DFTG_StopOnSkd "net tmdp0_CORE_DFTG_StopOnSkd"
Toggle 1to0 tmdp0_DFTG_CORE_Bso "net tmdp0_DFTG_CORE_Bso"
Toggle 0to1 tmdp0_DFTG_CORE_Bso "net tmdp0_DFTG_CORE_Bso"
Toggle 1to0 tmdp0_DFTG_CORE_CGTE "net tmdp0_DFTG_CORE_CGTE"
Toggle 0to1 tmdp0_DFTG_CORE_CGTE "net tmdp0_DFTG_CORE_CGTE"
Toggle 1to0 tmdp0_DFTG_CORE_ClkOut "net tmdp0_DFTG_CORE_ClkOut"
Toggle 0to1 tmdp0_DFTG_CORE_ClkOut "net tmdp0_DFTG_CORE_ClkOut"
Toggle 1to0 tmdp0_DFTG_CORE_ObsClkOut_n "net tmdp0_DFTG_CORE_ObsClkOut_n"
Toggle 0to1 tmdp0_DFTG_CORE_ObsClkOut_n "net tmdp0_DFTG_CORE_ObsClkOut_n"
Toggle 1to0 tmdp0_DFTG_CORE_ObsClkOut_p "net tmdp0_DFTG_CORE_ObsClkOut_p"
Toggle 0to1 tmdp0_DFTG_CORE_ObsClkOut_p "net tmdp0_DFTG_CORE_ObsClkOut_p"
Toggle 1to0 tmdp0_DFTG_CORE_ScanChannelOut_0 "net tmdp0_DFTG_CORE_ScanChannelOut_0"
Toggle 0to1 tmdp0_DFTG_CORE_ScanChannelOut_0 "net tmdp0_DFTG_CORE_ScanChannelOut_0"
Toggle 1to0 tmdp0_DFTG_CORE_ScanChannelOut_1 "net tmdp0_DFTG_CORE_ScanChannelOut_1"
Toggle 0to1 tmdp0_DFTG_CORE_ScanChannelOut_1 "net tmdp0_DFTG_CORE_ScanChannelOut_1"
Toggle 1to0 tmdp0_DFTG_CORE_ScanChannelOut_2 "net tmdp0_DFTG_CORE_ScanChannelOut_2"
Toggle 0to1 tmdp0_DFTG_CORE_ScanChannelOut_2 "net tmdp0_DFTG_CORE_ScanChannelOut_2"
Toggle 1to0 tmdp0_DFTG_CORE_ScanChannelOut_3 "net tmdp0_DFTG_CORE_ScanChannelOut_3"
Toggle 0to1 tmdp0_DFTG_CORE_ScanChannelOut_3 "net tmdp0_DFTG_CORE_ScanChannelOut_3"
Toggle 1to0 tmdp0_DFTG_CORE_ScanChannelOut_4 "net tmdp0_DFTG_CORE_ScanChannelOut_4"
Toggle 0to1 tmdp0_DFTG_CORE_ScanChannelOut_4 "net tmdp0_DFTG_CORE_ScanChannelOut_4"
Toggle 1to0 tmdp0_DFTG_CORE_ScanChannelOut_5 "net tmdp0_DFTG_CORE_ScanChannelOut_5"
Toggle 0to1 tmdp0_DFTG_CORE_ScanChannelOut_5 "net tmdp0_DFTG_CORE_ScanChannelOut_5"
ANNOTATION: " DFT related "
Toggle tmdp0_DFTG_CORE_SpareOut "net tmdp0_DFTG_CORE_SpareOut[7:0]"
Toggle 1to0 tmdp0_Stac_AltTapEn "net tmdp0_Stac_AltTapEn"
Toggle 0to1 tmdp0_Stac_AltTapEn "net tmdp0_Stac_AltTapEn"
Toggle 1to0 tmdp0_Stac_AltTdoEn "net tmdp0_Stac_AltTdoEn"
Toggle 0to1 tmdp0_Stac_AltTdoEn "net tmdp0_Stac_AltTdoEn"
Toggle 1to0 tmdp0_Stac_PipelineEn "net tmdp0_Stac_PipelineEn"
Toggle 0to1 tmdp0_Stac_PipelineEn "net tmdp0_Stac_PipelineEn"
Toggle 1to0 tmdp0_Stac_SelectWSP "net tmdp0_Stac_SelectWSP"
Toggle 0to1 tmdp0_Stac_SelectWSP "net tmdp0_Stac_SelectWSP"
Toggle 1to0 tmdp0_Stac_TapInTlr "net tmdp0_Stac_TapInTlr"
Toggle 0to1 tmdp0_Stac_TapInTlr "net tmdp0_Stac_TapInTlr"
Toggle 1to0 tmdp0_Stac_Tms "net tmdp0_Stac_Tms"
Toggle 0to1 tmdp0_Stac_Tms "net tmdp0_Stac_Tms"
Toggle 1to0 tmdp0_Stac_Wrck "net tmdp0_Stac_Wrck"
Toggle 0to1 tmdp0_Stac_Wrck "net tmdp0_Stac_Wrck"
Toggle 1to0 tmdp0_Stac_WrstN "net tmdp0_Stac_WrstN"
Toggle 0to1 tmdp0_Stac_WrstN "net tmdp0_Stac_WrstN"
Toggle 1to0 tmdp0_Stac_Wsi "net tmdp0_Stac_Wsi"
Toggle 0to1 tmdp0_Stac_Wsi "net tmdp0_Stac_Wsi"
Toggle 1to0 tmdp0_Stac_Wso "net tmdp0_Stac_Wso"
Toggle 0to1 tmdp0_Stac_Wso "net tmdp0_Stac_Wso"
Toggle 1to0 tmdp1_Bsr_Acmode "net tmdp1_Bsr_Acmode"
Toggle 0to1 tmdp1_Bsr_Acmode "net tmdp1_Bsr_Acmode"
Toggle 1to0 tmdp1_Bsr_Actest "net tmdp1_Bsr_Actest"
Toggle 0to1 tmdp1_Bsr_Actest "net tmdp1_Bsr_Actest"
Toggle 1to0 tmdp1_Bsr_Capture "net tmdp1_Bsr_Capture"
Toggle 0to1 tmdp1_Bsr_Capture "net tmdp1_Bsr_Capture"
Toggle 1to0 tmdp1_Bsr_Capture_Pos "net tmdp1_Bsr_Capture_Pos"
Toggle 0to1 tmdp1_Bsr_Capture_Pos "net tmdp1_Bsr_Capture_Pos"
Toggle 1to0 tmdp1_Bsr_ClampEn "net tmdp1_Bsr_ClampEn"
Toggle 0to1 tmdp1_Bsr_ClampEn "net tmdp1_Bsr_ClampEn"
Toggle 1to0 tmdp1_Bsr_ExtestEn "net tmdp1_Bsr_ExtestEn"
Toggle 0to1 tmdp1_Bsr_ExtestEn "net tmdp1_Bsr_ExtestEn"
Toggle 1to0 tmdp1_Bsr_HizEn "net tmdp1_Bsr_HizEn"
Toggle 0to1 tmdp1_Bsr_HizEn "net tmdp1_Bsr_HizEn"
Toggle 1to0 tmdp1_Bsr_Hystclk "net tmdp1_Bsr_Hystclk"
Toggle 0to1 tmdp1_Bsr_Hystclk "net tmdp1_Bsr_Hystclk"
Toggle 1to0 tmdp1_Bsr_IntestEn "net tmdp1_Bsr_IntestEn"
Toggle 0to1 tmdp1_Bsr_IntestEn "net tmdp1_Bsr_IntestEn"
Toggle 1to0 tmdp1_Bsr_PauseDr "net tmdp1_Bsr_PauseDr"
Toggle 0to1 tmdp1_Bsr_PauseDr "net tmdp1_Bsr_PauseDr"
Toggle 1to0 tmdp1_Bsr_PulseEn "net tmdp1_Bsr_PulseEn"
Toggle 0to1 tmdp1_Bsr_PulseEn "net tmdp1_Bsr_PulseEn"
Toggle 1to0 tmdp1_Bsr_Rti "net tmdp1_Bsr_Rti"
Toggle 0to1 tmdp1_Bsr_Rti "net tmdp1_Bsr_Rti"
Toggle 1to0 tmdp1_Bsr_SampleEn "net tmdp1_Bsr_SampleEn"
Toggle 0to1 tmdp1_Bsr_SampleEn "net tmdp1_Bsr_SampleEn"
Toggle 1to0 tmdp1_Bsr_SelectDr "net tmdp1_Bsr_SelectDr"
Toggle 0to1 tmdp1_Bsr_SelectDr "net tmdp1_Bsr_SelectDr"
Toggle 1to0 tmdp1_Bsr_Shift "net tmdp1_Bsr_Shift"
Toggle 0to1 tmdp1_Bsr_Shift "net tmdp1_Bsr_Shift"
Toggle 1to0 tmdp1_Bsr_Shift_Pos "net tmdp1_Bsr_Shift_Pos"
Toggle 0to1 tmdp1_Bsr_Shift_Pos "net tmdp1_Bsr_Shift_Pos"
Toggle 1to0 tmdp1_Bsr_Tck "net tmdp1_Bsr_Tck"
Toggle 0to1 tmdp1_Bsr_Tck "net tmdp1_Bsr_Tck"
Toggle 1to0 tmdp1_Bsr_TrainEn "net tmdp1_Bsr_TrainEn"
Toggle 0to1 tmdp1_Bsr_TrainEn "net tmdp1_Bsr_TrainEn"
Toggle 1to0 tmdp1_Bsr_Update "net tmdp1_Bsr_Update"
Toggle 0to1 tmdp1_Bsr_Update "net tmdp1_Bsr_Update"
Toggle 1to0 tmdp1_CORE_DFTG_ACCLK0 "net tmdp1_CORE_DFTG_ACCLK0"
Toggle 0to1 tmdp1_CORE_DFTG_ACCLK0 "net tmdp1_CORE_DFTG_ACCLK0"
Toggle 1to0 tmdp1_CORE_DFTG_ACCLK1 "net tmdp1_CORE_DFTG_ACCLK1"
Toggle 0to1 tmdp1_CORE_DFTG_ACCLK1 "net tmdp1_CORE_DFTG_ACCLK1"
Toggle 1to0 tmdp1_CORE_DFTG_AEB_001_STAC "net tmdp1_CORE_DFTG_AEB_001_STAC"
Toggle 0to1 tmdp1_CORE_DFTG_AEB_001_STAC "net tmdp1_CORE_DFTG_AEB_001_STAC"
Toggle 1to0 tmdp1_CORE_DFTG_AEB_002_ALTTAP "net tmdp1_CORE_DFTG_AEB_002_ALTTAP"
Toggle 0to1 tmdp1_CORE_DFTG_AEB_002_ALTTAP "net tmdp1_CORE_DFTG_AEB_002_ALTTAP"
Toggle 1to0 tmdp1_CORE_DFTG_AcScanCaptEn "net tmdp1_CORE_DFTG_AcScanCaptEn"
Toggle 0to1 tmdp1_CORE_DFTG_AcScanCaptEn "net tmdp1_CORE_DFTG_AcScanCaptEn"
Toggle 1to0 tmdp1_CORE_DFTG_Bsi "net tmdp1_CORE_DFTG_Bsi"
Toggle 0to1 tmdp1_CORE_DFTG_Bsi "net tmdp1_CORE_DFTG_Bsi"
ANNOTATION: " DFT related "
Toggle tmdp1_CORE_DFTG_Charz_clk_ObsData_m "net tmdp1_CORE_DFTG_Charz_clk_ObsData_m[4:0]"
ANNOTATION: " DFT related "
Toggle tmdp1_CORE_DFTG_Charz_clk_ObsData_p "net tmdp1_CORE_DFTG_Charz_clk_ObsData_p[4:0]"
Toggle 1to0 tmdp1_CORE_DFTG_Charz_clk_ObsEn "net tmdp1_CORE_DFTG_Charz_clk_ObsEn"
Toggle 0to1 tmdp1_CORE_DFTG_Charz_clk_ObsEn "net tmdp1_CORE_DFTG_Charz_clk_ObsEn"
Toggle 1to0 tmdp1_CORE_DFTG_Cpl_REFCLK "net tmdp1_CORE_DFTG_Cpl_REFCLK"
Toggle 0to1 tmdp1_CORE_DFTG_Cpl_REFCLK "net tmdp1_CORE_DFTG_Cpl_REFCLK"
Toggle 1to0 tmdp1_CORE_DFTG_DaisyClkIn_n "net tmdp1_CORE_DFTG_DaisyClkIn_n"
Toggle 0to1 tmdp1_CORE_DFTG_DaisyClkIn_n "net tmdp1_CORE_DFTG_DaisyClkIn_n"
Toggle 1to0 tmdp1_CORE_DFTG_DaisyClkIn_p "net tmdp1_CORE_DFTG_DaisyClkIn_p"
Toggle 0to1 tmdp1_CORE_DFTG_DaisyClkIn_p "net tmdp1_CORE_DFTG_DaisyClkIn_p"
Toggle 1to0 tmdp1_CORE_DFTG_EdtUpdate "net tmdp1_CORE_DFTG_EdtUpdate"
Toggle 0to1 tmdp1_CORE_DFTG_EdtUpdate "net tmdp1_CORE_DFTG_EdtUpdate"
Toggle 1to0 tmdp1_CORE_DFTG_OCC_400 "net tmdp1_CORE_DFTG_OCC_400"
Toggle 0to1 tmdp1_CORE_DFTG_OCC_400 "net tmdp1_CORE_DFTG_OCC_400"
Toggle 1to0 tmdp1_CORE_DFTG_OCC_810 "net tmdp1_CORE_DFTG_OCC_810"
Toggle 0to1 tmdp1_CORE_DFTG_OCC_810 "net tmdp1_CORE_DFTG_OCC_810"
Toggle 1to0 tmdp1_CORE_DFTG_ObsClkIn_0_n "net tmdp1_CORE_DFTG_ObsClkIn_0_n"
Toggle 0to1 tmdp1_CORE_DFTG_ObsClkIn_0_n "net tmdp1_CORE_DFTG_ObsClkIn_0_n"
Toggle 1to0 tmdp1_CORE_DFTG_ObsClkIn_0_p "net tmdp1_CORE_DFTG_ObsClkIn_0_p"
Toggle 0to1 tmdp1_CORE_DFTG_ObsClkIn_0_p "net tmdp1_CORE_DFTG_ObsClkIn_0_p"
Toggle 1to0 tmdp1_CORE_DFTG_ObsClkIn_1_n "net tmdp1_CORE_DFTG_ObsClkIn_1_n"
Toggle 0to1 tmdp1_CORE_DFTG_ObsClkIn_1_n "net tmdp1_CORE_DFTG_ObsClkIn_1_n"
Toggle 1to0 tmdp1_CORE_DFTG_ObsClkIn_1_p "net tmdp1_CORE_DFTG_ObsClkIn_1_p"
Toggle 0to1 tmdp1_CORE_DFTG_ObsClkIn_1_p "net tmdp1_CORE_DFTG_ObsClkIn_1_p"
Toggle 1to0 tmdp1_CORE_DFTG_ObsClkIn_2_n "net tmdp1_CORE_DFTG_ObsClkIn_2_n"
Toggle 0to1 tmdp1_CORE_DFTG_ObsClkIn_2_n "net tmdp1_CORE_DFTG_ObsClkIn_2_n"
Toggle 1to0 tmdp1_CORE_DFTG_ObsClkIn_2_p "net tmdp1_CORE_DFTG_ObsClkIn_2_p"
Toggle 0to1 tmdp1_CORE_DFTG_ObsClkIn_2_p "net tmdp1_CORE_DFTG_ObsClkIn_2_p"
Toggle 1to0 tmdp1_CORE_DFTG_ObsClkIn_3_n "net tmdp1_CORE_DFTG_ObsClkIn_3_n"
Toggle 0to1 tmdp1_CORE_DFTG_ObsClkIn_3_n "net tmdp1_CORE_DFTG_ObsClkIn_3_n"
Toggle 1to0 tmdp1_CORE_DFTG_ObsClkIn_3_p "net tmdp1_CORE_DFTG_ObsClkIn_3_p"
Toggle 0to1 tmdp1_CORE_DFTG_ObsClkIn_3_p "net tmdp1_CORE_DFTG_ObsClkIn_3_p"
Toggle 1to0 tmdp1_CORE_DFTG_ScanChannelIn_0 "net tmdp1_CORE_DFTG_ScanChannelIn_0"
Toggle 0to1 tmdp1_CORE_DFTG_ScanChannelIn_0 "net tmdp1_CORE_DFTG_ScanChannelIn_0"
Toggle 1to0 tmdp1_CORE_DFTG_ScanChannelIn_1 "net tmdp1_CORE_DFTG_ScanChannelIn_1"
Toggle 0to1 tmdp1_CORE_DFTG_ScanChannelIn_1 "net tmdp1_CORE_DFTG_ScanChannelIn_1"
Toggle 1to0 tmdp1_CORE_DFTG_ScanChannelIn_2 "net tmdp1_CORE_DFTG_ScanChannelIn_2"
Toggle 0to1 tmdp1_CORE_DFTG_ScanChannelIn_2 "net tmdp1_CORE_DFTG_ScanChannelIn_2"
Toggle 1to0 tmdp1_CORE_DFTG_ScanChannelIn_3 "net tmdp1_CORE_DFTG_ScanChannelIn_3"
Toggle 0to1 tmdp1_CORE_DFTG_ScanChannelIn_3 "net tmdp1_CORE_DFTG_ScanChannelIn_3"
Toggle 1to0 tmdp1_CORE_DFTG_ScanChannelIn_4 "net tmdp1_CORE_DFTG_ScanChannelIn_4"
Toggle 0to1 tmdp1_CORE_DFTG_ScanChannelIn_4 "net tmdp1_CORE_DFTG_ScanChannelIn_4"
Toggle 1to0 tmdp1_CORE_DFTG_ScanChannelIn_5 "net tmdp1_CORE_DFTG_ScanChannelIn_5"
Toggle 0to1 tmdp1_CORE_DFTG_ScanChannelIn_5 "net tmdp1_CORE_DFTG_ScanChannelIn_5"
Toggle 1to0 tmdp1_CORE_DFTG_ScanClk "net tmdp1_CORE_DFTG_ScanClk"
Toggle 0to1 tmdp1_CORE_DFTG_ScanClk "net tmdp1_CORE_DFTG_ScanClk"
Toggle 1to0 tmdp1_CORE_DFTG_ScanShiftClk "net tmdp1_CORE_DFTG_ScanShiftClk"
Toggle 0to1 tmdp1_CORE_DFTG_ScanShiftClk "net tmdp1_CORE_DFTG_ScanShiftClk"
Toggle 1to0 tmdp1_CORE_DFTG_ScanShiftEn "net tmdp1_CORE_DFTG_ScanShiftEn"
Toggle 0to1 tmdp1_CORE_DFTG_ScanShiftEn "net tmdp1_CORE_DFTG_ScanShiftEn"
ANNOTATION: " DFT related "
Toggle tmdp1_CORE_DFTG_SpareIn "net tmdp1_CORE_DFTG_SpareIn[7:0]"
Toggle 1to0 tmdp1_CORE_DFTG_StopOnSkd "net tmdp1_CORE_DFTG_StopOnSkd"
Toggle 0to1 tmdp1_CORE_DFTG_StopOnSkd "net tmdp1_CORE_DFTG_StopOnSkd"
Toggle 1to0 tmdp1_DFTG_CORE_Bso "net tmdp1_DFTG_CORE_Bso"
Toggle 0to1 tmdp1_DFTG_CORE_Bso "net tmdp1_DFTG_CORE_Bso"
Toggle 1to0 tmdp1_DFTG_CORE_CGTE "net tmdp1_DFTG_CORE_CGTE"
Toggle 0to1 tmdp1_DFTG_CORE_CGTE "net tmdp1_DFTG_CORE_CGTE"
Toggle 1to0 tmdp1_DFTG_CORE_ClkOut "net tmdp1_DFTG_CORE_ClkOut"
Toggle 0to1 tmdp1_DFTG_CORE_ClkOut "net tmdp1_DFTG_CORE_ClkOut"
Toggle 1to0 tmdp1_DFTG_CORE_ObsClkOut_n "net tmdp1_DFTG_CORE_ObsClkOut_n"
Toggle 0to1 tmdp1_DFTG_CORE_ObsClkOut_n "net tmdp1_DFTG_CORE_ObsClkOut_n"
Toggle 1to0 tmdp1_DFTG_CORE_ObsClkOut_p "net tmdp1_DFTG_CORE_ObsClkOut_p"
Toggle 0to1 tmdp1_DFTG_CORE_ObsClkOut_p "net tmdp1_DFTG_CORE_ObsClkOut_p"
Toggle 1to0 tmdp1_DFTG_CORE_ScanChannelOut_0 "net tmdp1_DFTG_CORE_ScanChannelOut_0"
Toggle 0to1 tmdp1_DFTG_CORE_ScanChannelOut_0 "net tmdp1_DFTG_CORE_ScanChannelOut_0"
Toggle 1to0 tmdp1_DFTG_CORE_ScanChannelOut_1 "net tmdp1_DFTG_CORE_ScanChannelOut_1"
Toggle 0to1 tmdp1_DFTG_CORE_ScanChannelOut_1 "net tmdp1_DFTG_CORE_ScanChannelOut_1"
Toggle 1to0 tmdp1_DFTG_CORE_ScanChannelOut_2 "net tmdp1_DFTG_CORE_ScanChannelOut_2"
Toggle 0to1 tmdp1_DFTG_CORE_ScanChannelOut_2 "net tmdp1_DFTG_CORE_ScanChannelOut_2"
Toggle 1to0 tmdp1_DFTG_CORE_ScanChannelOut_3 "net tmdp1_DFTG_CORE_ScanChannelOut_3"
Toggle 0to1 tmdp1_DFTG_CORE_ScanChannelOut_3 "net tmdp1_DFTG_CORE_ScanChannelOut_3"
Toggle 1to0 tmdp1_DFTG_CORE_ScanChannelOut_4 "net tmdp1_DFTG_CORE_ScanChannelOut_4"
Toggle 0to1 tmdp1_DFTG_CORE_ScanChannelOut_4 "net tmdp1_DFTG_CORE_ScanChannelOut_4"
Toggle 1to0 tmdp1_DFTG_CORE_ScanChannelOut_5 "net tmdp1_DFTG_CORE_ScanChannelOut_5"
Toggle 0to1 tmdp1_DFTG_CORE_ScanChannelOut_5 "net tmdp1_DFTG_CORE_ScanChannelOut_5"
ANNOTATION: " DFT related "
Toggle tmdp1_DFTG_CORE_SpareOut "net tmdp1_DFTG_CORE_SpareOut[7:0]"
Toggle 1to0 tmdp1_Stac_AltTapEn "net tmdp1_Stac_AltTapEn"
Toggle 0to1 tmdp1_Stac_AltTapEn "net tmdp1_Stac_AltTapEn"
Toggle 1to0 tmdp1_Stac_AltTdoEn "net tmdp1_Stac_AltTdoEn"
Toggle 0to1 tmdp1_Stac_AltTdoEn "net tmdp1_Stac_AltTdoEn"
Toggle 1to0 tmdp1_Stac_PipelineEn "net tmdp1_Stac_PipelineEn"
Toggle 0to1 tmdp1_Stac_PipelineEn "net tmdp1_Stac_PipelineEn"
Toggle 1to0 tmdp1_Stac_SelectWSP "net tmdp1_Stac_SelectWSP"
Toggle 0to1 tmdp1_Stac_SelectWSP "net tmdp1_Stac_SelectWSP"
Toggle 1to0 tmdp1_Stac_TapInTlr "net tmdp1_Stac_TapInTlr"
Toggle 0to1 tmdp1_Stac_TapInTlr "net tmdp1_Stac_TapInTlr"
Toggle 1to0 tmdp1_Stac_Tms "net tmdp1_Stac_Tms"
Toggle 0to1 tmdp1_Stac_Tms "net tmdp1_Stac_Tms"
Toggle 1to0 tmdp1_Stac_Wrck "net tmdp1_Stac_Wrck"
Toggle 0to1 tmdp1_Stac_Wrck "net tmdp1_Stac_Wrck"
Toggle 1to0 tmdp1_Stac_WrstN "net tmdp1_Stac_WrstN"
Toggle 0to1 tmdp1_Stac_WrstN "net tmdp1_Stac_WrstN"
Toggle 1to0 tmdp1_Stac_Wsi "net tmdp1_Stac_Wsi"
Toggle 0to1 tmdp1_Stac_Wsi "net tmdp1_Stac_Wsi"
Toggle 1to0 tmdp1_Stac_Wso "net tmdp1_Stac_Wso"
Toggle 0to1 tmdp1_Stac_Wso "net tmdp1_Stac_Wso"
Toggle 1to0 Alt_scan_capture_clock "net Alt_scan_capture_clock"
Toggle 0to1 Alt_scan_capture_clock "net Alt_scan_capture_clock"
Toggle 1to0 A_DP_BLON0 "net A_DP_BLON0"
Toggle 0to1 A_DP_BLON0 "net A_DP_BLON0"
Toggle 1to0 A_DP_DIGON0 "net A_DP_DIGON0"
Toggle 0to1 A_DP_DIGON0 "net A_DP_DIGON0"
Toggle 1to0 A_DP_HPD1 "net A_DP_HPD1"
Toggle 0to1 A_DP_HPD1 "net A_DP_HPD1"
Toggle 1to0 A_DP_VARY_BL0 "net A_DP_VARY_BL0"
Toggle 0to1 A_DP_VARY_BL0 "net A_DP_VARY_BL0"
Toggle 1to0 A_GENERICB "net A_GENERICB"
Toggle 0to1 A_GENERICB "net A_GENERICB"
Toggle 1to0 Async_Rstb_Scan_Override "net Async_Rstb_Scan_Override"
Toggle 0to1 Async_Rstb_Scan_Override "net Async_Rstb_Scan_Override"
Toggle 1to0 Async_Rstb_Scan_Override_Sel "net Async_Rstb_Scan_Override_Sel"
Toggle 0to1 Async_Rstb_Scan_Override_Sel "net Async_Rstb_Scan_Override_Sel"
Toggle 1to0 BPHY0_DPCS_COMM_COMBO_CR_cr_para_ack "net BPHY0_DPCS_COMM_COMBO_CR_cr_para_ack"
Toggle 0to1 BPHY0_DPCS_COMM_COMBO_CR_cr_para_ack "net BPHY0_DPCS_COMM_COMBO_CR_cr_para_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_COMM_COMBO_CR_cr_para_rd_data "net BPHY0_DPCS_COMM_COMBO_CR_cr_para_rd_data[15:0]"
Toggle 1to0 BPHY0_DPCS_COMM_COMBO_ana_pwr_stable "net BPHY0_DPCS_COMM_COMBO_ana_pwr_stable"
Toggle 0to1 BPHY0_DPCS_COMM_COMBO_ana_pwr_stable "net BPHY0_DPCS_COMM_COMBO_ana_pwr_stable"
Toggle 1to0 BPHY0_DPCS_COMM_COMBO_pcs_pwr_en "net BPHY0_DPCS_COMM_COMBO_pcs_pwr_en"
Toggle 0to1 BPHY0_DPCS_COMM_COMBO_pcs_pwr_en "net BPHY0_DPCS_COMM_COMBO_pcs_pwr_en"
Toggle 1to0 BPHY0_DPCS_COMM_COMBO_pma_pwr_en "net BPHY0_DPCS_COMM_COMBO_pma_pwr_en"
Toggle 0to1 BPHY0_DPCS_COMM_COMBO_pma_pwr_en "net BPHY0_DPCS_COMM_COMBO_pma_pwr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_COMM_DISP_OCLA_mon_out "net BPHY0_DPCS_COMM_DISP_OCLA_mon_out[63:0]"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_OCLA_mon_out_valid "net BPHY0_DPCS_COMM_DISP_OCLA_mon_out_valid"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_OCLA_mon_out_valid "net BPHY0_DPCS_COMM_DISP_OCLA_mon_out_valid"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_OCLA_ocla_clk "net BPHY0_DPCS_COMM_DISP_OCLA_ocla_clk"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_OCLA_ocla_clk "net BPHY0_DPCS_COMM_DISP_OCLA_ocla_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_COMM_DISP_SRAM_sram_addr "net BPHY0_DPCS_COMM_DISP_SRAM_sram_addr[12:0]"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_SRAM_sram_clk "net BPHY0_DPCS_COMM_DISP_SRAM_sram_clk"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_SRAM_sram_clk "net BPHY0_DPCS_COMM_DISP_SRAM_sram_clk"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_SRAM_sram_init_done "net BPHY0_DPCS_COMM_DISP_SRAM_sram_init_done"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_SRAM_sram_init_done "net BPHY0_DPCS_COMM_DISP_SRAM_sram_init_done"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_SRAM_sram_rd_en "net BPHY0_DPCS_COMM_DISP_SRAM_sram_rd_en"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_SRAM_sram_rd_en "net BPHY0_DPCS_COMM_DISP_SRAM_sram_rd_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_COMM_DISP_SRAM_sram_wr_data "net BPHY0_DPCS_COMM_DISP_SRAM_sram_wr_data[15:0]"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_SRAM_sram_wr_en "net BPHY0_DPCS_COMM_DISP_SRAM_sram_wr_en"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_SRAM_sram_wr_en "net BPHY0_DPCS_COMM_DISP_SRAM_sram_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_COMM_DISP_cmn_out_generic_bus "net BPHY0_DPCS_COMM_DISP_cmn_out_generic_bus[4:0]"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_dco_clkcal "net BPHY0_DPCS_COMM_DISP_dco_clkcal"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_dco_clkcal "net BPHY0_DPCS_COMM_DISP_dco_clkcal"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_COMM_DISP_dtb_out "net BPHY0_DPCS_COMM_DISP_dtb_out[1:0]"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_phy_ref_dig_clk "net BPHY0_DPCS_COMM_DISP_phy_ref_dig_clk"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_phy_ref_dig_clk "net BPHY0_DPCS_COMM_DISP_phy_ref_dig_clk"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_ref_clkdet_result "net BPHY0_DPCS_COMM_DISP_ref_clkdet_result"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_ref_clkdet_result "net BPHY0_DPCS_COMM_DISP_ref_clkdet_result"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_ref_dig_fr_clk "net BPHY0_DPCS_COMM_DISP_ref_dig_fr_clk"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_ref_dig_fr_clk "net BPHY0_DPCS_COMM_DISP_ref_dig_fr_clk"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_rtune_ack "net BPHY0_DPCS_COMM_DISP_rtune_ack"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_rtune_ack "net BPHY0_DPCS_COMM_DISP_rtune_ack"
Toggle 1to0 BPHY0_DPCS_COMM_DISP_tca_phy_reset "net BPHY0_DPCS_COMM_DISP_tca_phy_reset"
Toggle 0to1 BPHY0_DPCS_COMM_DISP_tca_phy_reset "net BPHY0_DPCS_COMM_DISP_tca_phy_reset"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_mpllb_div_clk "net BPHY0_DPCS_DISP_CNTL_dp_mpllb_div_clk"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_mpllb_div_clk "net BPHY0_DPCS_DISP_CNTL_dp_mpllb_div_clk"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_mpllb_dword_clk "net BPHY0_DPCS_DISP_CNTL_dp_mpllb_dword_clk"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_mpllb_dword_clk "net BPHY0_DPCS_DISP_CNTL_dp_mpllb_dword_clk"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_mpllb_state "net BPHY0_DPCS_DISP_CNTL_dp_mpllb_state"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_mpllb_state "net BPHY0_DPCS_DISP_CNTL_dp_mpllb_state"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_mpllb_word_clk "net BPHY0_DPCS_DISP_CNTL_dp_mpllb_word_clk"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_mpllb_word_clk "net BPHY0_DPCS_DISP_CNTL_dp_mpllb_word_clk"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_ref_clk_req "net BPHY0_DPCS_DISP_CNTL_dp_ref_clk_req"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_ref_clk_req "net BPHY0_DPCS_DISP_CNTL_dp_ref_clk_req"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_tx0_ack "net BPHY0_DPCS_DISP_CNTL_dp_tx0_ack"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_tx0_ack "net BPHY0_DPCS_DISP_CNTL_dp_tx0_ack"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_tx0_detrx_result "net BPHY0_DPCS_DISP_CNTL_dp_tx0_detrx_result"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_tx0_detrx_result "net BPHY0_DPCS_DISP_CNTL_dp_tx0_detrx_result"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_DISP_CNTL_dp_tx0_out_generic_bus "net BPHY0_DPCS_DISP_CNTL_dp_tx0_out_generic_bus[4:0]"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_tx1_ack "net BPHY0_DPCS_DISP_CNTL_dp_tx1_ack"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_tx1_ack "net BPHY0_DPCS_DISP_CNTL_dp_tx1_ack"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_tx1_detrx_result "net BPHY0_DPCS_DISP_CNTL_dp_tx1_detrx_result"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_tx1_detrx_result "net BPHY0_DPCS_DISP_CNTL_dp_tx1_detrx_result"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_DISP_CNTL_dp_tx1_out_generic_bus "net BPHY0_DPCS_DISP_CNTL_dp_tx1_out_generic_bus[4:0]"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_tx2_ack "net BPHY0_DPCS_DISP_CNTL_dp_tx2_ack"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_tx2_ack "net BPHY0_DPCS_DISP_CNTL_dp_tx2_ack"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_tx2_detrx_result "net BPHY0_DPCS_DISP_CNTL_dp_tx2_detrx_result"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_tx2_detrx_result "net BPHY0_DPCS_DISP_CNTL_dp_tx2_detrx_result"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_DISP_CNTL_dp_tx2_out_generic_bus "net BPHY0_DPCS_DISP_CNTL_dp_tx2_out_generic_bus[4:0]"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_tx3_ack "net BPHY0_DPCS_DISP_CNTL_dp_tx3_ack"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_tx3_ack "net BPHY0_DPCS_DISP_CNTL_dp_tx3_ack"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dp_tx3_detrx_result "net BPHY0_DPCS_DISP_CNTL_dp_tx3_detrx_result"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dp_tx3_detrx_result "net BPHY0_DPCS_DISP_CNTL_dp_tx3_detrx_result"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY0_DPCS_DISP_CNTL_dp_tx3_out_generic_bus "net BPHY0_DPCS_DISP_CNTL_dp_tx3_out_generic_bus[4:0]"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dpalt_disable "net BPHY0_DPCS_DISP_CNTL_dpalt_disable"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dpalt_disable "net BPHY0_DPCS_DISP_CNTL_dpalt_disable"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_dpalt_dp4 "net BPHY0_DPCS_DISP_CNTL_dpalt_dp4"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_dpalt_dp4 "net BPHY0_DPCS_DISP_CNTL_dpalt_dp4"
Toggle 1to0 BPHY0_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk "net BPHY0_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk"
Toggle 0to1 BPHY0_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk "net BPHY0_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk"
Toggle 1to0 BPHY0_DPCS_DISP_DATA_dp_tx0_word_clk "net BPHY0_DPCS_DISP_DATA_dp_tx0_word_clk"
Toggle 0to1 BPHY0_DPCS_DISP_DATA_dp_tx0_word_clk "net BPHY0_DPCS_DISP_DATA_dp_tx0_word_clk"
Toggle 1to0 BPHY0_DPCS_DISP_DATA_dp_tx1_word_clk "net BPHY0_DPCS_DISP_DATA_dp_tx1_word_clk"
Toggle 0to1 BPHY0_DPCS_DISP_DATA_dp_tx1_word_clk "net BPHY0_DPCS_DISP_DATA_dp_tx1_word_clk"
Toggle 1to0 BPHY0_DPCS_DISP_DATA_dp_tx2_word_clk "net BPHY0_DPCS_DISP_DATA_dp_tx2_word_clk"
Toggle 0to1 BPHY0_DPCS_DISP_DATA_dp_tx2_word_clk "net BPHY0_DPCS_DISP_DATA_dp_tx2_word_clk"
Toggle 1to0 BPHY0_DPCS_DISP_DATA_dp_tx3_word_clk "net BPHY0_DPCS_DISP_DATA_dp_tx3_word_clk"
Toggle 0to1 BPHY0_DPCS_DISP_DATA_dp_tx3_word_clk "net BPHY0_DPCS_DISP_DATA_dp_tx3_word_clk"
Toggle 1to0 BPHY1_DPCS_COMM_COMBO_CR_cr_para_ack "net BPHY1_DPCS_COMM_COMBO_CR_cr_para_ack"
Toggle 0to1 BPHY1_DPCS_COMM_COMBO_CR_cr_para_ack "net BPHY1_DPCS_COMM_COMBO_CR_cr_para_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_COMM_COMBO_CR_cr_para_rd_data "net BPHY1_DPCS_COMM_COMBO_CR_cr_para_rd_data[15:0]"
Toggle 1to0 BPHY1_DPCS_COMM_COMBO_ana_pwr_stable "net BPHY1_DPCS_COMM_COMBO_ana_pwr_stable"
Toggle 0to1 BPHY1_DPCS_COMM_COMBO_ana_pwr_stable "net BPHY1_DPCS_COMM_COMBO_ana_pwr_stable"
Toggle 1to0 BPHY1_DPCS_COMM_COMBO_pcs_pwr_en "net BPHY1_DPCS_COMM_COMBO_pcs_pwr_en"
Toggle 0to1 BPHY1_DPCS_COMM_COMBO_pcs_pwr_en "net BPHY1_DPCS_COMM_COMBO_pcs_pwr_en"
Toggle 1to0 BPHY1_DPCS_COMM_COMBO_pma_pwr_en "net BPHY1_DPCS_COMM_COMBO_pma_pwr_en"
Toggle 0to1 BPHY1_DPCS_COMM_COMBO_pma_pwr_en "net BPHY1_DPCS_COMM_COMBO_pma_pwr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_COMM_DISP_OCLA_mon_out "net BPHY1_DPCS_COMM_DISP_OCLA_mon_out[63:0]"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_OCLA_mon_out_valid "net BPHY1_DPCS_COMM_DISP_OCLA_mon_out_valid"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_OCLA_mon_out_valid "net BPHY1_DPCS_COMM_DISP_OCLA_mon_out_valid"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_OCLA_ocla_clk "net BPHY1_DPCS_COMM_DISP_OCLA_ocla_clk"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_OCLA_ocla_clk "net BPHY1_DPCS_COMM_DISP_OCLA_ocla_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_COMM_DISP_SRAM_sram_addr "net BPHY1_DPCS_COMM_DISP_SRAM_sram_addr[12:0]"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_SRAM_sram_clk "net BPHY1_DPCS_COMM_DISP_SRAM_sram_clk"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_SRAM_sram_clk "net BPHY1_DPCS_COMM_DISP_SRAM_sram_clk"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_SRAM_sram_init_done "net BPHY1_DPCS_COMM_DISP_SRAM_sram_init_done"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_SRAM_sram_init_done "net BPHY1_DPCS_COMM_DISP_SRAM_sram_init_done"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_SRAM_sram_rd_en "net BPHY1_DPCS_COMM_DISP_SRAM_sram_rd_en"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_SRAM_sram_rd_en "net BPHY1_DPCS_COMM_DISP_SRAM_sram_rd_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_COMM_DISP_SRAM_sram_wr_data "net BPHY1_DPCS_COMM_DISP_SRAM_sram_wr_data[15:0]"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_SRAM_sram_wr_en "net BPHY1_DPCS_COMM_DISP_SRAM_sram_wr_en"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_SRAM_sram_wr_en "net BPHY1_DPCS_COMM_DISP_SRAM_sram_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_COMM_DISP_cmn_out_generic_bus "net BPHY1_DPCS_COMM_DISP_cmn_out_generic_bus[4:0]"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_dco_clkcal "net BPHY1_DPCS_COMM_DISP_dco_clkcal"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_dco_clkcal "net BPHY1_DPCS_COMM_DISP_dco_clkcal"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_COMM_DISP_dtb_out "net BPHY1_DPCS_COMM_DISP_dtb_out[1:0]"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_phy_ref_dig_clk "net BPHY1_DPCS_COMM_DISP_phy_ref_dig_clk"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_phy_ref_dig_clk "net BPHY1_DPCS_COMM_DISP_phy_ref_dig_clk"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_ref_clkdet_result "net BPHY1_DPCS_COMM_DISP_ref_clkdet_result"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_ref_clkdet_result "net BPHY1_DPCS_COMM_DISP_ref_clkdet_result"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_ref_dig_fr_clk "net BPHY1_DPCS_COMM_DISP_ref_dig_fr_clk"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_ref_dig_fr_clk "net BPHY1_DPCS_COMM_DISP_ref_dig_fr_clk"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_rtune_ack "net BPHY1_DPCS_COMM_DISP_rtune_ack"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_rtune_ack "net BPHY1_DPCS_COMM_DISP_rtune_ack"
Toggle 1to0 BPHY1_DPCS_COMM_DISP_tca_phy_reset "net BPHY1_DPCS_COMM_DISP_tca_phy_reset"
Toggle 0to1 BPHY1_DPCS_COMM_DISP_tca_phy_reset "net BPHY1_DPCS_COMM_DISP_tca_phy_reset"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_mpllb_div_clk "net BPHY1_DPCS_DISP_CNTL_dp_mpllb_div_clk"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_mpllb_div_clk "net BPHY1_DPCS_DISP_CNTL_dp_mpllb_div_clk"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_mpllb_dword_clk "net BPHY1_DPCS_DISP_CNTL_dp_mpllb_dword_clk"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_mpllb_dword_clk "net BPHY1_DPCS_DISP_CNTL_dp_mpllb_dword_clk"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_mpllb_state "net BPHY1_DPCS_DISP_CNTL_dp_mpllb_state"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_mpllb_state "net BPHY1_DPCS_DISP_CNTL_dp_mpllb_state"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_mpllb_word_clk "net BPHY1_DPCS_DISP_CNTL_dp_mpllb_word_clk"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_mpllb_word_clk "net BPHY1_DPCS_DISP_CNTL_dp_mpllb_word_clk"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_ref_clk_req "net BPHY1_DPCS_DISP_CNTL_dp_ref_clk_req"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_ref_clk_req "net BPHY1_DPCS_DISP_CNTL_dp_ref_clk_req"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_tx0_ack "net BPHY1_DPCS_DISP_CNTL_dp_tx0_ack"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_tx0_ack "net BPHY1_DPCS_DISP_CNTL_dp_tx0_ack"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_tx0_detrx_result "net BPHY1_DPCS_DISP_CNTL_dp_tx0_detrx_result"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_tx0_detrx_result "net BPHY1_DPCS_DISP_CNTL_dp_tx0_detrx_result"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_DISP_CNTL_dp_tx0_out_generic_bus "net BPHY1_DPCS_DISP_CNTL_dp_tx0_out_generic_bus[4:0]"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_tx1_ack "net BPHY1_DPCS_DISP_CNTL_dp_tx1_ack"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_tx1_ack "net BPHY1_DPCS_DISP_CNTL_dp_tx1_ack"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_tx1_detrx_result "net BPHY1_DPCS_DISP_CNTL_dp_tx1_detrx_result"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_tx1_detrx_result "net BPHY1_DPCS_DISP_CNTL_dp_tx1_detrx_result"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_DISP_CNTL_dp_tx1_out_generic_bus "net BPHY1_DPCS_DISP_CNTL_dp_tx1_out_generic_bus[4:0]"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_tx2_ack "net BPHY1_DPCS_DISP_CNTL_dp_tx2_ack"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_tx2_ack "net BPHY1_DPCS_DISP_CNTL_dp_tx2_ack"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_tx2_detrx_result "net BPHY1_DPCS_DISP_CNTL_dp_tx2_detrx_result"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_tx2_detrx_result "net BPHY1_DPCS_DISP_CNTL_dp_tx2_detrx_result"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_DISP_CNTL_dp_tx2_out_generic_bus "net BPHY1_DPCS_DISP_CNTL_dp_tx2_out_generic_bus[4:0]"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_tx3_ack "net BPHY1_DPCS_DISP_CNTL_dp_tx3_ack"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_tx3_ack "net BPHY1_DPCS_DISP_CNTL_dp_tx3_ack"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dp_tx3_detrx_result "net BPHY1_DPCS_DISP_CNTL_dp_tx3_detrx_result"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dp_tx3_detrx_result "net BPHY1_DPCS_DISP_CNTL_dp_tx3_detrx_result"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY1_DPCS_DISP_CNTL_dp_tx3_out_generic_bus "net BPHY1_DPCS_DISP_CNTL_dp_tx3_out_generic_bus[4:0]"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dpalt_disable "net BPHY1_DPCS_DISP_CNTL_dpalt_disable"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dpalt_disable "net BPHY1_DPCS_DISP_CNTL_dpalt_disable"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_dpalt_dp4 "net BPHY1_DPCS_DISP_CNTL_dpalt_dp4"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_dpalt_dp4 "net BPHY1_DPCS_DISP_CNTL_dpalt_dp4"
Toggle 1to0 BPHY1_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk "net BPHY1_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk"
Toggle 0to1 BPHY1_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk "net BPHY1_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk"
Toggle 1to0 BPHY1_DPCS_DISP_DATA_dp_tx0_word_clk "net BPHY1_DPCS_DISP_DATA_dp_tx0_word_clk"
Toggle 0to1 BPHY1_DPCS_DISP_DATA_dp_tx0_word_clk "net BPHY1_DPCS_DISP_DATA_dp_tx0_word_clk"
Toggle 1to0 BPHY1_DPCS_DISP_DATA_dp_tx1_word_clk "net BPHY1_DPCS_DISP_DATA_dp_tx1_word_clk"
Toggle 0to1 BPHY1_DPCS_DISP_DATA_dp_tx1_word_clk "net BPHY1_DPCS_DISP_DATA_dp_tx1_word_clk"
Toggle 1to0 BPHY1_DPCS_DISP_DATA_dp_tx2_word_clk "net BPHY1_DPCS_DISP_DATA_dp_tx2_word_clk"
Toggle 0to1 BPHY1_DPCS_DISP_DATA_dp_tx2_word_clk "net BPHY1_DPCS_DISP_DATA_dp_tx2_word_clk"
Toggle 1to0 BPHY1_DPCS_DISP_DATA_dp_tx3_word_clk "net BPHY1_DPCS_DISP_DATA_dp_tx3_word_clk"
Toggle 0to1 BPHY1_DPCS_DISP_DATA_dp_tx3_word_clk "net BPHY1_DPCS_DISP_DATA_dp_tx3_word_clk"
Toggle 1to0 DCCG_TARG_dcio_dispclk_gate_disable_rep "net DCCG_TARG_dcio_dispclk_gate_disable_rep"
Toggle 0to1 DCCG_TARG_dcio_dispclk_gate_disable_rep "net DCCG_TARG_dcio_dispclk_gate_disable_rep"
Toggle 1to0 DCIO_DIO_ddc1_clk_a_prep "net DCIO_DIO_ddc1_clk_a_prep"
Toggle 0to1 DCIO_DIO_ddc1_clk_a_prep "net DCIO_DIO_ddc1_clk_a_prep"
Toggle 1to0 DCIO_DIO_ddc1_clk_en_prep "net DCIO_DIO_ddc1_clk_en_prep"
Toggle 0to1 DCIO_DIO_ddc1_clk_en_prep "net DCIO_DIO_ddc1_clk_en_prep"
Toggle 1to0 DCIO_DIO_ddc1_data_a_prep "net DCIO_DIO_ddc1_data_a_prep"
Toggle 0to1 DCIO_DIO_ddc1_data_a_prep "net DCIO_DIO_ddc1_data_a_prep"
Toggle 1to0 DCIO_DIO_ddc1_data_en_prep "net DCIO_DIO_ddc1_data_en_prep"
Toggle 0to1 DCIO_DIO_ddc1_data_en_prep "net DCIO_DIO_ddc1_data_en_prep"
Toggle 1to0 DCIO_DIO_ddc2_clk_a_prep "net DCIO_DIO_ddc2_clk_a_prep"
Toggle 0to1 DCIO_DIO_ddc2_clk_a_prep "net DCIO_DIO_ddc2_clk_a_prep"
Toggle 1to0 DCIO_DIO_ddc2_clk_en_prep "net DCIO_DIO_ddc2_clk_en_prep"
Toggle 0to1 DCIO_DIO_ddc2_clk_en_prep "net DCIO_DIO_ddc2_clk_en_prep"
Toggle 1to0 DCIO_DIO_ddc2_data_a_prep "net DCIO_DIO_ddc2_data_a_prep"
Toggle 0to1 DCIO_DIO_ddc2_data_a_prep "net DCIO_DIO_ddc2_data_a_prep"
Toggle 1to0 DCIO_DIO_ddc2_data_en_prep "net DCIO_DIO_ddc2_data_en_prep"
Toggle 0to1 DCIO_DIO_ddc2_data_en_prep "net DCIO_DIO_ddc2_data_en_prep"
Toggle 1to0 DCIO_DIO_ddc3_clk_a_prep "net DCIO_DIO_ddc3_clk_a_prep"
Toggle 0to1 DCIO_DIO_ddc3_clk_a_prep "net DCIO_DIO_ddc3_clk_a_prep"
Toggle 1to0 DCIO_DIO_ddc3_clk_en_prep "net DCIO_DIO_ddc3_clk_en_prep"
Toggle 0to1 DCIO_DIO_ddc3_clk_en_prep "net DCIO_DIO_ddc3_clk_en_prep"
Toggle 1to0 DCIO_DIO_ddc3_data_a_prep "net DCIO_DIO_ddc3_data_a_prep"
Toggle 0to1 DCIO_DIO_ddc3_data_a_prep "net DCIO_DIO_ddc3_data_a_prep"
Toggle 1to0 DCIO_DIO_ddc3_data_en_prep "net DCIO_DIO_ddc3_data_en_prep"
Toggle 0to1 DCIO_DIO_ddc3_data_en_prep "net DCIO_DIO_ddc3_data_en_prep"
Toggle 1to0 DCIO_DIO_ddc4_clk_a_prep "net DCIO_DIO_ddc4_clk_a_prep"
Toggle 0to1 DCIO_DIO_ddc4_clk_a_prep "net DCIO_DIO_ddc4_clk_a_prep"
Toggle 1to0 DCIO_DIO_ddc4_clk_en_prep "net DCIO_DIO_ddc4_clk_en_prep"
Toggle 0to1 DCIO_DIO_ddc4_clk_en_prep "net DCIO_DIO_ddc4_clk_en_prep"
Toggle 1to0 DCIO_DIO_ddc4_data_a_prep "net DCIO_DIO_ddc4_data_a_prep"
Toggle 0to1 DCIO_DIO_ddc4_data_a_prep "net DCIO_DIO_ddc4_data_a_prep"
Toggle 1to0 DCIO_DIO_ddc4_data_en_prep "net DCIO_DIO_ddc4_data_en_prep"
Toggle 0to1 DCIO_DIO_ddc4_data_en_prep "net DCIO_DIO_ddc4_data_en_prep"
Toggle 1to0 DCIO_DIO_ddcvga_clk_a_prep "net DCIO_DIO_ddcvga_clk_a_prep"
Toggle 0to1 DCIO_DIO_ddcvga_clk_a_prep "net DCIO_DIO_ddcvga_clk_a_prep"
Toggle 1to0 DCIO_DIO_ddcvga_clk_en_prep "net DCIO_DIO_ddcvga_clk_en_prep"
Toggle 0to1 DCIO_DIO_ddcvga_clk_en_prep "net DCIO_DIO_ddcvga_clk_en_prep"
Toggle 1to0 DCIO_DIO_ddcvga_data_a_prep "net DCIO_DIO_ddcvga_data_a_prep"
Toggle 0to1 DCIO_DIO_ddcvga_data_a_prep "net DCIO_DIO_ddcvga_data_a_prep"
Toggle 1to0 DCIO_DIO_ddcvga_data_en_prep "net DCIO_DIO_ddcvga_data_en_prep"
Toggle 0to1 DCIO_DIO_ddcvga_data_en_prep "net DCIO_DIO_ddcvga_data_en_prep"
Toggle 1to0 DCIO_DIO_strap_enable_user_defined_an_prep "net DCIO_DIO_strap_enable_user_defined_an_prep"
Toggle 0to1 DCIO_DIO_strap_enable_user_defined_an_prep "net DCIO_DIO_strap_enable_user_defined_an_prep"
Toggle 1to0 DCIO_DIO_strap_hdcp_keys_invalid_prep "net DCIO_DIO_strap_hdcp_keys_invalid_prep"
Toggle 0to1 DCIO_DIO_strap_hdcp_keys_invalid_prep "net DCIO_DIO_strap_hdcp_keys_invalid_prep"
Toggle 1to0 DCIO_DIO_strap_hdmi_enable_prep "net DCIO_DIO_strap_hdmi_enable_prep"
Toggle 0to1 DCIO_DIO_strap_hdmi_enable_prep "net DCIO_DIO_strap_hdmi_enable_prep"
Toggle 1to0 DCIO_DLPC_SNAPSHOT_TRIG "net DCIO_DLPC_SNAPSHOT_TRIG"
Toggle 0to1 DCIO_DLPC_SNAPSHOT_TRIG "net DCIO_DLPC_SNAPSHOT_TRIG"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_GPIO_spare "net DCIO_GPIO_spare[31:0]"
Toggle 1to0 DCIO_IHC_DPCS_TXA_interrupt_prep "net DCIO_IHC_DPCS_TXA_interrupt_prep"
Toggle 0to1 DCIO_IHC_DPCS_TXA_interrupt_prep "net DCIO_IHC_DPCS_TXA_interrupt_prep"
Toggle 1to0 DCIO_IHC_DPCS_TXB_interrupt_prep "net DCIO_IHC_DPCS_TXB_interrupt_prep"
Toggle 0to1 DCIO_IHC_DPCS_TXB_interrupt_prep "net DCIO_IHC_DPCS_TXB_interrupt_prep"
Toggle 1to0 DCIO_IHC_DPCS_TXC_interrupt_prep "net DCIO_IHC_DPCS_TXC_interrupt_prep"
Toggle 0to1 DCIO_IHC_DPCS_TXC_interrupt_prep "net DCIO_IHC_DPCS_TXC_interrupt_prep"
Toggle 1to0 DCIO_IHC_DPCS_TXD_interrupt_prep "net DCIO_IHC_DPCS_TXD_interrupt_prep"
Toggle 0to1 DCIO_IHC_DPCS_TXD_interrupt_prep "net DCIO_IHC_DPCS_TXD_interrupt_prep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux1_aux_ctrl "net DCIO_IO_aux1_aux_ctrl[3:0]"
Toggle 1to0 DCIO_IO_aux1_compsel "net DCIO_IO_aux1_compsel"
Toggle 0to1 DCIO_IO_aux1_compsel "net DCIO_IO_aux1_compsel"
Toggle 1to0 DCIO_IO_aux1_deglitch_en "net DCIO_IO_aux1_deglitch_en"
Toggle 0to1 DCIO_IO_aux1_deglitch_en "net DCIO_IO_aux1_deglitch_en"
Toggle 1to0 DCIO_IO_aux1_dp_dn_swap "net DCIO_IO_aux1_dp_dn_swap"
Toggle 0to1 DCIO_IO_aux1_dp_dn_swap "net DCIO_IO_aux1_dp_dn_swap"
Toggle 1to0 DCIO_IO_aux1_dren "net DCIO_IO_aux1_dren"
Toggle 0to1 DCIO_IO_aux1_dren "net DCIO_IO_aux1_dren"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux1_hys_tune "net DCIO_IO_aux1_hys_tune[1:0]"
Toggle 1to0 DCIO_IO_aux1_mode "net DCIO_IO_aux1_mode"
Toggle 0to1 DCIO_IO_aux1_mode "net DCIO_IO_aux1_mode"
Toggle 1to0 DCIO_IO_aux1_nen_rterm "net DCIO_IO_aux1_nen_rterm"
Toggle 0to1 DCIO_IO_aux1_nen_rterm "net DCIO_IO_aux1_nen_rterm"
Toggle 1to0 DCIO_IO_aux1_oe "net DCIO_IO_aux1_oe"
Toggle 0to1 DCIO_IO_aux1_oe "net DCIO_IO_aux1_oe"
Toggle 1to0 DCIO_IO_aux1_pdwnb "net DCIO_IO_aux1_pdwnb"
Toggle 0to1 DCIO_IO_aux1_pdwnb "net DCIO_IO_aux1_pdwnb"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux1_rxsel "net DCIO_IO_aux1_rxsel[1:0]"
Toggle 1to0 DCIO_IO_aux1_spare_control_0 "net DCIO_IO_aux1_spare_control_0"
Toggle 0to1 DCIO_IO_aux1_spare_control_0 "net DCIO_IO_aux1_spare_control_0"
Toggle 1to0 DCIO_IO_aux1_spare_control_1 "net DCIO_IO_aux1_spare_control_1"
Toggle 0to1 DCIO_IO_aux1_spare_control_1 "net DCIO_IO_aux1_spare_control_1"
Toggle 1to0 DCIO_IO_aux1_tx_data "net DCIO_IO_aux1_tx_data"
Toggle 0to1 DCIO_IO_aux1_tx_data "net DCIO_IO_aux1_tx_data"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux1_vod_tune "net DCIO_IO_aux1_vod_tune[1:0]"
Toggle 1to0 DCIO_IO_aux1_wake "net DCIO_IO_aux1_wake"
Toggle 0to1 DCIO_IO_aux1_wake "net DCIO_IO_aux1_wake"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux2_aux_ctrl "net DCIO_IO_aux2_aux_ctrl[3:0]"
Toggle 1to0 DCIO_IO_aux2_compsel "net DCIO_IO_aux2_compsel"
Toggle 0to1 DCIO_IO_aux2_compsel "net DCIO_IO_aux2_compsel"
Toggle 1to0 DCIO_IO_aux2_deglitch_en "net DCIO_IO_aux2_deglitch_en"
Toggle 0to1 DCIO_IO_aux2_deglitch_en "net DCIO_IO_aux2_deglitch_en"
Toggle 1to0 DCIO_IO_aux2_dp_dn_swap "net DCIO_IO_aux2_dp_dn_swap"
Toggle 0to1 DCIO_IO_aux2_dp_dn_swap "net DCIO_IO_aux2_dp_dn_swap"
Toggle 1to0 DCIO_IO_aux2_dren "net DCIO_IO_aux2_dren"
Toggle 0to1 DCIO_IO_aux2_dren "net DCIO_IO_aux2_dren"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux2_hys_tune "net DCIO_IO_aux2_hys_tune[1:0]"
Toggle 1to0 DCIO_IO_aux2_mode "net DCIO_IO_aux2_mode"
Toggle 0to1 DCIO_IO_aux2_mode "net DCIO_IO_aux2_mode"
Toggle 1to0 DCIO_IO_aux2_nen_rterm "net DCIO_IO_aux2_nen_rterm"
Toggle 0to1 DCIO_IO_aux2_nen_rterm "net DCIO_IO_aux2_nen_rterm"
Toggle 1to0 DCIO_IO_aux2_oe "net DCIO_IO_aux2_oe"
Toggle 0to1 DCIO_IO_aux2_oe "net DCIO_IO_aux2_oe"
Toggle 1to0 DCIO_IO_aux2_pdwnb "net DCIO_IO_aux2_pdwnb"
Toggle 0to1 DCIO_IO_aux2_pdwnb "net DCIO_IO_aux2_pdwnb"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux2_rxsel "net DCIO_IO_aux2_rxsel[1:0]"
Toggle 1to0 DCIO_IO_aux2_spare_control_0 "net DCIO_IO_aux2_spare_control_0"
Toggle 0to1 DCIO_IO_aux2_spare_control_0 "net DCIO_IO_aux2_spare_control_0"
Toggle 1to0 DCIO_IO_aux2_spare_control_1 "net DCIO_IO_aux2_spare_control_1"
Toggle 0to1 DCIO_IO_aux2_spare_control_1 "net DCIO_IO_aux2_spare_control_1"
Toggle 1to0 DCIO_IO_aux2_tx_data "net DCIO_IO_aux2_tx_data"
Toggle 0to1 DCIO_IO_aux2_tx_data "net DCIO_IO_aux2_tx_data"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux2_vod_tune "net DCIO_IO_aux2_vod_tune[1:0]"
Toggle 1to0 DCIO_IO_aux2_wake "net DCIO_IO_aux2_wake"
Toggle 0to1 DCIO_IO_aux2_wake "net DCIO_IO_aux2_wake"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux3_aux_ctrl "net DCIO_IO_aux3_aux_ctrl[3:0]"
Toggle 1to0 DCIO_IO_aux3_compsel "net DCIO_IO_aux3_compsel"
Toggle 0to1 DCIO_IO_aux3_compsel "net DCIO_IO_aux3_compsel"
Toggle 1to0 DCIO_IO_aux3_deglitch_en "net DCIO_IO_aux3_deglitch_en"
Toggle 0to1 DCIO_IO_aux3_deglitch_en "net DCIO_IO_aux3_deglitch_en"
Toggle 1to0 DCIO_IO_aux3_dp_dn_swap "net DCIO_IO_aux3_dp_dn_swap"
Toggle 0to1 DCIO_IO_aux3_dp_dn_swap "net DCIO_IO_aux3_dp_dn_swap"
Toggle 1to0 DCIO_IO_aux3_dren "net DCIO_IO_aux3_dren"
Toggle 0to1 DCIO_IO_aux3_dren "net DCIO_IO_aux3_dren"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux3_hys_tune "net DCIO_IO_aux3_hys_tune[1:0]"
Toggle 1to0 DCIO_IO_aux3_mode "net DCIO_IO_aux3_mode"
Toggle 0to1 DCIO_IO_aux3_mode "net DCIO_IO_aux3_mode"
Toggle 1to0 DCIO_IO_aux3_nen_rterm "net DCIO_IO_aux3_nen_rterm"
Toggle 0to1 DCIO_IO_aux3_nen_rterm "net DCIO_IO_aux3_nen_rterm"
Toggle 1to0 DCIO_IO_aux3_oe "net DCIO_IO_aux3_oe"
Toggle 0to1 DCIO_IO_aux3_oe "net DCIO_IO_aux3_oe"
Toggle 1to0 DCIO_IO_aux3_pdwnb "net DCIO_IO_aux3_pdwnb"
Toggle 0to1 DCIO_IO_aux3_pdwnb "net DCIO_IO_aux3_pdwnb"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux3_rxsel "net DCIO_IO_aux3_rxsel[1:0]"
Toggle 1to0 DCIO_IO_aux3_spare_control_0 "net DCIO_IO_aux3_spare_control_0"
Toggle 0to1 DCIO_IO_aux3_spare_control_0 "net DCIO_IO_aux3_spare_control_0"
Toggle 1to0 DCIO_IO_aux3_spare_control_1 "net DCIO_IO_aux3_spare_control_1"
Toggle 0to1 DCIO_IO_aux3_spare_control_1 "net DCIO_IO_aux3_spare_control_1"
Toggle 1to0 DCIO_IO_aux3_tx_data "net DCIO_IO_aux3_tx_data"
Toggle 0to1 DCIO_IO_aux3_tx_data "net DCIO_IO_aux3_tx_data"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux3_vod_tune "net DCIO_IO_aux3_vod_tune[1:0]"
Toggle 1to0 DCIO_IO_aux3_wake "net DCIO_IO_aux3_wake"
Toggle 0to1 DCIO_IO_aux3_wake "net DCIO_IO_aux3_wake"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux4_aux_ctrl "net DCIO_IO_aux4_aux_ctrl[3:0]"
Toggle 1to0 DCIO_IO_aux4_compsel "net DCIO_IO_aux4_compsel"
Toggle 0to1 DCIO_IO_aux4_compsel "net DCIO_IO_aux4_compsel"
Toggle 1to0 DCIO_IO_aux4_deglitch_en "net DCIO_IO_aux4_deglitch_en"
Toggle 0to1 DCIO_IO_aux4_deglitch_en "net DCIO_IO_aux4_deglitch_en"
Toggle 1to0 DCIO_IO_aux4_dp_dn_swap "net DCIO_IO_aux4_dp_dn_swap"
Toggle 0to1 DCIO_IO_aux4_dp_dn_swap "net DCIO_IO_aux4_dp_dn_swap"
Toggle 1to0 DCIO_IO_aux4_dren "net DCIO_IO_aux4_dren"
Toggle 0to1 DCIO_IO_aux4_dren "net DCIO_IO_aux4_dren"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux4_hys_tune "net DCIO_IO_aux4_hys_tune[1:0]"
Toggle 1to0 DCIO_IO_aux4_mode "net DCIO_IO_aux4_mode"
Toggle 0to1 DCIO_IO_aux4_mode "net DCIO_IO_aux4_mode"
Toggle 1to0 DCIO_IO_aux4_nen_rterm "net DCIO_IO_aux4_nen_rterm"
Toggle 0to1 DCIO_IO_aux4_nen_rterm "net DCIO_IO_aux4_nen_rterm"
Toggle 1to0 DCIO_IO_aux4_oe "net DCIO_IO_aux4_oe"
Toggle 0to1 DCIO_IO_aux4_oe "net DCIO_IO_aux4_oe"
Toggle 1to0 DCIO_IO_aux4_pdwnb "net DCIO_IO_aux4_pdwnb"
Toggle 0to1 DCIO_IO_aux4_pdwnb "net DCIO_IO_aux4_pdwnb"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux4_rxsel "net DCIO_IO_aux4_rxsel[1:0]"
Toggle 1to0 DCIO_IO_aux4_spare_control_0 "net DCIO_IO_aux4_spare_control_0"
Toggle 0to1 DCIO_IO_aux4_spare_control_0 "net DCIO_IO_aux4_spare_control_0"
Toggle 1to0 DCIO_IO_aux4_spare_control_1 "net DCIO_IO_aux4_spare_control_1"
Toggle 0to1 DCIO_IO_aux4_spare_control_1 "net DCIO_IO_aux4_spare_control_1"
Toggle 1to0 DCIO_IO_aux4_tx_data "net DCIO_IO_aux4_tx_data"
Toggle 0to1 DCIO_IO_aux4_tx_data "net DCIO_IO_aux4_tx_data"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux4_vod_tune "net DCIO_IO_aux4_vod_tune[1:0]"
Toggle 1to0 DCIO_IO_aux4_wake "net DCIO_IO_aux4_wake"
Toggle 0to1 DCIO_IO_aux4_wake "net DCIO_IO_aux4_wake"
Toggle 1to0 DCIO_IO_ddc1_clk_en "net DCIO_IO_ddc1_clk_en"
Toggle 0to1 DCIO_IO_ddc1_clk_en "net DCIO_IO_ddc1_clk_en"
Toggle 1to0 DCIO_IO_ddc1_clk_pd_en "net DCIO_IO_ddc1_clk_pd_en"
Toggle 0to1 DCIO_IO_ddc1_clk_pd_en "net DCIO_IO_ddc1_clk_pd_en"
Toggle 1to0 DCIO_IO_ddc1_data_en "net DCIO_IO_ddc1_data_en"
Toggle 0to1 DCIO_IO_ddc1_data_en "net DCIO_IO_ddc1_data_en"
Toggle 1to0 DCIO_IO_ddc1_data_pd_en "net DCIO_IO_ddc1_data_pd_en"
Toggle 0to1 DCIO_IO_ddc1_data_pd_en "net DCIO_IO_ddc1_data_pd_en"
Toggle 1to0 DCIO_IO_ddc1_i2c_ctrl "net DCIO_IO_ddc1_i2c_ctrl"
Toggle 0to1 DCIO_IO_ddc1_i2c_ctrl "net DCIO_IO_ddc1_i2c_ctrl"
Toggle 1to0 DCIO_IO_ddc1_i2c_vph_1v2_en "net DCIO_IO_ddc1_i2c_vph_1v2_en"
Toggle 0to1 DCIO_IO_ddc1_i2c_vph_1v2_en "net DCIO_IO_ddc1_i2c_vph_1v2_en"
Toggle 1to0 DCIO_IO_ddc1_i2cmode "net DCIO_IO_ddc1_i2cmode"
Toggle 0to1 DCIO_IO_ddc1_i2cmode "net DCIO_IO_ddc1_i2cmode"
Toggle 1to0 DCIO_IO_ddc2_clk_en "net DCIO_IO_ddc2_clk_en"
Toggle 0to1 DCIO_IO_ddc2_clk_en "net DCIO_IO_ddc2_clk_en"
Toggle 1to0 DCIO_IO_ddc2_clk_pd_en "net DCIO_IO_ddc2_clk_pd_en"
Toggle 0to1 DCIO_IO_ddc2_clk_pd_en "net DCIO_IO_ddc2_clk_pd_en"
Toggle 1to0 DCIO_IO_ddc2_data_en "net DCIO_IO_ddc2_data_en"
Toggle 0to1 DCIO_IO_ddc2_data_en "net DCIO_IO_ddc2_data_en"
Toggle 1to0 DCIO_IO_ddc2_data_pd_en "net DCIO_IO_ddc2_data_pd_en"
Toggle 0to1 DCIO_IO_ddc2_data_pd_en "net DCIO_IO_ddc2_data_pd_en"
Toggle 1to0 DCIO_IO_ddc2_i2c_ctrl "net DCIO_IO_ddc2_i2c_ctrl"
Toggle 0to1 DCIO_IO_ddc2_i2c_ctrl "net DCIO_IO_ddc2_i2c_ctrl"
Toggle 1to0 DCIO_IO_ddc2_i2c_vph_1v2_en "net DCIO_IO_ddc2_i2c_vph_1v2_en"
Toggle 0to1 DCIO_IO_ddc2_i2c_vph_1v2_en "net DCIO_IO_ddc2_i2c_vph_1v2_en"
Toggle 1to0 DCIO_IO_ddc2_i2cmode "net DCIO_IO_ddc2_i2cmode"
Toggle 0to1 DCIO_IO_ddc2_i2cmode "net DCIO_IO_ddc2_i2cmode"
Toggle 1to0 DCIO_IO_ddc3_clk_en "net DCIO_IO_ddc3_clk_en"
Toggle 0to1 DCIO_IO_ddc3_clk_en "net DCIO_IO_ddc3_clk_en"
Toggle 1to0 DCIO_IO_ddc3_clk_pd_en "net DCIO_IO_ddc3_clk_pd_en"
Toggle 0to1 DCIO_IO_ddc3_clk_pd_en "net DCIO_IO_ddc3_clk_pd_en"
Toggle 1to0 DCIO_IO_ddc3_data_en "net DCIO_IO_ddc3_data_en"
Toggle 0to1 DCIO_IO_ddc3_data_en "net DCIO_IO_ddc3_data_en"
Toggle 1to0 DCIO_IO_ddc3_data_pd_en "net DCIO_IO_ddc3_data_pd_en"
Toggle 0to1 DCIO_IO_ddc3_data_pd_en "net DCIO_IO_ddc3_data_pd_en"
Toggle 1to0 DCIO_IO_ddc3_i2c_ctrl "net DCIO_IO_ddc3_i2c_ctrl"
Toggle 0to1 DCIO_IO_ddc3_i2c_ctrl "net DCIO_IO_ddc3_i2c_ctrl"
Toggle 1to0 DCIO_IO_ddc3_i2c_vph_1v2_en "net DCIO_IO_ddc3_i2c_vph_1v2_en"
Toggle 0to1 DCIO_IO_ddc3_i2c_vph_1v2_en "net DCIO_IO_ddc3_i2c_vph_1v2_en"
Toggle 1to0 DCIO_IO_ddc3_i2cmode "net DCIO_IO_ddc3_i2cmode"
Toggle 0to1 DCIO_IO_ddc3_i2cmode "net DCIO_IO_ddc3_i2cmode"
Toggle 1to0 DCIO_IO_ddc4_clk_en "net DCIO_IO_ddc4_clk_en"
Toggle 0to1 DCIO_IO_ddc4_clk_en "net DCIO_IO_ddc4_clk_en"
Toggle 1to0 DCIO_IO_ddc4_clk_pd_en "net DCIO_IO_ddc4_clk_pd_en"
Toggle 0to1 DCIO_IO_ddc4_clk_pd_en "net DCIO_IO_ddc4_clk_pd_en"
Toggle 1to0 DCIO_IO_ddc4_data_en "net DCIO_IO_ddc4_data_en"
Toggle 0to1 DCIO_IO_ddc4_data_en "net DCIO_IO_ddc4_data_en"
Toggle 1to0 DCIO_IO_ddc4_data_pd_en "net DCIO_IO_ddc4_data_pd_en"
Toggle 0to1 DCIO_IO_ddc4_data_pd_en "net DCIO_IO_ddc4_data_pd_en"
Toggle 1to0 DCIO_IO_ddc4_i2c_ctrl "net DCIO_IO_ddc4_i2c_ctrl"
Toggle 0to1 DCIO_IO_ddc4_i2c_ctrl "net DCIO_IO_ddc4_i2c_ctrl"
Toggle 1to0 DCIO_IO_ddc4_i2c_vph_1v2_en "net DCIO_IO_ddc4_i2c_vph_1v2_en"
Toggle 0to1 DCIO_IO_ddc4_i2c_vph_1v2_en "net DCIO_IO_ddc4_i2c_vph_1v2_en"
Toggle 1to0 DCIO_IO_ddc4_i2cmode "net DCIO_IO_ddc4_i2cmode"
Toggle 0to1 DCIO_IO_ddc4_i2cmode "net DCIO_IO_ddc4_i2cmode"
Toggle 1to0 DCIO_IO_genericb_a "net DCIO_IO_genericb_a"
Toggle 0to1 DCIO_IO_genericb_a "net DCIO_IO_genericb_a"
Toggle 1to0 DCIO_IO_genericb_oe "net DCIO_IO_genericb_oe"
Toggle 0to1 DCIO_IO_genericb_oe "net DCIO_IO_genericb_oe"
Toggle 1to0 DCIO_IO_genericb_pd "net DCIO_IO_genericb_pd"
Toggle 0to1 DCIO_IO_genericb_pd "net DCIO_IO_genericb_pd"
Toggle 1to0 DCIO_IO_genericb_pu "net DCIO_IO_genericb_pu"
Toggle 0to1 DCIO_IO_genericb_pu "net DCIO_IO_genericb_pu"
Toggle 1to0 DCIO_IO_genericb_rxen "net DCIO_IO_genericb_rxen"
Toggle 0to1 DCIO_IO_genericb_rxen "net DCIO_IO_genericb_rxen"
Toggle 1to0 DCIO_IO_genericb_s0 "net DCIO_IO_genericb_s0"
Toggle 0to1 DCIO_IO_genericb_s0 "net DCIO_IO_genericb_s0"
Toggle 1to0 DCIO_IO_genericb_s1 "net DCIO_IO_genericb_s1"
Toggle 0to1 DCIO_IO_genericb_s1 "net DCIO_IO_genericb_s1"
Toggle 1to0 DCIO_IO_genericb_y "net DCIO_IO_genericb_y"
Toggle 0to1 DCIO_IO_genericb_y "net DCIO_IO_genericb_y"
Toggle 1to0 DCIO_IO_hpd1_a "net DCIO_IO_hpd1_a"
Toggle 0to1 DCIO_IO_hpd1_a "net DCIO_IO_hpd1_a"
Toggle 1to0 DCIO_IO_hpd1_oe "net DCIO_IO_hpd1_oe"
Toggle 0to1 DCIO_IO_hpd1_oe "net DCIO_IO_hpd1_oe"
Toggle 1to0 DCIO_IO_hpd1_pd "net DCIO_IO_hpd1_pd"
Toggle 0to1 DCIO_IO_hpd1_pd "net DCIO_IO_hpd1_pd"
Toggle 1to0 DCIO_IO_hpd1_pu "net DCIO_IO_hpd1_pu"
Toggle 0to1 DCIO_IO_hpd1_pu "net DCIO_IO_hpd1_pu"
Toggle 1to0 DCIO_IO_hpd1_rxen "net DCIO_IO_hpd1_rxen"
Toggle 0to1 DCIO_IO_hpd1_rxen "net DCIO_IO_hpd1_rxen"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_hpd1_rxsel "net DCIO_IO_hpd1_rxsel[1:0]"
Toggle 1to0 DCIO_IO_hpd1_tximpsel "net DCIO_IO_hpd1_tximpsel"
Toggle 0to1 DCIO_IO_hpd1_tximpsel "net DCIO_IO_hpd1_tximpsel"
Toggle 1to0 DCIO_IO_hpd1_y "net DCIO_IO_hpd1_y"
Toggle 0to1 DCIO_IO_hpd1_y "net DCIO_IO_hpd1_y"
Toggle 1to0 DCIO_IO_hpd2_y "net DCIO_IO_hpd2_y"
Toggle 0to1 DCIO_IO_hpd2_y "net DCIO_IO_hpd2_y"
Toggle 1to0 DCIO_IO_hpd3_y "net DCIO_IO_hpd3_y"
Toggle 0to1 DCIO_IO_hpd3_y "net DCIO_IO_hpd3_y"
Toggle 1to0 DCIO_IO_hpd4_y "net DCIO_IO_hpd4_y"
Toggle 0to1 DCIO_IO_hpd4_y "net DCIO_IO_hpd4_y"
Toggle 1to0 DCIO_PWRSEQ0_OVERLOAD_BLON "net DCIO_PWRSEQ0_OVERLOAD_BLON"
Toggle 0to1 DCIO_PWRSEQ0_OVERLOAD_BLON "net DCIO_PWRSEQ0_OVERLOAD_BLON"
Toggle 1to0 DCIO_PWRSEQ0_OVERLOAD_DIGON "net DCIO_PWRSEQ0_OVERLOAD_DIGON"
Toggle 0to1 DCIO_PWRSEQ0_OVERLOAD_DIGON "net DCIO_PWRSEQ0_OVERLOAD_DIGON"
Toggle 1to0 DCIO_PWRSEQ0_OVERLOAD_VALUE_BLON "net DCIO_PWRSEQ0_OVERLOAD_VALUE_BLON"
Toggle 0to1 DCIO_PWRSEQ0_OVERLOAD_VALUE_BLON "net DCIO_PWRSEQ0_OVERLOAD_VALUE_BLON"
Toggle 1to0 DCIO_PWRSEQ0_OVERLOAD_VALUE_DIGON "net DCIO_PWRSEQ0_OVERLOAD_VALUE_DIGON"
Toggle 0to1 DCIO_PWRSEQ0_OVERLOAD_VALUE_DIGON "net DCIO_PWRSEQ0_OVERLOAD_VALUE_DIGON"
Toggle 1to0 DCIO_PWRSEQ0_OVERLOAD_VALUE_VARY_BL "net DCIO_PWRSEQ0_OVERLOAD_VALUE_VARY_BL"
Toggle 0to1 DCIO_PWRSEQ0_OVERLOAD_VALUE_VARY_BL "net DCIO_PWRSEQ0_OVERLOAD_VALUE_VARY_BL"
Toggle 1to0 DCIO_PWRSEQ0_OVERLOAD_VARY_BL "net DCIO_PWRSEQ0_OVERLOAD_VARY_BL"
Toggle 0to1 DCIO_PWRSEQ0_OVERLOAD_VARY_BL "net DCIO_PWRSEQ0_OVERLOAD_VARY_BL"
Toggle 1to0 DCIO_PWRSEQ0_abm_master_lock "net DCIO_PWRSEQ0_abm_master_lock"
Toggle 0to1 DCIO_PWRSEQ0_abm_master_lock "net DCIO_PWRSEQ0_abm_master_lock"
Toggle 1to0 DCIO_PWRSEQ0_otg_frame_start "net DCIO_PWRSEQ0_otg_frame_start"
Toggle 0to1 DCIO_PWRSEQ0_otg_frame_start "net DCIO_PWRSEQ0_otg_frame_start"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_PWRSEQ0_spares_spare "net DCIO_PWRSEQ0_spares_spare[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DLPC_cfg_addrdata "net DC_DLPC_cfg_addrdata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DLPC_cfg_addrdata_rep "net DC_DLPC_cfg_addrdata_rep[7:0]"
Toggle 1to0 DC_DLPC_cfg_clk "net DC_DLPC_cfg_clk"
Toggle 0to1 DC_DLPC_cfg_clk "net DC_DLPC_cfg_clk"
Toggle 1to0 DC_DLPC_cfg_clk_rep "net DC_DLPC_cfg_clk_rep"
Toggle 0to1 DC_DLPC_cfg_clk_rep "net DC_DLPC_cfg_clk_rep"
Toggle 1to0 DC_DLPC_cfg_mstrack "net DC_DLPC_cfg_mstrack"
Toggle 0to1 DC_DLPC_cfg_mstrack "net DC_DLPC_cfg_mstrack"
Toggle 1to0 DC_DLPC_cfg_mstrack_rep "net DC_DLPC_cfg_mstrack_rep"
Toggle 0to1 DC_DLPC_cfg_mstrack_rep "net DC_DLPC_cfg_mstrack_rep"
Toggle 1to0 DC_DLPC_cfg_rden "net DC_DLPC_cfg_rden"
Toggle 0to1 DC_DLPC_cfg_rden "net DC_DLPC_cfg_rden"
Toggle 1to0 DC_DLPC_cfg_rden_rep "net DC_DLPC_cfg_rden_rep"
Toggle 0to1 DC_DLPC_cfg_rden_rep "net DC_DLPC_cfg_rden_rep"
Toggle 1to0 DC_DLPC_cfg_reset "net DC_DLPC_cfg_reset"
Toggle 0to1 DC_DLPC_cfg_reset "net DC_DLPC_cfg_reset"
Toggle 1to0 DC_DLPC_cfg_reset_rep "net DC_DLPC_cfg_reset_rep"
Toggle 0to1 DC_DLPC_cfg_reset_rep "net DC_DLPC_cfg_reset_rep"
Toggle 1to0 DC_DLPC_cfg_wren "net DC_DLPC_cfg_wren"
Toggle 0to1 DC_DLPC_cfg_wren "net DC_DLPC_cfg_wren"
Toggle 1to0 DC_DLPC_cfg_wren_rep "net DC_DLPC_cfg_wren_rep"
Toggle 0to1 DC_DLPC_cfg_wren_rep "net DC_DLPC_cfg_wren_rep"
Toggle 1to0 DC_DLPC_interceptb "net DC_DLPC_interceptb"
Toggle 0to1 DC_DLPC_interceptb "net DC_DLPC_interceptb"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DLPC_spare "net DC_DLPC_spare[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_cfg_addrdata "net DC_DPCS0_cfg_addrdata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_cfg_addrdata_rep "net DC_DPCS0_cfg_addrdata_rep[7:0]"
Toggle 1to0 DC_DPCS0_cfg_clk "net DC_DPCS0_cfg_clk"
Toggle 0to1 DC_DPCS0_cfg_clk "net DC_DPCS0_cfg_clk"
Toggle 1to0 DC_DPCS0_cfg_clk_rep "net DC_DPCS0_cfg_clk_rep"
Toggle 0to1 DC_DPCS0_cfg_clk_rep "net DC_DPCS0_cfg_clk_rep"
Toggle 1to0 DC_DPCS0_cfg_mstrack "net DC_DPCS0_cfg_mstrack"
Toggle 0to1 DC_DPCS0_cfg_mstrack "net DC_DPCS0_cfg_mstrack"
Toggle 1to0 DC_DPCS0_cfg_mstrack_rep "net DC_DPCS0_cfg_mstrack_rep"
Toggle 0to1 DC_DPCS0_cfg_mstrack_rep "net DC_DPCS0_cfg_mstrack_rep"
Toggle 1to0 DC_DPCS0_cfg_rden "net DC_DPCS0_cfg_rden"
Toggle 0to1 DC_DPCS0_cfg_rden "net DC_DPCS0_cfg_rden"
Toggle 1to0 DC_DPCS0_cfg_rden_rep "net DC_DPCS0_cfg_rden_rep"
Toggle 0to1 DC_DPCS0_cfg_rden_rep "net DC_DPCS0_cfg_rden_rep"
Toggle 1to0 DC_DPCS0_cfg_reset "net DC_DPCS0_cfg_reset"
Toggle 0to1 DC_DPCS0_cfg_reset "net DC_DPCS0_cfg_reset"
Toggle 1to0 DC_DPCS0_cfg_reset_rep "net DC_DPCS0_cfg_reset_rep"
Toggle 0to1 DC_DPCS0_cfg_reset_rep "net DC_DPCS0_cfg_reset_rep"
Toggle 1to0 DC_DPCS0_cfg_wren "net DC_DPCS0_cfg_wren"
Toggle 0to1 DC_DPCS0_cfg_wren "net DC_DPCS0_cfg_wren"
Toggle 1to0 DC_DPCS0_cfg_wren_rep "net DC_DPCS0_cfg_wren_rep"
Toggle 0to1 DC_DPCS0_cfg_wren_rep "net DC_DPCS0_cfg_wren_rep"
Toggle 1to0 DC_DPCS0_crtc_v_update "net DC_DPCS0_crtc_v_update"
Toggle 0to1 DC_DPCS0_crtc_v_update "net DC_DPCS0_crtc_v_update"
Toggle 1to0 DC_DPCS0_data_cm_mode_en "net DC_DPCS0_data_cm_mode_en"
Toggle 0to1 DC_DPCS0_data_cm_mode_en "net DC_DPCS0_data_cm_mode_en"
Toggle 1to0 DC_DPCS0_data_cm_mode_en_rep "net DC_DPCS0_data_cm_mode_en_rep"
Toggle 0to1 DC_DPCS0_data_cm_mode_en_rep "net DC_DPCS0_data_cm_mode_en_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_data_lane0 "net DC_DPCS0_data_lane0[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_data_lane0_rep "net DC_DPCS0_data_lane0_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_data_lane1 "net DC_DPCS0_data_lane1[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_data_lane1_rep "net DC_DPCS0_data_lane1_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_data_lane2 "net DC_DPCS0_data_lane2[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_data_lane2_rep "net DC_DPCS0_data_lane2_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_data_lane3 "net DC_DPCS0_data_lane3[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS0_data_lane3_rep "net DC_DPCS0_data_lane3_rep[31:0]"
Toggle 1to0 DC_DPCS0_data_symclk "net DC_DPCS0_data_symclk"
Toggle 0to1 DC_DPCS0_data_symclk "net DC_DPCS0_data_symclk"
Toggle 1to0 DC_DPCS0_data_symclk_rep "net DC_DPCS0_data_symclk_rep"
Toggle 0to1 DC_DPCS0_data_symclk_rep "net DC_DPCS0_data_symclk_rep"
Toggle 1to0 DC_DPCS0_interceptb "net DC_DPCS0_interceptb"
Toggle 0to1 DC_DPCS0_interceptb "net DC_DPCS0_interceptb"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_cfg_addrdata "net DC_DPCS1_cfg_addrdata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_cfg_addrdata_rep "net DC_DPCS1_cfg_addrdata_rep[7:0]"
Toggle 1to0 DC_DPCS1_cfg_clk "net DC_DPCS1_cfg_clk"
Toggle 0to1 DC_DPCS1_cfg_clk "net DC_DPCS1_cfg_clk"
Toggle 1to0 DC_DPCS1_cfg_clk_rep "net DC_DPCS1_cfg_clk_rep"
Toggle 0to1 DC_DPCS1_cfg_clk_rep "net DC_DPCS1_cfg_clk_rep"
Toggle 1to0 DC_DPCS1_cfg_mstrack "net DC_DPCS1_cfg_mstrack"
Toggle 0to1 DC_DPCS1_cfg_mstrack "net DC_DPCS1_cfg_mstrack"
Toggle 1to0 DC_DPCS1_cfg_mstrack_rep "net DC_DPCS1_cfg_mstrack_rep"
Toggle 0to1 DC_DPCS1_cfg_mstrack_rep "net DC_DPCS1_cfg_mstrack_rep"
Toggle 1to0 DC_DPCS1_cfg_rden "net DC_DPCS1_cfg_rden"
Toggle 0to1 DC_DPCS1_cfg_rden "net DC_DPCS1_cfg_rden"
Toggle 1to0 DC_DPCS1_cfg_rden_rep "net DC_DPCS1_cfg_rden_rep"
Toggle 0to1 DC_DPCS1_cfg_rden_rep "net DC_DPCS1_cfg_rden_rep"
Toggle 1to0 DC_DPCS1_cfg_reset "net DC_DPCS1_cfg_reset"
Toggle 0to1 DC_DPCS1_cfg_reset "net DC_DPCS1_cfg_reset"
Toggle 1to0 DC_DPCS1_cfg_reset_rep "net DC_DPCS1_cfg_reset_rep"
Toggle 0to1 DC_DPCS1_cfg_reset_rep "net DC_DPCS1_cfg_reset_rep"
Toggle 1to0 DC_DPCS1_cfg_wren "net DC_DPCS1_cfg_wren"
Toggle 0to1 DC_DPCS1_cfg_wren "net DC_DPCS1_cfg_wren"
Toggle 1to0 DC_DPCS1_cfg_wren_rep "net DC_DPCS1_cfg_wren_rep"
Toggle 0to1 DC_DPCS1_cfg_wren_rep "net DC_DPCS1_cfg_wren_rep"
Toggle 1to0 DC_DPCS1_crtc_v_update "net DC_DPCS1_crtc_v_update"
Toggle 0to1 DC_DPCS1_crtc_v_update "net DC_DPCS1_crtc_v_update"
Toggle 1to0 DC_DPCS1_data_cm_mode_en "net DC_DPCS1_data_cm_mode_en"
Toggle 0to1 DC_DPCS1_data_cm_mode_en "net DC_DPCS1_data_cm_mode_en"
Toggle 1to0 DC_DPCS1_data_cm_mode_en_rep "net DC_DPCS1_data_cm_mode_en_rep"
Toggle 0to1 DC_DPCS1_data_cm_mode_en_rep "net DC_DPCS1_data_cm_mode_en_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_data_lane0 "net DC_DPCS1_data_lane0[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_data_lane0_rep "net DC_DPCS1_data_lane0_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_data_lane1 "net DC_DPCS1_data_lane1[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_data_lane1_rep "net DC_DPCS1_data_lane1_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_data_lane2 "net DC_DPCS1_data_lane2[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_data_lane2_rep "net DC_DPCS1_data_lane2_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_data_lane3 "net DC_DPCS1_data_lane3[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS1_data_lane3_rep "net DC_DPCS1_data_lane3_rep[31:0]"
Toggle 1to0 DC_DPCS1_data_symclk "net DC_DPCS1_data_symclk"
Toggle 0to1 DC_DPCS1_data_symclk "net DC_DPCS1_data_symclk"
Toggle 1to0 DC_DPCS1_data_symclk_rep "net DC_DPCS1_data_symclk_rep"
Toggle 0to1 DC_DPCS1_data_symclk_rep "net DC_DPCS1_data_symclk_rep"
Toggle 1to0 DC_DPCS1_interceptb "net DC_DPCS1_interceptb"
Toggle 0to1 DC_DPCS1_interceptb "net DC_DPCS1_interceptb"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS_0_spare "net DC_DPCS_0_spare[7:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS_1_spare "net DC_DPCS_1_spare[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_PWRSEQ0_cfg_addrdata "net DC_PWRSEQ0_cfg_addrdata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_PWRSEQ0_cfg_addrdata_rep "net DC_PWRSEQ0_cfg_addrdata_rep[7:0]"
Toggle 1to0 DC_PWRSEQ0_cfg_clk "net DC_PWRSEQ0_cfg_clk"
Toggle 0to1 DC_PWRSEQ0_cfg_clk "net DC_PWRSEQ0_cfg_clk"
Toggle 1to0 DC_PWRSEQ0_cfg_clk_rep "net DC_PWRSEQ0_cfg_clk_rep"
Toggle 0to1 DC_PWRSEQ0_cfg_clk_rep "net DC_PWRSEQ0_cfg_clk_rep"
Toggle 1to0 DC_PWRSEQ0_cfg_mstrack "net DC_PWRSEQ0_cfg_mstrack"
Toggle 0to1 DC_PWRSEQ0_cfg_mstrack "net DC_PWRSEQ0_cfg_mstrack"
Toggle 1to0 DC_PWRSEQ0_cfg_mstrack_rep "net DC_PWRSEQ0_cfg_mstrack_rep"
Toggle 0to1 DC_PWRSEQ0_cfg_mstrack_rep "net DC_PWRSEQ0_cfg_mstrack_rep"
Toggle 1to0 DC_PWRSEQ0_cfg_rden "net DC_PWRSEQ0_cfg_rden"
Toggle 0to1 DC_PWRSEQ0_cfg_rden "net DC_PWRSEQ0_cfg_rden"
Toggle 1to0 DC_PWRSEQ0_cfg_rden_rep "net DC_PWRSEQ0_cfg_rden_rep"
Toggle 0to1 DC_PWRSEQ0_cfg_rden_rep "net DC_PWRSEQ0_cfg_rden_rep"
Toggle 1to0 DC_PWRSEQ0_cfg_reset "net DC_PWRSEQ0_cfg_reset"
Toggle 0to1 DC_PWRSEQ0_cfg_reset "net DC_PWRSEQ0_cfg_reset"
Toggle 1to0 DC_PWRSEQ0_cfg_reset_rep "net DC_PWRSEQ0_cfg_reset_rep"
Toggle 0to1 DC_PWRSEQ0_cfg_reset_rep "net DC_PWRSEQ0_cfg_reset_rep"
Toggle 1to0 DC_PWRSEQ0_cfg_wren "net DC_PWRSEQ0_cfg_wren"
Toggle 0to1 DC_PWRSEQ0_cfg_wren "net DC_PWRSEQ0_cfg_wren"
Toggle 1to0 DC_PWRSEQ0_cfg_wren_rep "net DC_PWRSEQ0_cfg_wren_rep"
Toggle 0to1 DC_PWRSEQ0_cfg_wren_rep "net DC_PWRSEQ0_cfg_wren_rep"
Toggle 1to0 DC_PWRSEQ0_interceptb "net DC_PWRSEQ0_interceptb"
Toggle 0to1 DC_PWRSEQ0_interceptb "net DC_PWRSEQ0_interceptb"
Toggle 1to0 DDCAUX1_ALL_PWR_OK "net DDCAUX1_ALL_PWR_OK"
Toggle 0to1 DDCAUX1_ALL_PWR_OK "net DDCAUX1_ALL_PWR_OK"
Toggle 1to0 DDCAUX1_AUXMODE "net DDCAUX1_AUXMODE"
Toggle 0to1 DDCAUX1_AUXMODE "net DDCAUX1_AUXMODE"
Toggle 1to0 DDCAUX1_AUXY "net DDCAUX1_AUXY"
Toggle 0to1 DDCAUX1_AUXY "net DDCAUX1_AUXY"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX1_AUX_CTRL "net DDCAUX1_AUX_CTRL[3:0]"
Toggle 1to0 DDCAUX1_AUX_DP_DN_SWAP "net DDCAUX1_AUX_DP_DN_SWAP"
Toggle 0to1 DDCAUX1_AUX_DP_DN_SWAP "net DDCAUX1_AUX_DP_DN_SWAP"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX1_AUX_HYS_TUNE "net DDCAUX1_AUX_HYS_TUNE[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX1_AUX_VOD_TUNE "net DDCAUX1_AUX_VOD_TUNE[1:0]"
Toggle 1to0 DDCAUX1_DAUX "net DDCAUX1_DAUX"
Toggle 0to1 DDCAUX1_DAUX "net DDCAUX1_DAUX"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX1_DI2C "net DDCAUX1_DI2C[1:0]"
Toggle 1to0 DDCAUX1_DREN "net DDCAUX1_DREN"
Toggle 0to1 DDCAUX1_DREN "net DDCAUX1_DREN"
Toggle 1to0 DDCAUX1_I2CMODE "net DDCAUX1_I2CMODE"
Toggle 0to1 DDCAUX1_I2CMODE "net DDCAUX1_I2CMODE"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX1_I2CRXSEL "net DDCAUX1_I2CRXSEL[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX1_I2CY "net DDCAUX1_I2CY[1:0]"
Toggle 1to0 DDCAUX1_I2C_CTRL "net DDCAUX1_I2C_CTRL"
Toggle 0to1 DDCAUX1_I2C_CTRL "net DDCAUX1_I2C_CTRL"
Toggle 1to0 DDCAUX1_I2C_PADN_PD "net DDCAUX1_I2C_PADN_PD"
Toggle 0to1 DDCAUX1_I2C_PADN_PD "net DDCAUX1_I2C_PADN_PD"
Toggle 1to0 DDCAUX1_I2C_PADP_PD "net DDCAUX1_I2C_PADP_PD"
Toggle 0to1 DDCAUX1_I2C_PADP_PD "net DDCAUX1_I2C_PADP_PD"
Toggle 1to0 DDCAUX1_I2C_VIL_VIH_TUNE "net DDCAUX1_I2C_VIL_VIH_TUNE"
Toggle 0to1 DDCAUX1_I2C_VIL_VIH_TUNE "net DDCAUX1_I2C_VIL_VIH_TUNE"
Toggle 1to0 DDCAUX1_NEN_RTERM "net DDCAUX1_NEN_RTERM"
Toggle 0to1 DDCAUX1_NEN_RTERM "net DDCAUX1_NEN_RTERM"
Toggle 1to0 DDCAUX1_OE "net DDCAUX1_OE"
Toggle 0to1 DDCAUX1_OE "net DDCAUX1_OE"
Toggle 1to0 DDCAUX1_PWDNB "net DDCAUX1_PWDNB"
Toggle 0to1 DDCAUX1_PWDNB "net DDCAUX1_PWDNB"
Toggle 1to0 DDCAUX2_ALL_PWR_OK "net DDCAUX2_ALL_PWR_OK"
Toggle 0to1 DDCAUX2_ALL_PWR_OK "net DDCAUX2_ALL_PWR_OK"
Toggle 1to0 DDCAUX2_AUXMODE "net DDCAUX2_AUXMODE"
Toggle 0to1 DDCAUX2_AUXMODE "net DDCAUX2_AUXMODE"
Toggle 1to0 DDCAUX2_AUXY "net DDCAUX2_AUXY"
Toggle 0to1 DDCAUX2_AUXY "net DDCAUX2_AUXY"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX2_AUX_CTRL "net DDCAUX2_AUX_CTRL[3:0]"
Toggle 1to0 DDCAUX2_AUX_DP_DN_SWAP "net DDCAUX2_AUX_DP_DN_SWAP"
Toggle 0to1 DDCAUX2_AUX_DP_DN_SWAP "net DDCAUX2_AUX_DP_DN_SWAP"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX2_AUX_HYS_TUNE "net DDCAUX2_AUX_HYS_TUNE[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX2_AUX_VOD_TUNE "net DDCAUX2_AUX_VOD_TUNE[1:0]"
Toggle 1to0 DDCAUX2_DAUX "net DDCAUX2_DAUX"
Toggle 0to1 DDCAUX2_DAUX "net DDCAUX2_DAUX"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX2_DI2C "net DDCAUX2_DI2C[1:0]"
Toggle 1to0 DDCAUX2_DREN "net DDCAUX2_DREN"
Toggle 0to1 DDCAUX2_DREN "net DDCAUX2_DREN"
Toggle 1to0 DDCAUX2_I2CMODE "net DDCAUX2_I2CMODE"
Toggle 0to1 DDCAUX2_I2CMODE "net DDCAUX2_I2CMODE"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX2_I2CRXSEL "net DDCAUX2_I2CRXSEL[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DDCAUX2_I2CY "net DDCAUX2_I2CY[1:0]"
Toggle 1to0 DDCAUX2_I2C_CTRL "net DDCAUX2_I2C_CTRL"
Toggle 0to1 DDCAUX2_I2C_CTRL "net DDCAUX2_I2C_CTRL"
Toggle 1to0 DDCAUX2_I2C_PADN_PD "net DDCAUX2_I2C_PADN_PD"
Toggle 0to1 DDCAUX2_I2C_PADN_PD "net DDCAUX2_I2C_PADN_PD"
Toggle 1to0 DDCAUX2_I2C_PADP_PD "net DDCAUX2_I2C_PADP_PD"
Toggle 0to1 DDCAUX2_I2C_PADP_PD "net DDCAUX2_I2C_PADP_PD"
Toggle 1to0 DDCAUX2_I2C_VIL_VIH_TUNE "net DDCAUX2_I2C_VIL_VIH_TUNE"
Toggle 0to1 DDCAUX2_I2C_VIL_VIH_TUNE "net DDCAUX2_I2C_VIL_VIH_TUNE"
Toggle 1to0 DDCAUX2_NEN_RTERM "net DDCAUX2_NEN_RTERM"
Toggle 0to1 DDCAUX2_NEN_RTERM "net DDCAUX2_NEN_RTERM"
Toggle 1to0 DDCAUX2_OE "net DDCAUX2_OE"
Toggle 0to1 DDCAUX2_OE "net DDCAUX2_OE"
Toggle 1to0 DDCAUX2_PWDNB "net DDCAUX2_PWDNB"
Toggle 0to1 DDCAUX2_PWDNB "net DDCAUX2_PWDNB"
Toggle 1to0 DIO_DCIO_OTG0_vsync_rep "net DIO_DCIO_OTG0_vsync_rep"
Toggle 0to1 DIO_DCIO_OTG0_vsync_rep "net DIO_DCIO_OTG0_vsync_rep"
Toggle 1to0 DIO_DCIO_OTG1_vsync_rep "net DIO_DCIO_OTG1_vsync_rep"
Toggle 0to1 DIO_DCIO_OTG1_vsync_rep "net DIO_DCIO_OTG1_vsync_rep"
Toggle 1to0 DIO_DCIO_OTG2_vsync_rep "net DIO_DCIO_OTG2_vsync_rep"
Toggle 0to1 DIO_DCIO_OTG2_vsync_rep "net DIO_DCIO_OTG2_vsync_rep"
Toggle 1to0 DIO_DCIO_OTG3_vsync_rep "net DIO_DCIO_OTG3_vsync_rep"
Toggle 0to1 DIO_DCIO_OTG3_vsync_rep "net DIO_DCIO_OTG3_vsync_rep"
Toggle 1to0 DIO_DCIO_blpwm_otg0_capture_start_rep "net DIO_DCIO_blpwm_otg0_capture_start_rep"
Toggle 0to1 DIO_DCIO_blpwm_otg0_capture_start_rep "net DIO_DCIO_blpwm_otg0_capture_start_rep"
Toggle 1to0 DIO_DCIO_blpwm_otg0_en_rep "net DIO_DCIO_blpwm_otg0_en_rep"
Toggle 0to1 DIO_DCIO_blpwm_otg0_en_rep "net DIO_DCIO_blpwm_otg0_en_rep"
Toggle 1to0 DIO_DCIO_blpwm_otg1_capture_start_rep "net DIO_DCIO_blpwm_otg1_capture_start_rep"
Toggle 0to1 DIO_DCIO_blpwm_otg1_capture_start_rep "net DIO_DCIO_blpwm_otg1_capture_start_rep"
Toggle 1to0 DIO_DCIO_blpwm_otg1_en_rep "net DIO_DCIO_blpwm_otg1_en_rep"
Toggle 0to1 DIO_DCIO_blpwm_otg1_en_rep "net DIO_DCIO_blpwm_otg1_en_rep"
Toggle 1to0 DIO_DCIO_blpwm_otg2_capture_start_rep "net DIO_DCIO_blpwm_otg2_capture_start_rep"
Toggle 0to1 DIO_DCIO_blpwm_otg2_capture_start_rep "net DIO_DCIO_blpwm_otg2_capture_start_rep"
Toggle 1to0 DIO_DCIO_blpwm_otg2_en_rep "net DIO_DCIO_blpwm_otg2_en_rep"
Toggle 0to1 DIO_DCIO_blpwm_otg2_en_rep "net DIO_DCIO_blpwm_otg2_en_rep"
Toggle 1to0 DIO_DCIO_blpwm_otg3_capture_start_rep "net DIO_DCIO_blpwm_otg3_capture_start_rep"
Toggle 0to1 DIO_DCIO_blpwm_otg3_capture_start_rep "net DIO_DCIO_blpwm_otg3_capture_start_rep"
Toggle 1to0 DIO_DCIO_blpwm_otg3_en_rep "net DIO_DCIO_blpwm_otg3_en_rep"
Toggle 0to1 DIO_DCIO_blpwm_otg3_en_rep "net DIO_DCIO_blpwm_otg3_en_rep"
Toggle 1to0 DIO_DCIO_diga_cm_mode_en_rep "net DIO_DCIO_diga_cm_mode_en_rep"
Toggle 0to1 DIO_DCIO_diga_cm_mode_en_rep "net DIO_DCIO_diga_cm_mode_en_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_diga_plpixa00_rep "net DIO_DCIO_diga_plpixa00_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_diga_plpixa01_rep "net DIO_DCIO_diga_plpixa01_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_diga_plpixa02_rep "net DIO_DCIO_diga_plpixa02_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_diga_plpixa03_rep "net DIO_DCIO_diga_plpixa03_rep[31:0]"
Toggle 1to0 DIO_DCIO_digb_cm_mode_en_rep "net DIO_DCIO_digb_cm_mode_en_rep"
Toggle 0to1 DIO_DCIO_digb_cm_mode_en_rep "net DIO_DCIO_digb_cm_mode_en_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digb_plpixa00_rep "net DIO_DCIO_digb_plpixa00_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digb_plpixa01_rep "net DIO_DCIO_digb_plpixa01_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digb_plpixa02_rep "net DIO_DCIO_digb_plpixa02_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digb_plpixa03_rep "net DIO_DCIO_digb_plpixa03_rep[31:0]"
Toggle 1to0 DIO_DCIO_digc_cm_mode_en_rep "net DIO_DCIO_digc_cm_mode_en_rep"
Toggle 0to1 DIO_DCIO_digc_cm_mode_en_rep "net DIO_DCIO_digc_cm_mode_en_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digc_plpixa00_rep "net DIO_DCIO_digc_plpixa00_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digc_plpixa01_rep "net DIO_DCIO_digc_plpixa01_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digc_plpixa02_rep "net DIO_DCIO_digc_plpixa02_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digc_plpixa03_rep "net DIO_DCIO_digc_plpixa03_rep[31:0]"
Toggle 1to0 DIO_DCIO_digd_cm_mode_en_rep "net DIO_DCIO_digd_cm_mode_en_rep"
Toggle 0to1 DIO_DCIO_digd_cm_mode_en_rep "net DIO_DCIO_digd_cm_mode_en_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digd_plpixa00_rep "net DIO_DCIO_digd_plpixa00_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digd_plpixa01_rep "net DIO_DCIO_digd_plpixa01_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digd_plpixa02_rep "net DIO_DCIO_digd_plpixa02_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_digd_plpixa03_rep "net DIO_DCIO_digd_plpixa03_rep[31:0]"
Toggle 1to0 DIO_DCIO_gsl_g0_flip_ready_rep "net DIO_DCIO_gsl_g0_flip_ready_rep"
Toggle 0to1 DIO_DCIO_gsl_g0_flip_ready_rep "net DIO_DCIO_gsl_g0_flip_ready_rep"
Toggle 1to0 DIO_DCIO_gsl_g1_flip_ready_rep "net DIO_DCIO_gsl_g1_flip_ready_rep"
Toggle 0to1 DIO_DCIO_gsl_g1_flip_ready_rep "net DIO_DCIO_gsl_g1_flip_ready_rep"
Toggle 1to0 DIO_DCIO_gsl_timing_sync_rep "net DIO_DCIO_gsl_timing_sync_rep"
Toggle 0to1 DIO_DCIO_gsl_timing_sync_rep "net DIO_DCIO_gsl_timing_sync_rep"
Toggle 1to0 DLPC_DCIO_OTG_RESYNC_TRIG "net DLPC_DCIO_OTG_RESYNC_TRIG"
Toggle 0to1 DLPC_DCIO_OTG_RESYNC_TRIG "net DLPC_DCIO_OTG_RESYNC_TRIG"
Toggle 1to0 DLPC_DCIO_PWRUP_TRIG "net DLPC_DCIO_PWRUP_TRIG"
Toggle 0to1 DLPC_DCIO_PWRUP_TRIG "net DLPC_DCIO_PWRUP_TRIG"
Toggle 1to0 DLPC_DC_cfg_clk "net DLPC_DC_cfg_clk"
Toggle 0to1 DLPC_DC_cfg_clk "net DLPC_DC_cfg_clk"
Toggle 1to0 DLPC_DC_cfg_clk_rep "net DLPC_DC_cfg_clk_rep"
Toggle 0to1 DLPC_DC_cfg_clk_rep "net DLPC_DC_cfg_clk_rep"
Toggle 1to0 DLPC_DC_cfg_mstrreq "net DLPC_DC_cfg_mstrreq"
Toggle 0to1 DLPC_DC_cfg_mstrreq "net DLPC_DC_cfg_mstrreq"
Toggle 1to0 DLPC_DC_cfg_mstrreq_rep "net DLPC_DC_cfg_mstrreq_rep"
Toggle 0to1 DLPC_DC_cfg_mstrreq_rep "net DLPC_DC_cfg_mstrreq_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DLPC_DC_cfg_rddata "net DLPC_DC_cfg_rddata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DLPC_DC_cfg_rddata_rep "net DLPC_DC_cfg_rddata_rep[7:0]"
Toggle 1to0 DLPC_DC_cfg_rddatvld "net DLPC_DC_cfg_rddatvld"
Toggle 0to1 DLPC_DC_cfg_rddatvld "net DLPC_DC_cfg_rddatvld"
Toggle 1to0 DLPC_DC_cfg_rddatvld_rep "net DLPC_DC_cfg_rddatvld_rep"
Toggle 0to1 DLPC_DC_cfg_rddatvld_rep "net DLPC_DC_cfg_rddatvld_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DLPC_DC_spare "net DLPC_DC_spare[7:0]"
Toggle 1to0 DPCS0_DC_cfg_clk "net DPCS0_DC_cfg_clk"
Toggle 0to1 DPCS0_DC_cfg_clk "net DPCS0_DC_cfg_clk"
Toggle 1to0 DPCS0_DC_cfg_clk_rep "net DPCS0_DC_cfg_clk_rep"
Toggle 0to1 DPCS0_DC_cfg_clk_rep "net DPCS0_DC_cfg_clk_rep"
Toggle 1to0 DPCS0_DC_cfg_mstrreq "net DPCS0_DC_cfg_mstrreq"
Toggle 0to1 DPCS0_DC_cfg_mstrreq "net DPCS0_DC_cfg_mstrreq"
Toggle 1to0 DPCS0_DC_cfg_mstrreq_rep "net DPCS0_DC_cfg_mstrreq_rep"
Toggle 0to1 DPCS0_DC_cfg_mstrreq_rep "net DPCS0_DC_cfg_mstrreq_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS0_DC_cfg_rddata "net DPCS0_DC_cfg_rddata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS0_DC_cfg_rddata_rep "net DPCS0_DC_cfg_rddata_rep[7:0]"
Toggle 1to0 DPCS0_DC_cfg_rddatvld "net DPCS0_DC_cfg_rddatvld"
Toggle 0to1 DPCS0_DC_cfg_rddatvld "net DPCS0_DC_cfg_rddatvld"
Toggle 1to0 DPCS0_DC_cfg_rddatvld_rep "net DPCS0_DC_cfg_rddatvld_rep"
Toggle 0to1 DPCS0_DC_cfg_rddatvld_rep "net DPCS0_DC_cfg_rddatvld_rep"
Toggle 1to0 DPCS0_DC_interrupt "net DPCS0_DC_interrupt"
Toggle 0to1 DPCS0_DC_interrupt "net DPCS0_DC_interrupt"
Toggle 1to0 DPCS1_DC_cfg_clk "net DPCS1_DC_cfg_clk"
Toggle 0to1 DPCS1_DC_cfg_clk "net DPCS1_DC_cfg_clk"
Toggle 1to0 DPCS1_DC_cfg_clk_rep "net DPCS1_DC_cfg_clk_rep"
Toggle 0to1 DPCS1_DC_cfg_clk_rep "net DPCS1_DC_cfg_clk_rep"
Toggle 1to0 DPCS1_DC_cfg_mstrreq "net DPCS1_DC_cfg_mstrreq"
Toggle 0to1 DPCS1_DC_cfg_mstrreq "net DPCS1_DC_cfg_mstrreq"
Toggle 1to0 DPCS1_DC_cfg_mstrreq_rep "net DPCS1_DC_cfg_mstrreq_rep"
Toggle 0to1 DPCS1_DC_cfg_mstrreq_rep "net DPCS1_DC_cfg_mstrreq_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS1_DC_cfg_rddata "net DPCS1_DC_cfg_rddata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS1_DC_cfg_rddata_rep "net DPCS1_DC_cfg_rddata_rep[7:0]"
Toggle 1to0 DPCS1_DC_cfg_rddatvld "net DPCS1_DC_cfg_rddatvld"
Toggle 0to1 DPCS1_DC_cfg_rddatvld "net DPCS1_DC_cfg_rddatvld"
Toggle 1to0 DPCS1_DC_cfg_rddatvld_rep "net DPCS1_DC_cfg_rddatvld_rep"
Toggle 0to1 DPCS1_DC_cfg_rddatvld_rep "net DPCS1_DC_cfg_rddatvld_rep"
Toggle 1to0 DPCS1_DC_interrupt "net DPCS1_DC_interrupt"
Toggle 0to1 DPCS1_DC_interrupt "net DPCS1_DC_interrupt"
Toggle 1to0 DPCS2_DC_cfg_clk_rep "net DPCS2_DC_cfg_clk_rep"
Toggle 0to1 DPCS2_DC_cfg_clk_rep "net DPCS2_DC_cfg_clk_rep"
Toggle 1to0 DPCS2_DC_cfg_mstrreq_rep "net DPCS2_DC_cfg_mstrreq_rep"
Toggle 0to1 DPCS2_DC_cfg_mstrreq_rep "net DPCS2_DC_cfg_mstrreq_rep"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS2_DC_cfg_rddata_rep "net DPCS2_DC_cfg_rddata_rep[7:0]"
Toggle 1to0 DPCS2_DC_cfg_rddatvld_rep "net DPCS2_DC_cfg_rddatvld_rep"
Toggle 0to1 DPCS2_DC_cfg_rddatvld_rep "net DPCS2_DC_cfg_rddatvld_rep"
Toggle 1to0 DPCS3_DC_cfg_clk_rep "net DPCS3_DC_cfg_clk_rep"
Toggle 0to1 DPCS3_DC_cfg_clk_rep "net DPCS3_DC_cfg_clk_rep"
Toggle 1to0 DPCS3_DC_cfg_mstrreq_rep "net DPCS3_DC_cfg_mstrreq_rep"
Toggle 0to1 DPCS3_DC_cfg_mstrreq_rep "net DPCS3_DC_cfg_mstrreq_rep"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS3_DC_cfg_rddata_rep "net DPCS3_DC_cfg_rddata_rep[7:0]"
Toggle 1to0 DPCS3_DC_cfg_rddatvld_rep "net DPCS3_DC_cfg_rddatvld_rep"
Toggle 0to1 DPCS3_DC_cfg_rddatvld_rep "net DPCS3_DC_cfg_rddatvld_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_COMBO_CR_cr_para_addr "net DPCS_BPHY0_COMM_COMBO_CR_cr_para_addr[15:0]"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_CR_cr_para_clk "net DPCS_BPHY0_COMM_COMBO_CR_cr_para_clk"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_CR_cr_para_clk "net DPCS_BPHY0_COMM_COMBO_CR_cr_para_clk"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_CR_cr_para_rd_en "net DPCS_BPHY0_COMM_COMBO_CR_cr_para_rd_en"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_CR_cr_para_rd_en "net DPCS_BPHY0_COMM_COMBO_CR_cr_para_rd_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_COMBO_CR_cr_para_wr_data "net DPCS_BPHY0_COMM_COMBO_CR_cr_para_wr_data[15:0]"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_CR_cr_para_wr_en "net DPCS_BPHY0_COMM_COMBO_CR_cr_para_wr_en"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_CR_cr_para_wr_en "net DPCS_BPHY0_COMM_COMBO_CR_cr_para_wr_en"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_ana_pwr_en "net DPCS_BPHY0_COMM_COMBO_ana_pwr_en"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_ana_pwr_en "net DPCS_BPHY0_COMM_COMBO_ana_pwr_en"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_cr_para_sel "net DPCS_BPHY0_COMM_COMBO_cr_para_sel"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_cr_para_sel "net DPCS_BPHY0_COMM_COMBO_cr_para_sel"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_dp_pg_reset "net DPCS_BPHY0_COMM_COMBO_dp_pg_reset"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_dp_pg_reset "net DPCS_BPHY0_COMM_COMBO_dp_pg_reset"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_pcs_pwr_stable "net DPCS_BPHY0_COMM_COMBO_pcs_pwr_stable"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_pcs_pwr_stable "net DPCS_BPHY0_COMM_COMBO_pcs_pwr_stable"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_pg_mode_en "net DPCS_BPHY0_COMM_COMBO_pg_mode_en"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_pg_mode_en "net DPCS_BPHY0_COMM_COMBO_pg_mode_en"
Toggle 1to0 DPCS_BPHY0_COMM_COMBO_pma_pwr_stable "net DPCS_BPHY0_COMM_COMBO_pma_pwr_stable"
Toggle 0to1 DPCS_BPHY0_COMM_COMBO_pma_pwr_stable "net DPCS_BPHY0_COMM_COMBO_pma_pwr_stable"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_APB_tca_apb_rst_n "net DPCS_BPHY0_COMM_DISP_APB_tca_apb_rst_n"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_APB_tca_apb_rst_n "net DPCS_BPHY0_COMM_DISP_APB_tca_apb_rst_n"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_SRAM_sram_bypass "net DPCS_BPHY0_COMM_DISP_SRAM_sram_bypass"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_SRAM_sram_bypass "net DPCS_BPHY0_COMM_DISP_SRAM_sram_bypass"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_SRAM_sram_ext_ld_done "net DPCS_BPHY0_COMM_DISP_SRAM_sram_ext_ld_done"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_SRAM_sram_ext_ld_done "net DPCS_BPHY0_COMM_DISP_SRAM_sram_ext_ld_done"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_DISP_SRAM_sram_rd_data "net DPCS_BPHY0_COMM_DISP_SRAM_sram_rd_data[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_DISP_cmn_in_generic_bus "net DPCS_BPHY0_COMM_DISP_cmn_in_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_DISP_dco_finetune "net DPCS_BPHY0_COMM_DISP_dco_finetune[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_DISP_dco_range "net DPCS_BPHY0_COMM_DISP_dco_range[1:0]"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_phy_reset "net DPCS_BPHY0_COMM_DISP_phy_reset"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_phy_reset "net DPCS_BPHY0_COMM_DISP_phy_reset"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_ref_clkdet_en "net DPCS_BPHY0_COMM_DISP_ref_clkdet_en"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_ref_clkdet_en "net DPCS_BPHY0_COMM_DISP_ref_clkdet_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_DISP_ref_range "net DPCS_BPHY0_COMM_DISP_ref_range[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_DISP_rext_ctrl "net DPCS_BPHY0_COMM_DISP_rext_ctrl[5:0]"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_rext_en "net DPCS_BPHY0_COMM_DISP_rext_en"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_rext_en "net DPCS_BPHY0_COMM_DISP_rext_en"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_rtune_req "net DPCS_BPHY0_COMM_DISP_rtune_req"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_rtune_req "net DPCS_BPHY0_COMM_DISP_rtune_req"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_sup_pre_hp "net DPCS_BPHY0_COMM_DISP_sup_pre_hp"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_sup_pre_hp "net DPCS_BPHY0_COMM_DISP_sup_pre_hp"
Toggle 1to0 DPCS_BPHY0_COMM_DISP_test_powerdown "net DPCS_BPHY0_COMM_DISP_test_powerdown"
Toggle 0to1 DPCS_BPHY0_COMM_DISP_test_powerdown "net DPCS_BPHY0_COMM_DISP_test_powerdown"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_COMM_DISP_tx_vswing_lvl "net DPCS_BPHY0_COMM_DISP_tx_vswing_lvl[2:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_lane0_rx2tx_par_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane0_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_lane0_rx2tx_par_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane0_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_lane1_rx2tx_par_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane1_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_lane1_rx2tx_par_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane1_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_lane2_rx2tx_par_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane2_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_lane2_rx2tx_par_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane2_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_lane3_rx2tx_par_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane3_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_lane3_rx2tx_par_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane3_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en "net DPCS_BPHY0_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_cal_force "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_cal_force"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_cal_force "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_cal_force"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_cp_int "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_cp_int[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_cp_int_gs "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_cp_int_gs[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_cp_prop "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_cp_prop[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_cp_prop_gs "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_cp_prop_gs[6:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_div5_clk_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_div5_clk_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_div5_clk_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_div5_clk_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_div_clk_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_div_clk_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_div_clk_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_div_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_div_multiplier "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_div_multiplier[7:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_force_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_force_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_force_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_force_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_cfg_update_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_cfg_update_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_cfg_update_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_cfg_update_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_den "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_den[15:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_quot "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_quot[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_rem "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_fracn_rem[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_freq_vco "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_freq_vco[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_init_cal_disable "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_init_cal_disable"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_init_cal_disable "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_init_cal_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_multiplier "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_multiplier[11:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_pmix_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_pmix_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_pmix_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_pmix_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_peak "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_peak[19:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_stepsize "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_stepsize[20:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_up_spread "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_up_spread"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_up_spread "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_ssc_up_spread"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_tx_clk_div "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_tx_clk_div[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_mpllb_v2i "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_v2i[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_mpllb_word_div2_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_word_div2_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_mpllb_word_div2_en "net DPCS_BPHY0_DISP_CNTL_dp_mpllb_word_div2_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_ref_clk_en "net DPCS_BPHY0_DISP_CNTL_dp_ref_clk_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_ref_clk_en "net DPCS_BPHY0_DISP_CNTL_dp_ref_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_ref_clk_mpllb_div "net DPCS_BPHY0_DISP_CNTL_dp_ref_clk_mpllb_div[2:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_bypass_eq_calc "net DPCS_BPHY0_DISP_CNTL_dp_tx0_bypass_eq_calc"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_bypass_eq_calc "net DPCS_BPHY0_DISP_CNTL_dp_tx0_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_detrx_req "net DPCS_BPHY0_DISP_CNTL_dp_tx0_detrx_req"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_detrx_req "net DPCS_BPHY0_DISP_CNTL_dp_tx0_detrx_req"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_disable "net DPCS_BPHY0_DISP_CNTL_dp_tx0_disable"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_disable "net DPCS_BPHY0_DISP_CNTL_dp_tx0_disable"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_hp_prot_en "net DPCS_BPHY0_DISP_CNTL_dp_tx0_hp_prot_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_hp_prot_en "net DPCS_BPHY0_DISP_CNTL_dp_tx0_hp_prot_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_iboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx0_iboost_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_iboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx0_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx0_in_generic_bus "net DPCS_BPHY0_DISP_CNTL_dp_tx0_in_generic_bus[4:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_lpd "net DPCS_BPHY0_DISP_CNTL_dp_tx0_lpd"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_lpd "net DPCS_BPHY0_DISP_CNTL_dp_tx0_lpd"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_mpll_en "net DPCS_BPHY0_DISP_CNTL_dp_tx0_mpll_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_mpll_en "net DPCS_BPHY0_DISP_CNTL_dp_tx0_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx0_pstate "net DPCS_BPHY0_DISP_CNTL_dp_tx0_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx0_rate "net DPCS_BPHY0_DISP_CNTL_dp_tx0_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx0_rboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx0_rboost_en[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_req "net DPCS_BPHY0_DISP_CNTL_dp_tx0_req"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_req "net DPCS_BPHY0_DISP_CNTL_dp_tx0_req"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_reset "net DPCS_BPHY0_DISP_CNTL_dp_tx0_reset"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_reset "net DPCS_BPHY0_DISP_CNTL_dp_tx0_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx0_term_ctrl "net DPCS_BPHY0_DISP_CNTL_dp_tx0_term_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_vregdrv_byp "net DPCS_BPHY0_DISP_CNTL_dp_tx0_vregdrv_byp"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_vregdrv_byp "net DPCS_BPHY0_DISP_CNTL_dp_tx0_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx0_width "net DPCS_BPHY0_DISP_CNTL_dp_tx0_width[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_bypass_eq_calc "net DPCS_BPHY0_DISP_CNTL_dp_tx1_bypass_eq_calc"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_bypass_eq_calc "net DPCS_BPHY0_DISP_CNTL_dp_tx1_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_detrx_req "net DPCS_BPHY0_DISP_CNTL_dp_tx1_detrx_req"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_detrx_req "net DPCS_BPHY0_DISP_CNTL_dp_tx1_detrx_req"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_disable "net DPCS_BPHY0_DISP_CNTL_dp_tx1_disable"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_disable "net DPCS_BPHY0_DISP_CNTL_dp_tx1_disable"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_hp_prot_en "net DPCS_BPHY0_DISP_CNTL_dp_tx1_hp_prot_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_hp_prot_en "net DPCS_BPHY0_DISP_CNTL_dp_tx1_hp_prot_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_iboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx1_iboost_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_iboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx1_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx1_in_generic_bus "net DPCS_BPHY0_DISP_CNTL_dp_tx1_in_generic_bus[4:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_lpd "net DPCS_BPHY0_DISP_CNTL_dp_tx1_lpd"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_lpd "net DPCS_BPHY0_DISP_CNTL_dp_tx1_lpd"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_mpll_en "net DPCS_BPHY0_DISP_CNTL_dp_tx1_mpll_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_mpll_en "net DPCS_BPHY0_DISP_CNTL_dp_tx1_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx1_pstate "net DPCS_BPHY0_DISP_CNTL_dp_tx1_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx1_rate "net DPCS_BPHY0_DISP_CNTL_dp_tx1_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx1_rboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx1_rboost_en[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_req "net DPCS_BPHY0_DISP_CNTL_dp_tx1_req"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_req "net DPCS_BPHY0_DISP_CNTL_dp_tx1_req"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_reset "net DPCS_BPHY0_DISP_CNTL_dp_tx1_reset"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_reset "net DPCS_BPHY0_DISP_CNTL_dp_tx1_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx1_term_ctrl "net DPCS_BPHY0_DISP_CNTL_dp_tx1_term_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_vregdrv_byp "net DPCS_BPHY0_DISP_CNTL_dp_tx1_vregdrv_byp"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_vregdrv_byp "net DPCS_BPHY0_DISP_CNTL_dp_tx1_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx1_width "net DPCS_BPHY0_DISP_CNTL_dp_tx1_width[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_bypass_eq_calc "net DPCS_BPHY0_DISP_CNTL_dp_tx2_bypass_eq_calc"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_bypass_eq_calc "net DPCS_BPHY0_DISP_CNTL_dp_tx2_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_detrx_req "net DPCS_BPHY0_DISP_CNTL_dp_tx2_detrx_req"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_detrx_req "net DPCS_BPHY0_DISP_CNTL_dp_tx2_detrx_req"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_disable "net DPCS_BPHY0_DISP_CNTL_dp_tx2_disable"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_disable "net DPCS_BPHY0_DISP_CNTL_dp_tx2_disable"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_hp_prot_en "net DPCS_BPHY0_DISP_CNTL_dp_tx2_hp_prot_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_hp_prot_en "net DPCS_BPHY0_DISP_CNTL_dp_tx2_hp_prot_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_iboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx2_iboost_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_iboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx2_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx2_in_generic_bus "net DPCS_BPHY0_DISP_CNTL_dp_tx2_in_generic_bus[4:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_lpd "net DPCS_BPHY0_DISP_CNTL_dp_tx2_lpd"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_lpd "net DPCS_BPHY0_DISP_CNTL_dp_tx2_lpd"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_mpll_en "net DPCS_BPHY0_DISP_CNTL_dp_tx2_mpll_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_mpll_en "net DPCS_BPHY0_DISP_CNTL_dp_tx2_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx2_pstate "net DPCS_BPHY0_DISP_CNTL_dp_tx2_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx2_rate "net DPCS_BPHY0_DISP_CNTL_dp_tx2_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx2_rboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx2_rboost_en[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_req "net DPCS_BPHY0_DISP_CNTL_dp_tx2_req"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_req "net DPCS_BPHY0_DISP_CNTL_dp_tx2_req"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_reset "net DPCS_BPHY0_DISP_CNTL_dp_tx2_reset"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_reset "net DPCS_BPHY0_DISP_CNTL_dp_tx2_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx2_term_ctrl "net DPCS_BPHY0_DISP_CNTL_dp_tx2_term_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_vregdrv_byp "net DPCS_BPHY0_DISP_CNTL_dp_tx2_vregdrv_byp"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_vregdrv_byp "net DPCS_BPHY0_DISP_CNTL_dp_tx2_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx2_width "net DPCS_BPHY0_DISP_CNTL_dp_tx2_width[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_bypass_eq_calc "net DPCS_BPHY0_DISP_CNTL_dp_tx3_bypass_eq_calc"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_bypass_eq_calc "net DPCS_BPHY0_DISP_CNTL_dp_tx3_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_detrx_req "net DPCS_BPHY0_DISP_CNTL_dp_tx3_detrx_req"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_detrx_req "net DPCS_BPHY0_DISP_CNTL_dp_tx3_detrx_req"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_disable "net DPCS_BPHY0_DISP_CNTL_dp_tx3_disable"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_disable "net DPCS_BPHY0_DISP_CNTL_dp_tx3_disable"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_hp_prot_en "net DPCS_BPHY0_DISP_CNTL_dp_tx3_hp_prot_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_hp_prot_en "net DPCS_BPHY0_DISP_CNTL_dp_tx3_hp_prot_en"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_iboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx3_iboost_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_iboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx3_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx3_in_generic_bus "net DPCS_BPHY0_DISP_CNTL_dp_tx3_in_generic_bus[4:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_lpd "net DPCS_BPHY0_DISP_CNTL_dp_tx3_lpd"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_lpd "net DPCS_BPHY0_DISP_CNTL_dp_tx3_lpd"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_mpll_en "net DPCS_BPHY0_DISP_CNTL_dp_tx3_mpll_en"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_mpll_en "net DPCS_BPHY0_DISP_CNTL_dp_tx3_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx3_pstate "net DPCS_BPHY0_DISP_CNTL_dp_tx3_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx3_rate "net DPCS_BPHY0_DISP_CNTL_dp_tx3_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx3_rboost_en "net DPCS_BPHY0_DISP_CNTL_dp_tx3_rboost_en[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_req "net DPCS_BPHY0_DISP_CNTL_dp_tx3_req"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_req "net DPCS_BPHY0_DISP_CNTL_dp_tx3_req"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_reset "net DPCS_BPHY0_DISP_CNTL_dp_tx3_reset"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_reset "net DPCS_BPHY0_DISP_CNTL_dp_tx3_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx3_term_ctrl "net DPCS_BPHY0_DISP_CNTL_dp_tx3_term_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_vregdrv_byp "net DPCS_BPHY0_DISP_CNTL_dp_tx3_vregdrv_byp"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_vregdrv_byp "net DPCS_BPHY0_DISP_CNTL_dp_tx3_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_dp_tx3_width "net DPCS_BPHY0_DISP_CNTL_dp_tx3_width[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dpalt_disable_ack "net DPCS_BPHY0_DISP_CNTL_dpalt_disable_ack"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dpalt_disable_ack "net DPCS_BPHY0_DISP_CNTL_dpalt_disable_ack"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_hdmi_mpllb_hdmi_div "net DPCS_BPHY0_DISP_CNTL_hdmi_mpllb_hdmi_div[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk_div "net DPCS_BPHY0_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk_div[1:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_hdmimode_enable "net DPCS_BPHY0_DISP_CNTL_hdmimode_enable"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_hdmimode_enable "net DPCS_BPHY0_DISP_CNTL_hdmimode_enable"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_ssrx_cdr_vco_lowfreq "net DPCS_BPHY0_DISP_CNTL_ssrx_cdr_vco_lowfreq"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_ssrx_cdr_vco_lowfreq "net DPCS_BPHY0_DISP_CNTL_ssrx_cdr_vco_lowfreq"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_ssrx_ref_ld_val "net DPCS_BPHY0_DISP_CNTL_ssrx_ref_ld_val[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_CNTL_ssrx_vco_ld_val "net DPCS_BPHY0_DISP_CNTL_ssrx_vco_ld_val[12:0]"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_tca_dp4_por "net DPCS_BPHY0_DISP_CNTL_tca_dp4_por"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_tca_dp4_por "net DPCS_BPHY0_DISP_CNTL_tca_dp4_por"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx0_beacon_en "net DPCS_BPHY0_DISP_DATA_dp_tx0_beacon_en"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx0_beacon_en "net DPCS_BPHY0_DISP_DATA_dp_tx0_beacon_en"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx0_clk "net DPCS_BPHY0_DISP_DATA_dp_tx0_clk"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx0_clk "net DPCS_BPHY0_DISP_DATA_dp_tx0_clk"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx0_clk_rdy "net DPCS_BPHY0_DISP_DATA_dp_tx0_clk_rdy"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx0_clk_rdy "net DPCS_BPHY0_DISP_DATA_dp_tx0_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx0_data "net DPCS_BPHY0_DISP_DATA_dp_tx0_data[19:0]"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx0_data_en "net DPCS_BPHY0_DISP_DATA_dp_tx0_data_en"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx0_data_en "net DPCS_BPHY0_DISP_DATA_dp_tx0_data_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx0_eq_main "net DPCS_BPHY0_DISP_DATA_dp_tx0_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx0_eq_post "net DPCS_BPHY0_DISP_DATA_dp_tx0_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx0_eq_pre "net DPCS_BPHY0_DISP_DATA_dp_tx0_eq_pre[5:0]"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx0_invert "net DPCS_BPHY0_DISP_DATA_dp_tx0_invert"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx0_invert "net DPCS_BPHY0_DISP_DATA_dp_tx0_invert"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx1_beacon_en "net DPCS_BPHY0_DISP_DATA_dp_tx1_beacon_en"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx1_beacon_en "net DPCS_BPHY0_DISP_DATA_dp_tx1_beacon_en"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx1_clk "net DPCS_BPHY0_DISP_DATA_dp_tx1_clk"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx1_clk "net DPCS_BPHY0_DISP_DATA_dp_tx1_clk"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx1_clk_rdy "net DPCS_BPHY0_DISP_DATA_dp_tx1_clk_rdy"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx1_clk_rdy "net DPCS_BPHY0_DISP_DATA_dp_tx1_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx1_data "net DPCS_BPHY0_DISP_DATA_dp_tx1_data[19:0]"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx1_data_en "net DPCS_BPHY0_DISP_DATA_dp_tx1_data_en"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx1_data_en "net DPCS_BPHY0_DISP_DATA_dp_tx1_data_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx1_eq_main "net DPCS_BPHY0_DISP_DATA_dp_tx1_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx1_eq_post "net DPCS_BPHY0_DISP_DATA_dp_tx1_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx1_eq_pre "net DPCS_BPHY0_DISP_DATA_dp_tx1_eq_pre[5:0]"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx1_invert "net DPCS_BPHY0_DISP_DATA_dp_tx1_invert"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx1_invert "net DPCS_BPHY0_DISP_DATA_dp_tx1_invert"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx2_beacon_en "net DPCS_BPHY0_DISP_DATA_dp_tx2_beacon_en"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx2_beacon_en "net DPCS_BPHY0_DISP_DATA_dp_tx2_beacon_en"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx2_clk "net DPCS_BPHY0_DISP_DATA_dp_tx2_clk"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx2_clk "net DPCS_BPHY0_DISP_DATA_dp_tx2_clk"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx2_clk_rdy "net DPCS_BPHY0_DISP_DATA_dp_tx2_clk_rdy"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx2_clk_rdy "net DPCS_BPHY0_DISP_DATA_dp_tx2_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx2_data "net DPCS_BPHY0_DISP_DATA_dp_tx2_data[19:0]"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx2_data_en "net DPCS_BPHY0_DISP_DATA_dp_tx2_data_en"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx2_data_en "net DPCS_BPHY0_DISP_DATA_dp_tx2_data_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx2_eq_main "net DPCS_BPHY0_DISP_DATA_dp_tx2_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx2_eq_post "net DPCS_BPHY0_DISP_DATA_dp_tx2_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx2_eq_pre "net DPCS_BPHY0_DISP_DATA_dp_tx2_eq_pre[5:0]"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx2_invert "net DPCS_BPHY0_DISP_DATA_dp_tx2_invert"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx2_invert "net DPCS_BPHY0_DISP_DATA_dp_tx2_invert"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx3_beacon_en "net DPCS_BPHY0_DISP_DATA_dp_tx3_beacon_en"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx3_beacon_en "net DPCS_BPHY0_DISP_DATA_dp_tx3_beacon_en"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx3_clk "net DPCS_BPHY0_DISP_DATA_dp_tx3_clk"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx3_clk "net DPCS_BPHY0_DISP_DATA_dp_tx3_clk"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx3_clk_rdy "net DPCS_BPHY0_DISP_DATA_dp_tx3_clk_rdy"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx3_clk_rdy "net DPCS_BPHY0_DISP_DATA_dp_tx3_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx3_data "net DPCS_BPHY0_DISP_DATA_dp_tx3_data[19:0]"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx3_data_en "net DPCS_BPHY0_DISP_DATA_dp_tx3_data_en"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx3_data_en "net DPCS_BPHY0_DISP_DATA_dp_tx3_data_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx3_eq_main "net DPCS_BPHY0_DISP_DATA_dp_tx3_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx3_eq_post "net DPCS_BPHY0_DISP_DATA_dp_tx3_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_DISP_DATA_dp_tx3_eq_pre "net DPCS_BPHY0_DISP_DATA_dp_tx3_eq_pre[5:0]"
Toggle 1to0 DPCS_BPHY0_DISP_DATA_dp_tx3_invert "net DPCS_BPHY0_DISP_DATA_dp_tx3_invert"
Toggle 0to1 DPCS_BPHY0_DISP_DATA_dp_tx3_invert "net DPCS_BPHY0_DISP_DATA_dp_tx3_invert"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_rx_vref_ctrl "net DPCS_BPHY0_rx_vref_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY0_sstx_vregdrv_byp "net DPCS_BPHY0_sstx_vregdrv_byp"
Toggle 0to1 DPCS_BPHY0_sstx_vregdrv_byp "net DPCS_BPHY0_sstx_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY0_sup_rx_vco_vref_sel "net DPCS_BPHY0_sup_rx_vco_vref_sel[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_COMBO_CR_cr_para_addr "net DPCS_BPHY1_COMM_COMBO_CR_cr_para_addr[15:0]"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_CR_cr_para_clk "net DPCS_BPHY1_COMM_COMBO_CR_cr_para_clk"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_CR_cr_para_clk "net DPCS_BPHY1_COMM_COMBO_CR_cr_para_clk"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_CR_cr_para_rd_en "net DPCS_BPHY1_COMM_COMBO_CR_cr_para_rd_en"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_CR_cr_para_rd_en "net DPCS_BPHY1_COMM_COMBO_CR_cr_para_rd_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_COMBO_CR_cr_para_wr_data "net DPCS_BPHY1_COMM_COMBO_CR_cr_para_wr_data[15:0]"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_CR_cr_para_wr_en "net DPCS_BPHY1_COMM_COMBO_CR_cr_para_wr_en"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_CR_cr_para_wr_en "net DPCS_BPHY1_COMM_COMBO_CR_cr_para_wr_en"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_ana_pwr_en "net DPCS_BPHY1_COMM_COMBO_ana_pwr_en"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_ana_pwr_en "net DPCS_BPHY1_COMM_COMBO_ana_pwr_en"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_cr_para_sel "net DPCS_BPHY1_COMM_COMBO_cr_para_sel"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_cr_para_sel "net DPCS_BPHY1_COMM_COMBO_cr_para_sel"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_dp_pg_reset "net DPCS_BPHY1_COMM_COMBO_dp_pg_reset"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_dp_pg_reset "net DPCS_BPHY1_COMM_COMBO_dp_pg_reset"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_pcs_pwr_stable "net DPCS_BPHY1_COMM_COMBO_pcs_pwr_stable"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_pcs_pwr_stable "net DPCS_BPHY1_COMM_COMBO_pcs_pwr_stable"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_pg_mode_en "net DPCS_BPHY1_COMM_COMBO_pg_mode_en"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_pg_mode_en "net DPCS_BPHY1_COMM_COMBO_pg_mode_en"
Toggle 1to0 DPCS_BPHY1_COMM_COMBO_pma_pwr_stable "net DPCS_BPHY1_COMM_COMBO_pma_pwr_stable"
Toggle 0to1 DPCS_BPHY1_COMM_COMBO_pma_pwr_stable "net DPCS_BPHY1_COMM_COMBO_pma_pwr_stable"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_APB_tca_apb_rst_n "net DPCS_BPHY1_COMM_DISP_APB_tca_apb_rst_n"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_APB_tca_apb_rst_n "net DPCS_BPHY1_COMM_DISP_APB_tca_apb_rst_n"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_SRAM_sram_bypass "net DPCS_BPHY1_COMM_DISP_SRAM_sram_bypass"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_SRAM_sram_bypass "net DPCS_BPHY1_COMM_DISP_SRAM_sram_bypass"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_SRAM_sram_ext_ld_done "net DPCS_BPHY1_COMM_DISP_SRAM_sram_ext_ld_done"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_SRAM_sram_ext_ld_done "net DPCS_BPHY1_COMM_DISP_SRAM_sram_ext_ld_done"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_DISP_SRAM_sram_rd_data "net DPCS_BPHY1_COMM_DISP_SRAM_sram_rd_data[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_DISP_cmn_in_generic_bus "net DPCS_BPHY1_COMM_DISP_cmn_in_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_DISP_dco_finetune "net DPCS_BPHY1_COMM_DISP_dco_finetune[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_DISP_dco_range "net DPCS_BPHY1_COMM_DISP_dco_range[1:0]"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_phy_reset "net DPCS_BPHY1_COMM_DISP_phy_reset"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_phy_reset "net DPCS_BPHY1_COMM_DISP_phy_reset"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_ref_clkdet_en "net DPCS_BPHY1_COMM_DISP_ref_clkdet_en"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_ref_clkdet_en "net DPCS_BPHY1_COMM_DISP_ref_clkdet_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_DISP_ref_range "net DPCS_BPHY1_COMM_DISP_ref_range[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_DISP_rext_ctrl "net DPCS_BPHY1_COMM_DISP_rext_ctrl[5:0]"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_rext_en "net DPCS_BPHY1_COMM_DISP_rext_en"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_rext_en "net DPCS_BPHY1_COMM_DISP_rext_en"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_rtune_req "net DPCS_BPHY1_COMM_DISP_rtune_req"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_rtune_req "net DPCS_BPHY1_COMM_DISP_rtune_req"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_sup_pre_hp "net DPCS_BPHY1_COMM_DISP_sup_pre_hp"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_sup_pre_hp "net DPCS_BPHY1_COMM_DISP_sup_pre_hp"
Toggle 1to0 DPCS_BPHY1_COMM_DISP_test_powerdown "net DPCS_BPHY1_COMM_DISP_test_powerdown"
Toggle 0to1 DPCS_BPHY1_COMM_DISP_test_powerdown "net DPCS_BPHY1_COMM_DISP_test_powerdown"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_COMM_DISP_tx_vswing_lvl "net DPCS_BPHY1_COMM_DISP_tx_vswing_lvl[2:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_lane0_rx2tx_par_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane0_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_lane0_rx2tx_par_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane0_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_lane1_rx2tx_par_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane1_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_lane1_rx2tx_par_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane1_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_lane2_rx2tx_par_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane2_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_lane2_rx2tx_par_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane2_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_lane3_rx2tx_par_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane3_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_lane3_rx2tx_par_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane3_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en "net DPCS_BPHY1_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_cal_force "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_cal_force"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_cal_force "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_cal_force"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_cp_int "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_cp_int[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_cp_int_gs "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_cp_int_gs[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_cp_prop "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_cp_prop[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_cp_prop_gs "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_cp_prop_gs[6:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_div5_clk_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_div5_clk_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_div5_clk_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_div5_clk_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_div_clk_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_div_clk_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_div_clk_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_div_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_div_multiplier "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_div_multiplier[7:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_force_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_force_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_force_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_force_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_cfg_update_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_cfg_update_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_cfg_update_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_cfg_update_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_den "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_den[15:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_quot "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_quot[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_rem "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_fracn_rem[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_freq_vco "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_freq_vco[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_init_cal_disable "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_init_cal_disable"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_init_cal_disable "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_init_cal_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_multiplier "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_multiplier[11:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_pmix_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_pmix_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_pmix_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_pmix_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_peak "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_peak[19:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_stepsize "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_stepsize[20:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_up_spread "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_up_spread"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_up_spread "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_ssc_up_spread"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_tx_clk_div "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_tx_clk_div[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_mpllb_v2i "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_v2i[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_mpllb_word_div2_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_word_div2_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_mpllb_word_div2_en "net DPCS_BPHY1_DISP_CNTL_dp_mpllb_word_div2_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_ref_clk_en "net DPCS_BPHY1_DISP_CNTL_dp_ref_clk_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_ref_clk_en "net DPCS_BPHY1_DISP_CNTL_dp_ref_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_ref_clk_mpllb_div "net DPCS_BPHY1_DISP_CNTL_dp_ref_clk_mpllb_div[2:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_bypass_eq_calc "net DPCS_BPHY1_DISP_CNTL_dp_tx0_bypass_eq_calc"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_bypass_eq_calc "net DPCS_BPHY1_DISP_CNTL_dp_tx0_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_detrx_req "net DPCS_BPHY1_DISP_CNTL_dp_tx0_detrx_req"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_detrx_req "net DPCS_BPHY1_DISP_CNTL_dp_tx0_detrx_req"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_disable "net DPCS_BPHY1_DISP_CNTL_dp_tx0_disable"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_disable "net DPCS_BPHY1_DISP_CNTL_dp_tx0_disable"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_hp_prot_en "net DPCS_BPHY1_DISP_CNTL_dp_tx0_hp_prot_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_hp_prot_en "net DPCS_BPHY1_DISP_CNTL_dp_tx0_hp_prot_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_iboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx0_iboost_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_iboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx0_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx0_in_generic_bus "net DPCS_BPHY1_DISP_CNTL_dp_tx0_in_generic_bus[4:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_lpd "net DPCS_BPHY1_DISP_CNTL_dp_tx0_lpd"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_lpd "net DPCS_BPHY1_DISP_CNTL_dp_tx0_lpd"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_mpll_en "net DPCS_BPHY1_DISP_CNTL_dp_tx0_mpll_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_mpll_en "net DPCS_BPHY1_DISP_CNTL_dp_tx0_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx0_pstate "net DPCS_BPHY1_DISP_CNTL_dp_tx0_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx0_rate "net DPCS_BPHY1_DISP_CNTL_dp_tx0_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx0_rboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx0_rboost_en[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_req "net DPCS_BPHY1_DISP_CNTL_dp_tx0_req"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_req "net DPCS_BPHY1_DISP_CNTL_dp_tx0_req"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_reset "net DPCS_BPHY1_DISP_CNTL_dp_tx0_reset"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_reset "net DPCS_BPHY1_DISP_CNTL_dp_tx0_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx0_term_ctrl "net DPCS_BPHY1_DISP_CNTL_dp_tx0_term_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_vregdrv_byp "net DPCS_BPHY1_DISP_CNTL_dp_tx0_vregdrv_byp"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_vregdrv_byp "net DPCS_BPHY1_DISP_CNTL_dp_tx0_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx0_width "net DPCS_BPHY1_DISP_CNTL_dp_tx0_width[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_bypass_eq_calc "net DPCS_BPHY1_DISP_CNTL_dp_tx1_bypass_eq_calc"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_bypass_eq_calc "net DPCS_BPHY1_DISP_CNTL_dp_tx1_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_detrx_req "net DPCS_BPHY1_DISP_CNTL_dp_tx1_detrx_req"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_detrx_req "net DPCS_BPHY1_DISP_CNTL_dp_tx1_detrx_req"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_disable "net DPCS_BPHY1_DISP_CNTL_dp_tx1_disable"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_disable "net DPCS_BPHY1_DISP_CNTL_dp_tx1_disable"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_hp_prot_en "net DPCS_BPHY1_DISP_CNTL_dp_tx1_hp_prot_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_hp_prot_en "net DPCS_BPHY1_DISP_CNTL_dp_tx1_hp_prot_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_iboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx1_iboost_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_iboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx1_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx1_in_generic_bus "net DPCS_BPHY1_DISP_CNTL_dp_tx1_in_generic_bus[4:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_lpd "net DPCS_BPHY1_DISP_CNTL_dp_tx1_lpd"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_lpd "net DPCS_BPHY1_DISP_CNTL_dp_tx1_lpd"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_mpll_en "net DPCS_BPHY1_DISP_CNTL_dp_tx1_mpll_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_mpll_en "net DPCS_BPHY1_DISP_CNTL_dp_tx1_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx1_pstate "net DPCS_BPHY1_DISP_CNTL_dp_tx1_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx1_rate "net DPCS_BPHY1_DISP_CNTL_dp_tx1_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx1_rboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx1_rboost_en[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_req "net DPCS_BPHY1_DISP_CNTL_dp_tx1_req"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_req "net DPCS_BPHY1_DISP_CNTL_dp_tx1_req"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_reset "net DPCS_BPHY1_DISP_CNTL_dp_tx1_reset"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_reset "net DPCS_BPHY1_DISP_CNTL_dp_tx1_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx1_term_ctrl "net DPCS_BPHY1_DISP_CNTL_dp_tx1_term_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_vregdrv_byp "net DPCS_BPHY1_DISP_CNTL_dp_tx1_vregdrv_byp"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_vregdrv_byp "net DPCS_BPHY1_DISP_CNTL_dp_tx1_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx1_width "net DPCS_BPHY1_DISP_CNTL_dp_tx1_width[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_bypass_eq_calc "net DPCS_BPHY1_DISP_CNTL_dp_tx2_bypass_eq_calc"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_bypass_eq_calc "net DPCS_BPHY1_DISP_CNTL_dp_tx2_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_detrx_req "net DPCS_BPHY1_DISP_CNTL_dp_tx2_detrx_req"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_detrx_req "net DPCS_BPHY1_DISP_CNTL_dp_tx2_detrx_req"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_disable "net DPCS_BPHY1_DISP_CNTL_dp_tx2_disable"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_disable "net DPCS_BPHY1_DISP_CNTL_dp_tx2_disable"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_hp_prot_en "net DPCS_BPHY1_DISP_CNTL_dp_tx2_hp_prot_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_hp_prot_en "net DPCS_BPHY1_DISP_CNTL_dp_tx2_hp_prot_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_iboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx2_iboost_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_iboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx2_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx2_in_generic_bus "net DPCS_BPHY1_DISP_CNTL_dp_tx2_in_generic_bus[4:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_lpd "net DPCS_BPHY1_DISP_CNTL_dp_tx2_lpd"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_lpd "net DPCS_BPHY1_DISP_CNTL_dp_tx2_lpd"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_mpll_en "net DPCS_BPHY1_DISP_CNTL_dp_tx2_mpll_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_mpll_en "net DPCS_BPHY1_DISP_CNTL_dp_tx2_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx2_pstate "net DPCS_BPHY1_DISP_CNTL_dp_tx2_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx2_rate "net DPCS_BPHY1_DISP_CNTL_dp_tx2_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx2_rboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx2_rboost_en[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_req "net DPCS_BPHY1_DISP_CNTL_dp_tx2_req"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_req "net DPCS_BPHY1_DISP_CNTL_dp_tx2_req"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_reset "net DPCS_BPHY1_DISP_CNTL_dp_tx2_reset"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_reset "net DPCS_BPHY1_DISP_CNTL_dp_tx2_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx2_term_ctrl "net DPCS_BPHY1_DISP_CNTL_dp_tx2_term_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_vregdrv_byp "net DPCS_BPHY1_DISP_CNTL_dp_tx2_vregdrv_byp"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_vregdrv_byp "net DPCS_BPHY1_DISP_CNTL_dp_tx2_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx2_width "net DPCS_BPHY1_DISP_CNTL_dp_tx2_width[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_bypass_eq_calc "net DPCS_BPHY1_DISP_CNTL_dp_tx3_bypass_eq_calc"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_bypass_eq_calc "net DPCS_BPHY1_DISP_CNTL_dp_tx3_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_detrx_req "net DPCS_BPHY1_DISP_CNTL_dp_tx3_detrx_req"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_detrx_req "net DPCS_BPHY1_DISP_CNTL_dp_tx3_detrx_req"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_disable "net DPCS_BPHY1_DISP_CNTL_dp_tx3_disable"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_disable "net DPCS_BPHY1_DISP_CNTL_dp_tx3_disable"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_hp_prot_en "net DPCS_BPHY1_DISP_CNTL_dp_tx3_hp_prot_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_hp_prot_en "net DPCS_BPHY1_DISP_CNTL_dp_tx3_hp_prot_en"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_iboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx3_iboost_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_iboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx3_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx3_in_generic_bus "net DPCS_BPHY1_DISP_CNTL_dp_tx3_in_generic_bus[4:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_lpd "net DPCS_BPHY1_DISP_CNTL_dp_tx3_lpd"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_lpd "net DPCS_BPHY1_DISP_CNTL_dp_tx3_lpd"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_mpll_en "net DPCS_BPHY1_DISP_CNTL_dp_tx3_mpll_en"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_mpll_en "net DPCS_BPHY1_DISP_CNTL_dp_tx3_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx3_pstate "net DPCS_BPHY1_DISP_CNTL_dp_tx3_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx3_rate "net DPCS_BPHY1_DISP_CNTL_dp_tx3_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx3_rboost_en "net DPCS_BPHY1_DISP_CNTL_dp_tx3_rboost_en[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_req "net DPCS_BPHY1_DISP_CNTL_dp_tx3_req"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_req "net DPCS_BPHY1_DISP_CNTL_dp_tx3_req"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_reset "net DPCS_BPHY1_DISP_CNTL_dp_tx3_reset"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_reset "net DPCS_BPHY1_DISP_CNTL_dp_tx3_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx3_term_ctrl "net DPCS_BPHY1_DISP_CNTL_dp_tx3_term_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_vregdrv_byp "net DPCS_BPHY1_DISP_CNTL_dp_tx3_vregdrv_byp"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_vregdrv_byp "net DPCS_BPHY1_DISP_CNTL_dp_tx3_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_dp_tx3_width "net DPCS_BPHY1_DISP_CNTL_dp_tx3_width[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dpalt_disable_ack "net DPCS_BPHY1_DISP_CNTL_dpalt_disable_ack"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dpalt_disable_ack "net DPCS_BPHY1_DISP_CNTL_dpalt_disable_ack"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_hdmi_mpllb_hdmi_div "net DPCS_BPHY1_DISP_CNTL_hdmi_mpllb_hdmi_div[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk_div "net DPCS_BPHY1_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk_div[1:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_hdmimode_enable "net DPCS_BPHY1_DISP_CNTL_hdmimode_enable"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_hdmimode_enable "net DPCS_BPHY1_DISP_CNTL_hdmimode_enable"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_ssrx_cdr_vco_lowfreq "net DPCS_BPHY1_DISP_CNTL_ssrx_cdr_vco_lowfreq"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_ssrx_cdr_vco_lowfreq "net DPCS_BPHY1_DISP_CNTL_ssrx_cdr_vco_lowfreq"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_ssrx_ref_ld_val "net DPCS_BPHY1_DISP_CNTL_ssrx_ref_ld_val[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_CNTL_ssrx_vco_ld_val "net DPCS_BPHY1_DISP_CNTL_ssrx_vco_ld_val[12:0]"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_tca_dp4_por "net DPCS_BPHY1_DISP_CNTL_tca_dp4_por"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_tca_dp4_por "net DPCS_BPHY1_DISP_CNTL_tca_dp4_por"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx0_beacon_en "net DPCS_BPHY1_DISP_DATA_dp_tx0_beacon_en"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx0_beacon_en "net DPCS_BPHY1_DISP_DATA_dp_tx0_beacon_en"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx0_clk "net DPCS_BPHY1_DISP_DATA_dp_tx0_clk"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx0_clk "net DPCS_BPHY1_DISP_DATA_dp_tx0_clk"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx0_clk_rdy "net DPCS_BPHY1_DISP_DATA_dp_tx0_clk_rdy"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx0_clk_rdy "net DPCS_BPHY1_DISP_DATA_dp_tx0_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx0_data "net DPCS_BPHY1_DISP_DATA_dp_tx0_data[19:0]"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx0_data_en "net DPCS_BPHY1_DISP_DATA_dp_tx0_data_en"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx0_data_en "net DPCS_BPHY1_DISP_DATA_dp_tx0_data_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx0_eq_main "net DPCS_BPHY1_DISP_DATA_dp_tx0_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx0_eq_post "net DPCS_BPHY1_DISP_DATA_dp_tx0_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx0_eq_pre "net DPCS_BPHY1_DISP_DATA_dp_tx0_eq_pre[5:0]"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx0_invert "net DPCS_BPHY1_DISP_DATA_dp_tx0_invert"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx0_invert "net DPCS_BPHY1_DISP_DATA_dp_tx0_invert"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx1_beacon_en "net DPCS_BPHY1_DISP_DATA_dp_tx1_beacon_en"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx1_beacon_en "net DPCS_BPHY1_DISP_DATA_dp_tx1_beacon_en"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx1_clk "net DPCS_BPHY1_DISP_DATA_dp_tx1_clk"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx1_clk "net DPCS_BPHY1_DISP_DATA_dp_tx1_clk"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx1_clk_rdy "net DPCS_BPHY1_DISP_DATA_dp_tx1_clk_rdy"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx1_clk_rdy "net DPCS_BPHY1_DISP_DATA_dp_tx1_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx1_data "net DPCS_BPHY1_DISP_DATA_dp_tx1_data[19:0]"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx1_data_en "net DPCS_BPHY1_DISP_DATA_dp_tx1_data_en"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx1_data_en "net DPCS_BPHY1_DISP_DATA_dp_tx1_data_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx1_eq_main "net DPCS_BPHY1_DISP_DATA_dp_tx1_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx1_eq_post "net DPCS_BPHY1_DISP_DATA_dp_tx1_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx1_eq_pre "net DPCS_BPHY1_DISP_DATA_dp_tx1_eq_pre[5:0]"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx1_invert "net DPCS_BPHY1_DISP_DATA_dp_tx1_invert"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx1_invert "net DPCS_BPHY1_DISP_DATA_dp_tx1_invert"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx2_beacon_en "net DPCS_BPHY1_DISP_DATA_dp_tx2_beacon_en"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx2_beacon_en "net DPCS_BPHY1_DISP_DATA_dp_tx2_beacon_en"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx2_clk "net DPCS_BPHY1_DISP_DATA_dp_tx2_clk"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx2_clk "net DPCS_BPHY1_DISP_DATA_dp_tx2_clk"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx2_clk_rdy "net DPCS_BPHY1_DISP_DATA_dp_tx2_clk_rdy"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx2_clk_rdy "net DPCS_BPHY1_DISP_DATA_dp_tx2_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx2_data "net DPCS_BPHY1_DISP_DATA_dp_tx2_data[19:0]"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx2_data_en "net DPCS_BPHY1_DISP_DATA_dp_tx2_data_en"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx2_data_en "net DPCS_BPHY1_DISP_DATA_dp_tx2_data_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx2_eq_main "net DPCS_BPHY1_DISP_DATA_dp_tx2_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx2_eq_post "net DPCS_BPHY1_DISP_DATA_dp_tx2_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx2_eq_pre "net DPCS_BPHY1_DISP_DATA_dp_tx2_eq_pre[5:0]"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx2_invert "net DPCS_BPHY1_DISP_DATA_dp_tx2_invert"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx2_invert "net DPCS_BPHY1_DISP_DATA_dp_tx2_invert"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx3_beacon_en "net DPCS_BPHY1_DISP_DATA_dp_tx3_beacon_en"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx3_beacon_en "net DPCS_BPHY1_DISP_DATA_dp_tx3_beacon_en"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx3_clk "net DPCS_BPHY1_DISP_DATA_dp_tx3_clk"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx3_clk "net DPCS_BPHY1_DISP_DATA_dp_tx3_clk"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx3_clk_rdy "net DPCS_BPHY1_DISP_DATA_dp_tx3_clk_rdy"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx3_clk_rdy "net DPCS_BPHY1_DISP_DATA_dp_tx3_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx3_data "net DPCS_BPHY1_DISP_DATA_dp_tx3_data[19:0]"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx3_data_en "net DPCS_BPHY1_DISP_DATA_dp_tx3_data_en"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx3_data_en "net DPCS_BPHY1_DISP_DATA_dp_tx3_data_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx3_eq_main "net DPCS_BPHY1_DISP_DATA_dp_tx3_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx3_eq_post "net DPCS_BPHY1_DISP_DATA_dp_tx3_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_DISP_DATA_dp_tx3_eq_pre "net DPCS_BPHY1_DISP_DATA_dp_tx3_eq_pre[5:0]"
Toggle 1to0 DPCS_BPHY1_DISP_DATA_dp_tx3_invert "net DPCS_BPHY1_DISP_DATA_dp_tx3_invert"
Toggle 0to1 DPCS_BPHY1_DISP_DATA_dp_tx3_invert "net DPCS_BPHY1_DISP_DATA_dp_tx3_invert"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_rx_vref_ctrl "net DPCS_BPHY1_rx_vref_ctrl[2:0]"
Toggle 1to0 DPCS_BPHY1_sstx_vregdrv_byp "net DPCS_BPHY1_sstx_vregdrv_byp"
Toggle 0to1 DPCS_BPHY1_sstx_vregdrv_byp "net DPCS_BPHY1_sstx_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_BPHY1_sup_rx_vco_vref_sel "net DPCS_BPHY1_sup_rx_vco_vref_sel[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_DC_0_spare "net DPCS_DC_0_spare[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_DC_1_spare "net DPCS_DC_1_spare[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS_MEM_power_ctrl "net DPCS_MEM_power_ctrl[72:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle GPIO_DCIO_spare "net GPIO_DCIO_spare[31:0]"
Toggle 1to0 IO_DCIO_aux1_all_pwr_ok "net IO_DCIO_aux1_all_pwr_ok"
Toggle 0to1 IO_DCIO_aux1_all_pwr_ok "net IO_DCIO_aux1_all_pwr_ok"
Toggle 1to0 IO_DCIO_aux1_rx_data "net IO_DCIO_aux1_rx_data"
Toggle 0to1 IO_DCIO_aux1_rx_data "net IO_DCIO_aux1_rx_data"
Toggle 1to0 IO_DCIO_aux2_all_pwr_ok "net IO_DCIO_aux2_all_pwr_ok"
Toggle 0to1 IO_DCIO_aux2_all_pwr_ok "net IO_DCIO_aux2_all_pwr_ok"
Toggle 1to0 IO_DCIO_aux2_rx_data "net IO_DCIO_aux2_rx_data"
Toggle 0to1 IO_DCIO_aux2_rx_data "net IO_DCIO_aux2_rx_data"
Toggle 1to0 IO_DCIO_aux3_all_pwr_ok "net IO_DCIO_aux3_all_pwr_ok"
Toggle 0to1 IO_DCIO_aux3_all_pwr_ok "net IO_DCIO_aux3_all_pwr_ok"
Toggle 1to0 IO_DCIO_aux3_rx_data "net IO_DCIO_aux3_rx_data"
Toggle 0to1 IO_DCIO_aux3_rx_data "net IO_DCIO_aux3_rx_data"
Toggle 1to0 IO_DCIO_aux4_all_pwr_ok "net IO_DCIO_aux4_all_pwr_ok"
Toggle 0to1 IO_DCIO_aux4_all_pwr_ok "net IO_DCIO_aux4_all_pwr_ok"
Toggle 1to0 IO_DCIO_aux4_rx_data "net IO_DCIO_aux4_rx_data"
Toggle 0to1 IO_DCIO_aux4_rx_data "net IO_DCIO_aux4_rx_data"
Toggle 1to0 IO_DCIO_ddc1_clk_y "net IO_DCIO_ddc1_clk_y"
Toggle 0to1 IO_DCIO_ddc1_clk_y "net IO_DCIO_ddc1_clk_y"
Toggle 1to0 IO_DCIO_ddc1_data_y "net IO_DCIO_ddc1_data_y"
Toggle 0to1 IO_DCIO_ddc1_data_y "net IO_DCIO_ddc1_data_y"
Toggle 1to0 IO_DCIO_ddc1_oDBG "net IO_DCIO_ddc1_oDBG"
Toggle 0to1 IO_DCIO_ddc1_oDBG "net IO_DCIO_ddc1_oDBG"
Toggle 1to0 IO_DCIO_ddc2_clk_y "net IO_DCIO_ddc2_clk_y"
Toggle 0to1 IO_DCIO_ddc2_clk_y "net IO_DCIO_ddc2_clk_y"
Toggle 1to0 IO_DCIO_ddc2_data_y "net IO_DCIO_ddc2_data_y"
Toggle 0to1 IO_DCIO_ddc2_data_y "net IO_DCIO_ddc2_data_y"
Toggle 1to0 IO_DCIO_ddc2_oDBG "net IO_DCIO_ddc2_oDBG"
Toggle 0to1 IO_DCIO_ddc2_oDBG "net IO_DCIO_ddc2_oDBG"
Toggle 1to0 IO_DCIO_ddc3_clk_y "net IO_DCIO_ddc3_clk_y"
Toggle 0to1 IO_DCIO_ddc3_clk_y "net IO_DCIO_ddc3_clk_y"
Toggle 1to0 IO_DCIO_ddc3_data_y "net IO_DCIO_ddc3_data_y"
Toggle 0to1 IO_DCIO_ddc3_data_y "net IO_DCIO_ddc3_data_y"
Toggle 1to0 IO_DCIO_ddc3_oDBG "net IO_DCIO_ddc3_oDBG"
Toggle 0to1 IO_DCIO_ddc3_oDBG "net IO_DCIO_ddc3_oDBG"
Toggle 1to0 IO_DCIO_ddc4_clk_y "net IO_DCIO_ddc4_clk_y"
Toggle 0to1 IO_DCIO_ddc4_clk_y "net IO_DCIO_ddc4_clk_y"
Toggle 1to0 IO_DCIO_ddc4_data_y "net IO_DCIO_ddc4_data_y"
Toggle 0to1 IO_DCIO_ddc4_data_y "net IO_DCIO_ddc4_data_y"
Toggle 1to0 IO_DCIO_ddc4_oDBG "net IO_DCIO_ddc4_oDBG"
Toggle 0to1 IO_DCIO_ddc4_oDBG "net IO_DCIO_ddc4_oDBG"
Toggle 1to0 OE_DP_BLON0 "net OE_DP_BLON0"
Toggle 0to1 OE_DP_BLON0 "net OE_DP_BLON0"
Toggle 1to0 OE_DP_DIGON0 "net OE_DP_DIGON0"
Toggle 0to1 OE_DP_DIGON0 "net OE_DP_DIGON0"
Toggle 1to0 OE_DP_HPD1 "net OE_DP_HPD1"
Toggle 0to1 OE_DP_HPD1 "net OE_DP_HPD1"
Toggle 1to0 OE_DP_VARY_BL0 "net OE_DP_VARY_BL0"
Toggle 0to1 OE_DP_VARY_BL0 "net OE_DP_VARY_BL0"
Toggle 1to0 OE_GENERICB "net OE_GENERICB"
Toggle 0to1 OE_GENERICB "net OE_GENERICB"
Toggle 1to0 PD_DP_BLON0 "net PD_DP_BLON0"
Toggle 0to1 PD_DP_BLON0 "net PD_DP_BLON0"
Toggle 1to0 PD_DP_DIGON0 "net PD_DP_DIGON0"
Toggle 0to1 PD_DP_DIGON0 "net PD_DP_DIGON0"
Toggle 1to0 PD_DP_HPD1 "net PD_DP_HPD1"
Toggle 0to1 PD_DP_HPD1 "net PD_DP_HPD1"
Toggle 1to0 PD_DP_VARY_BL0 "net PD_DP_VARY_BL0"
Toggle 0to1 PD_DP_VARY_BL0 "net PD_DP_VARY_BL0"
Toggle 1to0 PD_GENERICB "net PD_GENERICB"
Toggle 0to1 PD_GENERICB "net PD_GENERICB"
Toggle 1to0 PU_DP_BLON0 "net PU_DP_BLON0"
Toggle 0to1 PU_DP_BLON0 "net PU_DP_BLON0"
Toggle 1to0 PU_DP_DIGON0 "net PU_DP_DIGON0"
Toggle 0to1 PU_DP_DIGON0 "net PU_DP_DIGON0"
Toggle 1to0 PU_DP_HPD1 "net PU_DP_HPD1"
Toggle 0to1 PU_DP_HPD1 "net PU_DP_HPD1"
Toggle 1to0 PU_DP_VARY_BL0 "net PU_DP_VARY_BL0"
Toggle 0to1 PU_DP_VARY_BL0 "net PU_DP_VARY_BL0"
Toggle 1to0 PU_GENERICB "net PU_GENERICB"
Toggle 0to1 PU_GENERICB "net PU_GENERICB"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle PWRSEQ0_DCIO_spares_spare "net PWRSEQ0_DCIO_spares_spare[7:0]"
Toggle 1to0 PWRSEQ0_DC_BLON_Y "net PWRSEQ0_DC_BLON_Y"
Toggle 0to1 PWRSEQ0_DC_BLON_Y "net PWRSEQ0_DC_BLON_Y"
Toggle 1to0 PWRSEQ0_DC_cfg_clk "net PWRSEQ0_DC_cfg_clk"
Toggle 0to1 PWRSEQ0_DC_cfg_clk "net PWRSEQ0_DC_cfg_clk"
Toggle 1to0 PWRSEQ0_DC_cfg_clk_rep "net PWRSEQ0_DC_cfg_clk_rep"
Toggle 0to1 PWRSEQ0_DC_cfg_clk_rep "net PWRSEQ0_DC_cfg_clk_rep"
Toggle 1to0 PWRSEQ0_DC_cfg_mstrreq "net PWRSEQ0_DC_cfg_mstrreq"
Toggle 0to1 PWRSEQ0_DC_cfg_mstrreq "net PWRSEQ0_DC_cfg_mstrreq"
Toggle 1to0 PWRSEQ0_DC_cfg_mstrreq_rep "net PWRSEQ0_DC_cfg_mstrreq_rep"
Toggle 0to1 PWRSEQ0_DC_cfg_mstrreq_rep "net PWRSEQ0_DC_cfg_mstrreq_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle PWRSEQ0_DC_cfg_rddata "net PWRSEQ0_DC_cfg_rddata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle PWRSEQ0_DC_cfg_rddata_rep "net PWRSEQ0_DC_cfg_rddata_rep[7:0]"
Toggle 1to0 PWRSEQ0_DC_cfg_rddatvld "net PWRSEQ0_DC_cfg_rddatvld"
Toggle 0to1 PWRSEQ0_DC_cfg_rddatvld "net PWRSEQ0_DC_cfg_rddatvld"
Toggle 1to0 PWRSEQ0_DC_cfg_rddatvld_rep "net PWRSEQ0_DC_cfg_rddatvld_rep"
Toggle 0to1 PWRSEQ0_DC_cfg_rddatvld_rep "net PWRSEQ0_DC_cfg_rddatvld_rep"
Toggle 1to0 PWRSEQ0_DEBUG_CLK "net PWRSEQ0_DEBUG_CLK"
Toggle 0to1 PWRSEQ0_DEBUG_CLK "net PWRSEQ0_DEBUG_CLK"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle PWRSEQ0_DEBUG_DATA "net PWRSEQ0_DEBUG_DATA[31:0]"
Toggle 1to0 PWRSEQ0_IOGLUE_A_DP_BLON "net PWRSEQ0_IOGLUE_A_DP_BLON"
Toggle 0to1 PWRSEQ0_IOGLUE_A_DP_BLON "net PWRSEQ0_IOGLUE_A_DP_BLON"
Toggle 1to0 PWRSEQ0_IOGLUE_A_DP_DIGON "net PWRSEQ0_IOGLUE_A_DP_DIGON"
Toggle 0to1 PWRSEQ0_IOGLUE_A_DP_DIGON "net PWRSEQ0_IOGLUE_A_DP_DIGON"
Toggle 1to0 PWRSEQ0_IOGLUE_A_DP_VARY_BL "net PWRSEQ0_IOGLUE_A_DP_VARY_BL"
Toggle 0to1 PWRSEQ0_IOGLUE_A_DP_VARY_BL "net PWRSEQ0_IOGLUE_A_DP_VARY_BL"
Toggle 1to0 PWRSEQ0_IOGLUE_OE_DP_BLON "net PWRSEQ0_IOGLUE_OE_DP_BLON"
Toggle 0to1 PWRSEQ0_IOGLUE_OE_DP_BLON "net PWRSEQ0_IOGLUE_OE_DP_BLON"
Toggle 1to0 PWRSEQ0_IOGLUE_OE_DP_DIGON "net PWRSEQ0_IOGLUE_OE_DP_DIGON"
Toggle 0to1 PWRSEQ0_IOGLUE_OE_DP_DIGON "net PWRSEQ0_IOGLUE_OE_DP_DIGON"
Toggle 1to0 PWRSEQ0_IOGLUE_OE_DP_VARY_BL "net PWRSEQ0_IOGLUE_OE_DP_VARY_BL"
Toggle 0to1 PWRSEQ0_IOGLUE_OE_DP_VARY_BL "net PWRSEQ0_IOGLUE_OE_DP_VARY_BL"
Toggle 1to0 PWRSEQ0_IOGLUE_PD_DP_BLON "net PWRSEQ0_IOGLUE_PD_DP_BLON"
Toggle 0to1 PWRSEQ0_IOGLUE_PD_DP_BLON "net PWRSEQ0_IOGLUE_PD_DP_BLON"
Toggle 1to0 PWRSEQ0_IOGLUE_PD_DP_DIGON "net PWRSEQ0_IOGLUE_PD_DP_DIGON"
Toggle 0to1 PWRSEQ0_IOGLUE_PD_DP_DIGON "net PWRSEQ0_IOGLUE_PD_DP_DIGON"
Toggle 1to0 PWRSEQ0_IOGLUE_PD_DP_VARY_BL "net PWRSEQ0_IOGLUE_PD_DP_VARY_BL"
Toggle 0to1 PWRSEQ0_IOGLUE_PD_DP_VARY_BL "net PWRSEQ0_IOGLUE_PD_DP_VARY_BL"
Toggle 1to0 PWRSEQ0_IOGLUE_PU_DP_BLON "net PWRSEQ0_IOGLUE_PU_DP_BLON"
Toggle 0to1 PWRSEQ0_IOGLUE_PU_DP_BLON "net PWRSEQ0_IOGLUE_PU_DP_BLON"
Toggle 1to0 PWRSEQ0_IOGLUE_PU_DP_DIGON "net PWRSEQ0_IOGLUE_PU_DP_DIGON"
Toggle 0to1 PWRSEQ0_IOGLUE_PU_DP_DIGON "net PWRSEQ0_IOGLUE_PU_DP_DIGON"
Toggle 1to0 PWRSEQ0_IOGLUE_PU_DP_VARY_BL "net PWRSEQ0_IOGLUE_PU_DP_VARY_BL"
Toggle 0to1 PWRSEQ0_IOGLUE_PU_DP_VARY_BL "net PWRSEQ0_IOGLUE_PU_DP_VARY_BL"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RBBMIF_DCIO_addr_rep "net RBBMIF_DCIO_addr_rep[17:2]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RBBMIF_DCIO_be_rep "net RBBMIF_DCIO_be_rep[3:0]"
Toggle 1to0 RBBMIF_DCIO_dec_rep "net RBBMIF_DCIO_dec_rep"
Toggle 0to1 RBBMIF_DCIO_dec_rep "net RBBMIF_DCIO_dec_rep"
Toggle 1to0 RBBMIF_DCIO_done_prep "net RBBMIF_DCIO_done_prep"
Toggle 0to1 RBBMIF_DCIO_done_prep "net RBBMIF_DCIO_done_prep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RBBMIF_DCIO_rddata_prep "net RBBMIF_DCIO_rddata_prep[31:0]"
Toggle 1to0 RBBMIF_DCIO_rstr_rep "net RBBMIF_DCIO_rstr_rep"
Toggle 0to1 RBBMIF_DCIO_rstr_rep "net RBBMIF_DCIO_rstr_rep"
Toggle 1to0 RBBMIF_DCIO_start_of_cycle_rep "net RBBMIF_DCIO_start_of_cycle_rep"
Toggle 0to1 RBBMIF_DCIO_start_of_cycle_rep "net RBBMIF_DCIO_start_of_cycle_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RBBMIF_DCIO_wrdata_rep "net RBBMIF_DCIO_wrdata_rep[31:0]"
Toggle 1to0 RBBMIF_DCIO_wstr_rep "net RBBMIF_DCIO_wstr_rep"
Toggle 0to1 RBBMIF_DCIO_wstr_rep "net RBBMIF_DCIO_wstr_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS0_DEBUG_ASYNC_debug_4bp_data "net RDPCS0_DEBUG_ASYNC_debug_4bp_data[3:0]"
Toggle 1to0 RDPCS0_DEBUG_CLK_cfgclk "net RDPCS0_DEBUG_CLK_cfgclk"
Toggle 0to1 RDPCS0_DEBUG_CLK_cfgclk "net RDPCS0_DEBUG_CLK_cfgclk"
Toggle 1to0 RDPCS0_DEBUG_CLK_ocla_clk "net RDPCS0_DEBUG_CLK_ocla_clk"
Toggle 0to1 RDPCS0_DEBUG_CLK_ocla_clk "net RDPCS0_DEBUG_CLK_ocla_clk"
Toggle 1to0 RDPCS0_DEBUG_CLK_sram_clk "net RDPCS0_DEBUG_CLK_sram_clk"
Toggle 0to1 RDPCS0_DEBUG_CLK_sram_clk "net RDPCS0_DEBUG_CLK_sram_clk"
Toggle 1to0 RDPCS0_DEBUG_CLK_symclk_rdpcs "net RDPCS0_DEBUG_CLK_symclk_rdpcs"
Toggle 0to1 RDPCS0_DEBUG_CLK_symclk_rdpcs "net RDPCS0_DEBUG_CLK_symclk_rdpcs"
Toggle 1to0 RDPCS0_DEBUG_CLK_tx_clk_ldpcs "net RDPCS0_DEBUG_CLK_tx_clk_ldpcs"
Toggle 0to1 RDPCS0_DEBUG_CLK_tx_clk_ldpcs "net RDPCS0_DEBUG_CLK_tx_clk_ldpcs"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS0_DEBUG_DATA_cfgclk "net RDPCS0_DEBUG_DATA_cfgclk[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS0_DEBUG_DATA_ocla_clk "net RDPCS0_DEBUG_DATA_ocla_clk[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS0_DEBUG_DATA_sram_clk "net RDPCS0_DEBUG_DATA_sram_clk[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS0_DEBUG_DATA_symclk_rdpcs "net RDPCS0_DEBUG_DATA_symclk_rdpcs[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS0_DEBUG_DATA_tx_clk_ldpcs "net RDPCS0_DEBUG_DATA_tx_clk_ldpcs[31:0]"
Toggle 1to0 RDPCS0_test_debug_clock "net RDPCS0_test_debug_clock"
Toggle 0to1 RDPCS0_test_debug_clock "net RDPCS0_test_debug_clock"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS1_DEBUG_ASYNC_debug_4bp_data "net RDPCS1_DEBUG_ASYNC_debug_4bp_data[3:0]"
Toggle 1to0 RDPCS1_DEBUG_CLK_cfgclk "net RDPCS1_DEBUG_CLK_cfgclk"
Toggle 0to1 RDPCS1_DEBUG_CLK_cfgclk "net RDPCS1_DEBUG_CLK_cfgclk"
Toggle 1to0 RDPCS1_DEBUG_CLK_ocla_clk "net RDPCS1_DEBUG_CLK_ocla_clk"
Toggle 0to1 RDPCS1_DEBUG_CLK_ocla_clk "net RDPCS1_DEBUG_CLK_ocla_clk"
Toggle 1to0 RDPCS1_DEBUG_CLK_sram_clk "net RDPCS1_DEBUG_CLK_sram_clk"
Toggle 0to1 RDPCS1_DEBUG_CLK_sram_clk "net RDPCS1_DEBUG_CLK_sram_clk"
Toggle 1to0 RDPCS1_DEBUG_CLK_symclk_rdpcs "net RDPCS1_DEBUG_CLK_symclk_rdpcs"
Toggle 0to1 RDPCS1_DEBUG_CLK_symclk_rdpcs "net RDPCS1_DEBUG_CLK_symclk_rdpcs"
Toggle 1to0 RDPCS1_DEBUG_CLK_tx_clk_ldpcs "net RDPCS1_DEBUG_CLK_tx_clk_ldpcs"
Toggle 0to1 RDPCS1_DEBUG_CLK_tx_clk_ldpcs "net RDPCS1_DEBUG_CLK_tx_clk_ldpcs"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS1_DEBUG_DATA_cfgclk "net RDPCS1_DEBUG_DATA_cfgclk[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS1_DEBUG_DATA_ocla_clk "net RDPCS1_DEBUG_DATA_ocla_clk[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS1_DEBUG_DATA_sram_clk "net RDPCS1_DEBUG_DATA_sram_clk[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS1_DEBUG_DATA_symclk_rdpcs "net RDPCS1_DEBUG_DATA_symclk_rdpcs[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle RDPCS1_DEBUG_DATA_tx_clk_ldpcs "net RDPCS1_DEBUG_DATA_tx_clk_ldpcs[31:0]"
Toggle 1to0 RDPCS1_test_debug_clock "net RDPCS1_test_debug_clock"
Toggle 0to1 RDPCS1_test_debug_clock "net RDPCS1_test_debug_clock"
Toggle 1to0 RDPCS_PCMLRXH10_ref_alt_clk_en "net RDPCS_PCMLRXH10_ref_alt_clk_en"
Toggle 0to1 RDPCS_PCMLRXH10_ref_alt_clk_en "net RDPCS_PCMLRXH10_ref_alt_clk_en"
Toggle 1to0 RDPCS_PCMLRXH11_ref_alt_clk_en "net RDPCS_PCMLRXH11_ref_alt_clk_en"
Toggle 0to1 RDPCS_PCMLRXH11_ref_alt_clk_en "net RDPCS_PCMLRXH11_ref_alt_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RSMU_DCE_fusestrap_DC_PHY_FUSE_0_rep "net RSMU_DCE_fusestrap_DC_PHY_FUSE_0_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RSMU_DCE_fusestrap_DC_PHY_FUSE_1_rep "net RSMU_DCE_fusestrap_DC_PHY_FUSE_1_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RSMU_DCE_fusestrap_DC_PHY_FUSE_2_rep "net RSMU_DCE_fusestrap_DC_PHY_FUSE_2_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RSMU_DCE_fusestrap_DC_PHY_FUSE_3_rep "net RSMU_DCE_fusestrap_DC_PHY_FUSE_3_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RSMU_DCE_fusestrap_DC_PHY_FUSE_4_rep "net RSMU_DCE_fusestrap_DC_PHY_FUSE_4_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RSMU_DCE_fusestrap_DC_PHY_FUSE_5_rep "net RSMU_DCE_fusestrap_DC_PHY_FUSE_5_rep[18:0]"
Toggle 1to0 RSMU_DCE_fusestrap_DC_SPARE1_rep "net RSMU_DCE_fusestrap_DC_SPARE1_rep"
Toggle 0to1 RSMU_DCE_fusestrap_DC_SPARE1_rep "net RSMU_DCE_fusestrap_DC_SPARE1_rep"
Toggle 1to0 RSMU_DCE_fusestrap_DC_SPARE2_rep "net RSMU_DCE_fusestrap_DC_SPARE2_rep"
Toggle 0to1 RSMU_DCE_fusestrap_DC_SPARE2_rep "net RSMU_DCE_fusestrap_DC_SPARE2_rep"
Toggle 1to0 RSMU_DCE_fusestrap_HDCP_DEBUG_DISABLE_rep "net RSMU_DCE_fusestrap_HDCP_DEBUG_DISABLE_rep"
Toggle 0to1 RSMU_DCE_fusestrap_HDCP_DEBUG_DISABLE_rep "net RSMU_DCE_fusestrap_HDCP_DEBUG_DISABLE_rep"
Toggle 1to0 RSMU_DCE_fusestrap_HDCP_DIS_rep "net RSMU_DCE_fusestrap_HDCP_DIS_rep"
Toggle 0to1 RSMU_DCE_fusestrap_HDCP_DIS_rep "net RSMU_DCE_fusestrap_HDCP_DIS_rep"
Toggle 1to0 RSMU_DCE_fusestrap_HDCP_KEYS_INVALID_rep "net RSMU_DCE_fusestrap_HDCP_KEYS_INVALID_rep"
Toggle 0to1 RSMU_DCE_fusestrap_HDCP_KEYS_INVALID_rep "net RSMU_DCE_fusestrap_HDCP_KEYS_INVALID_rep"
Toggle 1to0 RSMU_DCE_fusestrap_HDMI_DISABLE_rep "net RSMU_DCE_fusestrap_HDMI_DISABLE_rep"
Toggle 0to1 RSMU_DCE_fusestrap_HDMI_DISABLE_rep "net RSMU_DCE_fusestrap_HDMI_DISABLE_rep"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RSMU_DCE_pinstrap_AUD_rep "net RSMU_DCE_pinstrap_AUD_rep[1:0]"
Toggle 1to0 RXEN_DP_BLON0 "net RXEN_DP_BLON0"
Toggle 0to1 RXEN_DP_BLON0 "net RXEN_DP_BLON0"
Toggle 1to0 RXEN_DP_DIGON0 "net RXEN_DP_DIGON0"
Toggle 0to1 RXEN_DP_DIGON0 "net RXEN_DP_DIGON0"
Toggle 1to0 RXEN_DP_HPD1 "net RXEN_DP_HPD1"
Toggle 0to1 RXEN_DP_HPD1 "net RXEN_DP_HPD1"
Toggle 1to0 RXEN_DP_VARY_BL0 "net RXEN_DP_VARY_BL0"
Toggle 0to1 RXEN_DP_VARY_BL0 "net RXEN_DP_VARY_BL0"
Toggle 1to0 RXEN_GENERICB "net RXEN_GENERICB"
Toggle 0to1 RXEN_GENERICB "net RXEN_GENERICB"
Toggle 1to0 RXSEL0_DP_HPD1 "net RXSEL0_DP_HPD1"
Toggle 0to1 RXSEL0_DP_HPD1 "net RXSEL0_DP_HPD1"
Toggle 1to0 RXSEL1_DP_HPD1 "net RXSEL1_DP_HPD1"
Toggle 0to1 RXSEL1_DP_HPD1 "net RXSEL1_DP_HPD1"
Toggle 1to0 S0_GENERICB "net S0_GENERICB"
Toggle 0to1 S0_GENERICB "net S0_GENERICB"
Toggle 1to0 S0_PWRSEQ0_IO_STRENGTH "net S0_PWRSEQ0_IO_STRENGTH"
Toggle 0to1 S0_PWRSEQ0_IO_STRENGTH "net S0_PWRSEQ0_IO_STRENGTH"
Toggle 1to0 S1_DP_BLON0 "net S1_DP_BLON0"
Toggle 0to1 S1_DP_BLON0 "net S1_DP_BLON0"
Toggle 1to0 S1_DP_DIGON0 "net S1_DP_DIGON0"
Toggle 0to1 S1_DP_DIGON0 "net S1_DP_DIGON0"
Toggle 1to0 S1_DP_VARY_BL0 "net S1_DP_VARY_BL0"
Toggle 0to1 S1_DP_VARY_BL0 "net S1_DP_VARY_BL0"
Toggle 1to0 S1_GENERICB "net S1_GENERICB"
Toggle 0to1 S1_GENERICB "net S1_GENERICB"
Toggle 1to0 Scan_Mode "net Scan_Mode"
Toggle 0to1 Scan_Mode "net Scan_Mode"
Toggle 1to0 Scm_Async_Reset_Pulse "net Scm_Async_Reset_Pulse"
Toggle 0to1 Scm_Async_Reset_Pulse "net Scm_Async_Reset_Pulse"
Toggle 1to0 TEST_CLK_EN "net TEST_CLK_EN"
Toggle 0to1 TEST_CLK_EN "net TEST_CLK_EN"
Toggle 1to0 TXIMPSEL_DP_HPD1 "net TXIMPSEL_DP_HPD1"
Toggle 0to1 TXIMPSEL_DP_HPD1 "net TXIMPSEL_DP_HPD1"
Toggle 1to0 Y_DP_BLON0 "net Y_DP_BLON0"
Toggle 0to1 Y_DP_BLON0 "net Y_DP_BLON0"
Toggle 1to0 Y_DP_DIGON0 "net Y_DP_DIGON0"
Toggle 0to1 Y_DP_DIGON0 "net Y_DP_DIGON0"
Toggle 1to0 Y_DP_HPD1 "net Y_DP_HPD1"
Toggle 0to1 Y_DP_HPD1 "net Y_DP_HPD1"
Toggle 1to0 Y_DP_VARY_BL0 "net Y_DP_VARY_BL0"
Toggle 0to1 Y_DP_VARY_BL0 "net Y_DP_VARY_BL0"
Toggle 1to0 Y_GENERICB "net Y_GENERICB"
Toggle 0to1 Y_GENERICB "net Y_GENERICB"
Toggle 1to0 tmdp0_ana_pwr_en "net tmdp0_ana_pwr_en"
Toggle 0to1 tmdp0_ana_pwr_en "net tmdp0_ana_pwr_en"
Toggle 1to0 tmdp0_ana_pwr_stable "net tmdp0_ana_pwr_stable"
Toggle 0to1 tmdp0_ana_pwr_stable "net tmdp0_ana_pwr_stable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_aux_ctrl "net tmdp0_aux_ctrl[3:0]"
Toggle 1to0 tmdp0_aux_data "net tmdp0_aux_data"
Toggle 0to1 tmdp0_aux_data "net tmdp0_aux_data"
Toggle 1to0 tmdp0_aux_dp_dn_swap "net tmdp0_aux_dp_dn_swap"
Toggle 0to1 tmdp0_aux_dp_dn_swap "net tmdp0_aux_dp_dn_swap"
Toggle 1to0 tmdp0_aux_dren "net tmdp0_aux_dren"
Toggle 0to1 tmdp0_aux_dren "net tmdp0_aux_dren"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_aux_hys_tune "net tmdp0_aux_hys_tune[1:0]"
Toggle 1to0 tmdp0_aux_oe "net tmdp0_aux_oe"
Toggle 0to1 tmdp0_aux_oe "net tmdp0_aux_oe"
Toggle 1to0 tmdp0_aux_padm "net tmdp0_aux_padm"
Toggle 0to1 tmdp0_aux_padm "net tmdp0_aux_padm"
Toggle 1to0 tmdp0_aux_padp "net tmdp0_aux_padp"
Toggle 0to1 tmdp0_aux_padp "net tmdp0_aux_padp"
Toggle 1to0 tmdp0_aux_pwdnb "net tmdp0_aux_pwdnb"
Toggle 0to1 tmdp0_aux_pwdnb "net tmdp0_aux_pwdnb"
Toggle 1to0 tmdp0_aux_vod_tune "net tmdp0_aux_vod_tune"
Toggle 0to1 tmdp0_aux_vod_tune "net tmdp0_aux_vod_tune"
Toggle 1to0 tmdp0_aux_y "net tmdp0_aux_y"
Toggle 0to1 tmdp0_aux_y "net tmdp0_aux_y"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_cmn_in_generic_bus "net tmdp0_cmn_in_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_cmn_out_generic_bus "net tmdp0_cmn_out_generic_bus[4:0]"
Toggle 1to0 tmdp0_cr_para_ack "net tmdp0_cr_para_ack"
Toggle 0to1 tmdp0_cr_para_ack "net tmdp0_cr_para_ack"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_cr_para_addr "net tmdp0_cr_para_addr[15:0]"
Toggle 1to0 tmdp0_cr_para_clk "net tmdp0_cr_para_clk"
Toggle 0to1 tmdp0_cr_para_clk "net tmdp0_cr_para_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_cr_para_rd_data "net tmdp0_cr_para_rd_data[15:0]"
Toggle 1to0 tmdp0_cr_para_rd_en "net tmdp0_cr_para_rd_en"
Toggle 0to1 tmdp0_cr_para_rd_en "net tmdp0_cr_para_rd_en"
Toggle 1to0 tmdp0_cr_para_sel "net tmdp0_cr_para_sel"
Toggle 0to1 tmdp0_cr_para_sel "net tmdp0_cr_para_sel"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_cr_para_wr_data "net tmdp0_cr_para_wr_data[15:0]"
Toggle 1to0 tmdp0_cr_para_wr_en "net tmdp0_cr_para_wr_en"
Toggle 0to1 tmdp0_cr_para_wr_en "net tmdp0_cr_para_wr_en"
Toggle 1to0 tmdp0_dco_clkcal "net tmdp0_dco_clkcal"
Toggle 0to1 tmdp0_dco_clkcal "net tmdp0_dco_clkcal"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dco_finetune "net tmdp0_dco_finetune[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dco_range "net tmdp0_dco_range[1:0]"
Toggle 1to0 tmdp0_dp_lane0_rx2tx_par_lb_en "net tmdp0_dp_lane0_rx2tx_par_lb_en"
Toggle 0to1 tmdp0_dp_lane0_rx2tx_par_lb_en "net tmdp0_dp_lane0_rx2tx_par_lb_en"
Toggle 1to0 tmdp0_dp_lane0_tx2rx_ser_lb_en "net tmdp0_dp_lane0_tx2rx_ser_lb_en"
Toggle 0to1 tmdp0_dp_lane0_tx2rx_ser_lb_en "net tmdp0_dp_lane0_tx2rx_ser_lb_en"
Toggle 1to0 tmdp0_dp_lane1_rx2tx_par_lb_en "net tmdp0_dp_lane1_rx2tx_par_lb_en"
Toggle 0to1 tmdp0_dp_lane1_rx2tx_par_lb_en "net tmdp0_dp_lane1_rx2tx_par_lb_en"
Toggle 1to0 tmdp0_dp_lane1_tx2rx_ser_lb_en "net tmdp0_dp_lane1_tx2rx_ser_lb_en"
Toggle 0to1 tmdp0_dp_lane1_tx2rx_ser_lb_en "net tmdp0_dp_lane1_tx2rx_ser_lb_en"
Toggle 1to0 tmdp0_dp_lane2_rx2tx_par_lb_en "net tmdp0_dp_lane2_rx2tx_par_lb_en"
Toggle 0to1 tmdp0_dp_lane2_rx2tx_par_lb_en "net tmdp0_dp_lane2_rx2tx_par_lb_en"
Toggle 1to0 tmdp0_dp_lane2_tx2rx_ser_lb_en "net tmdp0_dp_lane2_tx2rx_ser_lb_en"
Toggle 0to1 tmdp0_dp_lane2_tx2rx_ser_lb_en "net tmdp0_dp_lane2_tx2rx_ser_lb_en"
Toggle 1to0 tmdp0_dp_lane3_rx2tx_par_lb_en "net tmdp0_dp_lane3_rx2tx_par_lb_en"
Toggle 0to1 tmdp0_dp_lane3_rx2tx_par_lb_en "net tmdp0_dp_lane3_rx2tx_par_lb_en"
Toggle 1to0 tmdp0_dp_lane3_tx2rx_ser_lb_en "net tmdp0_dp_lane3_tx2rx_ser_lb_en"
Toggle 0to1 tmdp0_dp_lane3_tx2rx_ser_lb_en "net tmdp0_dp_lane3_tx2rx_ser_lb_en"
Toggle 1to0 tmdp0_dp_mpllb_cal_force "net tmdp0_dp_mpllb_cal_force"
Toggle 0to1 tmdp0_dp_mpllb_cal_force "net tmdp0_dp_mpllb_cal_force"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_cp_int "net tmdp0_dp_mpllb_cp_int[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_cp_int_gs "net tmdp0_dp_mpllb_cp_int_gs[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_cp_prop "net tmdp0_dp_mpllb_cp_prop[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_cp_prop_gs "net tmdp0_dp_mpllb_cp_prop_gs[6:0]"
Toggle 1to0 tmdp0_dp_mpllb_div5_clk_en "net tmdp0_dp_mpllb_div5_clk_en"
Toggle 0to1 tmdp0_dp_mpllb_div5_clk_en "net tmdp0_dp_mpllb_div5_clk_en"
Toggle 1to0 tmdp0_dp_mpllb_div_clk "net tmdp0_dp_mpllb_div_clk"
Toggle 0to1 tmdp0_dp_mpllb_div_clk "net tmdp0_dp_mpllb_div_clk"
Toggle 1to0 tmdp0_dp_mpllb_div_clk_en "net tmdp0_dp_mpllb_div_clk_en"
Toggle 0to1 tmdp0_dp_mpllb_div_clk_en "net tmdp0_dp_mpllb_div_clk_en"
Toggle 1to0 tmdp0_dp_mpllb_div_fr_clk "net tmdp0_dp_mpllb_div_fr_clk"
Toggle 0to1 tmdp0_dp_mpllb_div_fr_clk "net tmdp0_dp_mpllb_div_fr_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_div_multiplier "net tmdp0_dp_mpllb_div_multiplier[7:0]"
Toggle 1to0 tmdp0_dp_mpllb_dword_clk "net tmdp0_dp_mpllb_dword_clk"
Toggle 0to1 tmdp0_dp_mpllb_dword_clk "net tmdp0_dp_mpllb_dword_clk"
Toggle 1to0 tmdp0_dp_mpllb_force_ack "net tmdp0_dp_mpllb_force_ack"
Toggle 0to1 tmdp0_dp_mpllb_force_ack "net tmdp0_dp_mpllb_force_ack"
Toggle 1to0 tmdp0_dp_mpllb_force_en "net tmdp0_dp_mpllb_force_en"
Toggle 0to1 tmdp0_dp_mpllb_force_en "net tmdp0_dp_mpllb_force_en"
Toggle 1to0 tmdp0_dp_mpllb_fracn_cfg_update_en "net tmdp0_dp_mpllb_fracn_cfg_update_en"
Toggle 0to1 tmdp0_dp_mpllb_fracn_cfg_update_en "net tmdp0_dp_mpllb_fracn_cfg_update_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_fracn_den "net tmdp0_dp_mpllb_fracn_den[15:0]"
Toggle 1to0 tmdp0_dp_mpllb_fracn_en "net tmdp0_dp_mpllb_fracn_en"
Toggle 0to1 tmdp0_dp_mpllb_fracn_en "net tmdp0_dp_mpllb_fracn_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_fracn_quot "net tmdp0_dp_mpllb_fracn_quot[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_fracn_rem "net tmdp0_dp_mpllb_fracn_rem[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_freq_vco "net tmdp0_dp_mpllb_freq_vco[1:0]"
Toggle 1to0 tmdp0_dp_mpllb_init_cal_disable "net tmdp0_dp_mpllb_init_cal_disable"
Toggle 0to1 tmdp0_dp_mpllb_init_cal_disable "net tmdp0_dp_mpllb_init_cal_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_multiplier "net tmdp0_dp_mpllb_multiplier[11:0]"
Toggle 1to0 tmdp0_dp_mpllb_oword_clk "net tmdp0_dp_mpllb_oword_clk"
Toggle 0to1 tmdp0_dp_mpllb_oword_clk "net tmdp0_dp_mpllb_oword_clk"
Toggle 1to0 tmdp0_dp_mpllb_pmix_en "net tmdp0_dp_mpllb_pmix_en"
Toggle 0to1 tmdp0_dp_mpllb_pmix_en "net tmdp0_dp_mpllb_pmix_en"
Toggle 1to0 tmdp0_dp_mpllb_qword_clk "net tmdp0_dp_mpllb_qword_clk"
Toggle 0to1 tmdp0_dp_mpllb_qword_clk "net tmdp0_dp_mpllb_qword_clk"
Toggle 1to0 tmdp0_dp_mpllb_ssc_en "net tmdp0_dp_mpllb_ssc_en"
Toggle 0to1 tmdp0_dp_mpllb_ssc_en "net tmdp0_dp_mpllb_ssc_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_ssc_peak "net tmdp0_dp_mpllb_ssc_peak[19:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_ssc_stepsize "net tmdp0_dp_mpllb_ssc_stepsize[20:0]"
Toggle 1to0 tmdp0_dp_mpllb_ssc_up_spread "net tmdp0_dp_mpllb_ssc_up_spread"
Toggle 0to1 tmdp0_dp_mpllb_ssc_up_spread "net tmdp0_dp_mpllb_ssc_up_spread"
Toggle 1to0 tmdp0_dp_mpllb_state "net tmdp0_dp_mpllb_state"
Toggle 0to1 tmdp0_dp_mpllb_state "net tmdp0_dp_mpllb_state"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_tx_clk_div "net tmdp0_dp_mpllb_tx_clk_div[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_mpllb_v2i "net tmdp0_dp_mpllb_v2i[1:0]"
Toggle 1to0 tmdp0_dp_mpllb_word_clk "net tmdp0_dp_mpllb_word_clk"
Toggle 0to1 tmdp0_dp_mpllb_word_clk "net tmdp0_dp_mpllb_word_clk"
Toggle 1to0 tmdp0_dp_mpllb_word_div2_en "net tmdp0_dp_mpllb_word_div2_en"
Toggle 0to1 tmdp0_dp_mpllb_word_div2_en "net tmdp0_dp_mpllb_word_div2_en"
Toggle 1to0 tmdp0_dp_mpllb_word_fr_clk "net tmdp0_dp_mpllb_word_fr_clk"
Toggle 0to1 tmdp0_dp_mpllb_word_fr_clk "net tmdp0_dp_mpllb_word_fr_clk"
Toggle 1to0 tmdp0_dp_pg_reset "net tmdp0_dp_pg_reset"
Toggle 0to1 tmdp0_dp_pg_reset "net tmdp0_dp_pg_reset"
Toggle 1to0 tmdp0_dp_ref_clk_en "net tmdp0_dp_ref_clk_en"
Toggle 0to1 tmdp0_dp_ref_clk_en "net tmdp0_dp_ref_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_ref_clk_mpllb_div "net tmdp0_dp_ref_clk_mpllb_div[2:0]"
Toggle 1to0 tmdp0_dp_ref_clk_req "net tmdp0_dp_ref_clk_req"
Toggle 0to1 tmdp0_dp_ref_clk_req "net tmdp0_dp_ref_clk_req"
Toggle 1to0 tmdp0_dp_tx0_ack "net tmdp0_dp_tx0_ack"
Toggle 0to1 tmdp0_dp_tx0_ack "net tmdp0_dp_tx0_ack"
Toggle 1to0 tmdp0_dp_tx0_beacon_en "net tmdp0_dp_tx0_beacon_en"
Toggle 0to1 tmdp0_dp_tx0_beacon_en "net tmdp0_dp_tx0_beacon_en"
Toggle 1to0 tmdp0_dp_tx0_bypass_eq_calc "net tmdp0_dp_tx0_bypass_eq_calc"
Toggle 0to1 tmdp0_dp_tx0_bypass_eq_calc "net tmdp0_dp_tx0_bypass_eq_calc"
Toggle 1to0 tmdp0_dp_tx0_clk "net tmdp0_dp_tx0_clk"
Toggle 0to1 tmdp0_dp_tx0_clk "net tmdp0_dp_tx0_clk"
Toggle 1to0 tmdp0_dp_tx0_clk_rdy "net tmdp0_dp_tx0_clk_rdy"
Toggle 0to1 tmdp0_dp_tx0_clk_rdy "net tmdp0_dp_tx0_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_data "net tmdp0_dp_tx0_data[19:0]"
Toggle 1to0 tmdp0_dp_tx0_data_en "net tmdp0_dp_tx0_data_en"
Toggle 0to1 tmdp0_dp_tx0_data_en "net tmdp0_dp_tx0_data_en"
Toggle 1to0 tmdp0_dp_tx0_detrx_req "net tmdp0_dp_tx0_detrx_req"
Toggle 0to1 tmdp0_dp_tx0_detrx_req "net tmdp0_dp_tx0_detrx_req"
Toggle 1to0 tmdp0_dp_tx0_detrx_result "net tmdp0_dp_tx0_detrx_result"
Toggle 0to1 tmdp0_dp_tx0_detrx_result "net tmdp0_dp_tx0_detrx_result"
Toggle 1to0 tmdp0_dp_tx0_disable "net tmdp0_dp_tx0_disable"
Toggle 0to1 tmdp0_dp_tx0_disable "net tmdp0_dp_tx0_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_eq_main "net tmdp0_dp_tx0_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_eq_post "net tmdp0_dp_tx0_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_eq_pre "net tmdp0_dp_tx0_eq_pre[5:0]"
Toggle 1to0 tmdp0_dp_tx0_flyover_data_m "net tmdp0_dp_tx0_flyover_data_m"
Toggle 0to1 tmdp0_dp_tx0_flyover_data_m "net tmdp0_dp_tx0_flyover_data_m"
Toggle 1to0 tmdp0_dp_tx0_flyover_data_p "net tmdp0_dp_tx0_flyover_data_p"
Toggle 0to1 tmdp0_dp_tx0_flyover_data_p "net tmdp0_dp_tx0_flyover_data_p"
Toggle 1to0 tmdp0_dp_tx0_hp_prot_en "net tmdp0_dp_tx0_hp_prot_en"
Toggle 0to1 tmdp0_dp_tx0_hp_prot_en "net tmdp0_dp_tx0_hp_prot_en"
Toggle 1to0 tmdp0_dp_tx0_iboost_en "net tmdp0_dp_tx0_iboost_en"
Toggle 0to1 tmdp0_dp_tx0_iboost_en "net tmdp0_dp_tx0_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_in_generic_bus "net tmdp0_dp_tx0_in_generic_bus[4:0]"
Toggle 1to0 tmdp0_dp_tx0_invert "net tmdp0_dp_tx0_invert"
Toggle 0to1 tmdp0_dp_tx0_invert "net tmdp0_dp_tx0_invert"
Toggle 1to0 tmdp0_dp_tx0_lpd "net tmdp0_dp_tx0_lpd"
Toggle 0to1 tmdp0_dp_tx0_lpd "net tmdp0_dp_tx0_lpd"
Toggle 1to0 tmdp0_dp_tx0_mpll_en "net tmdp0_dp_tx0_mpll_en"
Toggle 0to1 tmdp0_dp_tx0_mpll_en "net tmdp0_dp_tx0_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_out_generic_bus "net tmdp0_dp_tx0_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_pstate "net tmdp0_dp_tx0_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_rate "net tmdp0_dp_tx0_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_rboost_en "net tmdp0_dp_tx0_rboost_en[1:0]"
Toggle 1to0 tmdp0_dp_tx0_req "net tmdp0_dp_tx0_req"
Toggle 0to1 tmdp0_dp_tx0_req "net tmdp0_dp_tx0_req"
Toggle 1to0 tmdp0_dp_tx0_reset "net tmdp0_dp_tx0_reset"
Toggle 0to1 tmdp0_dp_tx0_reset "net tmdp0_dp_tx0_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_term_ctrl "net tmdp0_dp_tx0_term_ctrl[2:0]"
Toggle 1to0 tmdp0_dp_tx0_vregdrv_byp "net tmdp0_dp_tx0_vregdrv_byp"
Toggle 0to1 tmdp0_dp_tx0_vregdrv_byp "net tmdp0_dp_tx0_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx0_width "net tmdp0_dp_tx0_width[1:0]"
Toggle 1to0 tmdp0_dp_tx0_word_clk "net tmdp0_dp_tx0_word_clk"
Toggle 0to1 tmdp0_dp_tx0_word_clk "net tmdp0_dp_tx0_word_clk"
Toggle 1to0 tmdp0_dp_tx1_ack "net tmdp0_dp_tx1_ack"
Toggle 0to1 tmdp0_dp_tx1_ack "net tmdp0_dp_tx1_ack"
Toggle 1to0 tmdp0_dp_tx1_beacon_en "net tmdp0_dp_tx1_beacon_en"
Toggle 0to1 tmdp0_dp_tx1_beacon_en "net tmdp0_dp_tx1_beacon_en"
Toggle 1to0 tmdp0_dp_tx1_bypass_eq_calc "net tmdp0_dp_tx1_bypass_eq_calc"
Toggle 0to1 tmdp0_dp_tx1_bypass_eq_calc "net tmdp0_dp_tx1_bypass_eq_calc"
Toggle 1to0 tmdp0_dp_tx1_clk "net tmdp0_dp_tx1_clk"
Toggle 0to1 tmdp0_dp_tx1_clk "net tmdp0_dp_tx1_clk"
Toggle 1to0 tmdp0_dp_tx1_clk_rdy "net tmdp0_dp_tx1_clk_rdy"
Toggle 0to1 tmdp0_dp_tx1_clk_rdy "net tmdp0_dp_tx1_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_data "net tmdp0_dp_tx1_data[19:0]"
Toggle 1to0 tmdp0_dp_tx1_data_en "net tmdp0_dp_tx1_data_en"
Toggle 0to1 tmdp0_dp_tx1_data_en "net tmdp0_dp_tx1_data_en"
Toggle 1to0 tmdp0_dp_tx1_detrx_req "net tmdp0_dp_tx1_detrx_req"
Toggle 0to1 tmdp0_dp_tx1_detrx_req "net tmdp0_dp_tx1_detrx_req"
Toggle 1to0 tmdp0_dp_tx1_detrx_result "net tmdp0_dp_tx1_detrx_result"
Toggle 0to1 tmdp0_dp_tx1_detrx_result "net tmdp0_dp_tx1_detrx_result"
Toggle 1to0 tmdp0_dp_tx1_disable "net tmdp0_dp_tx1_disable"
Toggle 0to1 tmdp0_dp_tx1_disable "net tmdp0_dp_tx1_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_eq_main "net tmdp0_dp_tx1_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_eq_post "net tmdp0_dp_tx1_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_eq_pre "net tmdp0_dp_tx1_eq_pre[5:0]"
Toggle 1to0 tmdp0_dp_tx1_flyover_data_m "net tmdp0_dp_tx1_flyover_data_m"
Toggle 0to1 tmdp0_dp_tx1_flyover_data_m "net tmdp0_dp_tx1_flyover_data_m"
Toggle 1to0 tmdp0_dp_tx1_flyover_data_p "net tmdp0_dp_tx1_flyover_data_p"
Toggle 0to1 tmdp0_dp_tx1_flyover_data_p "net tmdp0_dp_tx1_flyover_data_p"
Toggle 1to0 tmdp0_dp_tx1_hp_prot_en "net tmdp0_dp_tx1_hp_prot_en"
Toggle 0to1 tmdp0_dp_tx1_hp_prot_en "net tmdp0_dp_tx1_hp_prot_en"
Toggle 1to0 tmdp0_dp_tx1_iboost_en "net tmdp0_dp_tx1_iboost_en"
Toggle 0to1 tmdp0_dp_tx1_iboost_en "net tmdp0_dp_tx1_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_in_generic_bus "net tmdp0_dp_tx1_in_generic_bus[4:0]"
Toggle 1to0 tmdp0_dp_tx1_invert "net tmdp0_dp_tx1_invert"
Toggle 0to1 tmdp0_dp_tx1_invert "net tmdp0_dp_tx1_invert"
Toggle 1to0 tmdp0_dp_tx1_lpd "net tmdp0_dp_tx1_lpd"
Toggle 0to1 tmdp0_dp_tx1_lpd "net tmdp0_dp_tx1_lpd"
Toggle 1to0 tmdp0_dp_tx1_mpll_en "net tmdp0_dp_tx1_mpll_en"
Toggle 0to1 tmdp0_dp_tx1_mpll_en "net tmdp0_dp_tx1_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_out_generic_bus "net tmdp0_dp_tx1_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_pstate "net tmdp0_dp_tx1_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_rate "net tmdp0_dp_tx1_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_rboost_en "net tmdp0_dp_tx1_rboost_en[1:0]"
Toggle 1to0 tmdp0_dp_tx1_req "net tmdp0_dp_tx1_req"
Toggle 0to1 tmdp0_dp_tx1_req "net tmdp0_dp_tx1_req"
Toggle 1to0 tmdp0_dp_tx1_reset "net tmdp0_dp_tx1_reset"
Toggle 0to1 tmdp0_dp_tx1_reset "net tmdp0_dp_tx1_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_term_ctrl "net tmdp0_dp_tx1_term_ctrl[2:0]"
Toggle 1to0 tmdp0_dp_tx1_vregdrv_byp "net tmdp0_dp_tx1_vregdrv_byp"
Toggle 0to1 tmdp0_dp_tx1_vregdrv_byp "net tmdp0_dp_tx1_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx1_width "net tmdp0_dp_tx1_width[1:0]"
Toggle 1to0 tmdp0_dp_tx1_word_clk "net tmdp0_dp_tx1_word_clk"
Toggle 0to1 tmdp0_dp_tx1_word_clk "net tmdp0_dp_tx1_word_clk"
Toggle 1to0 tmdp0_dp_tx2_ack "net tmdp0_dp_tx2_ack"
Toggle 0to1 tmdp0_dp_tx2_ack "net tmdp0_dp_tx2_ack"
Toggle 1to0 tmdp0_dp_tx2_beacon_en "net tmdp0_dp_tx2_beacon_en"
Toggle 0to1 tmdp0_dp_tx2_beacon_en "net tmdp0_dp_tx2_beacon_en"
Toggle 1to0 tmdp0_dp_tx2_bypass_eq_calc "net tmdp0_dp_tx2_bypass_eq_calc"
Toggle 0to1 tmdp0_dp_tx2_bypass_eq_calc "net tmdp0_dp_tx2_bypass_eq_calc"
Toggle 1to0 tmdp0_dp_tx2_clk "net tmdp0_dp_tx2_clk"
Toggle 0to1 tmdp0_dp_tx2_clk "net tmdp0_dp_tx2_clk"
Toggle 1to0 tmdp0_dp_tx2_clk_rdy "net tmdp0_dp_tx2_clk_rdy"
Toggle 0to1 tmdp0_dp_tx2_clk_rdy "net tmdp0_dp_tx2_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_data "net tmdp0_dp_tx2_data[19:0]"
Toggle 1to0 tmdp0_dp_tx2_data_en "net tmdp0_dp_tx2_data_en"
Toggle 0to1 tmdp0_dp_tx2_data_en "net tmdp0_dp_tx2_data_en"
Toggle 1to0 tmdp0_dp_tx2_detrx_req "net tmdp0_dp_tx2_detrx_req"
Toggle 0to1 tmdp0_dp_tx2_detrx_req "net tmdp0_dp_tx2_detrx_req"
Toggle 1to0 tmdp0_dp_tx2_detrx_result "net tmdp0_dp_tx2_detrx_result"
Toggle 0to1 tmdp0_dp_tx2_detrx_result "net tmdp0_dp_tx2_detrx_result"
Toggle 1to0 tmdp0_dp_tx2_disable "net tmdp0_dp_tx2_disable"
Toggle 0to1 tmdp0_dp_tx2_disable "net tmdp0_dp_tx2_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_eq_main "net tmdp0_dp_tx2_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_eq_post "net tmdp0_dp_tx2_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_eq_pre "net tmdp0_dp_tx2_eq_pre[5:0]"
Toggle 1to0 tmdp0_dp_tx2_flyover_data_m "net tmdp0_dp_tx2_flyover_data_m"
Toggle 0to1 tmdp0_dp_tx2_flyover_data_m "net tmdp0_dp_tx2_flyover_data_m"
Toggle 1to0 tmdp0_dp_tx2_flyover_data_p "net tmdp0_dp_tx2_flyover_data_p"
Toggle 0to1 tmdp0_dp_tx2_flyover_data_p "net tmdp0_dp_tx2_flyover_data_p"
Toggle 1to0 tmdp0_dp_tx2_hp_prot_en "net tmdp0_dp_tx2_hp_prot_en"
Toggle 0to1 tmdp0_dp_tx2_hp_prot_en "net tmdp0_dp_tx2_hp_prot_en"
Toggle 1to0 tmdp0_dp_tx2_iboost_en "net tmdp0_dp_tx2_iboost_en"
Toggle 0to1 tmdp0_dp_tx2_iboost_en "net tmdp0_dp_tx2_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_in_generic_bus "net tmdp0_dp_tx2_in_generic_bus[4:0]"
Toggle 1to0 tmdp0_dp_tx2_invert "net tmdp0_dp_tx2_invert"
Toggle 0to1 tmdp0_dp_tx2_invert "net tmdp0_dp_tx2_invert"
Toggle 1to0 tmdp0_dp_tx2_lpd "net tmdp0_dp_tx2_lpd"
Toggle 0to1 tmdp0_dp_tx2_lpd "net tmdp0_dp_tx2_lpd"
Toggle 1to0 tmdp0_dp_tx2_mpll_en "net tmdp0_dp_tx2_mpll_en"
Toggle 0to1 tmdp0_dp_tx2_mpll_en "net tmdp0_dp_tx2_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_out_generic_bus "net tmdp0_dp_tx2_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_pstate "net tmdp0_dp_tx2_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_rate "net tmdp0_dp_tx2_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_rboost_en "net tmdp0_dp_tx2_rboost_en[1:0]"
Toggle 1to0 tmdp0_dp_tx2_req "net tmdp0_dp_tx2_req"
Toggle 0to1 tmdp0_dp_tx2_req "net tmdp0_dp_tx2_req"
Toggle 1to0 tmdp0_dp_tx2_reset "net tmdp0_dp_tx2_reset"
Toggle 0to1 tmdp0_dp_tx2_reset "net tmdp0_dp_tx2_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_term_ctrl "net tmdp0_dp_tx2_term_ctrl[2:0]"
Toggle 1to0 tmdp0_dp_tx2_vregdrv_byp "net tmdp0_dp_tx2_vregdrv_byp"
Toggle 0to1 tmdp0_dp_tx2_vregdrv_byp "net tmdp0_dp_tx2_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx2_width "net tmdp0_dp_tx2_width[1:0]"
Toggle 1to0 tmdp0_dp_tx2_word_clk "net tmdp0_dp_tx2_word_clk"
Toggle 0to1 tmdp0_dp_tx2_word_clk "net tmdp0_dp_tx2_word_clk"
Toggle 1to0 tmdp0_dp_tx3_ack "net tmdp0_dp_tx3_ack"
Toggle 0to1 tmdp0_dp_tx3_ack "net tmdp0_dp_tx3_ack"
Toggle 1to0 tmdp0_dp_tx3_beacon_en "net tmdp0_dp_tx3_beacon_en"
Toggle 0to1 tmdp0_dp_tx3_beacon_en "net tmdp0_dp_tx3_beacon_en"
Toggle 1to0 tmdp0_dp_tx3_bypass_eq_calc "net tmdp0_dp_tx3_bypass_eq_calc"
Toggle 0to1 tmdp0_dp_tx3_bypass_eq_calc "net tmdp0_dp_tx3_bypass_eq_calc"
Toggle 1to0 tmdp0_dp_tx3_clk "net tmdp0_dp_tx3_clk"
Toggle 0to1 tmdp0_dp_tx3_clk "net tmdp0_dp_tx3_clk"
Toggle 1to0 tmdp0_dp_tx3_clk_rdy "net tmdp0_dp_tx3_clk_rdy"
Toggle 0to1 tmdp0_dp_tx3_clk_rdy "net tmdp0_dp_tx3_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_data "net tmdp0_dp_tx3_data[19:0]"
Toggle 1to0 tmdp0_dp_tx3_data_en "net tmdp0_dp_tx3_data_en"
Toggle 0to1 tmdp0_dp_tx3_data_en "net tmdp0_dp_tx3_data_en"
Toggle 1to0 tmdp0_dp_tx3_detrx_req "net tmdp0_dp_tx3_detrx_req"
Toggle 0to1 tmdp0_dp_tx3_detrx_req "net tmdp0_dp_tx3_detrx_req"
Toggle 1to0 tmdp0_dp_tx3_detrx_result "net tmdp0_dp_tx3_detrx_result"
Toggle 0to1 tmdp0_dp_tx3_detrx_result "net tmdp0_dp_tx3_detrx_result"
Toggle 1to0 tmdp0_dp_tx3_disable "net tmdp0_dp_tx3_disable"
Toggle 0to1 tmdp0_dp_tx3_disable "net tmdp0_dp_tx3_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_eq_main "net tmdp0_dp_tx3_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_eq_post "net tmdp0_dp_tx3_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_eq_pre "net tmdp0_dp_tx3_eq_pre[5:0]"
Toggle 1to0 tmdp0_dp_tx3_flyover_data_m "net tmdp0_dp_tx3_flyover_data_m"
Toggle 0to1 tmdp0_dp_tx3_flyover_data_m "net tmdp0_dp_tx3_flyover_data_m"
Toggle 1to0 tmdp0_dp_tx3_flyover_data_p "net tmdp0_dp_tx3_flyover_data_p"
Toggle 0to1 tmdp0_dp_tx3_flyover_data_p "net tmdp0_dp_tx3_flyover_data_p"
Toggle 1to0 tmdp0_dp_tx3_hp_prot_en "net tmdp0_dp_tx3_hp_prot_en"
Toggle 0to1 tmdp0_dp_tx3_hp_prot_en "net tmdp0_dp_tx3_hp_prot_en"
Toggle 1to0 tmdp0_dp_tx3_iboost_en "net tmdp0_dp_tx3_iboost_en"
Toggle 0to1 tmdp0_dp_tx3_iboost_en "net tmdp0_dp_tx3_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_in_generic_bus "net tmdp0_dp_tx3_in_generic_bus[4:0]"
Toggle 1to0 tmdp0_dp_tx3_invert "net tmdp0_dp_tx3_invert"
Toggle 0to1 tmdp0_dp_tx3_invert "net tmdp0_dp_tx3_invert"
Toggle 1to0 tmdp0_dp_tx3_lpd "net tmdp0_dp_tx3_lpd"
Toggle 0to1 tmdp0_dp_tx3_lpd "net tmdp0_dp_tx3_lpd"
Toggle 1to0 tmdp0_dp_tx3_mpll_en "net tmdp0_dp_tx3_mpll_en"
Toggle 0to1 tmdp0_dp_tx3_mpll_en "net tmdp0_dp_tx3_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_out_generic_bus "net tmdp0_dp_tx3_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_pstate "net tmdp0_dp_tx3_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_rate "net tmdp0_dp_tx3_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_rboost_en "net tmdp0_dp_tx3_rboost_en[1:0]"
Toggle 1to0 tmdp0_dp_tx3_req "net tmdp0_dp_tx3_req"
Toggle 0to1 tmdp0_dp_tx3_req "net tmdp0_dp_tx3_req"
Toggle 1to0 tmdp0_dp_tx3_reset "net tmdp0_dp_tx3_reset"
Toggle 0to1 tmdp0_dp_tx3_reset "net tmdp0_dp_tx3_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_term_ctrl "net tmdp0_dp_tx3_term_ctrl[2:0]"
Toggle 1to0 tmdp0_dp_tx3_vregdrv_byp "net tmdp0_dp_tx3_vregdrv_byp"
Toggle 0to1 tmdp0_dp_tx3_vregdrv_byp "net tmdp0_dp_tx3_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dp_tx3_width "net tmdp0_dp_tx3_width[1:0]"
Toggle 1to0 tmdp0_dp_tx3_word_clk "net tmdp0_dp_tx3_word_clk"
Toggle 0to1 tmdp0_dp_tx3_word_clk "net tmdp0_dp_tx3_word_clk"
Toggle 1to0 tmdp0_dpalt_disable "net tmdp0_dpalt_disable"
Toggle 0to1 tmdp0_dpalt_disable "net tmdp0_dpalt_disable"
Toggle 1to0 tmdp0_dpalt_disable_ack "net tmdp0_dpalt_disable_ack"
Toggle 0to1 tmdp0_dpalt_disable_ack "net tmdp0_dpalt_disable_ack"
Toggle 1to0 tmdp0_dpalt_dp4 "net tmdp0_dpalt_dp4"
Toggle 0to1 tmdp0_dpalt_dp4 "net tmdp0_dpalt_dp4"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_dtb_out "net tmdp0_dtb_out[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_hdmi_mpllb_hdmi_div "net tmdp0_hdmi_mpllb_hdmi_div[2:0]"
Toggle 1to0 tmdp0_hdmi_mpllb_hdmi_pixel_clk "net tmdp0_hdmi_mpllb_hdmi_pixel_clk"
Toggle 0to1 tmdp0_hdmi_mpllb_hdmi_pixel_clk "net tmdp0_hdmi_mpllb_hdmi_pixel_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_hdmi_mpllb_hdmi_pixel_clk_div "net tmdp0_hdmi_mpllb_hdmi_pixel_clk_div[1:0]"
Toggle 1to0 tmdp0_hdmimode_enable "net tmdp0_hdmimode_enable"
Toggle 0to1 tmdp0_hdmimode_enable "net tmdp0_hdmimode_enable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_mon_out "net tmdp0_mon_out[63:0]"
Toggle 1to0 tmdp0_mon_out_valid "net tmdp0_mon_out_valid"
Toggle 0to1 tmdp0_mon_out_valid "net tmdp0_mon_out_valid"
Toggle 1to0 tmdp0_ocla_clk "net tmdp0_ocla_clk"
Toggle 0to1 tmdp0_ocla_clk "net tmdp0_ocla_clk"
Toggle 1to0 tmdp0_ocla_div2_clk_en_r "net tmdp0_ocla_div2_clk_en_r"
Toggle 0to1 tmdp0_ocla_div2_clk_en_r "net tmdp0_ocla_div2_clk_en_r"
Toggle 1to0 tmdp0_ocla_upcs_ssrx_clk_en "net tmdp0_ocla_upcs_ssrx_clk_en"
Toggle 0to1 tmdp0_ocla_upcs_ssrx_clk_en "net tmdp0_ocla_upcs_ssrx_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ocla_upcs_ssrx_data_en "net tmdp0_ocla_upcs_ssrx_data_en[2:0]"
Toggle 1to0 tmdp0_ocla_upcs_sstx_clk_en "net tmdp0_ocla_upcs_sstx_clk_en"
Toggle 0to1 tmdp0_ocla_upcs_sstx_clk_en "net tmdp0_ocla_upcs_sstx_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ocla_upcs_sstx_data_en "net tmdp0_ocla_upcs_sstx_data_en[1:0]"
Toggle 1to0 tmdp0_pcs_pwr_en "net tmdp0_pcs_pwr_en"
Toggle 0to1 tmdp0_pcs_pwr_en "net tmdp0_pcs_pwr_en"
Toggle 1to0 tmdp0_pcs_pwr_stable "net tmdp0_pcs_pwr_stable"
Toggle 0to1 tmdp0_pcs_pwr_stable "net tmdp0_pcs_pwr_stable"
Toggle 1to0 tmdp0_pg_mode_en "net tmdp0_pg_mode_en"
Toggle 0to1 tmdp0_pg_mode_en "net tmdp0_pg_mode_en"
Toggle 1to0 tmdp0_phy_ref_dig_clk "net tmdp0_phy_ref_dig_clk"
Toggle 0to1 tmdp0_phy_ref_dig_clk "net tmdp0_phy_ref_dig_clk"
Toggle 1to0 tmdp0_phy_reset "net tmdp0_phy_reset"
Toggle 0to1 tmdp0_phy_reset "net tmdp0_phy_reset"
Toggle 1to0 tmdp0_pma_pwr_en "net tmdp0_pma_pwr_en"
Toggle 0to1 tmdp0_pma_pwr_en "net tmdp0_pma_pwr_en"
Toggle 1to0 tmdp0_pma_pwr_stable "net tmdp0_pma_pwr_stable"
Toggle 0to1 tmdp0_pma_pwr_stable "net tmdp0_pma_pwr_stable"
Toggle 1to0 tmdp0_ref_alt_clk_cg "net tmdp0_ref_alt_clk_cg"
Toggle 0to1 tmdp0_ref_alt_clk_cg "net tmdp0_ref_alt_clk_cg"
Toggle 1to0 tmdp0_ref_alt_clk_lp "net tmdp0_ref_alt_clk_lp"
Toggle 0to1 tmdp0_ref_alt_clk_lp "net tmdp0_ref_alt_clk_lp"
Toggle 1to0 tmdp0_ref_alt_clk_lp_sel "net tmdp0_ref_alt_clk_lp_sel"
Toggle 0to1 tmdp0_ref_alt_clk_lp_sel "net tmdp0_ref_alt_clk_lp_sel"
Toggle 1to0 tmdp0_ref_clkdet_en "net tmdp0_ref_clkdet_en"
Toggle 0to1 tmdp0_ref_clkdet_en "net tmdp0_ref_clkdet_en"
Toggle 1to0 tmdp0_ref_clkdet_result "net tmdp0_ref_clkdet_result"
Toggle 0to1 tmdp0_ref_clkdet_result "net tmdp0_ref_clkdet_result"
Toggle 1to0 tmdp0_ref_dig_fr_clk "net tmdp0_ref_dig_fr_clk"
Toggle 0to1 tmdp0_ref_dig_fr_clk "net tmdp0_ref_dig_fr_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ref_range "net tmdp0_ref_range[2:0]"
Toggle 1to0 tmdp0_ref_repeat_clk_en "net tmdp0_ref_repeat_clk_en"
Toggle 0to1 tmdp0_ref_repeat_clk_en "net tmdp0_ref_repeat_clk_en"
Toggle 1to0 tmdp0_ref_repeat_clk_m "net tmdp0_ref_repeat_clk_m"
Toggle 0to1 tmdp0_ref_repeat_clk_m "net tmdp0_ref_repeat_clk_m"
Toggle 1to0 tmdp0_ref_repeat_clk_p "net tmdp0_ref_repeat_clk_p"
Toggle 0to1 tmdp0_ref_repeat_clk_p "net tmdp0_ref_repeat_clk_p"
Toggle 1to0 tmdp0_ref_use_pad "net tmdp0_ref_use_pad"
Toggle 0to1 tmdp0_ref_use_pad "net tmdp0_ref_use_pad"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_rext_ctrl "net tmdp0_rext_ctrl[5:0]"
Toggle 1to0 tmdp0_rext_en "net tmdp0_rext_en"
Toggle 0to1 tmdp0_rext_en "net tmdp0_rext_en"
Toggle 1to0 tmdp0_rtune_ack "net tmdp0_rtune_ack"
Toggle 0to1 tmdp0_rtune_ack "net tmdp0_rtune_ack"
Toggle 1to0 tmdp0_rtune_req "net tmdp0_rtune_req"
Toggle 0to1 tmdp0_rtune_req "net tmdp0_rtune_req"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_rx_vref_ctrl "net tmdp0_rx_vref_ctrl[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sram_addr "net tmdp0_sram_addr[12:0]"
Toggle 1to0 tmdp0_sram_bypass "net tmdp0_sram_bypass"
Toggle 0to1 tmdp0_sram_bypass "net tmdp0_sram_bypass"
Toggle 1to0 tmdp0_sram_clk "net tmdp0_sram_clk"
Toggle 0to1 tmdp0_sram_clk "net tmdp0_sram_clk"
Toggle 1to0 tmdp0_sram_ext_ld_done "net tmdp0_sram_ext_ld_done"
Toggle 0to1 tmdp0_sram_ext_ld_done "net tmdp0_sram_ext_ld_done"
Toggle 1to0 tmdp0_sram_init_done "net tmdp0_sram_init_done"
Toggle 0to1 tmdp0_sram_init_done "net tmdp0_sram_init_done"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sram_rd_data "net tmdp0_sram_rd_data[15:0]"
Toggle 1to0 tmdp0_sram_rd_en "net tmdp0_sram_rd_en"
Toggle 0to1 tmdp0_sram_rd_en "net tmdp0_sram_rd_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sram_wr_data "net tmdp0_sram_wr_data[15:0]"
Toggle 1to0 tmdp0_sram_wr_en "net tmdp0_sram_wr_en"
Toggle 0to1 tmdp0_sram_wr_en "net tmdp0_sram_wr_en"
Toggle 1to0 tmdp0_ss_mplla_cal_force "net tmdp0_ss_mplla_cal_force"
Toggle 0to1 tmdp0_ss_mplla_cal_force "net tmdp0_ss_mplla_cal_force"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_cp_int "net tmdp0_ss_mplla_cp_int[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_cp_int_gs "net tmdp0_ss_mplla_cp_int_gs[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_cp_prop "net tmdp0_ss_mplla_cp_prop[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_cp_prop_gs "net tmdp0_ss_mplla_cp_prop_gs[6:0]"
Toggle 1to0 tmdp0_ss_mplla_div5_clk_en "net tmdp0_ss_mplla_div5_clk_en"
Toggle 0to1 tmdp0_ss_mplla_div5_clk_en "net tmdp0_ss_mplla_div5_clk_en"
Toggle 1to0 tmdp0_ss_mplla_div_clk "net tmdp0_ss_mplla_div_clk"
Toggle 0to1 tmdp0_ss_mplla_div_clk "net tmdp0_ss_mplla_div_clk"
Toggle 1to0 tmdp0_ss_mplla_div_clk_en "net tmdp0_ss_mplla_div_clk_en"
Toggle 0to1 tmdp0_ss_mplla_div_clk_en "net tmdp0_ss_mplla_div_clk_en"
Toggle 1to0 tmdp0_ss_mplla_div_fr_clk "net tmdp0_ss_mplla_div_fr_clk"
Toggle 0to1 tmdp0_ss_mplla_div_fr_clk "net tmdp0_ss_mplla_div_fr_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_div_multiplier "net tmdp0_ss_mplla_div_multiplier[7:0]"
Toggle 1to0 tmdp0_ss_mplla_dword_clk "net tmdp0_ss_mplla_dword_clk"
Toggle 0to1 tmdp0_ss_mplla_dword_clk "net tmdp0_ss_mplla_dword_clk"
Toggle 1to0 tmdp0_ss_mplla_force_ack "net tmdp0_ss_mplla_force_ack"
Toggle 0to1 tmdp0_ss_mplla_force_ack "net tmdp0_ss_mplla_force_ack"
Toggle 1to0 tmdp0_ss_mplla_force_en "net tmdp0_ss_mplla_force_en"
Toggle 0to1 tmdp0_ss_mplla_force_en "net tmdp0_ss_mplla_force_en"
Toggle 1to0 tmdp0_ss_mplla_fracn_cfg_update_en "net tmdp0_ss_mplla_fracn_cfg_update_en"
Toggle 0to1 tmdp0_ss_mplla_fracn_cfg_update_en "net tmdp0_ss_mplla_fracn_cfg_update_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_fracn_den "net tmdp0_ss_mplla_fracn_den[15:0]"
Toggle 1to0 tmdp0_ss_mplla_fracn_en "net tmdp0_ss_mplla_fracn_en"
Toggle 0to1 tmdp0_ss_mplla_fracn_en "net tmdp0_ss_mplla_fracn_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_fracn_quot "net tmdp0_ss_mplla_fracn_quot[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_fracn_rem "net tmdp0_ss_mplla_fracn_rem[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_freq_vco "net tmdp0_ss_mplla_freq_vco[1:0]"
Toggle 1to0 tmdp0_ss_mplla_init_cal_disable "net tmdp0_ss_mplla_init_cal_disable"
Toggle 0to1 tmdp0_ss_mplla_init_cal_disable "net tmdp0_ss_mplla_init_cal_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_multiplier "net tmdp0_ss_mplla_multiplier[11:0]"
Toggle 1to0 tmdp0_ss_mplla_oword_clk "net tmdp0_ss_mplla_oword_clk"
Toggle 0to1 tmdp0_ss_mplla_oword_clk "net tmdp0_ss_mplla_oword_clk"
Toggle 1to0 tmdp0_ss_mplla_pmix_en "net tmdp0_ss_mplla_pmix_en"
Toggle 0to1 tmdp0_ss_mplla_pmix_en "net tmdp0_ss_mplla_pmix_en"
Toggle 1to0 tmdp0_ss_mplla_qword_clk "net tmdp0_ss_mplla_qword_clk"
Toggle 0to1 tmdp0_ss_mplla_qword_clk "net tmdp0_ss_mplla_qword_clk"
Toggle 1to0 tmdp0_ss_mplla_ssc_en "net tmdp0_ss_mplla_ssc_en"
Toggle 0to1 tmdp0_ss_mplla_ssc_en "net tmdp0_ss_mplla_ssc_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_ssc_peak "net tmdp0_ss_mplla_ssc_peak[19:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_ssc_stepsize "net tmdp0_ss_mplla_ssc_stepsize[20:0]"
Toggle 1to0 tmdp0_ss_mplla_ssc_up_spread "net tmdp0_ss_mplla_ssc_up_spread"
Toggle 0to1 tmdp0_ss_mplla_ssc_up_spread "net tmdp0_ss_mplla_ssc_up_spread"
Toggle 1to0 tmdp0_ss_mplla_state "net tmdp0_ss_mplla_state"
Toggle 0to1 tmdp0_ss_mplla_state "net tmdp0_ss_mplla_state"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_tx_clk_div "net tmdp0_ss_mplla_tx_clk_div[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_mplla_v2i "net tmdp0_ss_mplla_v2i[1:0]"
Toggle 1to0 tmdp0_ss_mplla_word_clk "net tmdp0_ss_mplla_word_clk"
Toggle 0to1 tmdp0_ss_mplla_word_clk "net tmdp0_ss_mplla_word_clk"
Toggle 1to0 tmdp0_ss_mplla_word_div2_en "net tmdp0_ss_mplla_word_div2_en"
Toggle 0to1 tmdp0_ss_mplla_word_div2_en "net tmdp0_ss_mplla_word_div2_en"
Toggle 1to0 tmdp0_ss_mplla_word_fr_clk "net tmdp0_ss_mplla_word_fr_clk"
Toggle 0to1 tmdp0_ss_mplla_word_fr_clk "net tmdp0_ss_mplla_word_fr_clk"
Toggle 1to0 tmdp0_ss_pg_reset "net tmdp0_ss_pg_reset"
Toggle 0to1 tmdp0_ss_pg_reset "net tmdp0_ss_pg_reset"
Toggle 1to0 tmdp0_ss_ref_clk_en "net tmdp0_ss_ref_clk_en"
Toggle 0to1 tmdp0_ss_ref_clk_en "net tmdp0_ss_ref_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ss_ref_clk_mplla_div "net tmdp0_ss_ref_clk_mplla_div[2:0]"
Toggle 1to0 tmdp0_ss_ref_clk_req "net tmdp0_ss_ref_clk_req"
Toggle 0to1 tmdp0_ss_ref_clk_req "net tmdp0_ss_ref_clk_req"
Toggle 1to0 tmdp0_ss_rx2tx_par_lb_en "net tmdp0_ss_rx2tx_par_lb_en"
Toggle 0to1 tmdp0_ss_rx2tx_par_lb_en "net tmdp0_ss_rx2tx_par_lb_en"
Toggle 1to0 tmdp0_ss_rxdet_disable "net tmdp0_ss_rxdet_disable"
Toggle 0to1 tmdp0_ss_rxdet_disable "net tmdp0_ss_rxdet_disable"
Toggle 1to0 tmdp0_ss_rxdet_disable_ack "net tmdp0_ss_rxdet_disable_ack"
Toggle 0to1 tmdp0_ss_rxdet_disable_ack "net tmdp0_ss_rxdet_disable_ack"
Toggle 1to0 tmdp0_ss_tx2rx_ser_lb_en "net tmdp0_ss_tx2rx_ser_lb_en"
Toggle 0to1 tmdp0_ss_tx2rx_ser_lb_en "net tmdp0_ss_tx2rx_ser_lb_en"
Toggle 1to0 tmdp0_ssrx_ack "net tmdp0_ssrx_ack"
Toggle 0to1 tmdp0_ssrx_ack "net tmdp0_ssrx_ack"
Toggle 1to0 tmdp0_ssrx_adapt_ack "net tmdp0_ssrx_adapt_ack"
Toggle 0to1 tmdp0_ssrx_adapt_ack "net tmdp0_ssrx_adapt_ack"
Toggle 1to0 tmdp0_ssrx_adapt_afe_en "net tmdp0_ssrx_adapt_afe_en"
Toggle 0to1 tmdp0_ssrx_adapt_afe_en "net tmdp0_ssrx_adapt_afe_en"
Toggle 1to0 tmdp0_ssrx_adapt_cont "net tmdp0_ssrx_adapt_cont"
Toggle 0to1 tmdp0_ssrx_adapt_cont "net tmdp0_ssrx_adapt_cont"
Toggle 1to0 tmdp0_ssrx_adapt_dfe_en "net tmdp0_ssrx_adapt_dfe_en"
Toggle 0to1 tmdp0_ssrx_adapt_dfe_en "net tmdp0_ssrx_adapt_dfe_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_adapt_fom "net tmdp0_ssrx_adapt_fom[7:0]"
Toggle 1to0 tmdp0_ssrx_adapt_req "net tmdp0_ssrx_adapt_req"
Toggle 0to1 tmdp0_ssrx_adapt_req "net tmdp0_ssrx_adapt_req"
Toggle 1to0 tmdp0_ssrx_align_en "net tmdp0_ssrx_align_en"
Toggle 0to1 tmdp0_ssrx_align_en "net tmdp0_ssrx_align_en"
Toggle 1to0 tmdp0_ssrx_cdr_ssc_en "net tmdp0_ssrx_cdr_ssc_en"
Toggle 0to1 tmdp0_ssrx_cdr_ssc_en "net tmdp0_ssrx_cdr_ssc_en"
Toggle 1to0 tmdp0_ssrx_cdr_track_en "net tmdp0_ssrx_cdr_track_en"
Toggle 0to1 tmdp0_ssrx_cdr_track_en "net tmdp0_ssrx_cdr_track_en"
Toggle 1to0 tmdp0_ssrx_cdr_vco_lowfreq "net tmdp0_ssrx_cdr_vco_lowfreq"
Toggle 0to1 tmdp0_ssrx_cdr_vco_lowfreq "net tmdp0_ssrx_cdr_vco_lowfreq"
Toggle 1to0 tmdp0_ssrx_clk "net tmdp0_ssrx_clk"
Toggle 0to1 tmdp0_ssrx_clk "net tmdp0_ssrx_clk"
Toggle 1to0 tmdp0_ssrx_clk_shift "net tmdp0_ssrx_clk_shift"
Toggle 0to1 tmdp0_ssrx_clk_shift "net tmdp0_ssrx_clk_shift"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_data "net tmdp0_ssrx_data[19:0]"
Toggle 1to0 tmdp0_ssrx_data_en "net tmdp0_ssrx_data_en"
Toggle 0to1 tmdp0_ssrx_data_en "net tmdp0_ssrx_data_en"
Toggle 1to0 tmdp0_ssrx_dcc_byp_ac_cap "net tmdp0_ssrx_dcc_byp_ac_cap"
Toggle 0to1 tmdp0_ssrx_dcc_byp_ac_cap "net tmdp0_ssrx_dcc_byp_ac_cap"
Toggle 1to0 tmdp0_ssrx_disable "net tmdp0_ssrx_disable"
Toggle 0to1 tmdp0_ssrx_disable "net tmdp0_ssrx_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_eq_afe_gain "net tmdp0_ssrx_eq_afe_gain[3:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_eq_att_lvl "net tmdp0_ssrx_eq_att_lvl[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_eq_ctle_boost "net tmdp0_ssrx_eq_ctle_boost[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_eq_delta_iq "net tmdp0_ssrx_eq_delta_iq[3:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_eq_dfe_tap1 "net tmdp0_ssrx_eq_dfe_tap1[7:0]"
Toggle 1to0 tmdp0_ssrx_flyover_data_m "net tmdp0_ssrx_flyover_data_m"
Toggle 0to1 tmdp0_ssrx_flyover_data_m "net tmdp0_ssrx_flyover_data_m"
Toggle 1to0 tmdp0_ssrx_flyover_data_p "net tmdp0_ssrx_flyover_data_p"
Toggle 0to1 tmdp0_ssrx_flyover_data_p "net tmdp0_ssrx_flyover_data_p"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_in_generic_bus "net tmdp0_ssrx_in_generic_bus[4:0]"
Toggle 1to0 tmdp0_ssrx_invert "net tmdp0_ssrx_invert"
Toggle 0to1 tmdp0_ssrx_invert "net tmdp0_ssrx_invert"
Toggle 1to0 tmdp0_ssrx_lpd "net tmdp0_ssrx_lpd"
Toggle 0to1 tmdp0_ssrx_lpd "net tmdp0_ssrx_lpd"
Toggle 1to0 tmdp0_ssrx_offcan_cont "net tmdp0_ssrx_offcan_cont"
Toggle 0to1 tmdp0_ssrx_offcan_cont "net tmdp0_ssrx_offcan_cont"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_out_generic_bus "net tmdp0_ssrx_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_pstate "net tmdp0_ssrx_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_rate "net tmdp0_ssrx_rate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_ref_ld_val "net tmdp0_ssrx_ref_ld_val[6:0]"
Toggle 1to0 tmdp0_ssrx_req "net tmdp0_ssrx_req"
Toggle 0to1 tmdp0_ssrx_req "net tmdp0_ssrx_req"
Toggle 1to0 tmdp0_ssrx_reset "net tmdp0_ssrx_reset"
Toggle 0to1 tmdp0_ssrx_reset "net tmdp0_ssrx_reset"
Toggle 1to0 tmdp0_ssrx_sigdet_hf_en "net tmdp0_ssrx_sigdet_hf_en"
Toggle 0to1 tmdp0_ssrx_sigdet_hf_en "net tmdp0_ssrx_sigdet_hf_en"
Toggle 1to0 tmdp0_ssrx_sigdet_hf_filt_dis "net tmdp0_ssrx_sigdet_hf_filt_dis"
Toggle 0to1 tmdp0_ssrx_sigdet_hf_filt_dis "net tmdp0_ssrx_sigdet_hf_filt_dis"
Toggle 1to0 tmdp0_ssrx_sigdet_hf_out "net tmdp0_ssrx_sigdet_hf_out"
Toggle 0to1 tmdp0_ssrx_sigdet_hf_out "net tmdp0_ssrx_sigdet_hf_out"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_sigdet_hf_threshold "net tmdp0_ssrx_sigdet_hf_threshold[2:0]"
Toggle 1to0 tmdp0_ssrx_sigdet_lf_en "net tmdp0_ssrx_sigdet_lf_en"
Toggle 0to1 tmdp0_ssrx_sigdet_lf_en "net tmdp0_ssrx_sigdet_lf_en"
Toggle 1to0 tmdp0_ssrx_sigdet_lf_filter_en "net tmdp0_ssrx_sigdet_lf_filter_en"
Toggle 0to1 tmdp0_ssrx_sigdet_lf_filter_en "net tmdp0_ssrx_sigdet_lf_filter_en"
Toggle 1to0 tmdp0_ssrx_sigdet_lf_out "net tmdp0_ssrx_sigdet_lf_out"
Toggle 0to1 tmdp0_ssrx_sigdet_lf_out "net tmdp0_ssrx_sigdet_lf_out"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_sigdet_lf_threshold "net tmdp0_ssrx_sigdet_lf_threshold[2:0]"
Toggle 1to0 tmdp0_ssrx_term_acdc "net tmdp0_ssrx_term_acdc"
Toggle 0to1 tmdp0_ssrx_term_acdc "net tmdp0_ssrx_term_acdc"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_term_ctrl "net tmdp0_ssrx_term_ctrl[2:0]"
Toggle 1to0 tmdp0_ssrx_term_en "net tmdp0_ssrx_term_en"
Toggle 0to1 tmdp0_ssrx_term_en "net tmdp0_ssrx_term_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_txmain_dir "net tmdp0_ssrx_txmain_dir[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_txpost_dir "net tmdp0_ssrx_txpost_dir[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_txpre_dir "net tmdp0_ssrx_txpre_dir[1:0]"
Toggle 1to0 tmdp0_ssrx_valid "net tmdp0_ssrx_valid"
Toggle 0to1 tmdp0_ssrx_valid "net tmdp0_ssrx_valid"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_vco_ld_val "net tmdp0_ssrx_vco_ld_val[12:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_ssrx_width "net tmdp0_ssrx_width[1:0]"
Toggle 1to0 tmdp0_sstx_ack "net tmdp0_sstx_ack"
Toggle 0to1 tmdp0_sstx_ack "net tmdp0_sstx_ack"
Toggle 1to0 tmdp0_sstx_beacon_en "net tmdp0_sstx_beacon_en"
Toggle 0to1 tmdp0_sstx_beacon_en "net tmdp0_sstx_beacon_en"
Toggle 1to0 tmdp0_sstx_bypass_eq_calc "net tmdp0_sstx_bypass_eq_calc"
Toggle 0to1 tmdp0_sstx_bypass_eq_calc "net tmdp0_sstx_bypass_eq_calc"
Toggle 1to0 tmdp0_sstx_clk "net tmdp0_sstx_clk"
Toggle 0to1 tmdp0_sstx_clk "net tmdp0_sstx_clk"
Toggle 1to0 tmdp0_sstx_clk_rdy "net tmdp0_sstx_clk_rdy"
Toggle 0to1 tmdp0_sstx_clk_rdy "net tmdp0_sstx_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_data "net tmdp0_sstx_data[19:0]"
Toggle 1to0 tmdp0_sstx_data_en "net tmdp0_sstx_data_en"
Toggle 0to1 tmdp0_sstx_data_en "net tmdp0_sstx_data_en"
Toggle 1to0 tmdp0_sstx_dcc_byp_ac_cap "net tmdp0_sstx_dcc_byp_ac_cap"
Toggle 0to1 tmdp0_sstx_dcc_byp_ac_cap "net tmdp0_sstx_dcc_byp_ac_cap"
Toggle 1to0 tmdp0_sstx_detrx_req "net tmdp0_sstx_detrx_req"
Toggle 0to1 tmdp0_sstx_detrx_req "net tmdp0_sstx_detrx_req"
Toggle 1to0 tmdp0_sstx_detrx_result "net tmdp0_sstx_detrx_result"
Toggle 0to1 tmdp0_sstx_detrx_result "net tmdp0_sstx_detrx_result"
Toggle 1to0 tmdp0_sstx_disable "net tmdp0_sstx_disable"
Toggle 0to1 tmdp0_sstx_disable "net tmdp0_sstx_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_eq_main "net tmdp0_sstx_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_eq_post "net tmdp0_sstx_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_eq_pre "net tmdp0_sstx_eq_pre[5:0]"
Toggle 1to0 tmdp0_sstx_flyover_data_m "net tmdp0_sstx_flyover_data_m"
Toggle 0to1 tmdp0_sstx_flyover_data_m "net tmdp0_sstx_flyover_data_m"
Toggle 1to0 tmdp0_sstx_flyover_data_p "net tmdp0_sstx_flyover_data_p"
Toggle 0to1 tmdp0_sstx_flyover_data_p "net tmdp0_sstx_flyover_data_p"
Toggle 1to0 tmdp0_sstx_hp_prot_en "net tmdp0_sstx_hp_prot_en"
Toggle 0to1 tmdp0_sstx_hp_prot_en "net tmdp0_sstx_hp_prot_en"
Toggle 1to0 tmdp0_sstx_iboost_en "net tmdp0_sstx_iboost_en"
Toggle 0to1 tmdp0_sstx_iboost_en "net tmdp0_sstx_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_in_generic_bus "net tmdp0_sstx_in_generic_bus[4:0]"
Toggle 1to0 tmdp0_sstx_invert "net tmdp0_sstx_invert"
Toggle 0to1 tmdp0_sstx_invert "net tmdp0_sstx_invert"
Toggle 1to0 tmdp0_sstx_lpd "net tmdp0_sstx_lpd"
Toggle 0to1 tmdp0_sstx_lpd "net tmdp0_sstx_lpd"
Toggle 1to0 tmdp0_sstx_mpll_en "net tmdp0_sstx_mpll_en"
Toggle 0to1 tmdp0_sstx_mpll_en "net tmdp0_sstx_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_out_generic_bus "net tmdp0_sstx_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_pstate "net tmdp0_sstx_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_rate "net tmdp0_sstx_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_rboost_en "net tmdp0_sstx_rboost_en[1:0]"
Toggle 1to0 tmdp0_sstx_req "net tmdp0_sstx_req"
Toggle 0to1 tmdp0_sstx_req "net tmdp0_sstx_req"
Toggle 1to0 tmdp0_sstx_reset "net tmdp0_sstx_reset"
Toggle 0to1 tmdp0_sstx_reset "net tmdp0_sstx_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_term_ctrl "net tmdp0_sstx_term_ctrl[2:0]"
Toggle 1to0 tmdp0_sstx_vregdrv_byp "net tmdp0_sstx_vregdrv_byp"
Toggle 0to1 tmdp0_sstx_vregdrv_byp "net tmdp0_sstx_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sstx_width "net tmdp0_sstx_width[1:0]"
Toggle 1to0 tmdp0_sstx_word_clk "net tmdp0_sstx_word_clk"
Toggle 0to1 tmdp0_sstx_word_clk "net tmdp0_sstx_word_clk"
Toggle 1to0 tmdp0_sup_pre_hp "net tmdp0_sup_pre_hp"
Toggle 0to1 tmdp0_sup_pre_hp "net tmdp0_sup_pre_hp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_sup_rx_vco_vref_sel "net tmdp0_sup_rx_vco_vref_sel[2:0]"
Toggle 1to0 tmdp0_sup_vregpre_byp "net tmdp0_sup_vregpre_byp"
Toggle 0to1 tmdp0_sup_vregpre_byp "net tmdp0_sup_vregpre_byp"
Toggle 1to0 tmdp0_suspend_clk "net tmdp0_suspend_clk"
Toggle 0to1 tmdp0_suspend_clk "net tmdp0_suspend_clk"
Toggle 1to0 tmdp0_sys_vbusvalid "net tmdp0_sys_vbusvalid"
Toggle 0to1 tmdp0_sys_vbusvalid "net tmdp0_sys_vbusvalid"
Toggle 1to0 tmdp0_tca_apb_clk "net tmdp0_tca_apb_clk"
Toggle 0to1 tmdp0_tca_apb_clk "net tmdp0_tca_apb_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_tca_apb_paddr "net tmdp0_tca_apb_paddr[15:0]"
Toggle 1to0 tmdp0_tca_apb_penable "net tmdp0_tca_apb_penable"
Toggle 0to1 tmdp0_tca_apb_penable "net tmdp0_tca_apb_penable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_tca_apb_prdata "net tmdp0_tca_apb_prdata[31:0]"
Toggle 1to0 tmdp0_tca_apb_pready "net tmdp0_tca_apb_pready"
Toggle 0to1 tmdp0_tca_apb_pready "net tmdp0_tca_apb_pready"
Toggle 1to0 tmdp0_tca_apb_psel "net tmdp0_tca_apb_psel"
Toggle 0to1 tmdp0_tca_apb_psel "net tmdp0_tca_apb_psel"
Toggle 1to0 tmdp0_tca_apb_pslverr "net tmdp0_tca_apb_pslverr"
Toggle 0to1 tmdp0_tca_apb_pslverr "net tmdp0_tca_apb_pslverr"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_tca_apb_pwdata "net tmdp0_tca_apb_pwdata[31:0]"
Toggle 1to0 tmdp0_tca_apb_pwrite "net tmdp0_tca_apb_pwrite"
Toggle 0to1 tmdp0_tca_apb_pwrite "net tmdp0_tca_apb_pwrite"
Toggle 1to0 tmdp0_tca_apb_rst_n "net tmdp0_tca_apb_rst_n"
Toggle 0to1 tmdp0_tca_apb_rst_n "net tmdp0_tca_apb_rst_n"
Toggle 1to0 tmdp0_tca_dp4_por "net tmdp0_tca_dp4_por"
Toggle 0to1 tmdp0_tca_dp4_por "net tmdp0_tca_dp4_por"
Toggle 1to0 tmdp0_tca_drv_host_vbus "net tmdp0_tca_drv_host_vbus"
Toggle 0to1 tmdp0_tca_drv_host_vbus "net tmdp0_tca_drv_host_vbus"
Toggle 1to0 tmdp0_tca_iddig "net tmdp0_tca_iddig"
Toggle 0to1 tmdp0_tca_iddig "net tmdp0_tca_iddig"
Toggle 1to0 tmdp0_tca_int "net tmdp0_tca_int"
Toggle 0to1 tmdp0_tca_int "net tmdp0_tca_int"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_tca_misc_ctrl "net tmdp0_tca_misc_ctrl[5:0]"
Toggle 1to0 tmdp0_tca_phy_reset "net tmdp0_tca_phy_reset"
Toggle 0to1 tmdp0_tca_phy_reset "net tmdp0_tca_phy_reset"
Toggle 1to0 tmdp0_tca_powerpresent "net tmdp0_tca_powerpresent"
Toggle 0to1 tmdp0_tca_powerpresent "net tmdp0_tca_powerpresent"
Toggle 1to0 tmdp0_tca_usb_dev_por "net tmdp0_tca_usb_dev_por"
Toggle 0to1 tmdp0_tca_usb_dev_por "net tmdp0_tca_usb_dev_por"
Toggle 1to0 tmdp0_tca_vbusvalid "net tmdp0_tca_vbusvalid"
Toggle 0to1 tmdp0_tca_vbusvalid "net tmdp0_tca_vbusvalid"
Toggle 1to0 tmdp0_test_powerdown "net tmdp0_test_powerdown"
Toggle 0to1 tmdp0_test_powerdown "net tmdp0_test_powerdown"
Toggle 1to0 tmdp0_test_tx_ref_clk_en "net tmdp0_test_tx_ref_clk_en"
Toggle 0to1 tmdp0_test_tx_ref_clk_en "net tmdp0_test_tx_ref_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp0_tx_vswing_lvl "net tmdp0_tx_vswing_lvl[2:0]"
Toggle 1to0 tmdp0_typec_flip_invert "net tmdp0_typec_flip_invert"
Toggle 0to1 tmdp0_typec_flip_invert "net tmdp0_typec_flip_invert"
Toggle 1to0 tmdp1_ana_pwr_en "net tmdp1_ana_pwr_en"
Toggle 0to1 tmdp1_ana_pwr_en "net tmdp1_ana_pwr_en"
Toggle 1to0 tmdp1_ana_pwr_stable "net tmdp1_ana_pwr_stable"
Toggle 0to1 tmdp1_ana_pwr_stable "net tmdp1_ana_pwr_stable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_aux_ctrl "net tmdp1_aux_ctrl[3:0]"
Toggle 1to0 tmdp1_aux_data "net tmdp1_aux_data"
Toggle 0to1 tmdp1_aux_data "net tmdp1_aux_data"
Toggle 1to0 tmdp1_aux_dp_dn_swap "net tmdp1_aux_dp_dn_swap"
Toggle 0to1 tmdp1_aux_dp_dn_swap "net tmdp1_aux_dp_dn_swap"
Toggle 1to0 tmdp1_aux_dren "net tmdp1_aux_dren"
Toggle 0to1 tmdp1_aux_dren "net tmdp1_aux_dren"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_aux_hys_tune "net tmdp1_aux_hys_tune[1:0]"
Toggle 1to0 tmdp1_aux_oe "net tmdp1_aux_oe"
Toggle 0to1 tmdp1_aux_oe "net tmdp1_aux_oe"
Toggle 1to0 tmdp1_aux_padm "net tmdp1_aux_padm"
Toggle 0to1 tmdp1_aux_padm "net tmdp1_aux_padm"
Toggle 1to0 tmdp1_aux_padp "net tmdp1_aux_padp"
Toggle 0to1 tmdp1_aux_padp "net tmdp1_aux_padp"
Toggle 1to0 tmdp1_aux_pwdnb "net tmdp1_aux_pwdnb"
Toggle 0to1 tmdp1_aux_pwdnb "net tmdp1_aux_pwdnb"
Toggle 1to0 tmdp1_aux_vod_tune "net tmdp1_aux_vod_tune"
Toggle 0to1 tmdp1_aux_vod_tune "net tmdp1_aux_vod_tune"
Toggle 1to0 tmdp1_aux_y "net tmdp1_aux_y"
Toggle 0to1 tmdp1_aux_y "net tmdp1_aux_y"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_cmn_in_generic_bus "net tmdp1_cmn_in_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_cmn_out_generic_bus "net tmdp1_cmn_out_generic_bus[4:0]"
Toggle 1to0 tmdp1_cr_para_ack "net tmdp1_cr_para_ack"
Toggle 0to1 tmdp1_cr_para_ack "net tmdp1_cr_para_ack"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_cr_para_addr "net tmdp1_cr_para_addr[15:0]"
Toggle 1to0 tmdp1_cr_para_clk "net tmdp1_cr_para_clk"
Toggle 0to1 tmdp1_cr_para_clk "net tmdp1_cr_para_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_cr_para_rd_data "net tmdp1_cr_para_rd_data[15:0]"
Toggle 1to0 tmdp1_cr_para_rd_en "net tmdp1_cr_para_rd_en"
Toggle 0to1 tmdp1_cr_para_rd_en "net tmdp1_cr_para_rd_en"
Toggle 1to0 tmdp1_cr_para_sel "net tmdp1_cr_para_sel"
Toggle 0to1 tmdp1_cr_para_sel "net tmdp1_cr_para_sel"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_cr_para_wr_data "net tmdp1_cr_para_wr_data[15:0]"
Toggle 1to0 tmdp1_cr_para_wr_en "net tmdp1_cr_para_wr_en"
Toggle 0to1 tmdp1_cr_para_wr_en "net tmdp1_cr_para_wr_en"
Toggle 1to0 tmdp1_dco_clkcal "net tmdp1_dco_clkcal"
Toggle 0to1 tmdp1_dco_clkcal "net tmdp1_dco_clkcal"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dco_finetune "net tmdp1_dco_finetune[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dco_range "net tmdp1_dco_range[1:0]"
Toggle 1to0 tmdp1_dp_lane0_rx2tx_par_lb_en "net tmdp1_dp_lane0_rx2tx_par_lb_en"
Toggle 0to1 tmdp1_dp_lane0_rx2tx_par_lb_en "net tmdp1_dp_lane0_rx2tx_par_lb_en"
Toggle 1to0 tmdp1_dp_lane0_tx2rx_ser_lb_en "net tmdp1_dp_lane0_tx2rx_ser_lb_en"
Toggle 0to1 tmdp1_dp_lane0_tx2rx_ser_lb_en "net tmdp1_dp_lane0_tx2rx_ser_lb_en"
Toggle 1to0 tmdp1_dp_lane1_rx2tx_par_lb_en "net tmdp1_dp_lane1_rx2tx_par_lb_en"
Toggle 0to1 tmdp1_dp_lane1_rx2tx_par_lb_en "net tmdp1_dp_lane1_rx2tx_par_lb_en"
Toggle 1to0 tmdp1_dp_lane1_tx2rx_ser_lb_en "net tmdp1_dp_lane1_tx2rx_ser_lb_en"
Toggle 0to1 tmdp1_dp_lane1_tx2rx_ser_lb_en "net tmdp1_dp_lane1_tx2rx_ser_lb_en"
Toggle 1to0 tmdp1_dp_lane2_rx2tx_par_lb_en "net tmdp1_dp_lane2_rx2tx_par_lb_en"
Toggle 0to1 tmdp1_dp_lane2_rx2tx_par_lb_en "net tmdp1_dp_lane2_rx2tx_par_lb_en"
Toggle 1to0 tmdp1_dp_lane2_tx2rx_ser_lb_en "net tmdp1_dp_lane2_tx2rx_ser_lb_en"
Toggle 0to1 tmdp1_dp_lane2_tx2rx_ser_lb_en "net tmdp1_dp_lane2_tx2rx_ser_lb_en"
Toggle 1to0 tmdp1_dp_lane3_rx2tx_par_lb_en "net tmdp1_dp_lane3_rx2tx_par_lb_en"
Toggle 0to1 tmdp1_dp_lane3_rx2tx_par_lb_en "net tmdp1_dp_lane3_rx2tx_par_lb_en"
Toggle 1to0 tmdp1_dp_lane3_tx2rx_ser_lb_en "net tmdp1_dp_lane3_tx2rx_ser_lb_en"
Toggle 0to1 tmdp1_dp_lane3_tx2rx_ser_lb_en "net tmdp1_dp_lane3_tx2rx_ser_lb_en"
Toggle 1to0 tmdp1_dp_mpllb_cal_force "net tmdp1_dp_mpllb_cal_force"
Toggle 0to1 tmdp1_dp_mpllb_cal_force "net tmdp1_dp_mpllb_cal_force"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_cp_int "net tmdp1_dp_mpllb_cp_int[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_cp_int_gs "net tmdp1_dp_mpllb_cp_int_gs[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_cp_prop "net tmdp1_dp_mpllb_cp_prop[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_cp_prop_gs "net tmdp1_dp_mpllb_cp_prop_gs[6:0]"
Toggle 1to0 tmdp1_dp_mpllb_div5_clk_en "net tmdp1_dp_mpllb_div5_clk_en"
Toggle 0to1 tmdp1_dp_mpllb_div5_clk_en "net tmdp1_dp_mpllb_div5_clk_en"
Toggle 1to0 tmdp1_dp_mpllb_div_clk "net tmdp1_dp_mpllb_div_clk"
Toggle 0to1 tmdp1_dp_mpllb_div_clk "net tmdp1_dp_mpllb_div_clk"
Toggle 1to0 tmdp1_dp_mpllb_div_clk_en "net tmdp1_dp_mpllb_div_clk_en"
Toggle 0to1 tmdp1_dp_mpllb_div_clk_en "net tmdp1_dp_mpllb_div_clk_en"
Toggle 1to0 tmdp1_dp_mpllb_div_fr_clk "net tmdp1_dp_mpllb_div_fr_clk"
Toggle 0to1 tmdp1_dp_mpllb_div_fr_clk "net tmdp1_dp_mpllb_div_fr_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_div_multiplier "net tmdp1_dp_mpllb_div_multiplier[7:0]"
Toggle 1to0 tmdp1_dp_mpllb_dword_clk "net tmdp1_dp_mpllb_dword_clk"
Toggle 0to1 tmdp1_dp_mpllb_dword_clk "net tmdp1_dp_mpllb_dword_clk"
Toggle 1to0 tmdp1_dp_mpllb_force_ack "net tmdp1_dp_mpllb_force_ack"
Toggle 0to1 tmdp1_dp_mpllb_force_ack "net tmdp1_dp_mpllb_force_ack"
Toggle 1to0 tmdp1_dp_mpllb_force_en "net tmdp1_dp_mpllb_force_en"
Toggle 0to1 tmdp1_dp_mpllb_force_en "net tmdp1_dp_mpllb_force_en"
Toggle 1to0 tmdp1_dp_mpllb_fracn_cfg_update_en "net tmdp1_dp_mpllb_fracn_cfg_update_en"
Toggle 0to1 tmdp1_dp_mpllb_fracn_cfg_update_en "net tmdp1_dp_mpllb_fracn_cfg_update_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_fracn_den "net tmdp1_dp_mpllb_fracn_den[15:0]"
Toggle 1to0 tmdp1_dp_mpllb_fracn_en "net tmdp1_dp_mpllb_fracn_en"
Toggle 0to1 tmdp1_dp_mpllb_fracn_en "net tmdp1_dp_mpllb_fracn_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_fracn_quot "net tmdp1_dp_mpllb_fracn_quot[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_fracn_rem "net tmdp1_dp_mpllb_fracn_rem[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_freq_vco "net tmdp1_dp_mpllb_freq_vco[1:0]"
Toggle 1to0 tmdp1_dp_mpllb_init_cal_disable "net tmdp1_dp_mpllb_init_cal_disable"
Toggle 0to1 tmdp1_dp_mpllb_init_cal_disable "net tmdp1_dp_mpllb_init_cal_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_multiplier "net tmdp1_dp_mpllb_multiplier[11:0]"
Toggle 1to0 tmdp1_dp_mpllb_oword_clk "net tmdp1_dp_mpllb_oword_clk"
Toggle 0to1 tmdp1_dp_mpllb_oword_clk "net tmdp1_dp_mpllb_oword_clk"
Toggle 1to0 tmdp1_dp_mpllb_pmix_en "net tmdp1_dp_mpllb_pmix_en"
Toggle 0to1 tmdp1_dp_mpllb_pmix_en "net tmdp1_dp_mpllb_pmix_en"
Toggle 1to0 tmdp1_dp_mpllb_qword_clk "net tmdp1_dp_mpllb_qword_clk"
Toggle 0to1 tmdp1_dp_mpllb_qword_clk "net tmdp1_dp_mpllb_qword_clk"
Toggle 1to0 tmdp1_dp_mpllb_ssc_en "net tmdp1_dp_mpllb_ssc_en"
Toggle 0to1 tmdp1_dp_mpllb_ssc_en "net tmdp1_dp_mpllb_ssc_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_ssc_peak "net tmdp1_dp_mpllb_ssc_peak[19:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_ssc_stepsize "net tmdp1_dp_mpllb_ssc_stepsize[20:0]"
Toggle 1to0 tmdp1_dp_mpllb_ssc_up_spread "net tmdp1_dp_mpllb_ssc_up_spread"
Toggle 0to1 tmdp1_dp_mpllb_ssc_up_spread "net tmdp1_dp_mpllb_ssc_up_spread"
Toggle 1to0 tmdp1_dp_mpllb_state "net tmdp1_dp_mpllb_state"
Toggle 0to1 tmdp1_dp_mpllb_state "net tmdp1_dp_mpllb_state"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_tx_clk_div "net tmdp1_dp_mpllb_tx_clk_div[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_mpllb_v2i "net tmdp1_dp_mpllb_v2i[1:0]"
Toggle 1to0 tmdp1_dp_mpllb_word_clk "net tmdp1_dp_mpllb_word_clk"
Toggle 0to1 tmdp1_dp_mpllb_word_clk "net tmdp1_dp_mpllb_word_clk"
Toggle 1to0 tmdp1_dp_mpllb_word_div2_en "net tmdp1_dp_mpllb_word_div2_en"
Toggle 0to1 tmdp1_dp_mpllb_word_div2_en "net tmdp1_dp_mpllb_word_div2_en"
Toggle 1to0 tmdp1_dp_mpllb_word_fr_clk "net tmdp1_dp_mpllb_word_fr_clk"
Toggle 0to1 tmdp1_dp_mpllb_word_fr_clk "net tmdp1_dp_mpllb_word_fr_clk"
Toggle 1to0 tmdp1_dp_pg_reset "net tmdp1_dp_pg_reset"
Toggle 0to1 tmdp1_dp_pg_reset "net tmdp1_dp_pg_reset"
Toggle 1to0 tmdp1_dp_ref_clk_en "net tmdp1_dp_ref_clk_en"
Toggle 0to1 tmdp1_dp_ref_clk_en "net tmdp1_dp_ref_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_ref_clk_mpllb_div "net tmdp1_dp_ref_clk_mpllb_div[2:0]"
Toggle 1to0 tmdp1_dp_ref_clk_req "net tmdp1_dp_ref_clk_req"
Toggle 0to1 tmdp1_dp_ref_clk_req "net tmdp1_dp_ref_clk_req"
Toggle 1to0 tmdp1_dp_tx0_ack "net tmdp1_dp_tx0_ack"
Toggle 0to1 tmdp1_dp_tx0_ack "net tmdp1_dp_tx0_ack"
Toggle 1to0 tmdp1_dp_tx0_beacon_en "net tmdp1_dp_tx0_beacon_en"
Toggle 0to1 tmdp1_dp_tx0_beacon_en "net tmdp1_dp_tx0_beacon_en"
Toggle 1to0 tmdp1_dp_tx0_bypass_eq_calc "net tmdp1_dp_tx0_bypass_eq_calc"
Toggle 0to1 tmdp1_dp_tx0_bypass_eq_calc "net tmdp1_dp_tx0_bypass_eq_calc"
Toggle 1to0 tmdp1_dp_tx0_clk "net tmdp1_dp_tx0_clk"
Toggle 0to1 tmdp1_dp_tx0_clk "net tmdp1_dp_tx0_clk"
Toggle 1to0 tmdp1_dp_tx0_clk_rdy "net tmdp1_dp_tx0_clk_rdy"
Toggle 0to1 tmdp1_dp_tx0_clk_rdy "net tmdp1_dp_tx0_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_data "net tmdp1_dp_tx0_data[19:0]"
Toggle 1to0 tmdp1_dp_tx0_data_en "net tmdp1_dp_tx0_data_en"
Toggle 0to1 tmdp1_dp_tx0_data_en "net tmdp1_dp_tx0_data_en"
Toggle 1to0 tmdp1_dp_tx0_detrx_req "net tmdp1_dp_tx0_detrx_req"
Toggle 0to1 tmdp1_dp_tx0_detrx_req "net tmdp1_dp_tx0_detrx_req"
Toggle 1to0 tmdp1_dp_tx0_detrx_result "net tmdp1_dp_tx0_detrx_result"
Toggle 0to1 tmdp1_dp_tx0_detrx_result "net tmdp1_dp_tx0_detrx_result"
Toggle 1to0 tmdp1_dp_tx0_disable "net tmdp1_dp_tx0_disable"
Toggle 0to1 tmdp1_dp_tx0_disable "net tmdp1_dp_tx0_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_eq_main "net tmdp1_dp_tx0_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_eq_post "net tmdp1_dp_tx0_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_eq_pre "net tmdp1_dp_tx0_eq_pre[5:0]"
Toggle 1to0 tmdp1_dp_tx0_flyover_data_m "net tmdp1_dp_tx0_flyover_data_m"
Toggle 0to1 tmdp1_dp_tx0_flyover_data_m "net tmdp1_dp_tx0_flyover_data_m"
Toggle 1to0 tmdp1_dp_tx0_flyover_data_p "net tmdp1_dp_tx0_flyover_data_p"
Toggle 0to1 tmdp1_dp_tx0_flyover_data_p "net tmdp1_dp_tx0_flyover_data_p"
Toggle 1to0 tmdp1_dp_tx0_hp_prot_en "net tmdp1_dp_tx0_hp_prot_en"
Toggle 0to1 tmdp1_dp_tx0_hp_prot_en "net tmdp1_dp_tx0_hp_prot_en"
Toggle 1to0 tmdp1_dp_tx0_iboost_en "net tmdp1_dp_tx0_iboost_en"
Toggle 0to1 tmdp1_dp_tx0_iboost_en "net tmdp1_dp_tx0_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_in_generic_bus "net tmdp1_dp_tx0_in_generic_bus[4:0]"
Toggle 1to0 tmdp1_dp_tx0_invert "net tmdp1_dp_tx0_invert"
Toggle 0to1 tmdp1_dp_tx0_invert "net tmdp1_dp_tx0_invert"
Toggle 1to0 tmdp1_dp_tx0_lpd "net tmdp1_dp_tx0_lpd"
Toggle 0to1 tmdp1_dp_tx0_lpd "net tmdp1_dp_tx0_lpd"
Toggle 1to0 tmdp1_dp_tx0_mpll_en "net tmdp1_dp_tx0_mpll_en"
Toggle 0to1 tmdp1_dp_tx0_mpll_en "net tmdp1_dp_tx0_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_out_generic_bus "net tmdp1_dp_tx0_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_pstate "net tmdp1_dp_tx0_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_rate "net tmdp1_dp_tx0_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_rboost_en "net tmdp1_dp_tx0_rboost_en[1:0]"
Toggle 1to0 tmdp1_dp_tx0_req "net tmdp1_dp_tx0_req"
Toggle 0to1 tmdp1_dp_tx0_req "net tmdp1_dp_tx0_req"
Toggle 1to0 tmdp1_dp_tx0_reset "net tmdp1_dp_tx0_reset"
Toggle 0to1 tmdp1_dp_tx0_reset "net tmdp1_dp_tx0_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_term_ctrl "net tmdp1_dp_tx0_term_ctrl[2:0]"
Toggle 1to0 tmdp1_dp_tx0_vregdrv_byp "net tmdp1_dp_tx0_vregdrv_byp"
Toggle 0to1 tmdp1_dp_tx0_vregdrv_byp "net tmdp1_dp_tx0_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx0_width "net tmdp1_dp_tx0_width[1:0]"
Toggle 1to0 tmdp1_dp_tx0_word_clk "net tmdp1_dp_tx0_word_clk"
Toggle 0to1 tmdp1_dp_tx0_word_clk "net tmdp1_dp_tx0_word_clk"
Toggle 1to0 tmdp1_dp_tx1_ack "net tmdp1_dp_tx1_ack"
Toggle 0to1 tmdp1_dp_tx1_ack "net tmdp1_dp_tx1_ack"
Toggle 1to0 tmdp1_dp_tx1_beacon_en "net tmdp1_dp_tx1_beacon_en"
Toggle 0to1 tmdp1_dp_tx1_beacon_en "net tmdp1_dp_tx1_beacon_en"
Toggle 1to0 tmdp1_dp_tx1_bypass_eq_calc "net tmdp1_dp_tx1_bypass_eq_calc"
Toggle 0to1 tmdp1_dp_tx1_bypass_eq_calc "net tmdp1_dp_tx1_bypass_eq_calc"
Toggle 1to0 tmdp1_dp_tx1_clk "net tmdp1_dp_tx1_clk"
Toggle 0to1 tmdp1_dp_tx1_clk "net tmdp1_dp_tx1_clk"
Toggle 1to0 tmdp1_dp_tx1_clk_rdy "net tmdp1_dp_tx1_clk_rdy"
Toggle 0to1 tmdp1_dp_tx1_clk_rdy "net tmdp1_dp_tx1_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_data "net tmdp1_dp_tx1_data[19:0]"
Toggle 1to0 tmdp1_dp_tx1_data_en "net tmdp1_dp_tx1_data_en"
Toggle 0to1 tmdp1_dp_tx1_data_en "net tmdp1_dp_tx1_data_en"
Toggle 1to0 tmdp1_dp_tx1_detrx_req "net tmdp1_dp_tx1_detrx_req"
Toggle 0to1 tmdp1_dp_tx1_detrx_req "net tmdp1_dp_tx1_detrx_req"
Toggle 1to0 tmdp1_dp_tx1_detrx_result "net tmdp1_dp_tx1_detrx_result"
Toggle 0to1 tmdp1_dp_tx1_detrx_result "net tmdp1_dp_tx1_detrx_result"
Toggle 1to0 tmdp1_dp_tx1_disable "net tmdp1_dp_tx1_disable"
Toggle 0to1 tmdp1_dp_tx1_disable "net tmdp1_dp_tx1_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_eq_main "net tmdp1_dp_tx1_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_eq_post "net tmdp1_dp_tx1_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_eq_pre "net tmdp1_dp_tx1_eq_pre[5:0]"
Toggle 1to0 tmdp1_dp_tx1_flyover_data_m "net tmdp1_dp_tx1_flyover_data_m"
Toggle 0to1 tmdp1_dp_tx1_flyover_data_m "net tmdp1_dp_tx1_flyover_data_m"
Toggle 1to0 tmdp1_dp_tx1_flyover_data_p "net tmdp1_dp_tx1_flyover_data_p"
Toggle 0to1 tmdp1_dp_tx1_flyover_data_p "net tmdp1_dp_tx1_flyover_data_p"
Toggle 1to0 tmdp1_dp_tx1_hp_prot_en "net tmdp1_dp_tx1_hp_prot_en"
Toggle 0to1 tmdp1_dp_tx1_hp_prot_en "net tmdp1_dp_tx1_hp_prot_en"
Toggle 1to0 tmdp1_dp_tx1_iboost_en "net tmdp1_dp_tx1_iboost_en"
Toggle 0to1 tmdp1_dp_tx1_iboost_en "net tmdp1_dp_tx1_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_in_generic_bus "net tmdp1_dp_tx1_in_generic_bus[4:0]"
Toggle 1to0 tmdp1_dp_tx1_invert "net tmdp1_dp_tx1_invert"
Toggle 0to1 tmdp1_dp_tx1_invert "net tmdp1_dp_tx1_invert"
Toggle 1to0 tmdp1_dp_tx1_lpd "net tmdp1_dp_tx1_lpd"
Toggle 0to1 tmdp1_dp_tx1_lpd "net tmdp1_dp_tx1_lpd"
Toggle 1to0 tmdp1_dp_tx1_mpll_en "net tmdp1_dp_tx1_mpll_en"
Toggle 0to1 tmdp1_dp_tx1_mpll_en "net tmdp1_dp_tx1_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_out_generic_bus "net tmdp1_dp_tx1_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_pstate "net tmdp1_dp_tx1_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_rate "net tmdp1_dp_tx1_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_rboost_en "net tmdp1_dp_tx1_rboost_en[1:0]"
Toggle 1to0 tmdp1_dp_tx1_req "net tmdp1_dp_tx1_req"
Toggle 0to1 tmdp1_dp_tx1_req "net tmdp1_dp_tx1_req"
Toggle 1to0 tmdp1_dp_tx1_reset "net tmdp1_dp_tx1_reset"
Toggle 0to1 tmdp1_dp_tx1_reset "net tmdp1_dp_tx1_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_term_ctrl "net tmdp1_dp_tx1_term_ctrl[2:0]"
Toggle 1to0 tmdp1_dp_tx1_vregdrv_byp "net tmdp1_dp_tx1_vregdrv_byp"
Toggle 0to1 tmdp1_dp_tx1_vregdrv_byp "net tmdp1_dp_tx1_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx1_width "net tmdp1_dp_tx1_width[1:0]"
Toggle 1to0 tmdp1_dp_tx1_word_clk "net tmdp1_dp_tx1_word_clk"
Toggle 0to1 tmdp1_dp_tx1_word_clk "net tmdp1_dp_tx1_word_clk"
Toggle 1to0 tmdp1_dp_tx2_ack "net tmdp1_dp_tx2_ack"
Toggle 0to1 tmdp1_dp_tx2_ack "net tmdp1_dp_tx2_ack"
Toggle 1to0 tmdp1_dp_tx2_beacon_en "net tmdp1_dp_tx2_beacon_en"
Toggle 0to1 tmdp1_dp_tx2_beacon_en "net tmdp1_dp_tx2_beacon_en"
Toggle 1to0 tmdp1_dp_tx2_bypass_eq_calc "net tmdp1_dp_tx2_bypass_eq_calc"
Toggle 0to1 tmdp1_dp_tx2_bypass_eq_calc "net tmdp1_dp_tx2_bypass_eq_calc"
Toggle 1to0 tmdp1_dp_tx2_clk "net tmdp1_dp_tx2_clk"
Toggle 0to1 tmdp1_dp_tx2_clk "net tmdp1_dp_tx2_clk"
Toggle 1to0 tmdp1_dp_tx2_clk_rdy "net tmdp1_dp_tx2_clk_rdy"
Toggle 0to1 tmdp1_dp_tx2_clk_rdy "net tmdp1_dp_tx2_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_data "net tmdp1_dp_tx2_data[19:0]"
Toggle 1to0 tmdp1_dp_tx2_data_en "net tmdp1_dp_tx2_data_en"
Toggle 0to1 tmdp1_dp_tx2_data_en "net tmdp1_dp_tx2_data_en"
Toggle 1to0 tmdp1_dp_tx2_detrx_req "net tmdp1_dp_tx2_detrx_req"
Toggle 0to1 tmdp1_dp_tx2_detrx_req "net tmdp1_dp_tx2_detrx_req"
Toggle 1to0 tmdp1_dp_tx2_detrx_result "net tmdp1_dp_tx2_detrx_result"
Toggle 0to1 tmdp1_dp_tx2_detrx_result "net tmdp1_dp_tx2_detrx_result"
Toggle 1to0 tmdp1_dp_tx2_disable "net tmdp1_dp_tx2_disable"
Toggle 0to1 tmdp1_dp_tx2_disable "net tmdp1_dp_tx2_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_eq_main "net tmdp1_dp_tx2_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_eq_post "net tmdp1_dp_tx2_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_eq_pre "net tmdp1_dp_tx2_eq_pre[5:0]"
Toggle 1to0 tmdp1_dp_tx2_flyover_data_m "net tmdp1_dp_tx2_flyover_data_m"
Toggle 0to1 tmdp1_dp_tx2_flyover_data_m "net tmdp1_dp_tx2_flyover_data_m"
Toggle 1to0 tmdp1_dp_tx2_flyover_data_p "net tmdp1_dp_tx2_flyover_data_p"
Toggle 0to1 tmdp1_dp_tx2_flyover_data_p "net tmdp1_dp_tx2_flyover_data_p"
Toggle 1to0 tmdp1_dp_tx2_hp_prot_en "net tmdp1_dp_tx2_hp_prot_en"
Toggle 0to1 tmdp1_dp_tx2_hp_prot_en "net tmdp1_dp_tx2_hp_prot_en"
Toggle 1to0 tmdp1_dp_tx2_iboost_en "net tmdp1_dp_tx2_iboost_en"
Toggle 0to1 tmdp1_dp_tx2_iboost_en "net tmdp1_dp_tx2_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_in_generic_bus "net tmdp1_dp_tx2_in_generic_bus[4:0]"
Toggle 1to0 tmdp1_dp_tx2_invert "net tmdp1_dp_tx2_invert"
Toggle 0to1 tmdp1_dp_tx2_invert "net tmdp1_dp_tx2_invert"
Toggle 1to0 tmdp1_dp_tx2_lpd "net tmdp1_dp_tx2_lpd"
Toggle 0to1 tmdp1_dp_tx2_lpd "net tmdp1_dp_tx2_lpd"
Toggle 1to0 tmdp1_dp_tx2_mpll_en "net tmdp1_dp_tx2_mpll_en"
Toggle 0to1 tmdp1_dp_tx2_mpll_en "net tmdp1_dp_tx2_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_out_generic_bus "net tmdp1_dp_tx2_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_pstate "net tmdp1_dp_tx2_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_rate "net tmdp1_dp_tx2_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_rboost_en "net tmdp1_dp_tx2_rboost_en[1:0]"
Toggle 1to0 tmdp1_dp_tx2_req "net tmdp1_dp_tx2_req"
Toggle 0to1 tmdp1_dp_tx2_req "net tmdp1_dp_tx2_req"
Toggle 1to0 tmdp1_dp_tx2_reset "net tmdp1_dp_tx2_reset"
Toggle 0to1 tmdp1_dp_tx2_reset "net tmdp1_dp_tx2_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_term_ctrl "net tmdp1_dp_tx2_term_ctrl[2:0]"
Toggle 1to0 tmdp1_dp_tx2_vregdrv_byp "net tmdp1_dp_tx2_vregdrv_byp"
Toggle 0to1 tmdp1_dp_tx2_vregdrv_byp "net tmdp1_dp_tx2_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx2_width "net tmdp1_dp_tx2_width[1:0]"
Toggle 1to0 tmdp1_dp_tx2_word_clk "net tmdp1_dp_tx2_word_clk"
Toggle 0to1 tmdp1_dp_tx2_word_clk "net tmdp1_dp_tx2_word_clk"
Toggle 1to0 tmdp1_dp_tx3_ack "net tmdp1_dp_tx3_ack"
Toggle 0to1 tmdp1_dp_tx3_ack "net tmdp1_dp_tx3_ack"
Toggle 1to0 tmdp1_dp_tx3_beacon_en "net tmdp1_dp_tx3_beacon_en"
Toggle 0to1 tmdp1_dp_tx3_beacon_en "net tmdp1_dp_tx3_beacon_en"
Toggle 1to0 tmdp1_dp_tx3_bypass_eq_calc "net tmdp1_dp_tx3_bypass_eq_calc"
Toggle 0to1 tmdp1_dp_tx3_bypass_eq_calc "net tmdp1_dp_tx3_bypass_eq_calc"
Toggle 1to0 tmdp1_dp_tx3_clk "net tmdp1_dp_tx3_clk"
Toggle 0to1 tmdp1_dp_tx3_clk "net tmdp1_dp_tx3_clk"
Toggle 1to0 tmdp1_dp_tx3_clk_rdy "net tmdp1_dp_tx3_clk_rdy"
Toggle 0to1 tmdp1_dp_tx3_clk_rdy "net tmdp1_dp_tx3_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_data "net tmdp1_dp_tx3_data[19:0]"
Toggle 1to0 tmdp1_dp_tx3_data_en "net tmdp1_dp_tx3_data_en"
Toggle 0to1 tmdp1_dp_tx3_data_en "net tmdp1_dp_tx3_data_en"
Toggle 1to0 tmdp1_dp_tx3_detrx_req "net tmdp1_dp_tx3_detrx_req"
Toggle 0to1 tmdp1_dp_tx3_detrx_req "net tmdp1_dp_tx3_detrx_req"
Toggle 1to0 tmdp1_dp_tx3_detrx_result "net tmdp1_dp_tx3_detrx_result"
Toggle 0to1 tmdp1_dp_tx3_detrx_result "net tmdp1_dp_tx3_detrx_result"
Toggle 1to0 tmdp1_dp_tx3_disable "net tmdp1_dp_tx3_disable"
Toggle 0to1 tmdp1_dp_tx3_disable "net tmdp1_dp_tx3_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_eq_main "net tmdp1_dp_tx3_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_eq_post "net tmdp1_dp_tx3_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_eq_pre "net tmdp1_dp_tx3_eq_pre[5:0]"
Toggle 1to0 tmdp1_dp_tx3_flyover_data_m "net tmdp1_dp_tx3_flyover_data_m"
Toggle 0to1 tmdp1_dp_tx3_flyover_data_m "net tmdp1_dp_tx3_flyover_data_m"
Toggle 1to0 tmdp1_dp_tx3_flyover_data_p "net tmdp1_dp_tx3_flyover_data_p"
Toggle 0to1 tmdp1_dp_tx3_flyover_data_p "net tmdp1_dp_tx3_flyover_data_p"
Toggle 1to0 tmdp1_dp_tx3_hp_prot_en "net tmdp1_dp_tx3_hp_prot_en"
Toggle 0to1 tmdp1_dp_tx3_hp_prot_en "net tmdp1_dp_tx3_hp_prot_en"
Toggle 1to0 tmdp1_dp_tx3_iboost_en "net tmdp1_dp_tx3_iboost_en"
Toggle 0to1 tmdp1_dp_tx3_iboost_en "net tmdp1_dp_tx3_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_in_generic_bus "net tmdp1_dp_tx3_in_generic_bus[4:0]"
Toggle 1to0 tmdp1_dp_tx3_invert "net tmdp1_dp_tx3_invert"
Toggle 0to1 tmdp1_dp_tx3_invert "net tmdp1_dp_tx3_invert"
Toggle 1to0 tmdp1_dp_tx3_lpd "net tmdp1_dp_tx3_lpd"
Toggle 0to1 tmdp1_dp_tx3_lpd "net tmdp1_dp_tx3_lpd"
Toggle 1to0 tmdp1_dp_tx3_mpll_en "net tmdp1_dp_tx3_mpll_en"
Toggle 0to1 tmdp1_dp_tx3_mpll_en "net tmdp1_dp_tx3_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_out_generic_bus "net tmdp1_dp_tx3_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_pstate "net tmdp1_dp_tx3_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_rate "net tmdp1_dp_tx3_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_rboost_en "net tmdp1_dp_tx3_rboost_en[1:0]"
Toggle 1to0 tmdp1_dp_tx3_req "net tmdp1_dp_tx3_req"
Toggle 0to1 tmdp1_dp_tx3_req "net tmdp1_dp_tx3_req"
Toggle 1to0 tmdp1_dp_tx3_reset "net tmdp1_dp_tx3_reset"
Toggle 0to1 tmdp1_dp_tx3_reset "net tmdp1_dp_tx3_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_term_ctrl "net tmdp1_dp_tx3_term_ctrl[2:0]"
Toggle 1to0 tmdp1_dp_tx3_vregdrv_byp "net tmdp1_dp_tx3_vregdrv_byp"
Toggle 0to1 tmdp1_dp_tx3_vregdrv_byp "net tmdp1_dp_tx3_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dp_tx3_width "net tmdp1_dp_tx3_width[1:0]"
Toggle 1to0 tmdp1_dp_tx3_word_clk "net tmdp1_dp_tx3_word_clk"
Toggle 0to1 tmdp1_dp_tx3_word_clk "net tmdp1_dp_tx3_word_clk"
Toggle 1to0 tmdp1_dpalt_disable "net tmdp1_dpalt_disable"
Toggle 0to1 tmdp1_dpalt_disable "net tmdp1_dpalt_disable"
Toggle 1to0 tmdp1_dpalt_disable_ack "net tmdp1_dpalt_disable_ack"
Toggle 0to1 tmdp1_dpalt_disable_ack "net tmdp1_dpalt_disable_ack"
Toggle 1to0 tmdp1_dpalt_dp4 "net tmdp1_dpalt_dp4"
Toggle 0to1 tmdp1_dpalt_dp4 "net tmdp1_dpalt_dp4"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_dtb_out "net tmdp1_dtb_out[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_hdmi_mpllb_hdmi_div "net tmdp1_hdmi_mpllb_hdmi_div[2:0]"
Toggle 1to0 tmdp1_hdmi_mpllb_hdmi_pixel_clk "net tmdp1_hdmi_mpllb_hdmi_pixel_clk"
Toggle 0to1 tmdp1_hdmi_mpllb_hdmi_pixel_clk "net tmdp1_hdmi_mpllb_hdmi_pixel_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_hdmi_mpllb_hdmi_pixel_clk_div "net tmdp1_hdmi_mpllb_hdmi_pixel_clk_div[1:0]"
Toggle 1to0 tmdp1_hdmimode_enable "net tmdp1_hdmimode_enable"
Toggle 0to1 tmdp1_hdmimode_enable "net tmdp1_hdmimode_enable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_mon_out "net tmdp1_mon_out[63:0]"
Toggle 1to0 tmdp1_mon_out_valid "net tmdp1_mon_out_valid"
Toggle 0to1 tmdp1_mon_out_valid "net tmdp1_mon_out_valid"
Toggle 1to0 tmdp1_ocla_clk "net tmdp1_ocla_clk"
Toggle 0to1 tmdp1_ocla_clk "net tmdp1_ocla_clk"
Toggle 1to0 tmdp1_ocla_div2_clk_en_r "net tmdp1_ocla_div2_clk_en_r"
Toggle 0to1 tmdp1_ocla_div2_clk_en_r "net tmdp1_ocla_div2_clk_en_r"
Toggle 1to0 tmdp1_ocla_upcs_ssrx_clk_en "net tmdp1_ocla_upcs_ssrx_clk_en"
Toggle 0to1 tmdp1_ocla_upcs_ssrx_clk_en "net tmdp1_ocla_upcs_ssrx_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ocla_upcs_ssrx_data_en "net tmdp1_ocla_upcs_ssrx_data_en[2:0]"
Toggle 1to0 tmdp1_ocla_upcs_sstx_clk_en "net tmdp1_ocla_upcs_sstx_clk_en"
Toggle 0to1 tmdp1_ocla_upcs_sstx_clk_en "net tmdp1_ocla_upcs_sstx_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ocla_upcs_sstx_data_en "net tmdp1_ocla_upcs_sstx_data_en[1:0]"
Toggle 1to0 tmdp1_pcs_pwr_en "net tmdp1_pcs_pwr_en"
Toggle 0to1 tmdp1_pcs_pwr_en "net tmdp1_pcs_pwr_en"
Toggle 1to0 tmdp1_pcs_pwr_stable "net tmdp1_pcs_pwr_stable"
Toggle 0to1 tmdp1_pcs_pwr_stable "net tmdp1_pcs_pwr_stable"
Toggle 1to0 tmdp1_pg_mode_en "net tmdp1_pg_mode_en"
Toggle 0to1 tmdp1_pg_mode_en "net tmdp1_pg_mode_en"
Toggle 1to0 tmdp1_phy_ref_dig_clk "net tmdp1_phy_ref_dig_clk"
Toggle 0to1 tmdp1_phy_ref_dig_clk "net tmdp1_phy_ref_dig_clk"
Toggle 1to0 tmdp1_phy_reset "net tmdp1_phy_reset"
Toggle 0to1 tmdp1_phy_reset "net tmdp1_phy_reset"
Toggle 1to0 tmdp1_pma_pwr_en "net tmdp1_pma_pwr_en"
Toggle 0to1 tmdp1_pma_pwr_en "net tmdp1_pma_pwr_en"
Toggle 1to0 tmdp1_pma_pwr_stable "net tmdp1_pma_pwr_stable"
Toggle 0to1 tmdp1_pma_pwr_stable "net tmdp1_pma_pwr_stable"
Toggle 1to0 tmdp1_ref_alt_clk_cg "net tmdp1_ref_alt_clk_cg"
Toggle 0to1 tmdp1_ref_alt_clk_cg "net tmdp1_ref_alt_clk_cg"
Toggle 1to0 tmdp1_ref_alt_clk_lp "net tmdp1_ref_alt_clk_lp"
Toggle 0to1 tmdp1_ref_alt_clk_lp "net tmdp1_ref_alt_clk_lp"
Toggle 1to0 tmdp1_ref_alt_clk_lp_sel "net tmdp1_ref_alt_clk_lp_sel"
Toggle 0to1 tmdp1_ref_alt_clk_lp_sel "net tmdp1_ref_alt_clk_lp_sel"
Toggle 1to0 tmdp1_ref_clkdet_en "net tmdp1_ref_clkdet_en"
Toggle 0to1 tmdp1_ref_clkdet_en "net tmdp1_ref_clkdet_en"
Toggle 1to0 tmdp1_ref_clkdet_result "net tmdp1_ref_clkdet_result"
Toggle 0to1 tmdp1_ref_clkdet_result "net tmdp1_ref_clkdet_result"
Toggle 1to0 tmdp1_ref_dig_fr_clk "net tmdp1_ref_dig_fr_clk"
Toggle 0to1 tmdp1_ref_dig_fr_clk "net tmdp1_ref_dig_fr_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ref_range "net tmdp1_ref_range[2:0]"
Toggle 1to0 tmdp1_ref_repeat_clk_en "net tmdp1_ref_repeat_clk_en"
Toggle 0to1 tmdp1_ref_repeat_clk_en "net tmdp1_ref_repeat_clk_en"
Toggle 1to0 tmdp1_ref_repeat_clk_m "net tmdp1_ref_repeat_clk_m"
Toggle 0to1 tmdp1_ref_repeat_clk_m "net tmdp1_ref_repeat_clk_m"
Toggle 1to0 tmdp1_ref_repeat_clk_p "net tmdp1_ref_repeat_clk_p"
Toggle 0to1 tmdp1_ref_repeat_clk_p "net tmdp1_ref_repeat_clk_p"
Toggle 1to0 tmdp1_ref_use_pad "net tmdp1_ref_use_pad"
Toggle 0to1 tmdp1_ref_use_pad "net tmdp1_ref_use_pad"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_rext_ctrl "net tmdp1_rext_ctrl[5:0]"
Toggle 1to0 tmdp1_rext_en "net tmdp1_rext_en"
Toggle 0to1 tmdp1_rext_en "net tmdp1_rext_en"
Toggle 1to0 tmdp1_rtune_ack "net tmdp1_rtune_ack"
Toggle 0to1 tmdp1_rtune_ack "net tmdp1_rtune_ack"
Toggle 1to0 tmdp1_rtune_req "net tmdp1_rtune_req"
Toggle 0to1 tmdp1_rtune_req "net tmdp1_rtune_req"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_rx_vref_ctrl "net tmdp1_rx_vref_ctrl[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sram_addr "net tmdp1_sram_addr[12:0]"
Toggle 1to0 tmdp1_sram_bypass "net tmdp1_sram_bypass"
Toggle 0to1 tmdp1_sram_bypass "net tmdp1_sram_bypass"
Toggle 1to0 tmdp1_sram_clk "net tmdp1_sram_clk"
Toggle 0to1 tmdp1_sram_clk "net tmdp1_sram_clk"
Toggle 1to0 tmdp1_sram_ext_ld_done "net tmdp1_sram_ext_ld_done"
Toggle 0to1 tmdp1_sram_ext_ld_done "net tmdp1_sram_ext_ld_done"
Toggle 1to0 tmdp1_sram_init_done "net tmdp1_sram_init_done"
Toggle 0to1 tmdp1_sram_init_done "net tmdp1_sram_init_done"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sram_rd_data "net tmdp1_sram_rd_data[15:0]"
Toggle 1to0 tmdp1_sram_rd_en "net tmdp1_sram_rd_en"
Toggle 0to1 tmdp1_sram_rd_en "net tmdp1_sram_rd_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sram_wr_data "net tmdp1_sram_wr_data[15:0]"
Toggle 1to0 tmdp1_sram_wr_en "net tmdp1_sram_wr_en"
Toggle 0to1 tmdp1_sram_wr_en "net tmdp1_sram_wr_en"
Toggle 1to0 tmdp1_ss_mplla_cal_force "net tmdp1_ss_mplla_cal_force"
Toggle 0to1 tmdp1_ss_mplla_cal_force "net tmdp1_ss_mplla_cal_force"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_cp_int "net tmdp1_ss_mplla_cp_int[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_cp_int_gs "net tmdp1_ss_mplla_cp_int_gs[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_cp_prop "net tmdp1_ss_mplla_cp_prop[6:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_cp_prop_gs "net tmdp1_ss_mplla_cp_prop_gs[6:0]"
Toggle 1to0 tmdp1_ss_mplla_div5_clk_en "net tmdp1_ss_mplla_div5_clk_en"
Toggle 0to1 tmdp1_ss_mplla_div5_clk_en "net tmdp1_ss_mplla_div5_clk_en"
Toggle 1to0 tmdp1_ss_mplla_div_clk "net tmdp1_ss_mplla_div_clk"
Toggle 0to1 tmdp1_ss_mplla_div_clk "net tmdp1_ss_mplla_div_clk"
Toggle 1to0 tmdp1_ss_mplla_div_clk_en "net tmdp1_ss_mplla_div_clk_en"
Toggle 0to1 tmdp1_ss_mplla_div_clk_en "net tmdp1_ss_mplla_div_clk_en"
Toggle 1to0 tmdp1_ss_mplla_div_fr_clk "net tmdp1_ss_mplla_div_fr_clk"
Toggle 0to1 tmdp1_ss_mplla_div_fr_clk "net tmdp1_ss_mplla_div_fr_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_div_multiplier "net tmdp1_ss_mplla_div_multiplier[7:0]"
Toggle 1to0 tmdp1_ss_mplla_dword_clk "net tmdp1_ss_mplla_dword_clk"
Toggle 0to1 tmdp1_ss_mplla_dword_clk "net tmdp1_ss_mplla_dword_clk"
Toggle 1to0 tmdp1_ss_mplla_force_ack "net tmdp1_ss_mplla_force_ack"
Toggle 0to1 tmdp1_ss_mplla_force_ack "net tmdp1_ss_mplla_force_ack"
Toggle 1to0 tmdp1_ss_mplla_force_en "net tmdp1_ss_mplla_force_en"
Toggle 0to1 tmdp1_ss_mplla_force_en "net tmdp1_ss_mplla_force_en"
Toggle 1to0 tmdp1_ss_mplla_fracn_cfg_update_en "net tmdp1_ss_mplla_fracn_cfg_update_en"
Toggle 0to1 tmdp1_ss_mplla_fracn_cfg_update_en "net tmdp1_ss_mplla_fracn_cfg_update_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_fracn_den "net tmdp1_ss_mplla_fracn_den[15:0]"
Toggle 1to0 tmdp1_ss_mplla_fracn_en "net tmdp1_ss_mplla_fracn_en"
Toggle 0to1 tmdp1_ss_mplla_fracn_en "net tmdp1_ss_mplla_fracn_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_fracn_quot "net tmdp1_ss_mplla_fracn_quot[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_fracn_rem "net tmdp1_ss_mplla_fracn_rem[15:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_freq_vco "net tmdp1_ss_mplla_freq_vco[1:0]"
Toggle 1to0 tmdp1_ss_mplla_init_cal_disable "net tmdp1_ss_mplla_init_cal_disable"
Toggle 0to1 tmdp1_ss_mplla_init_cal_disable "net tmdp1_ss_mplla_init_cal_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_multiplier "net tmdp1_ss_mplla_multiplier[11:0]"
Toggle 1to0 tmdp1_ss_mplla_oword_clk "net tmdp1_ss_mplla_oword_clk"
Toggle 0to1 tmdp1_ss_mplla_oword_clk "net tmdp1_ss_mplla_oword_clk"
Toggle 1to0 tmdp1_ss_mplla_pmix_en "net tmdp1_ss_mplla_pmix_en"
Toggle 0to1 tmdp1_ss_mplla_pmix_en "net tmdp1_ss_mplla_pmix_en"
Toggle 1to0 tmdp1_ss_mplla_qword_clk "net tmdp1_ss_mplla_qword_clk"
Toggle 0to1 tmdp1_ss_mplla_qword_clk "net tmdp1_ss_mplla_qword_clk"
Toggle 1to0 tmdp1_ss_mplla_ssc_en "net tmdp1_ss_mplla_ssc_en"
Toggle 0to1 tmdp1_ss_mplla_ssc_en "net tmdp1_ss_mplla_ssc_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_ssc_peak "net tmdp1_ss_mplla_ssc_peak[19:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_ssc_stepsize "net tmdp1_ss_mplla_ssc_stepsize[20:0]"
Toggle 1to0 tmdp1_ss_mplla_ssc_up_spread "net tmdp1_ss_mplla_ssc_up_spread"
Toggle 0to1 tmdp1_ss_mplla_ssc_up_spread "net tmdp1_ss_mplla_ssc_up_spread"
Toggle 1to0 tmdp1_ss_mplla_state "net tmdp1_ss_mplla_state"
Toggle 0to1 tmdp1_ss_mplla_state "net tmdp1_ss_mplla_state"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_tx_clk_div "net tmdp1_ss_mplla_tx_clk_div[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_mplla_v2i "net tmdp1_ss_mplla_v2i[1:0]"
Toggle 1to0 tmdp1_ss_mplla_word_clk "net tmdp1_ss_mplla_word_clk"
Toggle 0to1 tmdp1_ss_mplla_word_clk "net tmdp1_ss_mplla_word_clk"
Toggle 1to0 tmdp1_ss_mplla_word_div2_en "net tmdp1_ss_mplla_word_div2_en"
Toggle 0to1 tmdp1_ss_mplla_word_div2_en "net tmdp1_ss_mplla_word_div2_en"
Toggle 1to0 tmdp1_ss_mplla_word_fr_clk "net tmdp1_ss_mplla_word_fr_clk"
Toggle 0to1 tmdp1_ss_mplla_word_fr_clk "net tmdp1_ss_mplla_word_fr_clk"
Toggle 1to0 tmdp1_ss_pg_reset "net tmdp1_ss_pg_reset"
Toggle 0to1 tmdp1_ss_pg_reset "net tmdp1_ss_pg_reset"
Toggle 1to0 tmdp1_ss_ref_clk_en "net tmdp1_ss_ref_clk_en"
Toggle 0to1 tmdp1_ss_ref_clk_en "net tmdp1_ss_ref_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ss_ref_clk_mplla_div "net tmdp1_ss_ref_clk_mplla_div[2:0]"
Toggle 1to0 tmdp1_ss_ref_clk_req "net tmdp1_ss_ref_clk_req"
Toggle 0to1 tmdp1_ss_ref_clk_req "net tmdp1_ss_ref_clk_req"
Toggle 1to0 tmdp1_ss_rx2tx_par_lb_en "net tmdp1_ss_rx2tx_par_lb_en"
Toggle 0to1 tmdp1_ss_rx2tx_par_lb_en "net tmdp1_ss_rx2tx_par_lb_en"
Toggle 1to0 tmdp1_ss_rxdet_disable "net tmdp1_ss_rxdet_disable"
Toggle 0to1 tmdp1_ss_rxdet_disable "net tmdp1_ss_rxdet_disable"
Toggle 1to0 tmdp1_ss_rxdet_disable_ack "net tmdp1_ss_rxdet_disable_ack"
Toggle 0to1 tmdp1_ss_rxdet_disable_ack "net tmdp1_ss_rxdet_disable_ack"
Toggle 1to0 tmdp1_ss_tx2rx_ser_lb_en "net tmdp1_ss_tx2rx_ser_lb_en"
Toggle 0to1 tmdp1_ss_tx2rx_ser_lb_en "net tmdp1_ss_tx2rx_ser_lb_en"
Toggle 1to0 tmdp1_ssrx_ack "net tmdp1_ssrx_ack"
Toggle 0to1 tmdp1_ssrx_ack "net tmdp1_ssrx_ack"
Toggle 1to0 tmdp1_ssrx_adapt_ack "net tmdp1_ssrx_adapt_ack"
Toggle 0to1 tmdp1_ssrx_adapt_ack "net tmdp1_ssrx_adapt_ack"
Toggle 1to0 tmdp1_ssrx_adapt_afe_en "net tmdp1_ssrx_adapt_afe_en"
Toggle 0to1 tmdp1_ssrx_adapt_afe_en "net tmdp1_ssrx_adapt_afe_en"
Toggle 1to0 tmdp1_ssrx_adapt_cont "net tmdp1_ssrx_adapt_cont"
Toggle 0to1 tmdp1_ssrx_adapt_cont "net tmdp1_ssrx_adapt_cont"
Toggle 1to0 tmdp1_ssrx_adapt_dfe_en "net tmdp1_ssrx_adapt_dfe_en"
Toggle 0to1 tmdp1_ssrx_adapt_dfe_en "net tmdp1_ssrx_adapt_dfe_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_adapt_fom "net tmdp1_ssrx_adapt_fom[7:0]"
Toggle 1to0 tmdp1_ssrx_adapt_req "net tmdp1_ssrx_adapt_req"
Toggle 0to1 tmdp1_ssrx_adapt_req "net tmdp1_ssrx_adapt_req"
Toggle 1to0 tmdp1_ssrx_align_en "net tmdp1_ssrx_align_en"
Toggle 0to1 tmdp1_ssrx_align_en "net tmdp1_ssrx_align_en"
Toggle 1to0 tmdp1_ssrx_cdr_ssc_en "net tmdp1_ssrx_cdr_ssc_en"
Toggle 0to1 tmdp1_ssrx_cdr_ssc_en "net tmdp1_ssrx_cdr_ssc_en"
Toggle 1to0 tmdp1_ssrx_cdr_track_en "net tmdp1_ssrx_cdr_track_en"
Toggle 0to1 tmdp1_ssrx_cdr_track_en "net tmdp1_ssrx_cdr_track_en"
Toggle 1to0 tmdp1_ssrx_cdr_vco_lowfreq "net tmdp1_ssrx_cdr_vco_lowfreq"
Toggle 0to1 tmdp1_ssrx_cdr_vco_lowfreq "net tmdp1_ssrx_cdr_vco_lowfreq"
Toggle 1to0 tmdp1_ssrx_clk "net tmdp1_ssrx_clk"
Toggle 0to1 tmdp1_ssrx_clk "net tmdp1_ssrx_clk"
Toggle 1to0 tmdp1_ssrx_clk_shift "net tmdp1_ssrx_clk_shift"
Toggle 0to1 tmdp1_ssrx_clk_shift "net tmdp1_ssrx_clk_shift"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_data "net tmdp1_ssrx_data[19:0]"
Toggle 1to0 tmdp1_ssrx_data_en "net tmdp1_ssrx_data_en"
Toggle 0to1 tmdp1_ssrx_data_en "net tmdp1_ssrx_data_en"
Toggle 1to0 tmdp1_ssrx_dcc_byp_ac_cap "net tmdp1_ssrx_dcc_byp_ac_cap"
Toggle 0to1 tmdp1_ssrx_dcc_byp_ac_cap "net tmdp1_ssrx_dcc_byp_ac_cap"
Toggle 1to0 tmdp1_ssrx_disable "net tmdp1_ssrx_disable"
Toggle 0to1 tmdp1_ssrx_disable "net tmdp1_ssrx_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_eq_afe_gain "net tmdp1_ssrx_eq_afe_gain[3:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_eq_att_lvl "net tmdp1_ssrx_eq_att_lvl[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_eq_ctle_boost "net tmdp1_ssrx_eq_ctle_boost[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_eq_delta_iq "net tmdp1_ssrx_eq_delta_iq[3:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_eq_dfe_tap1 "net tmdp1_ssrx_eq_dfe_tap1[7:0]"
Toggle 1to0 tmdp1_ssrx_flyover_data_m "net tmdp1_ssrx_flyover_data_m"
Toggle 0to1 tmdp1_ssrx_flyover_data_m "net tmdp1_ssrx_flyover_data_m"
Toggle 1to0 tmdp1_ssrx_flyover_data_p "net tmdp1_ssrx_flyover_data_p"
Toggle 0to1 tmdp1_ssrx_flyover_data_p "net tmdp1_ssrx_flyover_data_p"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_in_generic_bus "net tmdp1_ssrx_in_generic_bus[4:0]"
Toggle 1to0 tmdp1_ssrx_invert "net tmdp1_ssrx_invert"
Toggle 0to1 tmdp1_ssrx_invert "net tmdp1_ssrx_invert"
Toggle 1to0 tmdp1_ssrx_lpd "net tmdp1_ssrx_lpd"
Toggle 0to1 tmdp1_ssrx_lpd "net tmdp1_ssrx_lpd"
Toggle 1to0 tmdp1_ssrx_offcan_cont "net tmdp1_ssrx_offcan_cont"
Toggle 0to1 tmdp1_ssrx_offcan_cont "net tmdp1_ssrx_offcan_cont"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_out_generic_bus "net tmdp1_ssrx_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_pstate "net tmdp1_ssrx_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_rate "net tmdp1_ssrx_rate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_ref_ld_val "net tmdp1_ssrx_ref_ld_val[6:0]"
Toggle 1to0 tmdp1_ssrx_req "net tmdp1_ssrx_req"
Toggle 0to1 tmdp1_ssrx_req "net tmdp1_ssrx_req"
Toggle 1to0 tmdp1_ssrx_reset "net tmdp1_ssrx_reset"
Toggle 0to1 tmdp1_ssrx_reset "net tmdp1_ssrx_reset"
Toggle 1to0 tmdp1_ssrx_sigdet_hf_en "net tmdp1_ssrx_sigdet_hf_en"
Toggle 0to1 tmdp1_ssrx_sigdet_hf_en "net tmdp1_ssrx_sigdet_hf_en"
Toggle 1to0 tmdp1_ssrx_sigdet_hf_filt_dis "net tmdp1_ssrx_sigdet_hf_filt_dis"
Toggle 0to1 tmdp1_ssrx_sigdet_hf_filt_dis "net tmdp1_ssrx_sigdet_hf_filt_dis"
Toggle 1to0 tmdp1_ssrx_sigdet_hf_out "net tmdp1_ssrx_sigdet_hf_out"
Toggle 0to1 tmdp1_ssrx_sigdet_hf_out "net tmdp1_ssrx_sigdet_hf_out"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_sigdet_hf_threshold "net tmdp1_ssrx_sigdet_hf_threshold[2:0]"
Toggle 1to0 tmdp1_ssrx_sigdet_lf_en "net tmdp1_ssrx_sigdet_lf_en"
Toggle 0to1 tmdp1_ssrx_sigdet_lf_en "net tmdp1_ssrx_sigdet_lf_en"
Toggle 1to0 tmdp1_ssrx_sigdet_lf_filter_en "net tmdp1_ssrx_sigdet_lf_filter_en"
Toggle 0to1 tmdp1_ssrx_sigdet_lf_filter_en "net tmdp1_ssrx_sigdet_lf_filter_en"
Toggle 1to0 tmdp1_ssrx_sigdet_lf_out "net tmdp1_ssrx_sigdet_lf_out"
Toggle 0to1 tmdp1_ssrx_sigdet_lf_out "net tmdp1_ssrx_sigdet_lf_out"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_sigdet_lf_threshold "net tmdp1_ssrx_sigdet_lf_threshold[2:0]"
Toggle 1to0 tmdp1_ssrx_term_acdc "net tmdp1_ssrx_term_acdc"
Toggle 0to1 tmdp1_ssrx_term_acdc "net tmdp1_ssrx_term_acdc"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_term_ctrl "net tmdp1_ssrx_term_ctrl[2:0]"
Toggle 1to0 tmdp1_ssrx_term_en "net tmdp1_ssrx_term_en"
Toggle 0to1 tmdp1_ssrx_term_en "net tmdp1_ssrx_term_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_txmain_dir "net tmdp1_ssrx_txmain_dir[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_txpost_dir "net tmdp1_ssrx_txpost_dir[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_txpre_dir "net tmdp1_ssrx_txpre_dir[1:0]"
Toggle 1to0 tmdp1_ssrx_valid "net tmdp1_ssrx_valid"
Toggle 0to1 tmdp1_ssrx_valid "net tmdp1_ssrx_valid"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_vco_ld_val "net tmdp1_ssrx_vco_ld_val[12:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_ssrx_width "net tmdp1_ssrx_width[1:0]"
Toggle 1to0 tmdp1_sstx_ack "net tmdp1_sstx_ack"
Toggle 0to1 tmdp1_sstx_ack "net tmdp1_sstx_ack"
Toggle 1to0 tmdp1_sstx_beacon_en "net tmdp1_sstx_beacon_en"
Toggle 0to1 tmdp1_sstx_beacon_en "net tmdp1_sstx_beacon_en"
Toggle 1to0 tmdp1_sstx_bypass_eq_calc "net tmdp1_sstx_bypass_eq_calc"
Toggle 0to1 tmdp1_sstx_bypass_eq_calc "net tmdp1_sstx_bypass_eq_calc"
Toggle 1to0 tmdp1_sstx_clk "net tmdp1_sstx_clk"
Toggle 0to1 tmdp1_sstx_clk "net tmdp1_sstx_clk"
Toggle 1to0 tmdp1_sstx_clk_rdy "net tmdp1_sstx_clk_rdy"
Toggle 0to1 tmdp1_sstx_clk_rdy "net tmdp1_sstx_clk_rdy"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_data "net tmdp1_sstx_data[19:0]"
Toggle 1to0 tmdp1_sstx_data_en "net tmdp1_sstx_data_en"
Toggle 0to1 tmdp1_sstx_data_en "net tmdp1_sstx_data_en"
Toggle 1to0 tmdp1_sstx_dcc_byp_ac_cap "net tmdp1_sstx_dcc_byp_ac_cap"
Toggle 0to1 tmdp1_sstx_dcc_byp_ac_cap "net tmdp1_sstx_dcc_byp_ac_cap"
Toggle 1to0 tmdp1_sstx_detrx_req "net tmdp1_sstx_detrx_req"
Toggle 0to1 tmdp1_sstx_detrx_req "net tmdp1_sstx_detrx_req"
Toggle 1to0 tmdp1_sstx_detrx_result "net tmdp1_sstx_detrx_result"
Toggle 0to1 tmdp1_sstx_detrx_result "net tmdp1_sstx_detrx_result"
Toggle 1to0 tmdp1_sstx_disable "net tmdp1_sstx_disable"
Toggle 0to1 tmdp1_sstx_disable "net tmdp1_sstx_disable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_eq_main "net tmdp1_sstx_eq_main[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_eq_post "net tmdp1_sstx_eq_post[5:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_eq_pre "net tmdp1_sstx_eq_pre[5:0]"
Toggle 1to0 tmdp1_sstx_flyover_data_m "net tmdp1_sstx_flyover_data_m"
Toggle 0to1 tmdp1_sstx_flyover_data_m "net tmdp1_sstx_flyover_data_m"
Toggle 1to0 tmdp1_sstx_flyover_data_p "net tmdp1_sstx_flyover_data_p"
Toggle 0to1 tmdp1_sstx_flyover_data_p "net tmdp1_sstx_flyover_data_p"
Toggle 1to0 tmdp1_sstx_hp_prot_en "net tmdp1_sstx_hp_prot_en"
Toggle 0to1 tmdp1_sstx_hp_prot_en "net tmdp1_sstx_hp_prot_en"
Toggle 1to0 tmdp1_sstx_iboost_en "net tmdp1_sstx_iboost_en"
Toggle 0to1 tmdp1_sstx_iboost_en "net tmdp1_sstx_iboost_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_in_generic_bus "net tmdp1_sstx_in_generic_bus[4:0]"
Toggle 1to0 tmdp1_sstx_invert "net tmdp1_sstx_invert"
Toggle 0to1 tmdp1_sstx_invert "net tmdp1_sstx_invert"
Toggle 1to0 tmdp1_sstx_lpd "net tmdp1_sstx_lpd"
Toggle 0to1 tmdp1_sstx_lpd "net tmdp1_sstx_lpd"
Toggle 1to0 tmdp1_sstx_mpll_en "net tmdp1_sstx_mpll_en"
Toggle 0to1 tmdp1_sstx_mpll_en "net tmdp1_sstx_mpll_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_out_generic_bus "net tmdp1_sstx_out_generic_bus[4:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_pstate "net tmdp1_sstx_pstate[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_rate "net tmdp1_sstx_rate[2:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_rboost_en "net tmdp1_sstx_rboost_en[1:0]"
Toggle 1to0 tmdp1_sstx_req "net tmdp1_sstx_req"
Toggle 0to1 tmdp1_sstx_req "net tmdp1_sstx_req"
Toggle 1to0 tmdp1_sstx_reset "net tmdp1_sstx_reset"
Toggle 0to1 tmdp1_sstx_reset "net tmdp1_sstx_reset"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_term_ctrl "net tmdp1_sstx_term_ctrl[2:0]"
Toggle 1to0 tmdp1_sstx_vregdrv_byp "net tmdp1_sstx_vregdrv_byp"
Toggle 0to1 tmdp1_sstx_vregdrv_byp "net tmdp1_sstx_vregdrv_byp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sstx_width "net tmdp1_sstx_width[1:0]"
Toggle 1to0 tmdp1_sstx_word_clk "net tmdp1_sstx_word_clk"
Toggle 0to1 tmdp1_sstx_word_clk "net tmdp1_sstx_word_clk"
Toggle 1to0 tmdp1_sup_pre_hp "net tmdp1_sup_pre_hp"
Toggle 0to1 tmdp1_sup_pre_hp "net tmdp1_sup_pre_hp"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_sup_rx_vco_vref_sel "net tmdp1_sup_rx_vco_vref_sel[2:0]"
Toggle 1to0 tmdp1_sup_vregpre_byp "net tmdp1_sup_vregpre_byp"
Toggle 0to1 tmdp1_sup_vregpre_byp "net tmdp1_sup_vregpre_byp"
Toggle 1to0 tmdp1_suspend_clk "net tmdp1_suspend_clk"
Toggle 0to1 tmdp1_suspend_clk "net tmdp1_suspend_clk"
Toggle 1to0 tmdp1_sys_vbusvalid "net tmdp1_sys_vbusvalid"
Toggle 0to1 tmdp1_sys_vbusvalid "net tmdp1_sys_vbusvalid"
Toggle 1to0 tmdp1_tca_apb_clk "net tmdp1_tca_apb_clk"
Toggle 0to1 tmdp1_tca_apb_clk "net tmdp1_tca_apb_clk"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_tca_apb_paddr "net tmdp1_tca_apb_paddr[15:0]"
Toggle 1to0 tmdp1_tca_apb_penable "net tmdp1_tca_apb_penable"
Toggle 0to1 tmdp1_tca_apb_penable "net tmdp1_tca_apb_penable"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_tca_apb_prdata "net tmdp1_tca_apb_prdata[31:0]"
Toggle 1to0 tmdp1_tca_apb_pready "net tmdp1_tca_apb_pready"
Toggle 0to1 tmdp1_tca_apb_pready "net tmdp1_tca_apb_pready"
Toggle 1to0 tmdp1_tca_apb_psel "net tmdp1_tca_apb_psel"
Toggle 0to1 tmdp1_tca_apb_psel "net tmdp1_tca_apb_psel"
Toggle 1to0 tmdp1_tca_apb_pslverr "net tmdp1_tca_apb_pslverr"
Toggle 0to1 tmdp1_tca_apb_pslverr "net tmdp1_tca_apb_pslverr"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_tca_apb_pwdata "net tmdp1_tca_apb_pwdata[31:0]"
Toggle 1to0 tmdp1_tca_apb_pwrite "net tmdp1_tca_apb_pwrite"
Toggle 0to1 tmdp1_tca_apb_pwrite "net tmdp1_tca_apb_pwrite"
Toggle 1to0 tmdp1_tca_apb_rst_n "net tmdp1_tca_apb_rst_n"
Toggle 0to1 tmdp1_tca_apb_rst_n "net tmdp1_tca_apb_rst_n"
Toggle 1to0 tmdp1_tca_dp4_por "net tmdp1_tca_dp4_por"
Toggle 0to1 tmdp1_tca_dp4_por "net tmdp1_tca_dp4_por"
Toggle 1to0 tmdp1_tca_drv_host_vbus "net tmdp1_tca_drv_host_vbus"
Toggle 0to1 tmdp1_tca_drv_host_vbus "net tmdp1_tca_drv_host_vbus"
Toggle 1to0 tmdp1_tca_iddig "net tmdp1_tca_iddig"
Toggle 0to1 tmdp1_tca_iddig "net tmdp1_tca_iddig"
Toggle 1to0 tmdp1_tca_int "net tmdp1_tca_int"
Toggle 0to1 tmdp1_tca_int "net tmdp1_tca_int"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_tca_misc_ctrl "net tmdp1_tca_misc_ctrl[5:0]"
Toggle 1to0 tmdp1_tca_phy_reset "net tmdp1_tca_phy_reset"
Toggle 0to1 tmdp1_tca_phy_reset "net tmdp1_tca_phy_reset"
Toggle 1to0 tmdp1_tca_powerpresent "net tmdp1_tca_powerpresent"
Toggle 0to1 tmdp1_tca_powerpresent "net tmdp1_tca_powerpresent"
Toggle 1to0 tmdp1_tca_usb_dev_por "net tmdp1_tca_usb_dev_por"
Toggle 0to1 tmdp1_tca_usb_dev_por "net tmdp1_tca_usb_dev_por"
Toggle 1to0 tmdp1_tca_vbusvalid "net tmdp1_tca_vbusvalid"
Toggle 0to1 tmdp1_tca_vbusvalid "net tmdp1_tca_vbusvalid"
Toggle 1to0 tmdp1_test_powerdown "net tmdp1_test_powerdown"
Toggle 0to1 tmdp1_test_powerdown "net tmdp1_test_powerdown"
Toggle 1to0 tmdp1_test_tx_ref_clk_en "net tmdp1_test_tx_ref_clk_en"
Toggle 0to1 tmdp1_test_tx_ref_clk_en "net tmdp1_test_tx_ref_clk_en"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle tmdp1_tx_vswing_lvl "net tmdp1_tx_vswing_lvl[2:0]"
Toggle 1to0 tmdp1_typec_flip_invert "net tmdp1_typec_flip_invert"
Toggle 0to1 tmdp1_typec_flip_invert "net tmdp1_typec_flip_invert"
Toggle 1to0 ABM_DCIO_BLPWM_bl_master_lock_rep "net ABM_DCIO_BLPWM_bl_master_lock_rep"
Toggle 0to1 ABM_DCIO_BLPWM_bl_master_lock_rep "net ABM_DCIO_BLPWM_bl_master_lock_rep"
Toggle 0to1 DCIO_DIO_io_genericf_y "net DCIO_DIO_io_genericf_y"
Toggle 1to0 DCIO_DIO_io_genericf_y "net DCIO_DIO_io_genericf_y"
Toggle 0to1 BPHY3_DPCS_DISP_DATA_dp_tx3_word_clk "net BPHY3_DPCS_DISP_DATA_dp_tx3_word_clk"
Toggle 1to0 BPHY3_DPCS_DISP_DATA_dp_tx3_word_clk "net BPHY3_DPCS_DISP_DATA_dp_tx3_word_clk"
Toggle 0to1 BPHY3_DPCS_DISP_DATA_dp_tx2_word_clk "net BPHY3_DPCS_DISP_DATA_dp_tx2_word_clk"
Toggle 1to0 BPHY3_DPCS_DISP_DATA_dp_tx2_word_clk "net BPHY3_DPCS_DISP_DATA_dp_tx2_word_clk"
Toggle 0to1 BPHY3_DPCS_DISP_DATA_dp_tx1_word_clk "net BPHY3_DPCS_DISP_DATA_dp_tx1_word_clk"
Toggle 1to0 BPHY3_DPCS_DISP_DATA_dp_tx1_word_clk "net BPHY3_DPCS_DISP_DATA_dp_tx1_word_clk"
Toggle 0to1 BPHY3_DPCS_DISP_DATA_dp_tx0_word_clk "net BPHY3_DPCS_DISP_DATA_dp_tx0_word_clk"
Toggle 1to0 BPHY3_DPCS_DISP_DATA_dp_tx0_word_clk "net BPHY3_DPCS_DISP_DATA_dp_tx0_word_clk"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk "net BPHY3_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk "net BPHY3_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dpalt_dp4 "net BPHY3_DPCS_DISP_CNTL_dpalt_dp4"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dpalt_dp4 "net BPHY3_DPCS_DISP_CNTL_dpalt_dp4"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dpalt_disable "net BPHY3_DPCS_DISP_CNTL_dpalt_disable"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dpalt_disable "net BPHY3_DPCS_DISP_CNTL_dpalt_disable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_DISP_CNTL_dp_tx3_out_generic_bus "net BPHY3_DPCS_DISP_CNTL_dp_tx3_out_generic_bus[4:0]"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_tx3_detrx_result "net BPHY3_DPCS_DISP_CNTL_dp_tx3_detrx_result"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_tx3_detrx_result "net BPHY3_DPCS_DISP_CNTL_dp_tx3_detrx_result"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_tx3_ack "net BPHY3_DPCS_DISP_CNTL_dp_tx3_ack"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_tx3_ack "net BPHY3_DPCS_DISP_CNTL_dp_tx3_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_DISP_CNTL_dp_tx2_out_generic_bus "net BPHY3_DPCS_DISP_CNTL_dp_tx2_out_generic_bus[4:0]"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_tx2_detrx_result "net BPHY3_DPCS_DISP_CNTL_dp_tx2_detrx_result"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_tx2_detrx_result "net BPHY3_DPCS_DISP_CNTL_dp_tx2_detrx_result"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_tx2_ack "net BPHY3_DPCS_DISP_CNTL_dp_tx2_ack"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_tx2_ack "net BPHY3_DPCS_DISP_CNTL_dp_tx2_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_DISP_CNTL_dp_tx1_out_generic_bus "net BPHY3_DPCS_DISP_CNTL_dp_tx1_out_generic_bus[4:0]"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_tx1_detrx_result "net BPHY3_DPCS_DISP_CNTL_dp_tx1_detrx_result"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_tx1_detrx_result "net BPHY3_DPCS_DISP_CNTL_dp_tx1_detrx_result"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_tx1_ack "net BPHY3_DPCS_DISP_CNTL_dp_tx1_ack"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_tx1_ack "net BPHY3_DPCS_DISP_CNTL_dp_tx1_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_DISP_CNTL_dp_tx0_out_generic_bus "net BPHY3_DPCS_DISP_CNTL_dp_tx0_out_generic_bus[4:0]"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_tx0_detrx_result "net BPHY3_DPCS_DISP_CNTL_dp_tx0_detrx_result"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_tx0_detrx_result "net BPHY3_DPCS_DISP_CNTL_dp_tx0_detrx_result"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_tx0_ack "net BPHY3_DPCS_DISP_CNTL_dp_tx0_ack"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_tx0_ack "net BPHY3_DPCS_DISP_CNTL_dp_tx0_ack"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_ref_clk_req "net BPHY3_DPCS_DISP_CNTL_dp_ref_clk_req"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_ref_clk_req "net BPHY3_DPCS_DISP_CNTL_dp_ref_clk_req"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_mpllb_word_clk "net BPHY3_DPCS_DISP_CNTL_dp_mpllb_word_clk"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_mpllb_word_clk "net BPHY3_DPCS_DISP_CNTL_dp_mpllb_word_clk"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_mpllb_state "net BPHY3_DPCS_DISP_CNTL_dp_mpllb_state"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_mpllb_state "net BPHY3_DPCS_DISP_CNTL_dp_mpllb_state"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_mpllb_dword_clk "net BPHY3_DPCS_DISP_CNTL_dp_mpllb_dword_clk"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_mpllb_dword_clk "net BPHY3_DPCS_DISP_CNTL_dp_mpllb_dword_clk"
Toggle 0to1 BPHY3_DPCS_DISP_CNTL_dp_mpllb_div_clk "net BPHY3_DPCS_DISP_CNTL_dp_mpllb_div_clk"
Toggle 1to0 BPHY3_DPCS_DISP_CNTL_dp_mpllb_div_clk "net BPHY3_DPCS_DISP_CNTL_dp_mpllb_div_clk"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_tca_phy_reset "net BPHY3_DPCS_COMM_DISP_tca_phy_reset"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_tca_phy_reset "net BPHY3_DPCS_COMM_DISP_tca_phy_reset"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_rtune_ack "net BPHY3_DPCS_COMM_DISP_rtune_ack"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_rtune_ack "net BPHY3_DPCS_COMM_DISP_rtune_ack"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_ref_dig_fr_clk "net BPHY3_DPCS_COMM_DISP_ref_dig_fr_clk"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_ref_dig_fr_clk "net BPHY3_DPCS_COMM_DISP_ref_dig_fr_clk"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_ref_clkdet_result "net BPHY3_DPCS_COMM_DISP_ref_clkdet_result"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_ref_clkdet_result "net BPHY3_DPCS_COMM_DISP_ref_clkdet_result"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_phy_ref_dig_clk "net BPHY3_DPCS_COMM_DISP_phy_ref_dig_clk"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_phy_ref_dig_clk "net BPHY3_DPCS_COMM_DISP_phy_ref_dig_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_COMM_DISP_dtb_out "net BPHY3_DPCS_COMM_DISP_dtb_out[1:0]"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_dco_clkcal "net BPHY3_DPCS_COMM_DISP_dco_clkcal"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_dco_clkcal "net BPHY3_DPCS_COMM_DISP_dco_clkcal"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_COMM_DISP_cmn_out_generic_bus "net BPHY3_DPCS_COMM_DISP_cmn_out_generic_bus[4:0]"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_SRAM_sram_wr_en "net BPHY3_DPCS_COMM_DISP_SRAM_sram_wr_en"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_SRAM_sram_wr_en "net BPHY3_DPCS_COMM_DISP_SRAM_sram_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_COMM_DISP_SRAM_sram_wr_data "net BPHY3_DPCS_COMM_DISP_SRAM_sram_wr_data[15:0]"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_SRAM_sram_rd_en "net BPHY3_DPCS_COMM_DISP_SRAM_sram_rd_en"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_SRAM_sram_rd_en "net BPHY3_DPCS_COMM_DISP_SRAM_sram_rd_en"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_SRAM_sram_init_done "net BPHY3_DPCS_COMM_DISP_SRAM_sram_init_done"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_SRAM_sram_init_done "net BPHY3_DPCS_COMM_DISP_SRAM_sram_init_done"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_SRAM_sram_clk "net BPHY3_DPCS_COMM_DISP_SRAM_sram_clk"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_SRAM_sram_clk "net BPHY3_DPCS_COMM_DISP_SRAM_sram_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_COMM_DISP_SRAM_sram_addr "net BPHY3_DPCS_COMM_DISP_SRAM_sram_addr[12:0]"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_OCLA_ocla_clk "net BPHY3_DPCS_COMM_DISP_OCLA_ocla_clk"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_OCLA_ocla_clk "net BPHY3_DPCS_COMM_DISP_OCLA_ocla_clk"
Toggle 0to1 BPHY3_DPCS_COMM_DISP_OCLA_mon_out_valid "net BPHY3_DPCS_COMM_DISP_OCLA_mon_out_valid"
Toggle 1to0 BPHY3_DPCS_COMM_DISP_OCLA_mon_out_valid "net BPHY3_DPCS_COMM_DISP_OCLA_mon_out_valid"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_COMM_DISP_OCLA_mon_out "net BPHY3_DPCS_COMM_DISP_OCLA_mon_out[63:0]"
Toggle 0to1 BPHY3_DPCS_COMM_COMBO_pma_pwr_en "net BPHY3_DPCS_COMM_COMBO_pma_pwr_en"
Toggle 1to0 BPHY3_DPCS_COMM_COMBO_pma_pwr_en "net BPHY3_DPCS_COMM_COMBO_pma_pwr_en"
Toggle 0to1 BPHY3_DPCS_COMM_COMBO_pcs_pwr_en "net BPHY3_DPCS_COMM_COMBO_pcs_pwr_en"
Toggle 1to0 BPHY3_DPCS_COMM_COMBO_pcs_pwr_en "net BPHY3_DPCS_COMM_COMBO_pcs_pwr_en"
Toggle 0to1 BPHY3_DPCS_COMM_COMBO_ana_pwr_stable "net BPHY3_DPCS_COMM_COMBO_ana_pwr_stable"
Toggle 1to0 BPHY3_DPCS_COMM_COMBO_ana_pwr_stable "net BPHY3_DPCS_COMM_COMBO_ana_pwr_stable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY3_DPCS_COMM_COMBO_CR_cr_para_rd_data "net BPHY3_DPCS_COMM_COMBO_CR_cr_para_rd_data[15:0]"
Toggle 0to1 BPHY3_DPCS_COMM_COMBO_CR_cr_para_ack "net BPHY3_DPCS_COMM_COMBO_CR_cr_para_ack"
Toggle 1to0 BPHY3_DPCS_COMM_COMBO_CR_cr_para_ack "net BPHY3_DPCS_COMM_COMBO_CR_cr_para_ack"
Toggle 0to1 BPHY2_DPCS_DISP_DATA_dp_tx3_word_clk "net BPHY2_DPCS_DISP_DATA_dp_tx3_word_clk"
Toggle 1to0 BPHY2_DPCS_DISP_DATA_dp_tx3_word_clk "net BPHY2_DPCS_DISP_DATA_dp_tx3_word_clk"
Toggle 0to1 BPHY2_DPCS_DISP_DATA_dp_tx2_word_clk "net BPHY2_DPCS_DISP_DATA_dp_tx2_word_clk"
Toggle 1to0 BPHY2_DPCS_DISP_DATA_dp_tx2_word_clk "net BPHY2_DPCS_DISP_DATA_dp_tx2_word_clk"
Toggle 0to1 BPHY2_DPCS_DISP_DATA_dp_tx1_word_clk "net BPHY2_DPCS_DISP_DATA_dp_tx1_word_clk"
Toggle 1to0 BPHY2_DPCS_DISP_DATA_dp_tx1_word_clk "net BPHY2_DPCS_DISP_DATA_dp_tx1_word_clk"
Toggle 0to1 BPHY2_DPCS_DISP_DATA_dp_tx0_word_clk "net BPHY2_DPCS_DISP_DATA_dp_tx0_word_clk"
Toggle 1to0 BPHY2_DPCS_DISP_DATA_dp_tx0_word_clk "net BPHY2_DPCS_DISP_DATA_dp_tx0_word_clk"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk "net BPHY2_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk "net BPHY2_DPCS_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dpalt_dp4 "net BPHY2_DPCS_DISP_CNTL_dpalt_dp4"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dpalt_dp4 "net BPHY2_DPCS_DISP_CNTL_dpalt_dp4"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dpalt_disable "net BPHY2_DPCS_DISP_CNTL_dpalt_disable"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dpalt_disable "net BPHY2_DPCS_DISP_CNTL_dpalt_disable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_DISP_CNTL_dp_tx3_out_generic_bus "net BPHY2_DPCS_DISP_CNTL_dp_tx3_out_generic_bus[4:0]"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_tx3_detrx_result "net BPHY2_DPCS_DISP_CNTL_dp_tx3_detrx_result"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_tx3_detrx_result "net BPHY2_DPCS_DISP_CNTL_dp_tx3_detrx_result"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_tx3_ack "net BPHY2_DPCS_DISP_CNTL_dp_tx3_ack"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_tx3_ack "net BPHY2_DPCS_DISP_CNTL_dp_tx3_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_DISP_CNTL_dp_tx2_out_generic_bus "net BPHY2_DPCS_DISP_CNTL_dp_tx2_out_generic_bus[4:0]"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_tx2_detrx_result "net BPHY2_DPCS_DISP_CNTL_dp_tx2_detrx_result"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_tx2_detrx_result "net BPHY2_DPCS_DISP_CNTL_dp_tx2_detrx_result"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_tx2_ack "net BPHY2_DPCS_DISP_CNTL_dp_tx2_ack"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_tx2_ack "net BPHY2_DPCS_DISP_CNTL_dp_tx2_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_DISP_CNTL_dp_tx1_out_generic_bus "net BPHY2_DPCS_DISP_CNTL_dp_tx1_out_generic_bus[4:0]"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_tx1_detrx_result "net BPHY2_DPCS_DISP_CNTL_dp_tx1_detrx_result"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_tx1_detrx_result "net BPHY2_DPCS_DISP_CNTL_dp_tx1_detrx_result"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_tx1_ack "net BPHY2_DPCS_DISP_CNTL_dp_tx1_ack"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_tx1_ack "net BPHY2_DPCS_DISP_CNTL_dp_tx1_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_DISP_CNTL_dp_tx0_out_generic_bus "net BPHY2_DPCS_DISP_CNTL_dp_tx0_out_generic_bus[4:0]"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_tx0_detrx_result "net BPHY2_DPCS_DISP_CNTL_dp_tx0_detrx_result"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_tx0_detrx_result "net BPHY2_DPCS_DISP_CNTL_dp_tx0_detrx_result"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_tx0_ack "net BPHY2_DPCS_DISP_CNTL_dp_tx0_ack"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_tx0_ack "net BPHY2_DPCS_DISP_CNTL_dp_tx0_ack"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_ref_clk_req "net BPHY2_DPCS_DISP_CNTL_dp_ref_clk_req"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_ref_clk_req "net BPHY2_DPCS_DISP_CNTL_dp_ref_clk_req"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_mpllb_word_clk "net BPHY2_DPCS_DISP_CNTL_dp_mpllb_word_clk"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_mpllb_word_clk "net BPHY2_DPCS_DISP_CNTL_dp_mpllb_word_clk"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_mpllb_state "net BPHY2_DPCS_DISP_CNTL_dp_mpllb_state"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_mpllb_state "net BPHY2_DPCS_DISP_CNTL_dp_mpllb_state"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_mpllb_dword_clk "net BPHY2_DPCS_DISP_CNTL_dp_mpllb_dword_clk"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_mpllb_dword_clk "net BPHY2_DPCS_DISP_CNTL_dp_mpllb_dword_clk"
Toggle 0to1 BPHY2_DPCS_DISP_CNTL_dp_mpllb_div_clk "net BPHY2_DPCS_DISP_CNTL_dp_mpllb_div_clk"
Toggle 1to0 BPHY2_DPCS_DISP_CNTL_dp_mpllb_div_clk "net BPHY2_DPCS_DISP_CNTL_dp_mpllb_div_clk"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_tca_phy_reset "net BPHY2_DPCS_COMM_DISP_tca_phy_reset"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_tca_phy_reset "net BPHY2_DPCS_COMM_DISP_tca_phy_reset"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_rtune_ack "net BPHY2_DPCS_COMM_DISP_rtune_ack"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_rtune_ack "net BPHY2_DPCS_COMM_DISP_rtune_ack"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_ref_dig_fr_clk "net BPHY2_DPCS_COMM_DISP_ref_dig_fr_clk"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_ref_dig_fr_clk "net BPHY2_DPCS_COMM_DISP_ref_dig_fr_clk"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_ref_clkdet_result "net BPHY2_DPCS_COMM_DISP_ref_clkdet_result"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_ref_clkdet_result "net BPHY2_DPCS_COMM_DISP_ref_clkdet_result"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_phy_ref_dig_clk "net BPHY2_DPCS_COMM_DISP_phy_ref_dig_clk"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_phy_ref_dig_clk "net BPHY2_DPCS_COMM_DISP_phy_ref_dig_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_COMM_DISP_dtb_out "net BPHY2_DPCS_COMM_DISP_dtb_out[1:0]"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_dco_clkcal "net BPHY2_DPCS_COMM_DISP_dco_clkcal"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_dco_clkcal "net BPHY2_DPCS_COMM_DISP_dco_clkcal"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_COMM_DISP_cmn_out_generic_bus "net BPHY2_DPCS_COMM_DISP_cmn_out_generic_bus[4:0]"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_SRAM_sram_wr_en "net BPHY2_DPCS_COMM_DISP_SRAM_sram_wr_en"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_SRAM_sram_wr_en "net BPHY2_DPCS_COMM_DISP_SRAM_sram_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_COMM_DISP_SRAM_sram_wr_data "net BPHY2_DPCS_COMM_DISP_SRAM_sram_wr_data[15:0]"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_SRAM_sram_rd_en "net BPHY2_DPCS_COMM_DISP_SRAM_sram_rd_en"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_SRAM_sram_rd_en "net BPHY2_DPCS_COMM_DISP_SRAM_sram_rd_en"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_SRAM_sram_init_done "net BPHY2_DPCS_COMM_DISP_SRAM_sram_init_done"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_SRAM_sram_init_done "net BPHY2_DPCS_COMM_DISP_SRAM_sram_init_done"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_SRAM_sram_clk "net BPHY2_DPCS_COMM_DISP_SRAM_sram_clk"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_SRAM_sram_clk "net BPHY2_DPCS_COMM_DISP_SRAM_sram_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_COMM_DISP_SRAM_sram_addr "net BPHY2_DPCS_COMM_DISP_SRAM_sram_addr[12:0]"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_OCLA_ocla_clk "net BPHY2_DPCS_COMM_DISP_OCLA_ocla_clk"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_OCLA_ocla_clk "net BPHY2_DPCS_COMM_DISP_OCLA_ocla_clk"
Toggle 0to1 BPHY2_DPCS_COMM_DISP_OCLA_mon_out_valid "net BPHY2_DPCS_COMM_DISP_OCLA_mon_out_valid"
Toggle 1to0 BPHY2_DPCS_COMM_DISP_OCLA_mon_out_valid "net BPHY2_DPCS_COMM_DISP_OCLA_mon_out_valid"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_COMM_DISP_OCLA_mon_out "net BPHY2_DPCS_COMM_DISP_OCLA_mon_out[63:0]"
Toggle 0to1 BPHY2_DPCS_COMM_COMBO_pma_pwr_en "net BPHY2_DPCS_COMM_COMBO_pma_pwr_en"
Toggle 1to0 BPHY2_DPCS_COMM_COMBO_pma_pwr_en "net BPHY2_DPCS_COMM_COMBO_pma_pwr_en"
Toggle 0to1 BPHY2_DPCS_COMM_COMBO_pcs_pwr_en "net BPHY2_DPCS_COMM_COMBO_pcs_pwr_en"
Toggle 1to0 BPHY2_DPCS_COMM_COMBO_pcs_pwr_en "net BPHY2_DPCS_COMM_COMBO_pcs_pwr_en"
Toggle 0to1 BPHY2_DPCS_COMM_COMBO_ana_pwr_stable "net BPHY2_DPCS_COMM_COMBO_ana_pwr_stable"
Toggle 1to0 BPHY2_DPCS_COMM_COMBO_ana_pwr_stable "net BPHY2_DPCS_COMM_COMBO_ana_pwr_stable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle BPHY2_DPCS_COMM_COMBO_CR_cr_para_rd_data "net BPHY2_DPCS_COMM_COMBO_CR_cr_para_rd_data[15:0]"
Toggle 0to1 BPHY2_DPCS_COMM_COMBO_CR_cr_para_ack "net BPHY2_DPCS_COMM_COMBO_CR_cr_para_ack"
Toggle 1to0 BPHY2_DPCS_COMM_COMBO_CR_cr_para_ack "net BPHY2_DPCS_COMM_COMBO_CR_cr_para_ack"
Toggle 0to1 A_SWAPLOCKB "net A_SWAPLOCKB"
Toggle 1to0 A_SWAPLOCKB "net A_SWAPLOCKB"
Toggle 0to1 A_SWAPLOCKA "net A_SWAPLOCKA"
Toggle 1to0 A_SWAPLOCKA "net A_SWAPLOCKA"
Toggle 0to1 A_GENLK_VSYNC "net A_GENLK_VSYNC"
Toggle 1to0 A_GENLK_VSYNC "net A_GENLK_VSYNC"
Toggle 0to1 A_GENLK_CLK "net A_GENLK_CLK"
Toggle 1to0 A_GENLK_CLK "net A_GENLK_CLK"
Toggle 0to1 A_GENERICE "net A_GENERICE"
Toggle 1to0 A_GENERICE "net A_GENERICE"
Toggle 0to1 A_GENERICD "net A_GENERICD"
Toggle 1to0 A_GENERICD "net A_GENERICD"
Toggle 0to1 A_GENERICC "net A_GENERICC"
Toggle 1to0 A_GENERICC "net A_GENERICC"
Toggle 0to1 A_GENERICA "net A_GENERICA"
Toggle 1to0 A_GENERICA "net A_GENERICA"
Toggle 0to1 DCIO_IO_generica_y "net DCIO_IO_generica_y"
Toggle 1to0 DCIO_IO_generica_y "net DCIO_IO_generica_y"
Toggle 0to1 DCIO_IO_generica_s1 "net DCIO_IO_generica_s1"
Toggle 1to0 DCIO_IO_generica_s1 "net DCIO_IO_generica_s1"
Toggle 0to1 DCIO_IO_generica_s0 "net DCIO_IO_generica_s0"
Toggle 1to0 DCIO_IO_generica_s0 "net DCIO_IO_generica_s0"
Toggle 0to1 DCIO_IO_generica_rxen "net DCIO_IO_generica_rxen"
Toggle 1to0 DCIO_IO_generica_rxen "net DCIO_IO_generica_rxen"
Toggle 0to1 DCIO_IO_generica_pu "net DCIO_IO_generica_pu"
Toggle 1to0 DCIO_IO_generica_pu "net DCIO_IO_generica_pu"
Toggle 0to1 DCIO_IO_generica_pd "net DCIO_IO_generica_pd"
Toggle 1to0 DCIO_IO_generica_pd "net DCIO_IO_generica_pd"
Toggle 0to1 DCIO_IO_generica_oe "net DCIO_IO_generica_oe"
Toggle 1to0 DCIO_IO_generica_oe "net DCIO_IO_generica_oe"
Toggle 0to1 DCIO_IO_generica_a "net DCIO_IO_generica_a"
Toggle 1to0 DCIO_IO_generica_a "net DCIO_IO_generica_a"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_spikercsel "net DCIO_IO_ddcvga_spikercsel[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_spikercen "net DCIO_IO_ddcvga_spikercen[1:0]"
Toggle 0to1 DCIO_IO_ddcvga_spare_control_1 "net DCIO_IO_ddcvga_spare_control_1"
Toggle 1to0 DCIO_IO_ddcvga_spare_control_1 "net DCIO_IO_ddcvga_spare_control_1"
Toggle 0to1 DCIO_IO_ddcvga_spare_control_0 "net DCIO_IO_ddcvga_spare_control_0"
Toggle 1to0 DCIO_IO_ddcvga_spare_control_0 "net DCIO_IO_ddcvga_spare_control_0"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_slewn "net DCIO_IO_ddcvga_slewn[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_rxsel "net DCIO_IO_ddcvga_rxsel[1:0]"
Toggle 0to1 DCIO_IO_ddcvga_rsel1p1 "net DCIO_IO_ddcvga_rsel1p1"
Toggle 1to0 DCIO_IO_ddcvga_rsel1p1 "net DCIO_IO_ddcvga_rsel1p1"
Toggle 0to1 DCIO_IO_ddcvga_rsel0p9 "net DCIO_IO_ddcvga_rsel0p9"
Toggle 1to0 DCIO_IO_ddcvga_rsel0p9 "net DCIO_IO_ddcvga_rsel0p9"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_resbiasen "net DCIO_IO_ddcvga_resbiasen[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_fallslewsel "net DCIO_IO_ddcvga_fallslewsel[1:0]"
Toggle 0to1 DCIO_IO_ddcvga_data_pd_en "net DCIO_IO_ddcvga_data_pd_en"
Toggle 1to0 DCIO_IO_ddcvga_data_pd_en "net DCIO_IO_ddcvga_data_pd_en"
Toggle 0to1 DCIO_IO_ddcvga_data_en "net DCIO_IO_ddcvga_data_en"
Toggle 1to0 DCIO_IO_ddcvga_data_en "net DCIO_IO_ddcvga_data_en"
Toggle 0to1 DCIO_IO_ddcvga_csel1p1 "net DCIO_IO_ddcvga_csel1p1"
Toggle 1to0 DCIO_IO_ddcvga_csel1p1 "net DCIO_IO_ddcvga_csel1p1"
Toggle 0to1 DCIO_IO_ddcvga_csel0p9 "net DCIO_IO_ddcvga_csel0p9"
Toggle 1to0 DCIO_IO_ddcvga_csel0p9 "net DCIO_IO_ddcvga_csel0p9"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_compsel "net DCIO_IO_ddcvga_compsel[1:0]"
Toggle 0to1 DCIO_IO_ddcvga_clk_en "net DCIO_IO_ddcvga_clk_en"
Toggle 1to0 DCIO_IO_ddcvga_clk_en "net DCIO_IO_ddcvga_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_caln_impval "net DCIO_IO_ddcvga_caln_impval[3:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_ddcvga_biascrten "net DCIO_IO_ddcvga_biascrten[1:0]"
Toggle 0to1 DCIO_IO_genlk_vsync_y "net DCIO_IO_genlk_vsync_y"
Toggle 1to0 DCIO_IO_genlk_vsync_y "net DCIO_IO_genlk_vsync_y"
Toggle 0to1 DCIO_IO_genlk_vsync_s1 "net DCIO_IO_genlk_vsync_s1"
Toggle 1to0 DCIO_IO_genlk_vsync_s1 "net DCIO_IO_genlk_vsync_s1"
Toggle 0to1 DCIO_IO_genlk_vsync_s0 "net DCIO_IO_genlk_vsync_s0"
Toggle 1to0 DCIO_IO_genlk_vsync_s0 "net DCIO_IO_genlk_vsync_s0"
Toggle 0to1 DCIO_IO_genlk_vsync_rxen "net DCIO_IO_genlk_vsync_rxen"
Toggle 1to0 DCIO_IO_genlk_vsync_rxen "net DCIO_IO_genlk_vsync_rxen"
Toggle 0to1 DCIO_IO_genlk_vsync_pu "net DCIO_IO_genlk_vsync_pu"
Toggle 1to0 DCIO_IO_genlk_vsync_pu "net DCIO_IO_genlk_vsync_pu"
Toggle 0to1 DCIO_IO_genlk_vsync_pd "net DCIO_IO_genlk_vsync_pd"
Toggle 1to0 DCIO_IO_genlk_vsync_pd "net DCIO_IO_genlk_vsync_pd"
Toggle 0to1 DCIO_IO_genlk_vsync_oe "net DCIO_IO_genlk_vsync_oe"
Toggle 1to0 DCIO_IO_genlk_vsync_oe "net DCIO_IO_genlk_vsync_oe"
Toggle 0to1 DCIO_IO_genlk_vsync_a "net DCIO_IO_genlk_vsync_a"
Toggle 1to0 DCIO_IO_genlk_vsync_a "net DCIO_IO_genlk_vsync_a"
Toggle 0to1 DCIO_IO_genlk_clk_y "net DCIO_IO_genlk_clk_y"
Toggle 1to0 DCIO_IO_genlk_clk_y "net DCIO_IO_genlk_clk_y"
Toggle 0to1 DCIO_IO_genlk_clk_s1 "net DCIO_IO_genlk_clk_s1"
Toggle 1to0 DCIO_IO_genlk_clk_s1 "net DCIO_IO_genlk_clk_s1"
Toggle 0to1 DCIO_IO_genlk_clk_s0 "net DCIO_IO_genlk_clk_s0"
Toggle 1to0 DCIO_IO_genlk_clk_s0 "net DCIO_IO_genlk_clk_s0"
Toggle 0to1 DCIO_IO_genlk_clk_rxen "net DCIO_IO_genlk_clk_rxen"
Toggle 1to0 DCIO_IO_genlk_clk_rxen "net DCIO_IO_genlk_clk_rxen"
Toggle 0to1 DCIO_IO_genlk_clk_pu "net DCIO_IO_genlk_clk_pu"
Toggle 1to0 DCIO_IO_genlk_clk_pu "net DCIO_IO_genlk_clk_pu"
Toggle 0to1 DCIO_IO_genlk_clk_pd "net DCIO_IO_genlk_clk_pd"
Toggle 1to0 DCIO_IO_genlk_clk_pd "net DCIO_IO_genlk_clk_pd"
Toggle 0to1 DCIO_IO_genlk_clk_oe "net DCIO_IO_genlk_clk_oe"
Toggle 1to0 DCIO_IO_genlk_clk_oe "net DCIO_IO_genlk_clk_oe"
Toggle 0to1 DCIO_IO_genlk_clk_a "net DCIO_IO_genlk_clk_a"
Toggle 1to0 DCIO_IO_genlk_clk_a "net DCIO_IO_genlk_clk_a"
Toggle 0to1 DCIO_IO_generice_y "net DCIO_IO_generice_y"
Toggle 1to0 DCIO_IO_generice_y "net DCIO_IO_generice_y"
Toggle 0to1 DCIO_IO_generice_tximpsel "net DCIO_IO_generice_tximpsel"
Toggle 1to0 DCIO_IO_generice_tximpsel "net DCIO_IO_generice_tximpsel"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_generice_rxsel "net DCIO_IO_generice_rxsel[1:0]"
Toggle 0to1 DCIO_IO_generice_rxen "net DCIO_IO_generice_rxen"
Toggle 1to0 DCIO_IO_generice_rxen "net DCIO_IO_generice_rxen"
Toggle 0to1 DCIO_IO_generice_pu "net DCIO_IO_generice_pu"
Toggle 1to0 DCIO_IO_generice_pu "net DCIO_IO_generice_pu"
Toggle 0to1 DCIO_IO_generice_pd "net DCIO_IO_generice_pd"
Toggle 1to0 DCIO_IO_generice_pd "net DCIO_IO_generice_pd"
Toggle 0to1 DCIO_IO_generice_oe "net DCIO_IO_generice_oe"
Toggle 1to0 DCIO_IO_generice_oe "net DCIO_IO_generice_oe"
Toggle 0to1 DCIO_IO_generice_a "net DCIO_IO_generice_a"
Toggle 1to0 DCIO_IO_generice_a "net DCIO_IO_generice_a"
Toggle 0to1 DCIO_IO_genericd_y "net DCIO_IO_genericd_y"
Toggle 1to0 DCIO_IO_genericd_y "net DCIO_IO_genericd_y"
Toggle 0to1 DCIO_IO_genericd_tximpsel "net DCIO_IO_genericd_tximpsel"
Toggle 1to0 DCIO_IO_genericd_tximpsel "net DCIO_IO_genericd_tximpsel"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_genericd_rxsel "net DCIO_IO_genericd_rxsel[1:0]"
Toggle 0to1 DCIO_IO_genericd_rxen "net DCIO_IO_genericd_rxen"
Toggle 1to0 DCIO_IO_genericd_rxen "net DCIO_IO_genericd_rxen"
Toggle 0to1 DCIO_IO_genericd_pu "net DCIO_IO_genericd_pu"
Toggle 1to0 DCIO_IO_genericd_pu "net DCIO_IO_genericd_pu"
Toggle 0to1 DCIO_IO_genericd_pd "net DCIO_IO_genericd_pd"
Toggle 1to0 DCIO_IO_genericd_pd "net DCIO_IO_genericd_pd"
Toggle 0to1 DCIO_IO_genericd_oe "net DCIO_IO_genericd_oe"
Toggle 1to0 DCIO_IO_genericd_oe "net DCIO_IO_genericd_oe"
Toggle 0to1 DCIO_IO_genericd_a "net DCIO_IO_genericd_a"
Toggle 1to0 DCIO_IO_genericd_a "net DCIO_IO_genericd_a"
Toggle 0to1 DCIO_IO_genericc_y "net DCIO_IO_genericc_y"
Toggle 1to0 DCIO_IO_genericc_y "net DCIO_IO_genericc_y"
Toggle 0to1 DCIO_IO_genericc_tximpsel "net DCIO_IO_genericc_tximpsel"
Toggle 1to0 DCIO_IO_genericc_tximpsel "net DCIO_IO_genericc_tximpsel"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DCIO_IO_genericc_rxsel "net DCIO_IO_genericc_rxsel[1:0]"
Toggle 0to1 DCIO_IO_genericc_rxen "net DCIO_IO_genericc_rxen"
Toggle 1to0 DCIO_IO_genericc_rxen "net DCIO_IO_genericc_rxen"
Toggle 0to1 DCIO_IO_genericc_pu "net DCIO_IO_genericc_pu"
Toggle 1to0 DCIO_IO_genericc_pu "net DCIO_IO_genericc_pu"
Toggle 0to1 DCIO_IO_genericc_pd "net DCIO_IO_genericc_pd"
Toggle 1to0 DCIO_IO_genericc_pd "net DCIO_IO_genericc_pd"
Toggle 0to1 DCIO_IO_genericc_oe "net DCIO_IO_genericc_oe"
Toggle 1to0 DCIO_IO_genericc_oe "net DCIO_IO_genericc_oe"
Toggle 0to1 DCIO_IO_genericc_a "net DCIO_IO_genericc_a"
Toggle 1to0 DCIO_IO_genericc_a "net DCIO_IO_genericc_a"
Toggle 0to1 DCIO_IO_swaplockb_y "net DCIO_IO_swaplockb_y"
Toggle 1to0 DCIO_IO_swaplockb_y "net DCIO_IO_swaplockb_y"
Toggle 0to1 DCIO_IO_swaplockb_s1 "net DCIO_IO_swaplockb_s1"
Toggle 1to0 DCIO_IO_swaplockb_s1 "net DCIO_IO_swaplockb_s1"
Toggle 0to1 DCIO_IO_swaplockb_s0 "net DCIO_IO_swaplockb_s0"
Toggle 1to0 DCIO_IO_swaplockb_s0 "net DCIO_IO_swaplockb_s0"
Toggle 0to1 DCIO_IO_swaplockb_rxen "net DCIO_IO_swaplockb_rxen"
Toggle 1to0 DCIO_IO_swaplockb_rxen "net DCIO_IO_swaplockb_rxen"
Toggle 0to1 DCIO_IO_swaplockb_pu "net DCIO_IO_swaplockb_pu"
Toggle 1to0 DCIO_IO_swaplockb_pu "net DCIO_IO_swaplockb_pu"
Toggle 0to1 DCIO_IO_swaplockb_pd "net DCIO_IO_swaplockb_pd"
Toggle 1to0 DCIO_IO_swaplockb_pd "net DCIO_IO_swaplockb_pd"
Toggle 0to1 DCIO_IO_swaplockb_oe "net DCIO_IO_swaplockb_oe"
Toggle 1to0 DCIO_IO_swaplockb_oe "net DCIO_IO_swaplockb_oe"
Toggle 0to1 DCIO_IO_swaplockb_a "net DCIO_IO_swaplockb_a"
Toggle 1to0 DCIO_IO_swaplockb_a "net DCIO_IO_swaplockb_a"
Toggle 0to1 DCIO_IO_swaplocka_y "net DCIO_IO_swaplocka_y"
Toggle 1to0 DCIO_IO_swaplocka_y "net DCIO_IO_swaplocka_y"
Toggle 0to1 DCIO_IO_swaplocka_s1 "net DCIO_IO_swaplocka_s1"
Toggle 1to0 DCIO_IO_swaplocka_s1 "net DCIO_IO_swaplocka_s1"
Toggle 0to1 DCIO_IO_swaplocka_s0 "net DCIO_IO_swaplocka_s0"
Toggle 1to0 DCIO_IO_swaplocka_s0 "net DCIO_IO_swaplocka_s0"
Toggle 0to1 DCIO_IO_swaplocka_rxen "net DCIO_IO_swaplocka_rxen"
Toggle 1to0 DCIO_IO_swaplocka_rxen "net DCIO_IO_swaplocka_rxen"
Toggle 0to1 DCIO_IO_swaplocka_pu "net DCIO_IO_swaplocka_pu"
Toggle 1to0 DCIO_IO_swaplocka_pu "net DCIO_IO_swaplocka_pu"
Toggle 0to1 DCIO_IO_swaplocka_pd "net DCIO_IO_swaplocka_pd"
Toggle 1to0 DCIO_IO_swaplocka_pd "net DCIO_IO_swaplocka_pd"
Toggle 0to1 DCIO_IO_swaplocka_oe "net DCIO_IO_swaplocka_oe"
Toggle 1to0 DCIO_IO_swaplocka_oe "net DCIO_IO_swaplocka_oe"
Toggle 0to1 DCIO_IO_swaplocka_a "net DCIO_IO_swaplocka_a"
Toggle 1to0 DCIO_IO_swaplocka_a "net DCIO_IO_swaplocka_a"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS_3_spare "net DC_DPCS_3_spare[7:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS_2_spare "net DC_DPCS_2_spare[7:0]"
Toggle 0to1 DC_DPCS3_interceptb "net DC_DPCS3_interceptb"
Toggle 1to0 DC_DPCS3_interceptb "net DC_DPCS3_interceptb"
Toggle 0to1 DC_DPCS3_data_symclk_rep "net DC_DPCS3_data_symclk_rep"
Toggle 1to0 DC_DPCS3_data_symclk_rep "net DC_DPCS3_data_symclk_rep"
Toggle 0to1 DC_DPCS3_data_symclk "net DC_DPCS3_data_symclk"
Toggle 1to0 DC_DPCS3_data_symclk "net DC_DPCS3_data_symclk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_data_lane3_rep "net DC_DPCS3_data_lane3_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_data_lane3 "net DC_DPCS3_data_lane3[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_data_lane2_rep "net DC_DPCS3_data_lane2_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_data_lane2 "net DC_DPCS3_data_lane2[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_data_lane1_rep "net DC_DPCS3_data_lane1_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_data_lane1 "net DC_DPCS3_data_lane1[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_data_lane0_rep "net DC_DPCS3_data_lane0_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_data_lane0 "net DC_DPCS3_data_lane0[31:0]"
Toggle 0to1 DC_DPCS3_data_cm_mode_en_rep "net DC_DPCS3_data_cm_mode_en_rep"
Toggle 1to0 DC_DPCS3_data_cm_mode_en_rep "net DC_DPCS3_data_cm_mode_en_rep"
Toggle 0to1 DC_DPCS3_data_cm_mode_en "net DC_DPCS3_data_cm_mode_en"
Toggle 1to0 DC_DPCS3_data_cm_mode_en "net DC_DPCS3_data_cm_mode_en"
Toggle 0to1 DC_DPCS3_crtc_v_update "net DC_DPCS3_crtc_v_update"
Toggle 1to0 DC_DPCS3_crtc_v_update "net DC_DPCS3_crtc_v_update"
Toggle 0to1 DC_DPCS3_cfg_wren_rep "net DC_DPCS3_cfg_wren_rep"
Toggle 1to0 DC_DPCS3_cfg_wren_rep "net DC_DPCS3_cfg_wren_rep"
Toggle 0to1 DC_DPCS3_cfg_wren "net DC_DPCS3_cfg_wren"
Toggle 1to0 DC_DPCS3_cfg_wren "net DC_DPCS3_cfg_wren"
Toggle 0to1 DC_DPCS3_cfg_reset_rep "net DC_DPCS3_cfg_reset_rep"
Toggle 1to0 DC_DPCS3_cfg_reset_rep "net DC_DPCS3_cfg_reset_rep"
Toggle 0to1 DC_DPCS3_cfg_reset "net DC_DPCS3_cfg_reset"
Toggle 1to0 DC_DPCS3_cfg_reset "net DC_DPCS3_cfg_reset"
Toggle 0to1 DC_DPCS3_cfg_rden_rep "net DC_DPCS3_cfg_rden_rep"
Toggle 1to0 DC_DPCS3_cfg_rden_rep "net DC_DPCS3_cfg_rden_rep"
Toggle 0to1 DC_DPCS3_cfg_rden "net DC_DPCS3_cfg_rden"
Toggle 1to0 DC_DPCS3_cfg_rden "net DC_DPCS3_cfg_rden"
Toggle 0to1 DC_DPCS3_cfg_mstrack_rep "net DC_DPCS3_cfg_mstrack_rep"
Toggle 1to0 DC_DPCS3_cfg_mstrack_rep "net DC_DPCS3_cfg_mstrack_rep"
Toggle 0to1 DC_DPCS3_cfg_mstrack "net DC_DPCS3_cfg_mstrack"
Toggle 1to0 DC_DPCS3_cfg_mstrack "net DC_DPCS3_cfg_mstrack"
Toggle 0to1 DC_DPCS3_cfg_clk_rep "net DC_DPCS3_cfg_clk_rep"
Toggle 1to0 DC_DPCS3_cfg_clk_rep "net DC_DPCS3_cfg_clk_rep"
Toggle 0to1 DC_DPCS3_cfg_clk "net DC_DPCS3_cfg_clk"
Toggle 1to0 DC_DPCS3_cfg_clk "net DC_DPCS3_cfg_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_cfg_addrdata_rep "net DC_DPCS3_cfg_addrdata_rep[7:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS3_cfg_addrdata "net DC_DPCS3_cfg_addrdata[7:0]"
Toggle 0to1 DC_DPCS2_interceptb "net DC_DPCS2_interceptb"
Toggle 1to0 DC_DPCS2_interceptb "net DC_DPCS2_interceptb"
Toggle 0to1 DC_DPCS2_data_symclk_rep "net DC_DPCS2_data_symclk_rep"
Toggle 1to0 DC_DPCS2_data_symclk_rep "net DC_DPCS2_data_symclk_rep"
Toggle 0to1 DC_DPCS2_data_symclk "net DC_DPCS2_data_symclk"
Toggle 1to0 DC_DPCS2_data_symclk "net DC_DPCS2_data_symclk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_data_lane3_rep "net DC_DPCS2_data_lane3_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_data_lane3 "net DC_DPCS2_data_lane3[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_data_lane2_rep "net DC_DPCS2_data_lane2_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_data_lane2 "net DC_DPCS2_data_lane2[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_data_lane1_rep "net DC_DPCS2_data_lane1_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_data_lane1 "net DC_DPCS2_data_lane1[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_data_lane0_rep "net DC_DPCS2_data_lane0_rep[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_data_lane0 "net DC_DPCS2_data_lane0[31:0]"
Toggle 0to1 DC_DPCS2_data_cm_mode_en_rep "net DC_DPCS2_data_cm_mode_en_rep"
Toggle 1to0 DC_DPCS2_data_cm_mode_en_rep "net DC_DPCS2_data_cm_mode_en_rep"
Toggle 0to1 DC_DPCS2_data_cm_mode_en "net DC_DPCS2_data_cm_mode_en"
Toggle 1to0 DC_DPCS2_data_cm_mode_en "net DC_DPCS2_data_cm_mode_en"
Toggle 0to1 DC_DPCS2_crtc_v_update "net DC_DPCS2_crtc_v_update"
Toggle 1to0 DC_DPCS2_crtc_v_update "net DC_DPCS2_crtc_v_update"
Toggle 0to1 DC_DPCS2_cfg_wren_rep "net DC_DPCS2_cfg_wren_rep"
Toggle 1to0 DC_DPCS2_cfg_wren_rep "net DC_DPCS2_cfg_wren_rep"
Toggle 0to1 DC_DPCS2_cfg_wren "net DC_DPCS2_cfg_wren"
Toggle 1to0 DC_DPCS2_cfg_wren "net DC_DPCS2_cfg_wren"
Toggle 0to1 DC_DPCS2_cfg_reset_rep "net DC_DPCS2_cfg_reset_rep"
Toggle 1to0 DC_DPCS2_cfg_reset_rep "net DC_DPCS2_cfg_reset_rep"
Toggle 0to1 DC_DPCS2_cfg_reset "net DC_DPCS2_cfg_reset"
Toggle 1to0 DC_DPCS2_cfg_reset "net DC_DPCS2_cfg_reset"
Toggle 0to1 DC_DPCS2_cfg_rden_rep "net DC_DPCS2_cfg_rden_rep"
Toggle 1to0 DC_DPCS2_cfg_rden_rep "net DC_DPCS2_cfg_rden_rep"
Toggle 0to1 DC_DPCS2_cfg_rden "net DC_DPCS2_cfg_rden"
Toggle 1to0 DC_DPCS2_cfg_rden "net DC_DPCS2_cfg_rden"
Toggle 0to1 DC_DPCS2_cfg_mstrack_rep "net DC_DPCS2_cfg_mstrack_rep"
Toggle 1to0 DC_DPCS2_cfg_mstrack_rep "net DC_DPCS2_cfg_mstrack_rep"
Toggle 0to1 DC_DPCS2_cfg_mstrack "net DC_DPCS2_cfg_mstrack"
Toggle 1to0 DC_DPCS2_cfg_mstrack "net DC_DPCS2_cfg_mstrack"
Toggle 0to1 DC_DPCS2_cfg_clk_rep "net DC_DPCS2_cfg_clk_rep"
Toggle 1to0 DC_DPCS2_cfg_clk_rep "net DC_DPCS2_cfg_clk_rep"
Toggle 0to1 DC_DPCS2_cfg_clk "net DC_DPCS2_cfg_clk"
Toggle 1to0 DC_DPCS2_cfg_clk "net DC_DPCS2_cfg_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_cfg_addrdata_rep "net DC_DPCS2_cfg_addrdata_rep[7:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DC_DPCS2_cfg_addrdata "net DC_DPCS2_cfg_addrdata[7:0]"
Toggle 0to1 DDCAUX1_I2C_VPH_1V2_EN "net DDCAUX1_I2C_VPH_1V2_EN"
Toggle 1to0 DDCAUX1_I2C_VPH_1V2_EN "net DDCAUX1_I2C_VPH_1V2_EN"
Toggle 0to1 DDCAUX4_PWDNB "net DDCAUX4_PWDNB"
Toggle 1to0 DDCAUX4_PWDNB "net DDCAUX4_PWDNB"
Toggle 0to1 DDCAUX4_OE "net DDCAUX4_OE"
Toggle 1to0 DDCAUX4_OE "net DDCAUX4_OE"
Toggle 0to1 DDCAUX4_NEN_RTERM "net DDCAUX4_NEN_RTERM"
Toggle 1to0 DDCAUX4_NEN_RTERM "net DDCAUX4_NEN_RTERM"
Toggle 0to1 DDCAUX4_I2C_VPH_1V2_EN "net DDCAUX4_I2C_VPH_1V2_EN"
Toggle 1to0 DDCAUX4_I2C_VPH_1V2_EN "net DDCAUX4_I2C_VPH_1V2_EN"
Toggle 0to1 DDCAUX4_I2C_VIL_VIH_TUNE "net DDCAUX4_I2C_VIL_VIH_TUNE"
Toggle 1to0 DDCAUX4_I2C_VIL_VIH_TUNE "net DDCAUX4_I2C_VIL_VIH_TUNE"
Toggle 0to1 DDCAUX4_I2C_PADP_PD "net DDCAUX4_I2C_PADP_PD"
Toggle 1to0 DDCAUX4_I2C_PADP_PD "net DDCAUX4_I2C_PADP_PD"
Toggle 0to1 DDCAUX4_I2C_PADN_PD "net DDCAUX4_I2C_PADN_PD"
Toggle 1to0 DDCAUX4_I2C_PADN_PD "net DDCAUX4_I2C_PADN_PD"
Toggle 0to1 DDCAUX4_I2C_CTRL "net DDCAUX4_I2C_CTRL"
Toggle 1to0 DDCAUX4_I2C_CTRL "net DDCAUX4_I2C_CTRL"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX4_I2CY "net DDCAUX4_I2CY[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX4_I2CRXSEL "net DDCAUX4_I2CRXSEL[1:0]"
Toggle 0to1 DDCAUX4_I2CMODE "net DDCAUX4_I2CMODE"
Toggle 1to0 DDCAUX4_I2CMODE "net DDCAUX4_I2CMODE"
Toggle 0to1 DDCAUX4_DREN "net DDCAUX4_DREN"
Toggle 1to0 DDCAUX4_DREN "net DDCAUX4_DREN"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX4_DI2C "net DDCAUX4_DI2C[1:0]"
Toggle 0to1 DDCAUX4_DAUX "net DDCAUX4_DAUX"
Toggle 1to0 DDCAUX4_DAUX "net DDCAUX4_DAUX"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX4_AUX_VOD_TUNE "net DDCAUX4_AUX_VOD_TUNE[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX4_AUX_HYS_TUNE "net DDCAUX4_AUX_HYS_TUNE[1:0]"
Toggle 0to1 DDCAUX4_AUX_DP_DN_SWAP "net DDCAUX4_AUX_DP_DN_SWAP"
Toggle 1to0 DDCAUX4_AUX_DP_DN_SWAP "net DDCAUX4_AUX_DP_DN_SWAP"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX4_AUX_CTRL "net DDCAUX4_AUX_CTRL[3:0]"
Toggle 0to1 DDCAUX4_AUXY "net DDCAUX4_AUXY"
Toggle 1to0 DDCAUX4_AUXY "net DDCAUX4_AUXY"
Toggle 0to1 DDCAUX4_AUXMODE "net DDCAUX4_AUXMODE"
Toggle 1to0 DDCAUX4_AUXMODE "net DDCAUX4_AUXMODE"
Toggle 0to1 DDCAUX4_ALL_PWR_OK "net DDCAUX4_ALL_PWR_OK"
Toggle 1to0 DDCAUX4_ALL_PWR_OK "net DDCAUX4_ALL_PWR_OK"
Toggle 0to1 DDCAUX3_PWDNB "net DDCAUX3_PWDNB"
Toggle 1to0 DDCAUX3_PWDNB "net DDCAUX3_PWDNB"
Toggle 0to1 DDCAUX3_OE "net DDCAUX3_OE"
Toggle 1to0 DDCAUX3_OE "net DDCAUX3_OE"
Toggle 0to1 DDCAUX3_NEN_RTERM "net DDCAUX3_NEN_RTERM"
Toggle 1to0 DDCAUX3_NEN_RTERM "net DDCAUX3_NEN_RTERM"
Toggle 0to1 DDCAUX3_I2C_VPH_1V2_EN "net DDCAUX3_I2C_VPH_1V2_EN"
Toggle 1to0 DDCAUX3_I2C_VPH_1V2_EN "net DDCAUX3_I2C_VPH_1V2_EN"
Toggle 0to1 DDCAUX3_I2C_VIL_VIH_TUNE "net DDCAUX3_I2C_VIL_VIH_TUNE"
Toggle 1to0 DDCAUX3_I2C_VIL_VIH_TUNE "net DDCAUX3_I2C_VIL_VIH_TUNE"
Toggle 0to1 DDCAUX3_I2C_PADP_PD "net DDCAUX3_I2C_PADP_PD"
Toggle 1to0 DDCAUX3_I2C_PADP_PD "net DDCAUX3_I2C_PADP_PD"
Toggle 0to1 DDCAUX3_I2C_PADN_PD "net DDCAUX3_I2C_PADN_PD"
Toggle 1to0 DDCAUX3_I2C_PADN_PD "net DDCAUX3_I2C_PADN_PD"
Toggle 0to1 DDCAUX3_I2C_CTRL "net DDCAUX3_I2C_CTRL"
Toggle 1to0 DDCAUX3_I2C_CTRL "net DDCAUX3_I2C_CTRL"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX3_I2CY "net DDCAUX3_I2CY[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX3_I2CRXSEL "net DDCAUX3_I2CRXSEL[1:0]"
Toggle 0to1 DDCAUX3_I2CMODE "net DDCAUX3_I2CMODE"
Toggle 1to0 DDCAUX3_I2CMODE "net DDCAUX3_I2CMODE"
Toggle 0to1 DDCAUX3_DREN "net DDCAUX3_DREN"
Toggle 1to0 DDCAUX3_DREN "net DDCAUX3_DREN"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX3_DI2C "net DDCAUX3_DI2C[1:0]"
Toggle 0to1 DDCAUX3_DAUX "net DDCAUX3_DAUX"
Toggle 1to0 DDCAUX3_DAUX "net DDCAUX3_DAUX"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX3_AUX_VOD_TUNE "net DDCAUX3_AUX_VOD_TUNE[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX3_AUX_HYS_TUNE "net DDCAUX3_AUX_HYS_TUNE[1:0]"
Toggle 0to1 DDCAUX3_AUX_DP_DN_SWAP "net DDCAUX3_AUX_DP_DN_SWAP"
Toggle 1to0 DDCAUX3_AUX_DP_DN_SWAP "net DDCAUX3_AUX_DP_DN_SWAP"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DDCAUX3_AUX_CTRL "net DDCAUX3_AUX_CTRL[3:0]"
Toggle 0to1 DDCAUX3_AUXY "net DDCAUX3_AUXY"
Toggle 1to0 DDCAUX3_AUXY "net DDCAUX3_AUXY"
Toggle 0to1 DDCAUX3_AUXMODE "net DDCAUX3_AUXMODE"
Toggle 1to0 DDCAUX3_AUXMODE "net DDCAUX3_AUXMODE"
Toggle 0to1 DDCAUX3_ALL_PWR_OK "net DDCAUX3_ALL_PWR_OK"
Toggle 1to0 DDCAUX3_ALL_PWR_OK "net DDCAUX3_ALL_PWR_OK"
Toggle 0to1 DDCAUX2_I2C_VPH_1V2_EN "net DDCAUX2_I2C_VPH_1V2_EN"
Toggle 1to0 DDCAUX2_I2C_VPH_1V2_EN "net DDCAUX2_I2C_VPH_1V2_EN"
Toggle 0to1 DPCS3_DC_interrupt "net DPCS3_DC_interrupt"
Toggle 1to0 DPCS3_DC_interrupt "net DPCS3_DC_interrupt"
Toggle 0to1 DPCS3_DC_cfg_rddatvld "net DPCS3_DC_cfg_rddatvld"
Toggle 1to0 DPCS3_DC_cfg_rddatvld "net DPCS3_DC_cfg_rddatvld"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS3_DC_cfg_rddata "net DPCS3_DC_cfg_rddata[7:0]"
Toggle 0to1 DPCS3_DC_cfg_mstrreq "net DPCS3_DC_cfg_mstrreq"
Toggle 1to0 DPCS3_DC_cfg_mstrreq "net DPCS3_DC_cfg_mstrreq"
Toggle 0to1 DPCS3_DC_cfg_clk "net DPCS3_DC_cfg_clk"
Toggle 1to0 DPCS3_DC_cfg_clk "net DPCS3_DC_cfg_clk"
Toggle 0to1 DPCS2_DC_interrupt "net DPCS2_DC_interrupt"
Toggle 1to0 DPCS2_DC_interrupt "net DPCS2_DC_interrupt"
Toggle 0to1 DPCS2_DC_cfg_rddatvld "net DPCS2_DC_cfg_rddatvld"
Toggle 1to0 DPCS2_DC_cfg_rddatvld "net DPCS2_DC_cfg_rddatvld"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS2_DC_cfg_rddata "net DPCS2_DC_cfg_rddata[7:0]"
Toggle 0to1 DPCS2_DC_cfg_mstrreq "net DPCS2_DC_cfg_mstrreq"
Toggle 1to0 DPCS2_DC_cfg_mstrreq "net DPCS2_DC_cfg_mstrreq"
Toggle 0to1 DPCS2_DC_cfg_clk "net DPCS2_DC_cfg_clk"
Toggle 1to0 DPCS2_DC_cfg_clk "net DPCS2_DC_cfg_clk"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx0_dcc_byp_ac_cap "net DPCS_BPHY0_DISP_CNTL_dp_tx0_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx0_dcc_byp_ac_cap "net DPCS_BPHY0_DISP_CNTL_dp_tx0_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx1_dcc_byp_ac_cap "net DPCS_BPHY0_DISP_CNTL_dp_tx1_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx1_dcc_byp_ac_cap "net DPCS_BPHY0_DISP_CNTL_dp_tx1_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx2_dcc_byp_ac_cap "net DPCS_BPHY0_DISP_CNTL_dp_tx2_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx2_dcc_byp_ac_cap "net DPCS_BPHY0_DISP_CNTL_dp_tx2_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY0_DISP_CNTL_dp_tx3_dcc_byp_ac_cap "net DPCS_BPHY0_DISP_CNTL_dp_tx3_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY0_DISP_CNTL_dp_tx3_dcc_byp_ac_cap "net DPCS_BPHY0_DISP_CNTL_dp_tx3_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx0_dcc_byp_ac_cap "net DPCS_BPHY1_DISP_CNTL_dp_tx0_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx0_dcc_byp_ac_cap "net DPCS_BPHY1_DISP_CNTL_dp_tx0_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx1_dcc_byp_ac_cap "net DPCS_BPHY1_DISP_CNTL_dp_tx1_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx1_dcc_byp_ac_cap "net DPCS_BPHY1_DISP_CNTL_dp_tx1_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx2_dcc_byp_ac_cap "net DPCS_BPHY1_DISP_CNTL_dp_tx2_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx2_dcc_byp_ac_cap "net DPCS_BPHY1_DISP_CNTL_dp_tx2_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY1_DISP_CNTL_dp_tx3_dcc_byp_ac_cap "net DPCS_BPHY1_DISP_CNTL_dp_tx3_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY1_DISP_CNTL_dp_tx3_dcc_byp_ac_cap "net DPCS_BPHY1_DISP_CNTL_dp_tx3_dcc_byp_ac_cap"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_sup_rx_vco_vref_sel "net DPCS_BPHY3_sup_rx_vco_vref_sel[2:0]"
Toggle 0to1 DPCS_BPHY3_sstx_vregdrv_byp "net DPCS_BPHY3_sstx_vregdrv_byp"
Toggle 1to0 DPCS_BPHY3_sstx_vregdrv_byp "net DPCS_BPHY3_sstx_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_rx_vref_ctrl "net DPCS_BPHY3_rx_vref_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx3_invert "net DPCS_BPHY3_DISP_DATA_dp_tx3_invert"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx3_invert "net DPCS_BPHY3_DISP_DATA_dp_tx3_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx3_eq_pre "net DPCS_BPHY3_DISP_DATA_dp_tx3_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx3_eq_post "net DPCS_BPHY3_DISP_DATA_dp_tx3_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx3_eq_main "net DPCS_BPHY3_DISP_DATA_dp_tx3_eq_main[5:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx3_data_en "net DPCS_BPHY3_DISP_DATA_dp_tx3_data_en"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx3_data_en "net DPCS_BPHY3_DISP_DATA_dp_tx3_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx3_data "net DPCS_BPHY3_DISP_DATA_dp_tx3_data[19:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx3_clk_rdy "net DPCS_BPHY3_DISP_DATA_dp_tx3_clk_rdy"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx3_clk_rdy "net DPCS_BPHY3_DISP_DATA_dp_tx3_clk_rdy"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx3_clk "net DPCS_BPHY3_DISP_DATA_dp_tx3_clk"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx3_clk "net DPCS_BPHY3_DISP_DATA_dp_tx3_clk"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx3_beacon_en "net DPCS_BPHY3_DISP_DATA_dp_tx3_beacon_en"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx3_beacon_en "net DPCS_BPHY3_DISP_DATA_dp_tx3_beacon_en"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx2_invert "net DPCS_BPHY3_DISP_DATA_dp_tx2_invert"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx2_invert "net DPCS_BPHY3_DISP_DATA_dp_tx2_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx2_eq_pre "net DPCS_BPHY3_DISP_DATA_dp_tx2_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx2_eq_post "net DPCS_BPHY3_DISP_DATA_dp_tx2_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx2_eq_main "net DPCS_BPHY3_DISP_DATA_dp_tx2_eq_main[5:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx2_data_en "net DPCS_BPHY3_DISP_DATA_dp_tx2_data_en"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx2_data_en "net DPCS_BPHY3_DISP_DATA_dp_tx2_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx2_data "net DPCS_BPHY3_DISP_DATA_dp_tx2_data[19:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx2_clk_rdy "net DPCS_BPHY3_DISP_DATA_dp_tx2_clk_rdy"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx2_clk_rdy "net DPCS_BPHY3_DISP_DATA_dp_tx2_clk_rdy"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx2_clk "net DPCS_BPHY3_DISP_DATA_dp_tx2_clk"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx2_clk "net DPCS_BPHY3_DISP_DATA_dp_tx2_clk"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx2_beacon_en "net DPCS_BPHY3_DISP_DATA_dp_tx2_beacon_en"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx2_beacon_en "net DPCS_BPHY3_DISP_DATA_dp_tx2_beacon_en"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx1_invert "net DPCS_BPHY3_DISP_DATA_dp_tx1_invert"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx1_invert "net DPCS_BPHY3_DISP_DATA_dp_tx1_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx1_eq_pre "net DPCS_BPHY3_DISP_DATA_dp_tx1_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx1_eq_post "net DPCS_BPHY3_DISP_DATA_dp_tx1_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx1_eq_main "net DPCS_BPHY3_DISP_DATA_dp_tx1_eq_main[5:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx1_data_en "net DPCS_BPHY3_DISP_DATA_dp_tx1_data_en"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx1_data_en "net DPCS_BPHY3_DISP_DATA_dp_tx1_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx1_data "net DPCS_BPHY3_DISP_DATA_dp_tx1_data[19:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx1_clk_rdy "net DPCS_BPHY3_DISP_DATA_dp_tx1_clk_rdy"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx1_clk_rdy "net DPCS_BPHY3_DISP_DATA_dp_tx1_clk_rdy"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx1_clk "net DPCS_BPHY3_DISP_DATA_dp_tx1_clk"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx1_clk "net DPCS_BPHY3_DISP_DATA_dp_tx1_clk"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx1_beacon_en "net DPCS_BPHY3_DISP_DATA_dp_tx1_beacon_en"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx1_beacon_en "net DPCS_BPHY3_DISP_DATA_dp_tx1_beacon_en"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx0_invert "net DPCS_BPHY3_DISP_DATA_dp_tx0_invert"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx0_invert "net DPCS_BPHY3_DISP_DATA_dp_tx0_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx0_eq_pre "net DPCS_BPHY3_DISP_DATA_dp_tx0_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx0_eq_post "net DPCS_BPHY3_DISP_DATA_dp_tx0_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx0_eq_main "net DPCS_BPHY3_DISP_DATA_dp_tx0_eq_main[5:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx0_data_en "net DPCS_BPHY3_DISP_DATA_dp_tx0_data_en"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx0_data_en "net DPCS_BPHY3_DISP_DATA_dp_tx0_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_DATA_dp_tx0_data "net DPCS_BPHY3_DISP_DATA_dp_tx0_data[19:0]"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx0_clk_rdy "net DPCS_BPHY3_DISP_DATA_dp_tx0_clk_rdy"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx0_clk_rdy "net DPCS_BPHY3_DISP_DATA_dp_tx0_clk_rdy"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx0_clk "net DPCS_BPHY3_DISP_DATA_dp_tx0_clk"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx0_clk "net DPCS_BPHY3_DISP_DATA_dp_tx0_clk"
Toggle 0to1 DPCS_BPHY3_DISP_DATA_dp_tx0_beacon_en "net DPCS_BPHY3_DISP_DATA_dp_tx0_beacon_en"
Toggle 1to0 DPCS_BPHY3_DISP_DATA_dp_tx0_beacon_en "net DPCS_BPHY3_DISP_DATA_dp_tx0_beacon_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_tca_dp4_por "net DPCS_BPHY3_DISP_CNTL_tca_dp4_por"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_tca_dp4_por "net DPCS_BPHY3_DISP_CNTL_tca_dp4_por"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_ssrx_vco_ld_val "net DPCS_BPHY3_DISP_CNTL_ssrx_vco_ld_val[12:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_ssrx_ref_ld_val "net DPCS_BPHY3_DISP_CNTL_ssrx_ref_ld_val[6:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_ssrx_cdr_vco_lowfreq "net DPCS_BPHY3_DISP_CNTL_ssrx_cdr_vco_lowfreq"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_ssrx_cdr_vco_lowfreq "net DPCS_BPHY3_DISP_CNTL_ssrx_cdr_vco_lowfreq"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_hdmimode_enable "net DPCS_BPHY3_DISP_CNTL_hdmimode_enable"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_hdmimode_enable "net DPCS_BPHY3_DISP_CNTL_hdmimode_enable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk_div "net DPCS_BPHY3_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk_div[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_hdmi_mpllb_hdmi_div "net DPCS_BPHY3_DISP_CNTL_hdmi_mpllb_hdmi_div[2:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dpalt_disable_ack "net DPCS_BPHY3_DISP_CNTL_dpalt_disable_ack"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dpalt_disable_ack "net DPCS_BPHY3_DISP_CNTL_dpalt_disable_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx3_width "net DPCS_BPHY3_DISP_CNTL_dp_tx3_width[1:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_vregdrv_byp "net DPCS_BPHY3_DISP_CNTL_dp_tx3_vregdrv_byp"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_vregdrv_byp "net DPCS_BPHY3_DISP_CNTL_dp_tx3_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx3_term_ctrl "net DPCS_BPHY3_DISP_CNTL_dp_tx3_term_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_reset "net DPCS_BPHY3_DISP_CNTL_dp_tx3_reset"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_reset "net DPCS_BPHY3_DISP_CNTL_dp_tx3_reset"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_req "net DPCS_BPHY3_DISP_CNTL_dp_tx3_req"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_req "net DPCS_BPHY3_DISP_CNTL_dp_tx3_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx3_rboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx3_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx3_rate "net DPCS_BPHY3_DISP_CNTL_dp_tx3_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx3_pstate "net DPCS_BPHY3_DISP_CNTL_dp_tx3_pstate[1:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_mpll_en "net DPCS_BPHY3_DISP_CNTL_dp_tx3_mpll_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_mpll_en "net DPCS_BPHY3_DISP_CNTL_dp_tx3_mpll_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_lpd "net DPCS_BPHY3_DISP_CNTL_dp_tx3_lpd"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_lpd "net DPCS_BPHY3_DISP_CNTL_dp_tx3_lpd"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx3_in_generic_bus "net DPCS_BPHY3_DISP_CNTL_dp_tx3_in_generic_bus[4:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_iboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx3_iboost_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_iboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx3_iboost_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_hp_prot_en "net DPCS_BPHY3_DISP_CNTL_dp_tx3_hp_prot_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_hp_prot_en "net DPCS_BPHY3_DISP_CNTL_dp_tx3_hp_prot_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_disable "net DPCS_BPHY3_DISP_CNTL_dp_tx3_disable"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_disable "net DPCS_BPHY3_DISP_CNTL_dp_tx3_disable"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_detrx_req "net DPCS_BPHY3_DISP_CNTL_dp_tx3_detrx_req"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_detrx_req "net DPCS_BPHY3_DISP_CNTL_dp_tx3_detrx_req"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_dcc_byp_ac_cap "net DPCS_BPHY3_DISP_CNTL_dp_tx3_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_dcc_byp_ac_cap "net DPCS_BPHY3_DISP_CNTL_dp_tx3_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx3_bypass_eq_calc "net DPCS_BPHY3_DISP_CNTL_dp_tx3_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx3_bypass_eq_calc "net DPCS_BPHY3_DISP_CNTL_dp_tx3_bypass_eq_calc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx2_width "net DPCS_BPHY3_DISP_CNTL_dp_tx2_width[1:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_vregdrv_byp "net DPCS_BPHY3_DISP_CNTL_dp_tx2_vregdrv_byp"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_vregdrv_byp "net DPCS_BPHY3_DISP_CNTL_dp_tx2_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx2_term_ctrl "net DPCS_BPHY3_DISP_CNTL_dp_tx2_term_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_reset "net DPCS_BPHY3_DISP_CNTL_dp_tx2_reset"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_reset "net DPCS_BPHY3_DISP_CNTL_dp_tx2_reset"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_req "net DPCS_BPHY3_DISP_CNTL_dp_tx2_req"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_req "net DPCS_BPHY3_DISP_CNTL_dp_tx2_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx2_rboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx2_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx2_rate "net DPCS_BPHY3_DISP_CNTL_dp_tx2_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx2_pstate "net DPCS_BPHY3_DISP_CNTL_dp_tx2_pstate[1:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_mpll_en "net DPCS_BPHY3_DISP_CNTL_dp_tx2_mpll_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_mpll_en "net DPCS_BPHY3_DISP_CNTL_dp_tx2_mpll_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_lpd "net DPCS_BPHY3_DISP_CNTL_dp_tx2_lpd"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_lpd "net DPCS_BPHY3_DISP_CNTL_dp_tx2_lpd"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx2_in_generic_bus "net DPCS_BPHY3_DISP_CNTL_dp_tx2_in_generic_bus[4:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_iboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx2_iboost_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_iboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx2_iboost_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_hp_prot_en "net DPCS_BPHY3_DISP_CNTL_dp_tx2_hp_prot_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_hp_prot_en "net DPCS_BPHY3_DISP_CNTL_dp_tx2_hp_prot_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_disable "net DPCS_BPHY3_DISP_CNTL_dp_tx2_disable"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_disable "net DPCS_BPHY3_DISP_CNTL_dp_tx2_disable"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_detrx_req "net DPCS_BPHY3_DISP_CNTL_dp_tx2_detrx_req"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_detrx_req "net DPCS_BPHY3_DISP_CNTL_dp_tx2_detrx_req"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_dcc_byp_ac_cap "net DPCS_BPHY3_DISP_CNTL_dp_tx2_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_dcc_byp_ac_cap "net DPCS_BPHY3_DISP_CNTL_dp_tx2_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx2_bypass_eq_calc "net DPCS_BPHY3_DISP_CNTL_dp_tx2_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx2_bypass_eq_calc "net DPCS_BPHY3_DISP_CNTL_dp_tx2_bypass_eq_calc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx1_width "net DPCS_BPHY3_DISP_CNTL_dp_tx1_width[1:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_vregdrv_byp "net DPCS_BPHY3_DISP_CNTL_dp_tx1_vregdrv_byp"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_vregdrv_byp "net DPCS_BPHY3_DISP_CNTL_dp_tx1_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx1_term_ctrl "net DPCS_BPHY3_DISP_CNTL_dp_tx1_term_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_reset "net DPCS_BPHY3_DISP_CNTL_dp_tx1_reset"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_reset "net DPCS_BPHY3_DISP_CNTL_dp_tx1_reset"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_req "net DPCS_BPHY3_DISP_CNTL_dp_tx1_req"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_req "net DPCS_BPHY3_DISP_CNTL_dp_tx1_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx1_rboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx1_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx1_rate "net DPCS_BPHY3_DISP_CNTL_dp_tx1_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx1_pstate "net DPCS_BPHY3_DISP_CNTL_dp_tx1_pstate[1:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_mpll_en "net DPCS_BPHY3_DISP_CNTL_dp_tx1_mpll_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_mpll_en "net DPCS_BPHY3_DISP_CNTL_dp_tx1_mpll_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_lpd "net DPCS_BPHY3_DISP_CNTL_dp_tx1_lpd"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_lpd "net DPCS_BPHY3_DISP_CNTL_dp_tx1_lpd"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx1_in_generic_bus "net DPCS_BPHY3_DISP_CNTL_dp_tx1_in_generic_bus[4:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_iboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx1_iboost_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_iboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx1_iboost_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_hp_prot_en "net DPCS_BPHY3_DISP_CNTL_dp_tx1_hp_prot_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_hp_prot_en "net DPCS_BPHY3_DISP_CNTL_dp_tx1_hp_prot_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_disable "net DPCS_BPHY3_DISP_CNTL_dp_tx1_disable"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_disable "net DPCS_BPHY3_DISP_CNTL_dp_tx1_disable"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_detrx_req "net DPCS_BPHY3_DISP_CNTL_dp_tx1_detrx_req"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_detrx_req "net DPCS_BPHY3_DISP_CNTL_dp_tx1_detrx_req"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_dcc_byp_ac_cap "net DPCS_BPHY3_DISP_CNTL_dp_tx1_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_dcc_byp_ac_cap "net DPCS_BPHY3_DISP_CNTL_dp_tx1_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx1_bypass_eq_calc "net DPCS_BPHY3_DISP_CNTL_dp_tx1_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx1_bypass_eq_calc "net DPCS_BPHY3_DISP_CNTL_dp_tx1_bypass_eq_calc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx0_width "net DPCS_BPHY3_DISP_CNTL_dp_tx0_width[1:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_vregdrv_byp "net DPCS_BPHY3_DISP_CNTL_dp_tx0_vregdrv_byp"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_vregdrv_byp "net DPCS_BPHY3_DISP_CNTL_dp_tx0_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx0_term_ctrl "net DPCS_BPHY3_DISP_CNTL_dp_tx0_term_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_reset "net DPCS_BPHY3_DISP_CNTL_dp_tx0_reset"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_reset "net DPCS_BPHY3_DISP_CNTL_dp_tx0_reset"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_req "net DPCS_BPHY3_DISP_CNTL_dp_tx0_req"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_req "net DPCS_BPHY3_DISP_CNTL_dp_tx0_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx0_rboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx0_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx0_rate "net DPCS_BPHY3_DISP_CNTL_dp_tx0_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx0_pstate "net DPCS_BPHY3_DISP_CNTL_dp_tx0_pstate[1:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_mpll_en "net DPCS_BPHY3_DISP_CNTL_dp_tx0_mpll_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_mpll_en "net DPCS_BPHY3_DISP_CNTL_dp_tx0_mpll_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_lpd "net DPCS_BPHY3_DISP_CNTL_dp_tx0_lpd"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_lpd "net DPCS_BPHY3_DISP_CNTL_dp_tx0_lpd"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_tx0_in_generic_bus "net DPCS_BPHY3_DISP_CNTL_dp_tx0_in_generic_bus[4:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_iboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx0_iboost_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_iboost_en "net DPCS_BPHY3_DISP_CNTL_dp_tx0_iboost_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_hp_prot_en "net DPCS_BPHY3_DISP_CNTL_dp_tx0_hp_prot_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_hp_prot_en "net DPCS_BPHY3_DISP_CNTL_dp_tx0_hp_prot_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_disable "net DPCS_BPHY3_DISP_CNTL_dp_tx0_disable"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_disable "net DPCS_BPHY3_DISP_CNTL_dp_tx0_disable"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_detrx_req "net DPCS_BPHY3_DISP_CNTL_dp_tx0_detrx_req"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_detrx_req "net DPCS_BPHY3_DISP_CNTL_dp_tx0_detrx_req"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_dcc_byp_ac_cap "net DPCS_BPHY3_DISP_CNTL_dp_tx0_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_dcc_byp_ac_cap "net DPCS_BPHY3_DISP_CNTL_dp_tx0_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_tx0_bypass_eq_calc "net DPCS_BPHY3_DISP_CNTL_dp_tx0_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_tx0_bypass_eq_calc "net DPCS_BPHY3_DISP_CNTL_dp_tx0_bypass_eq_calc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_ref_clk_mpllb_div "net DPCS_BPHY3_DISP_CNTL_dp_ref_clk_mpllb_div[2:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_ref_clk_en "net DPCS_BPHY3_DISP_CNTL_dp_ref_clk_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_ref_clk_en "net DPCS_BPHY3_DISP_CNTL_dp_ref_clk_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_word_div2_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_word_div2_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_word_div2_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_word_div2_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_v2i "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_v2i[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_tx_clk_div "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_tx_clk_div[2:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_up_spread "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_up_spread"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_up_spread "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_up_spread"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_stepsize "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_stepsize[20:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_peak "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_peak[19:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_ssc_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_pmix_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_pmix_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_pmix_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_pmix_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_multiplier "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_multiplier[11:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_init_cal_disable "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_init_cal_disable"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_init_cal_disable "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_init_cal_disable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_freq_vco "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_freq_vco[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_rem "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_rem[15:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_quot "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_quot[15:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_den "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_den[15:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_cfg_update_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_cfg_update_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_cfg_update_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_fracn_cfg_update_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_force_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_force_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_force_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_force_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_div_multiplier "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_div_multiplier[7:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_div_clk_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_div_clk_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_div_clk_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_div_clk_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_div5_clk_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_div5_clk_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_div5_clk_en "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_div5_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_cp_prop_gs "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_cp_prop_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_cp_prop "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_cp_prop[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_cp_int_gs "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_cp_int_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_DISP_CNTL_dp_mpllb_cp_int "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_cp_int[6:0]"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_mpllb_cal_force "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_cal_force"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_mpllb_cal_force "net DPCS_BPHY3_DISP_CNTL_dp_mpllb_cal_force"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_lane3_rx2tx_par_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane3_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_lane3_rx2tx_par_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane3_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_lane2_rx2tx_par_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane2_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_lane2_rx2tx_par_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane2_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_lane1_rx2tx_par_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane1_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_lane1_rx2tx_par_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane1_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY3_DISP_CNTL_dp_lane0_rx2tx_par_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane0_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY3_DISP_CNTL_dp_lane0_rx2tx_par_lb_en "net DPCS_BPHY3_DISP_CNTL_dp_lane0_rx2tx_par_lb_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_DISP_tx_vswing_lvl "net DPCS_BPHY3_COMM_DISP_tx_vswing_lvl[2:0]"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_test_powerdown "net DPCS_BPHY3_COMM_DISP_test_powerdown"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_test_powerdown "net DPCS_BPHY3_COMM_DISP_test_powerdown"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_sup_pre_hp "net DPCS_BPHY3_COMM_DISP_sup_pre_hp"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_sup_pre_hp "net DPCS_BPHY3_COMM_DISP_sup_pre_hp"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_rtune_req "net DPCS_BPHY3_COMM_DISP_rtune_req"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_rtune_req "net DPCS_BPHY3_COMM_DISP_rtune_req"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_rext_en "net DPCS_BPHY3_COMM_DISP_rext_en"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_rext_en "net DPCS_BPHY3_COMM_DISP_rext_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_DISP_rext_ctrl "net DPCS_BPHY3_COMM_DISP_rext_ctrl[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_DISP_ref_range "net DPCS_BPHY3_COMM_DISP_ref_range[2:0]"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_ref_clkdet_en "net DPCS_BPHY3_COMM_DISP_ref_clkdet_en"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_ref_clkdet_en "net DPCS_BPHY3_COMM_DISP_ref_clkdet_en"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_phy_reset "net DPCS_BPHY3_COMM_DISP_phy_reset"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_phy_reset "net DPCS_BPHY3_COMM_DISP_phy_reset"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_DISP_dco_range "net DPCS_BPHY3_COMM_DISP_dco_range[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_DISP_dco_finetune "net DPCS_BPHY3_COMM_DISP_dco_finetune[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_DISP_cmn_in_generic_bus "net DPCS_BPHY3_COMM_DISP_cmn_in_generic_bus[4:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_DISP_SRAM_sram_rd_data "net DPCS_BPHY3_COMM_DISP_SRAM_sram_rd_data[15:0]"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_SRAM_sram_ext_ld_done "net DPCS_BPHY3_COMM_DISP_SRAM_sram_ext_ld_done"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_SRAM_sram_ext_ld_done "net DPCS_BPHY3_COMM_DISP_SRAM_sram_ext_ld_done"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_SRAM_sram_bypass "net DPCS_BPHY3_COMM_DISP_SRAM_sram_bypass"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_SRAM_sram_bypass "net DPCS_BPHY3_COMM_DISP_SRAM_sram_bypass"
Toggle 0to1 DPCS_BPHY3_COMM_DISP_APB_tca_apb_rst_n "net DPCS_BPHY3_COMM_DISP_APB_tca_apb_rst_n"
Toggle 1to0 DPCS_BPHY3_COMM_DISP_APB_tca_apb_rst_n "net DPCS_BPHY3_COMM_DISP_APB_tca_apb_rst_n"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_pma_pwr_stable "net DPCS_BPHY3_COMM_COMBO_pma_pwr_stable"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_pma_pwr_stable "net DPCS_BPHY3_COMM_COMBO_pma_pwr_stable"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_pg_mode_en "net DPCS_BPHY3_COMM_COMBO_pg_mode_en"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_pg_mode_en "net DPCS_BPHY3_COMM_COMBO_pg_mode_en"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_pcs_pwr_stable "net DPCS_BPHY3_COMM_COMBO_pcs_pwr_stable"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_pcs_pwr_stable "net DPCS_BPHY3_COMM_COMBO_pcs_pwr_stable"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_dp_pg_reset "net DPCS_BPHY3_COMM_COMBO_dp_pg_reset"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_dp_pg_reset "net DPCS_BPHY3_COMM_COMBO_dp_pg_reset"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_cr_para_sel "net DPCS_BPHY3_COMM_COMBO_cr_para_sel"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_cr_para_sel "net DPCS_BPHY3_COMM_COMBO_cr_para_sel"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_ana_pwr_en "net DPCS_BPHY3_COMM_COMBO_ana_pwr_en"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_ana_pwr_en "net DPCS_BPHY3_COMM_COMBO_ana_pwr_en"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_CR_cr_para_wr_en "net DPCS_BPHY3_COMM_COMBO_CR_cr_para_wr_en"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_CR_cr_para_wr_en "net DPCS_BPHY3_COMM_COMBO_CR_cr_para_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_COMBO_CR_cr_para_wr_data "net DPCS_BPHY3_COMM_COMBO_CR_cr_para_wr_data[15:0]"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_CR_cr_para_rd_en "net DPCS_BPHY3_COMM_COMBO_CR_cr_para_rd_en"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_CR_cr_para_rd_en "net DPCS_BPHY3_COMM_COMBO_CR_cr_para_rd_en"
Toggle 0to1 DPCS_BPHY3_COMM_COMBO_CR_cr_para_clk "net DPCS_BPHY3_COMM_COMBO_CR_cr_para_clk"
Toggle 1to0 DPCS_BPHY3_COMM_COMBO_CR_cr_para_clk "net DPCS_BPHY3_COMM_COMBO_CR_cr_para_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY3_COMM_COMBO_CR_cr_para_addr "net DPCS_BPHY3_COMM_COMBO_CR_cr_para_addr[15:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_sup_rx_vco_vref_sel "net DPCS_BPHY2_sup_rx_vco_vref_sel[2:0]"
Toggle 0to1 DPCS_BPHY2_sstx_vregdrv_byp "net DPCS_BPHY2_sstx_vregdrv_byp"
Toggle 1to0 DPCS_BPHY2_sstx_vregdrv_byp "net DPCS_BPHY2_sstx_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_rx_vref_ctrl "net DPCS_BPHY2_rx_vref_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx3_invert "net DPCS_BPHY2_DISP_DATA_dp_tx3_invert"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx3_invert "net DPCS_BPHY2_DISP_DATA_dp_tx3_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx3_eq_pre "net DPCS_BPHY2_DISP_DATA_dp_tx3_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx3_eq_post "net DPCS_BPHY2_DISP_DATA_dp_tx3_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx3_eq_main "net DPCS_BPHY2_DISP_DATA_dp_tx3_eq_main[5:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx3_data_en "net DPCS_BPHY2_DISP_DATA_dp_tx3_data_en"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx3_data_en "net DPCS_BPHY2_DISP_DATA_dp_tx3_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx3_data "net DPCS_BPHY2_DISP_DATA_dp_tx3_data[19:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx3_clk_rdy "net DPCS_BPHY2_DISP_DATA_dp_tx3_clk_rdy"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx3_clk_rdy "net DPCS_BPHY2_DISP_DATA_dp_tx3_clk_rdy"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx3_clk "net DPCS_BPHY2_DISP_DATA_dp_tx3_clk"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx3_clk "net DPCS_BPHY2_DISP_DATA_dp_tx3_clk"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx3_beacon_en "net DPCS_BPHY2_DISP_DATA_dp_tx3_beacon_en"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx3_beacon_en "net DPCS_BPHY2_DISP_DATA_dp_tx3_beacon_en"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx2_invert "net DPCS_BPHY2_DISP_DATA_dp_tx2_invert"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx2_invert "net DPCS_BPHY2_DISP_DATA_dp_tx2_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx2_eq_pre "net DPCS_BPHY2_DISP_DATA_dp_tx2_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx2_eq_post "net DPCS_BPHY2_DISP_DATA_dp_tx2_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx2_eq_main "net DPCS_BPHY2_DISP_DATA_dp_tx2_eq_main[5:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx2_data_en "net DPCS_BPHY2_DISP_DATA_dp_tx2_data_en"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx2_data_en "net DPCS_BPHY2_DISP_DATA_dp_tx2_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx2_data "net DPCS_BPHY2_DISP_DATA_dp_tx2_data[19:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx2_clk_rdy "net DPCS_BPHY2_DISP_DATA_dp_tx2_clk_rdy"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx2_clk_rdy "net DPCS_BPHY2_DISP_DATA_dp_tx2_clk_rdy"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx2_clk "net DPCS_BPHY2_DISP_DATA_dp_tx2_clk"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx2_clk "net DPCS_BPHY2_DISP_DATA_dp_tx2_clk"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx2_beacon_en "net DPCS_BPHY2_DISP_DATA_dp_tx2_beacon_en"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx2_beacon_en "net DPCS_BPHY2_DISP_DATA_dp_tx2_beacon_en"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx1_invert "net DPCS_BPHY2_DISP_DATA_dp_tx1_invert"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx1_invert "net DPCS_BPHY2_DISP_DATA_dp_tx1_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx1_eq_pre "net DPCS_BPHY2_DISP_DATA_dp_tx1_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx1_eq_post "net DPCS_BPHY2_DISP_DATA_dp_tx1_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx1_eq_main "net DPCS_BPHY2_DISP_DATA_dp_tx1_eq_main[5:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx1_data_en "net DPCS_BPHY2_DISP_DATA_dp_tx1_data_en"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx1_data_en "net DPCS_BPHY2_DISP_DATA_dp_tx1_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx1_data "net DPCS_BPHY2_DISP_DATA_dp_tx1_data[19:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx1_clk_rdy "net DPCS_BPHY2_DISP_DATA_dp_tx1_clk_rdy"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx1_clk_rdy "net DPCS_BPHY2_DISP_DATA_dp_tx1_clk_rdy"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx1_clk "net DPCS_BPHY2_DISP_DATA_dp_tx1_clk"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx1_clk "net DPCS_BPHY2_DISP_DATA_dp_tx1_clk"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx1_beacon_en "net DPCS_BPHY2_DISP_DATA_dp_tx1_beacon_en"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx1_beacon_en "net DPCS_BPHY2_DISP_DATA_dp_tx1_beacon_en"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx0_invert "net DPCS_BPHY2_DISP_DATA_dp_tx0_invert"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx0_invert "net DPCS_BPHY2_DISP_DATA_dp_tx0_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx0_eq_pre "net DPCS_BPHY2_DISP_DATA_dp_tx0_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx0_eq_post "net DPCS_BPHY2_DISP_DATA_dp_tx0_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx0_eq_main "net DPCS_BPHY2_DISP_DATA_dp_tx0_eq_main[5:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx0_data_en "net DPCS_BPHY2_DISP_DATA_dp_tx0_data_en"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx0_data_en "net DPCS_BPHY2_DISP_DATA_dp_tx0_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_DATA_dp_tx0_data "net DPCS_BPHY2_DISP_DATA_dp_tx0_data[19:0]"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx0_clk_rdy "net DPCS_BPHY2_DISP_DATA_dp_tx0_clk_rdy"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx0_clk_rdy "net DPCS_BPHY2_DISP_DATA_dp_tx0_clk_rdy"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx0_clk "net DPCS_BPHY2_DISP_DATA_dp_tx0_clk"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx0_clk "net DPCS_BPHY2_DISP_DATA_dp_tx0_clk"
Toggle 0to1 DPCS_BPHY2_DISP_DATA_dp_tx0_beacon_en "net DPCS_BPHY2_DISP_DATA_dp_tx0_beacon_en"
Toggle 1to0 DPCS_BPHY2_DISP_DATA_dp_tx0_beacon_en "net DPCS_BPHY2_DISP_DATA_dp_tx0_beacon_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_tca_dp4_por "net DPCS_BPHY2_DISP_CNTL_tca_dp4_por"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_tca_dp4_por "net DPCS_BPHY2_DISP_CNTL_tca_dp4_por"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_ssrx_vco_ld_val "net DPCS_BPHY2_DISP_CNTL_ssrx_vco_ld_val[12:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_ssrx_ref_ld_val "net DPCS_BPHY2_DISP_CNTL_ssrx_ref_ld_val[6:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_ssrx_cdr_vco_lowfreq "net DPCS_BPHY2_DISP_CNTL_ssrx_cdr_vco_lowfreq"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_ssrx_cdr_vco_lowfreq "net DPCS_BPHY2_DISP_CNTL_ssrx_cdr_vco_lowfreq"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_hdmimode_enable "net DPCS_BPHY2_DISP_CNTL_hdmimode_enable"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_hdmimode_enable "net DPCS_BPHY2_DISP_CNTL_hdmimode_enable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk_div "net DPCS_BPHY2_DISP_CNTL_hdmi_mpllb_hdmi_pixel_clk_div[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_hdmi_mpllb_hdmi_div "net DPCS_BPHY2_DISP_CNTL_hdmi_mpllb_hdmi_div[2:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dpalt_disable_ack "net DPCS_BPHY2_DISP_CNTL_dpalt_disable_ack"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dpalt_disable_ack "net DPCS_BPHY2_DISP_CNTL_dpalt_disable_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx3_width "net DPCS_BPHY2_DISP_CNTL_dp_tx3_width[1:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_vregdrv_byp "net DPCS_BPHY2_DISP_CNTL_dp_tx3_vregdrv_byp"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_vregdrv_byp "net DPCS_BPHY2_DISP_CNTL_dp_tx3_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx3_term_ctrl "net DPCS_BPHY2_DISP_CNTL_dp_tx3_term_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_reset "net DPCS_BPHY2_DISP_CNTL_dp_tx3_reset"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_reset "net DPCS_BPHY2_DISP_CNTL_dp_tx3_reset"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_req "net DPCS_BPHY2_DISP_CNTL_dp_tx3_req"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_req "net DPCS_BPHY2_DISP_CNTL_dp_tx3_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx3_rboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx3_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx3_rate "net DPCS_BPHY2_DISP_CNTL_dp_tx3_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx3_pstate "net DPCS_BPHY2_DISP_CNTL_dp_tx3_pstate[1:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_mpll_en "net DPCS_BPHY2_DISP_CNTL_dp_tx3_mpll_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_mpll_en "net DPCS_BPHY2_DISP_CNTL_dp_tx3_mpll_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_lpd "net DPCS_BPHY2_DISP_CNTL_dp_tx3_lpd"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_lpd "net DPCS_BPHY2_DISP_CNTL_dp_tx3_lpd"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx3_in_generic_bus "net DPCS_BPHY2_DISP_CNTL_dp_tx3_in_generic_bus[4:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_iboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx3_iboost_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_iboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx3_iboost_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_hp_prot_en "net DPCS_BPHY2_DISP_CNTL_dp_tx3_hp_prot_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_hp_prot_en "net DPCS_BPHY2_DISP_CNTL_dp_tx3_hp_prot_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_disable "net DPCS_BPHY2_DISP_CNTL_dp_tx3_disable"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_disable "net DPCS_BPHY2_DISP_CNTL_dp_tx3_disable"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_detrx_req "net DPCS_BPHY2_DISP_CNTL_dp_tx3_detrx_req"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_detrx_req "net DPCS_BPHY2_DISP_CNTL_dp_tx3_detrx_req"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_dcc_byp_ac_cap "net DPCS_BPHY2_DISP_CNTL_dp_tx3_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_dcc_byp_ac_cap "net DPCS_BPHY2_DISP_CNTL_dp_tx3_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx3_bypass_eq_calc "net DPCS_BPHY2_DISP_CNTL_dp_tx3_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx3_bypass_eq_calc "net DPCS_BPHY2_DISP_CNTL_dp_tx3_bypass_eq_calc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx2_width "net DPCS_BPHY2_DISP_CNTL_dp_tx2_width[1:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_vregdrv_byp "net DPCS_BPHY2_DISP_CNTL_dp_tx2_vregdrv_byp"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_vregdrv_byp "net DPCS_BPHY2_DISP_CNTL_dp_tx2_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx2_term_ctrl "net DPCS_BPHY2_DISP_CNTL_dp_tx2_term_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_reset "net DPCS_BPHY2_DISP_CNTL_dp_tx2_reset"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_reset "net DPCS_BPHY2_DISP_CNTL_dp_tx2_reset"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_req "net DPCS_BPHY2_DISP_CNTL_dp_tx2_req"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_req "net DPCS_BPHY2_DISP_CNTL_dp_tx2_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx2_rboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx2_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx2_rate "net DPCS_BPHY2_DISP_CNTL_dp_tx2_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx2_pstate "net DPCS_BPHY2_DISP_CNTL_dp_tx2_pstate[1:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_mpll_en "net DPCS_BPHY2_DISP_CNTL_dp_tx2_mpll_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_mpll_en "net DPCS_BPHY2_DISP_CNTL_dp_tx2_mpll_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_lpd "net DPCS_BPHY2_DISP_CNTL_dp_tx2_lpd"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_lpd "net DPCS_BPHY2_DISP_CNTL_dp_tx2_lpd"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx2_in_generic_bus "net DPCS_BPHY2_DISP_CNTL_dp_tx2_in_generic_bus[4:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_iboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx2_iboost_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_iboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx2_iboost_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_hp_prot_en "net DPCS_BPHY2_DISP_CNTL_dp_tx2_hp_prot_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_hp_prot_en "net DPCS_BPHY2_DISP_CNTL_dp_tx2_hp_prot_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_disable "net DPCS_BPHY2_DISP_CNTL_dp_tx2_disable"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_disable "net DPCS_BPHY2_DISP_CNTL_dp_tx2_disable"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_detrx_req "net DPCS_BPHY2_DISP_CNTL_dp_tx2_detrx_req"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_detrx_req "net DPCS_BPHY2_DISP_CNTL_dp_tx2_detrx_req"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_dcc_byp_ac_cap "net DPCS_BPHY2_DISP_CNTL_dp_tx2_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_dcc_byp_ac_cap "net DPCS_BPHY2_DISP_CNTL_dp_tx2_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx2_bypass_eq_calc "net DPCS_BPHY2_DISP_CNTL_dp_tx2_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx2_bypass_eq_calc "net DPCS_BPHY2_DISP_CNTL_dp_tx2_bypass_eq_calc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx1_width "net DPCS_BPHY2_DISP_CNTL_dp_tx1_width[1:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_vregdrv_byp "net DPCS_BPHY2_DISP_CNTL_dp_tx1_vregdrv_byp"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_vregdrv_byp "net DPCS_BPHY2_DISP_CNTL_dp_tx1_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx1_term_ctrl "net DPCS_BPHY2_DISP_CNTL_dp_tx1_term_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_reset "net DPCS_BPHY2_DISP_CNTL_dp_tx1_reset"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_reset "net DPCS_BPHY2_DISP_CNTL_dp_tx1_reset"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_req "net DPCS_BPHY2_DISP_CNTL_dp_tx1_req"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_req "net DPCS_BPHY2_DISP_CNTL_dp_tx1_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx1_rboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx1_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx1_rate "net DPCS_BPHY2_DISP_CNTL_dp_tx1_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx1_pstate "net DPCS_BPHY2_DISP_CNTL_dp_tx1_pstate[1:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_mpll_en "net DPCS_BPHY2_DISP_CNTL_dp_tx1_mpll_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_mpll_en "net DPCS_BPHY2_DISP_CNTL_dp_tx1_mpll_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_lpd "net DPCS_BPHY2_DISP_CNTL_dp_tx1_lpd"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_lpd "net DPCS_BPHY2_DISP_CNTL_dp_tx1_lpd"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx1_in_generic_bus "net DPCS_BPHY2_DISP_CNTL_dp_tx1_in_generic_bus[4:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_iboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx1_iboost_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_iboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx1_iboost_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_hp_prot_en "net DPCS_BPHY2_DISP_CNTL_dp_tx1_hp_prot_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_hp_prot_en "net DPCS_BPHY2_DISP_CNTL_dp_tx1_hp_prot_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_disable "net DPCS_BPHY2_DISP_CNTL_dp_tx1_disable"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_disable "net DPCS_BPHY2_DISP_CNTL_dp_tx1_disable"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_detrx_req "net DPCS_BPHY2_DISP_CNTL_dp_tx1_detrx_req"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_detrx_req "net DPCS_BPHY2_DISP_CNTL_dp_tx1_detrx_req"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_dcc_byp_ac_cap "net DPCS_BPHY2_DISP_CNTL_dp_tx1_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_dcc_byp_ac_cap "net DPCS_BPHY2_DISP_CNTL_dp_tx1_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx1_bypass_eq_calc "net DPCS_BPHY2_DISP_CNTL_dp_tx1_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx1_bypass_eq_calc "net DPCS_BPHY2_DISP_CNTL_dp_tx1_bypass_eq_calc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx0_width "net DPCS_BPHY2_DISP_CNTL_dp_tx0_width[1:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_vregdrv_byp "net DPCS_BPHY2_DISP_CNTL_dp_tx0_vregdrv_byp"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_vregdrv_byp "net DPCS_BPHY2_DISP_CNTL_dp_tx0_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx0_term_ctrl "net DPCS_BPHY2_DISP_CNTL_dp_tx0_term_ctrl[2:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_reset "net DPCS_BPHY2_DISP_CNTL_dp_tx0_reset"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_reset "net DPCS_BPHY2_DISP_CNTL_dp_tx0_reset"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_req "net DPCS_BPHY2_DISP_CNTL_dp_tx0_req"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_req "net DPCS_BPHY2_DISP_CNTL_dp_tx0_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx0_rboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx0_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx0_rate "net DPCS_BPHY2_DISP_CNTL_dp_tx0_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx0_pstate "net DPCS_BPHY2_DISP_CNTL_dp_tx0_pstate[1:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_mpll_en "net DPCS_BPHY2_DISP_CNTL_dp_tx0_mpll_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_mpll_en "net DPCS_BPHY2_DISP_CNTL_dp_tx0_mpll_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_lpd "net DPCS_BPHY2_DISP_CNTL_dp_tx0_lpd"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_lpd "net DPCS_BPHY2_DISP_CNTL_dp_tx0_lpd"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_tx0_in_generic_bus "net DPCS_BPHY2_DISP_CNTL_dp_tx0_in_generic_bus[4:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_iboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx0_iboost_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_iboost_en "net DPCS_BPHY2_DISP_CNTL_dp_tx0_iboost_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_hp_prot_en "net DPCS_BPHY2_DISP_CNTL_dp_tx0_hp_prot_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_hp_prot_en "net DPCS_BPHY2_DISP_CNTL_dp_tx0_hp_prot_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_disable "net DPCS_BPHY2_DISP_CNTL_dp_tx0_disable"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_disable "net DPCS_BPHY2_DISP_CNTL_dp_tx0_disable"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_detrx_req "net DPCS_BPHY2_DISP_CNTL_dp_tx0_detrx_req"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_detrx_req "net DPCS_BPHY2_DISP_CNTL_dp_tx0_detrx_req"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_dcc_byp_ac_cap "net DPCS_BPHY2_DISP_CNTL_dp_tx0_dcc_byp_ac_cap"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_dcc_byp_ac_cap "net DPCS_BPHY2_DISP_CNTL_dp_tx0_dcc_byp_ac_cap"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_tx0_bypass_eq_calc "net DPCS_BPHY2_DISP_CNTL_dp_tx0_bypass_eq_calc"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_tx0_bypass_eq_calc "net DPCS_BPHY2_DISP_CNTL_dp_tx0_bypass_eq_calc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_ref_clk_mpllb_div "net DPCS_BPHY2_DISP_CNTL_dp_ref_clk_mpllb_div[2:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_ref_clk_en "net DPCS_BPHY2_DISP_CNTL_dp_ref_clk_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_ref_clk_en "net DPCS_BPHY2_DISP_CNTL_dp_ref_clk_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_word_div2_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_word_div2_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_word_div2_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_word_div2_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_v2i "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_v2i[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_tx_clk_div "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_tx_clk_div[2:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_up_spread "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_up_spread"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_up_spread "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_up_spread"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_stepsize "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_stepsize[20:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_peak "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_peak[19:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_ssc_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_pmix_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_pmix_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_pmix_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_pmix_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_multiplier "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_multiplier[11:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_init_cal_disable "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_init_cal_disable"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_init_cal_disable "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_init_cal_disable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_freq_vco "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_freq_vco[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_rem "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_rem[15:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_quot "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_quot[15:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_den "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_den[15:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_cfg_update_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_cfg_update_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_cfg_update_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_fracn_cfg_update_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_force_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_force_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_force_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_force_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_div_multiplier "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_div_multiplier[7:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_div_clk_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_div_clk_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_div_clk_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_div_clk_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_div5_clk_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_div5_clk_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_div5_clk_en "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_div5_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_cp_prop_gs "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_cp_prop_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_cp_prop "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_cp_prop[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_cp_int_gs "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_cp_int_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_DISP_CNTL_dp_mpllb_cp_int "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_cp_int[6:0]"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_mpllb_cal_force "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_cal_force"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_mpllb_cal_force "net DPCS_BPHY2_DISP_CNTL_dp_mpllb_cal_force"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane3_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_lane3_rx2tx_par_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane3_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_lane3_rx2tx_par_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane3_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane2_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_lane2_rx2tx_par_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane2_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_lane2_rx2tx_par_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane2_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane1_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_lane1_rx2tx_par_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane1_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_lane1_rx2tx_par_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane1_rx2tx_par_lb_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane0_tx2rx_ser_lb_en"
Toggle 0to1 DPCS_BPHY2_DISP_CNTL_dp_lane0_rx2tx_par_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane0_rx2tx_par_lb_en"
Toggle 1to0 DPCS_BPHY2_DISP_CNTL_dp_lane0_rx2tx_par_lb_en "net DPCS_BPHY2_DISP_CNTL_dp_lane0_rx2tx_par_lb_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_DISP_tx_vswing_lvl "net DPCS_BPHY2_COMM_DISP_tx_vswing_lvl[2:0]"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_test_powerdown "net DPCS_BPHY2_COMM_DISP_test_powerdown"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_test_powerdown "net DPCS_BPHY2_COMM_DISP_test_powerdown"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_sup_pre_hp "net DPCS_BPHY2_COMM_DISP_sup_pre_hp"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_sup_pre_hp "net DPCS_BPHY2_COMM_DISP_sup_pre_hp"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_rtune_req "net DPCS_BPHY2_COMM_DISP_rtune_req"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_rtune_req "net DPCS_BPHY2_COMM_DISP_rtune_req"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_rext_en "net DPCS_BPHY2_COMM_DISP_rext_en"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_rext_en "net DPCS_BPHY2_COMM_DISP_rext_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_DISP_rext_ctrl "net DPCS_BPHY2_COMM_DISP_rext_ctrl[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_DISP_ref_range "net DPCS_BPHY2_COMM_DISP_ref_range[2:0]"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_ref_clkdet_en "net DPCS_BPHY2_COMM_DISP_ref_clkdet_en"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_ref_clkdet_en "net DPCS_BPHY2_COMM_DISP_ref_clkdet_en"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_phy_reset "net DPCS_BPHY2_COMM_DISP_phy_reset"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_phy_reset "net DPCS_BPHY2_COMM_DISP_phy_reset"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_DISP_dco_range "net DPCS_BPHY2_COMM_DISP_dco_range[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_DISP_dco_finetune "net DPCS_BPHY2_COMM_DISP_dco_finetune[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_DISP_cmn_in_generic_bus "net DPCS_BPHY2_COMM_DISP_cmn_in_generic_bus[4:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_DISP_SRAM_sram_rd_data "net DPCS_BPHY2_COMM_DISP_SRAM_sram_rd_data[15:0]"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_SRAM_sram_ext_ld_done "net DPCS_BPHY2_COMM_DISP_SRAM_sram_ext_ld_done"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_SRAM_sram_ext_ld_done "net DPCS_BPHY2_COMM_DISP_SRAM_sram_ext_ld_done"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_SRAM_sram_bypass "net DPCS_BPHY2_COMM_DISP_SRAM_sram_bypass"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_SRAM_sram_bypass "net DPCS_BPHY2_COMM_DISP_SRAM_sram_bypass"
Toggle 0to1 DPCS_BPHY2_COMM_DISP_APB_tca_apb_rst_n "net DPCS_BPHY2_COMM_DISP_APB_tca_apb_rst_n"
Toggle 1to0 DPCS_BPHY2_COMM_DISP_APB_tca_apb_rst_n "net DPCS_BPHY2_COMM_DISP_APB_tca_apb_rst_n"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_pma_pwr_stable "net DPCS_BPHY2_COMM_COMBO_pma_pwr_stable"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_pma_pwr_stable "net DPCS_BPHY2_COMM_COMBO_pma_pwr_stable"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_pg_mode_en "net DPCS_BPHY2_COMM_COMBO_pg_mode_en"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_pg_mode_en "net DPCS_BPHY2_COMM_COMBO_pg_mode_en"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_pcs_pwr_stable "net DPCS_BPHY2_COMM_COMBO_pcs_pwr_stable"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_pcs_pwr_stable "net DPCS_BPHY2_COMM_COMBO_pcs_pwr_stable"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_dp_pg_reset "net DPCS_BPHY2_COMM_COMBO_dp_pg_reset"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_dp_pg_reset "net DPCS_BPHY2_COMM_COMBO_dp_pg_reset"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_cr_para_sel "net DPCS_BPHY2_COMM_COMBO_cr_para_sel"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_cr_para_sel "net DPCS_BPHY2_COMM_COMBO_cr_para_sel"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_ana_pwr_en "net DPCS_BPHY2_COMM_COMBO_ana_pwr_en"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_ana_pwr_en "net DPCS_BPHY2_COMM_COMBO_ana_pwr_en"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_CR_cr_para_wr_en "net DPCS_BPHY2_COMM_COMBO_CR_cr_para_wr_en"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_CR_cr_para_wr_en "net DPCS_BPHY2_COMM_COMBO_CR_cr_para_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_COMBO_CR_cr_para_wr_data "net DPCS_BPHY2_COMM_COMBO_CR_cr_para_wr_data[15:0]"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_CR_cr_para_rd_en "net DPCS_BPHY2_COMM_COMBO_CR_cr_para_rd_en"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_CR_cr_para_rd_en "net DPCS_BPHY2_COMM_COMBO_CR_cr_para_rd_en"
Toggle 0to1 DPCS_BPHY2_COMM_COMBO_CR_cr_para_clk "net DPCS_BPHY2_COMM_COMBO_CR_cr_para_clk"
Toggle 1to0 DPCS_BPHY2_COMM_COMBO_CR_cr_para_clk "net DPCS_BPHY2_COMM_COMBO_CR_cr_para_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle DPCS_BPHY2_COMM_COMBO_CR_cr_para_addr "net DPCS_BPHY2_COMM_COMBO_CR_cr_para_addr[15:0]"
Toggle DPCS_DC_2_spare "net DPCS_DC_2_spare[7:0]"
Toggle DPCS_DC_3_spare "net DPCS_DC_3_spare[7:0]"
Toggle HPD_GPIO_DCIO_spare "net HPD_GPIO_DCIO_spare[7:0]"
Toggle 0to1 PU_SWAPLOCKB "net PU_SWAPLOCKB"
Toggle 1to0 PU_SWAPLOCKB "net PU_SWAPLOCKB"
Toggle 0to1 PU_SWAPLOCKA "net PU_SWAPLOCKA"
Toggle 1to0 PU_SWAPLOCKA "net PU_SWAPLOCKA"
Toggle 0to1 PU_GENLK_VSYNC "net PU_GENLK_VSYNC"
Toggle 1to0 PU_GENLK_VSYNC "net PU_GENLK_VSYNC"
Toggle 0to1 PU_GENLK_CLK "net PU_GENLK_CLK"
Toggle 1to0 PU_GENLK_CLK "net PU_GENLK_CLK"
Toggle 0to1 PU_GENERICE "net PU_GENERICE"
Toggle 1to0 PU_GENERICE "net PU_GENERICE"
Toggle 0to1 PU_GENERICD "net PU_GENERICD"
Toggle 1to0 PU_GENERICD "net PU_GENERICD"
Toggle 0to1 PU_GENERICC "net PU_GENERICC"
Toggle 1to0 PU_GENERICC "net PU_GENERICC"
Toggle 0to1 PU_GENERICA "net PU_GENERICA"
Toggle 1to0 PU_GENERICA "net PU_GENERICA"
Toggle 0to1 PD_SWAPLOCKB "net PD_SWAPLOCKB"
Toggle 1to0 PD_SWAPLOCKB "net PD_SWAPLOCKB"
Toggle 0to1 PD_SWAPLOCKA "net PD_SWAPLOCKA"
Toggle 1to0 PD_SWAPLOCKA "net PD_SWAPLOCKA"
Toggle 0to1 PD_GENLK_VSYNC "net PD_GENLK_VSYNC"
Toggle 1to0 PD_GENLK_VSYNC "net PD_GENLK_VSYNC"
Toggle 0to1 PD_GENLK_CLK "net PD_GENLK_CLK"
Toggle 1to0 PD_GENLK_CLK "net PD_GENLK_CLK"
Toggle 0to1 PD_GENERICE "net PD_GENERICE"
Toggle 1to0 PD_GENERICE "net PD_GENERICE"
Toggle 0to1 PD_GENERICD "net PD_GENERICD"
Toggle 1to0 PD_GENERICD "net PD_GENERICD"
Toggle 0to1 PD_GENERICC "net PD_GENERICC"
Toggle 1to0 PD_GENERICC "net PD_GENERICC"
Toggle 0to1 PD_GENERICA "net PD_GENERICA"
Toggle 1to0 PD_GENERICA "net PD_GENERICA"
Toggle 0to1 OE_SWAPLOCKB "net OE_SWAPLOCKB"
Toggle 1to0 OE_SWAPLOCKB "net OE_SWAPLOCKB"
Toggle 0to1 OE_SWAPLOCKA "net OE_SWAPLOCKA"
Toggle 1to0 OE_SWAPLOCKA "net OE_SWAPLOCKA"
Toggle 0to1 OE_GENLK_VSYNC "net OE_GENLK_VSYNC"
Toggle 1to0 OE_GENLK_VSYNC "net OE_GENLK_VSYNC"
Toggle 0to1 OE_GENLK_CLK "net OE_GENLK_CLK"
Toggle 1to0 OE_GENLK_CLK "net OE_GENLK_CLK"
Toggle 0to1 OE_GENERICE "net OE_GENERICE"
Toggle 1to0 OE_GENERICE "net OE_GENERICE"
Toggle 0to1 OE_GENERICD "net OE_GENERICD"
Toggle 1to0 OE_GENERICD "net OE_GENERICD"
Toggle 0to1 OE_GENERICC "net OE_GENERICC"
Toggle 1to0 OE_GENERICC "net OE_GENERICC"
Toggle 0to1 OE_GENERICA "net OE_GENERICA"
Toggle 1to0 OE_GENERICA "net OE_GENERICA"
Toggle 0to1 IO_DCIO_ddcvga_oDBG "net IO_DCIO_ddcvga_oDBG"
Toggle 1to0 IO_DCIO_ddcvga_oDBG "net IO_DCIO_ddcvga_oDBG"
Toggle 0to1 IO_DCIO_ddcvga_data_y "net IO_DCIO_ddcvga_data_y"
Toggle 1to0 IO_DCIO_ddcvga_data_y "net IO_DCIO_ddcvga_data_y"
Toggle 0to1 IO_DCIO_ddcvga_clk_y "net IO_DCIO_ddcvga_clk_y"
Toggle 1to0 IO_DCIO_ddcvga_clk_y "net IO_DCIO_ddcvga_clk_y"
Toggle 0to1 npl_DCIO_IO_ddcvga_spikercsel_1 "net npl_DCIO_IO_ddcvga_spikercsel_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_spikercsel_1 "net npl_DCIO_IO_ddcvga_spikercsel_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_spikercsel_0 "net npl_DCIO_IO_ddcvga_spikercsel_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_spikercsel_0 "net npl_DCIO_IO_ddcvga_spikercsel_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_spikercen_1 "net npl_DCIO_IO_ddcvga_spikercen_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_spikercen_1 "net npl_DCIO_IO_ddcvga_spikercen_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_spikercen_0 "net npl_DCIO_IO_ddcvga_spikercen_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_spikercen_0 "net npl_DCIO_IO_ddcvga_spikercen_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_spare_control_1 "net npl_DCIO_IO_ddcvga_spare_control_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_spare_control_1 "net npl_DCIO_IO_ddcvga_spare_control_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_spare_control_0 "net npl_DCIO_IO_ddcvga_spare_control_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_spare_control_0 "net npl_DCIO_IO_ddcvga_spare_control_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_slewn_1 "net npl_DCIO_IO_ddcvga_slewn_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_slewn_1 "net npl_DCIO_IO_ddcvga_slewn_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_slewn_0 "net npl_DCIO_IO_ddcvga_slewn_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_slewn_0 "net npl_DCIO_IO_ddcvga_slewn_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_rxsel_1 "net npl_DCIO_IO_ddcvga_rxsel_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_rxsel_1 "net npl_DCIO_IO_ddcvga_rxsel_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_rxsel_0 "net npl_DCIO_IO_ddcvga_rxsel_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_rxsel_0 "net npl_DCIO_IO_ddcvga_rxsel_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_rsel1p1 "net npl_DCIO_IO_ddcvga_rsel1p1"
Toggle 1to0 npl_DCIO_IO_ddcvga_rsel1p1 "net npl_DCIO_IO_ddcvga_rsel1p1"
Toggle 0to1 npl_DCIO_IO_ddcvga_rsel0p9 "net npl_DCIO_IO_ddcvga_rsel0p9"
Toggle 1to0 npl_DCIO_IO_ddcvga_rsel0p9 "net npl_DCIO_IO_ddcvga_rsel0p9"
Toggle 0to1 npl_DCIO_IO_ddcvga_resbiasen_1 "net npl_DCIO_IO_ddcvga_resbiasen_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_resbiasen_1 "net npl_DCIO_IO_ddcvga_resbiasen_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_resbiasen_0 "net npl_DCIO_IO_ddcvga_resbiasen_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_resbiasen_0 "net npl_DCIO_IO_ddcvga_resbiasen_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_fallslewsel_1 "net npl_DCIO_IO_ddcvga_fallslewsel_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_fallslewsel_1 "net npl_DCIO_IO_ddcvga_fallslewsel_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_fallslewsel_0 "net npl_DCIO_IO_ddcvga_fallslewsel_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_fallslewsel_0 "net npl_DCIO_IO_ddcvga_fallslewsel_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_data_pd_en1 "net npl_DCIO_IO_ddcvga_data_pd_en1"
Toggle 1to0 npl_DCIO_IO_ddcvga_data_pd_en1 "net npl_DCIO_IO_ddcvga_data_pd_en1"
Toggle 0to1 npl_DCIO_IO_ddcvga_data_pd_en0 "net npl_DCIO_IO_ddcvga_data_pd_en0"
Toggle 1to0 npl_DCIO_IO_ddcvga_data_pd_en0 "net npl_DCIO_IO_ddcvga_data_pd_en0"
Toggle 0to1 npl_DCIO_IO_ddcvga_data_en "net npl_DCIO_IO_ddcvga_data_en"
Toggle 1to0 npl_DCIO_IO_ddcvga_data_en "net npl_DCIO_IO_ddcvga_data_en"
Toggle 0to1 npl_DCIO_IO_ddcvga_csel1p1 "net npl_DCIO_IO_ddcvga_csel1p1"
Toggle 1to0 npl_DCIO_IO_ddcvga_csel1p1 "net npl_DCIO_IO_ddcvga_csel1p1"
Toggle 0to1 npl_DCIO_IO_ddcvga_csel0p9 "net npl_DCIO_IO_ddcvga_csel0p9"
Toggle 1to0 npl_DCIO_IO_ddcvga_csel0p9 "net npl_DCIO_IO_ddcvga_csel0p9"
Toggle 0to1 npl_DCIO_IO_ddcvga_compsel_1 "net npl_DCIO_IO_ddcvga_compsel_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_compsel_1 "net npl_DCIO_IO_ddcvga_compsel_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_compsel_0 "net npl_DCIO_IO_ddcvga_compsel_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_compsel_0 "net npl_DCIO_IO_ddcvga_compsel_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_clk_en "net npl_DCIO_IO_ddcvga_clk_en"
Toggle 1to0 npl_DCIO_IO_ddcvga_clk_en "net npl_DCIO_IO_ddcvga_clk_en"
Toggle 0to1 npl_DCIO_IO_ddcvga_caln_impval_3 "net npl_DCIO_IO_ddcvga_caln_impval_3"
Toggle 1to0 npl_DCIO_IO_ddcvga_caln_impval_3 "net npl_DCIO_IO_ddcvga_caln_impval_3"
Toggle 0to1 npl_DCIO_IO_ddcvga_caln_impval_2 "net npl_DCIO_IO_ddcvga_caln_impval_2"
Toggle 1to0 npl_DCIO_IO_ddcvga_caln_impval_2 "net npl_DCIO_IO_ddcvga_caln_impval_2"
Toggle 0to1 npl_DCIO_IO_ddcvga_caln_impval_1 "net npl_DCIO_IO_ddcvga_caln_impval_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_caln_impval_1 "net npl_DCIO_IO_ddcvga_caln_impval_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_caln_impval_0 "net npl_DCIO_IO_ddcvga_caln_impval_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_caln_impval_0 "net npl_DCIO_IO_ddcvga_caln_impval_0"
Toggle 0to1 npl_DCIO_IO_ddcvga_biascrten_1 "net npl_DCIO_IO_ddcvga_biascrten_1"
Toggle 1to0 npl_DCIO_IO_ddcvga_biascrten_1 "net npl_DCIO_IO_ddcvga_biascrten_1"
Toggle 0to1 npl_DCIO_IO_ddcvga_biascrten_0 "net npl_DCIO_IO_ddcvga_biascrten_0"
Toggle 1to0 npl_DCIO_IO_ddcvga_biascrten_0 "net npl_DCIO_IO_ddcvga_biascrten_0"
Toggle 0to1 Y_SWAPLOCKB "net Y_SWAPLOCKB"
Toggle 1to0 Y_SWAPLOCKB "net Y_SWAPLOCKB"
Toggle 0to1 Y_SWAPLOCKA "net Y_SWAPLOCKA"
Toggle 1to0 Y_SWAPLOCKA "net Y_SWAPLOCKA"
Toggle 0to1 Y_GENLK_VSYNC "net Y_GENLK_VSYNC"
Toggle 1to0 Y_GENLK_VSYNC "net Y_GENLK_VSYNC"
Toggle 0to1 Y_GENLK_CLK "net Y_GENLK_CLK"
Toggle 1to0 Y_GENLK_CLK "net Y_GENLK_CLK"
Toggle 0to1 Y_GENERICE "net Y_GENERICE"
Toggle 1to0 Y_GENERICE "net Y_GENERICE"
Toggle 0to1 Y_GENERICD "net Y_GENERICD"
Toggle 1to0 Y_GENERICD "net Y_GENERICD"
Toggle 0to1 Y_GENERICC "net Y_GENERICC"
Toggle 1to0 Y_GENERICC "net Y_GENERICC"
Toggle 0to1 Y_GENERICA "net Y_GENERICA"
Toggle 1to0 Y_GENERICA "net Y_GENERICA"
Toggle 0to1 TXIMPSEL_GENERICE "net TXIMPSEL_GENERICE"
Toggle 1to0 TXIMPSEL_GENERICE "net TXIMPSEL_GENERICE"
Toggle 0to1 TXIMPSEL_GENERICD "net TXIMPSEL_GENERICD"
Toggle 1to0 TXIMPSEL_GENERICD "net TXIMPSEL_GENERICD"
Toggle 0to1 TXIMPSEL_GENERICC "net TXIMPSEL_GENERICC"
Toggle 1to0 TXIMPSEL_GENERICC "net TXIMPSEL_GENERICC"
Toggle 0to1 S1_SWAPLOCKB "net S1_SWAPLOCKB"
Toggle 1to0 S1_SWAPLOCKB "net S1_SWAPLOCKB"
Toggle 0to1 S1_SWAPLOCKA "net S1_SWAPLOCKA"
Toggle 1to0 S1_SWAPLOCKA "net S1_SWAPLOCKA"
Toggle 0to1 S1_GENLK_VSYNC "net S1_GENLK_VSYNC"
Toggle 1to0 S1_GENLK_VSYNC "net S1_GENLK_VSYNC"
Toggle 0to1 S1_GENLK_CLK "net S1_GENLK_CLK"
Toggle 1to0 S1_GENLK_CLK "net S1_GENLK_CLK"
Toggle 0to1 S1_GENERICA "net S1_GENERICA"
Toggle 1to0 S1_GENERICA "net S1_GENERICA"
Toggle 0to1 S0_SWAPLOCKB "net S0_SWAPLOCKB"
Toggle 1to0 S0_SWAPLOCKB "net S0_SWAPLOCKB"
Toggle 0to1 S0_SWAPLOCKA "net S0_SWAPLOCKA"
Toggle 1to0 S0_SWAPLOCKA "net S0_SWAPLOCKA"
Toggle 0to1 S0_GENLK_VSYNC "net S0_GENLK_VSYNC"
Toggle 1to0 S0_GENLK_VSYNC "net S0_GENLK_VSYNC"
Toggle 0to1 S0_GENLK_CLK "net S0_GENLK_CLK"
Toggle 1to0 S0_GENLK_CLK "net S0_GENLK_CLK"
Toggle 0to1 S0_GENERICA "net S0_GENERICA"
Toggle 1to0 S0_GENERICA "net S0_GENERICA"
Toggle 0to1 RXSEL1_GENERICE "net RXSEL1_GENERICE"
Toggle 1to0 RXSEL1_GENERICE "net RXSEL1_GENERICE"
Toggle 0to1 RXSEL1_GENERICD "net RXSEL1_GENERICD"
Toggle 1to0 RXSEL1_GENERICD "net RXSEL1_GENERICD"
Toggle 0to1 RXSEL1_GENERICC "net RXSEL1_GENERICC"
Toggle 1to0 RXSEL1_GENERICC "net RXSEL1_GENERICC"
Toggle 0to1 RXSEL0_GENERICE "net RXSEL0_GENERICE"
Toggle 1to0 RXSEL0_GENERICE "net RXSEL0_GENERICE"
Toggle 0to1 RXSEL0_GENERICD "net RXSEL0_GENERICD"
Toggle 1to0 RXSEL0_GENERICD "net RXSEL0_GENERICD"
Toggle 0to1 RXSEL0_GENERICC "net RXSEL0_GENERICC"
Toggle 1to0 RXSEL0_GENERICC "net RXSEL0_GENERICC"
Toggle 0to1 RXEN_SWAPLOCKB "net RXEN_SWAPLOCKB"
Toggle 1to0 RXEN_SWAPLOCKB "net RXEN_SWAPLOCKB"
Toggle 0to1 RXEN_SWAPLOCKA "net RXEN_SWAPLOCKA"
Toggle 1to0 RXEN_SWAPLOCKA "net RXEN_SWAPLOCKA"
Toggle 0to1 RXEN_GENLK_VSYNC "net RXEN_GENLK_VSYNC"
Toggle 1to0 RXEN_GENLK_VSYNC "net RXEN_GENLK_VSYNC"
Toggle 0to1 RXEN_GENLK_CLK "net RXEN_GENLK_CLK"
Toggle 1to0 RXEN_GENLK_CLK "net RXEN_GENLK_CLK"
Toggle 0to1 RXEN_GENERICE "net RXEN_GENERICE"
Toggle 1to0 RXEN_GENERICE "net RXEN_GENERICE"
Toggle 0to1 RXEN_GENERICD "net RXEN_GENERICD"
Toggle 1to0 RXEN_GENERICD "net RXEN_GENERICD"
Toggle 0to1 RXEN_GENERICC "net RXEN_GENERICC"
Toggle 1to0 RXEN_GENERICC "net RXEN_GENERICC"
Toggle 0to1 RXEN_GENERICA "net RXEN_GENERICA"
Toggle 1to0 RXEN_GENERICA "net RXEN_GENERICA"
Toggle 0to1 RDPCS_PCMLRXH13_ref_alt_clk_en "net RDPCS_PCMLRXH13_ref_alt_clk_en"
Toggle 1to0 RDPCS_PCMLRXH13_ref_alt_clk_en "net RDPCS_PCMLRXH13_ref_alt_clk_en"
Toggle 0to1 RDPCS_PCMLRXH12_ref_alt_clk_en "net RDPCS_PCMLRXH12_ref_alt_clk_en"
Toggle 1to0 RDPCS_PCMLRXH12_ref_alt_clk_en "net RDPCS_PCMLRXH12_ref_alt_clk_en"
Toggle 0to1 RDPCS3_test_debug_clock "net RDPCS3_test_debug_clock"
Toggle 1to0 RDPCS3_test_debug_clock "net RDPCS3_test_debug_clock"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS3_DEBUG_DATA_tx_clk_ldpcs "net RDPCS3_DEBUG_DATA_tx_clk_ldpcs[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS3_DEBUG_DATA_symclk_rdpcs "net RDPCS3_DEBUG_DATA_symclk_rdpcs[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS3_DEBUG_DATA_sram_clk "net RDPCS3_DEBUG_DATA_sram_clk[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS3_DEBUG_DATA_ocla_clk "net RDPCS3_DEBUG_DATA_ocla_clk[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS3_DEBUG_DATA_cfgclk "net RDPCS3_DEBUG_DATA_cfgclk[31:0]"
Toggle 0to1 RDPCS3_DEBUG_CLK_tx_clk_ldpcs "net RDPCS3_DEBUG_CLK_tx_clk_ldpcs"
Toggle 1to0 RDPCS3_DEBUG_CLK_tx_clk_ldpcs "net RDPCS3_DEBUG_CLK_tx_clk_ldpcs"
Toggle 0to1 RDPCS3_DEBUG_CLK_symclk_rdpcs "net RDPCS3_DEBUG_CLK_symclk_rdpcs"
Toggle 1to0 RDPCS3_DEBUG_CLK_symclk_rdpcs "net RDPCS3_DEBUG_CLK_symclk_rdpcs"
Toggle 0to1 RDPCS3_DEBUG_CLK_sram_clk "net RDPCS3_DEBUG_CLK_sram_clk"
Toggle 1to0 RDPCS3_DEBUG_CLK_sram_clk "net RDPCS3_DEBUG_CLK_sram_clk"
Toggle 0to1 RDPCS3_DEBUG_CLK_ocla_clk "net RDPCS3_DEBUG_CLK_ocla_clk"
Toggle 1to0 RDPCS3_DEBUG_CLK_ocla_clk "net RDPCS3_DEBUG_CLK_ocla_clk"
Toggle 0to1 RDPCS3_DEBUG_CLK_cfgclk "net RDPCS3_DEBUG_CLK_cfgclk"
Toggle 1to0 RDPCS3_DEBUG_CLK_cfgclk "net RDPCS3_DEBUG_CLK_cfgclk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS3_DEBUG_ASYNC_debug_4bp_data "net RDPCS3_DEBUG_ASYNC_debug_4bp_data[3:0]"
Toggle 0to1 RDPCS2_test_debug_clock "net RDPCS2_test_debug_clock"
Toggle 1to0 RDPCS2_test_debug_clock "net RDPCS2_test_debug_clock"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS2_DEBUG_DATA_tx_clk_ldpcs "net RDPCS2_DEBUG_DATA_tx_clk_ldpcs[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS2_DEBUG_DATA_symclk_rdpcs "net RDPCS2_DEBUG_DATA_symclk_rdpcs[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS2_DEBUG_DATA_sram_clk "net RDPCS2_DEBUG_DATA_sram_clk[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS2_DEBUG_DATA_ocla_clk "net RDPCS2_DEBUG_DATA_ocla_clk[31:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS2_DEBUG_DATA_cfgclk "net RDPCS2_DEBUG_DATA_cfgclk[31:0]"
Toggle 0to1 RDPCS2_DEBUG_CLK_tx_clk_ldpcs "net RDPCS2_DEBUG_CLK_tx_clk_ldpcs"
Toggle 1to0 RDPCS2_DEBUG_CLK_tx_clk_ldpcs "net RDPCS2_DEBUG_CLK_tx_clk_ldpcs"
Toggle 0to1 RDPCS2_DEBUG_CLK_symclk_rdpcs "net RDPCS2_DEBUG_CLK_symclk_rdpcs"
Toggle 1to0 RDPCS2_DEBUG_CLK_symclk_rdpcs "net RDPCS2_DEBUG_CLK_symclk_rdpcs"
Toggle 0to1 RDPCS2_DEBUG_CLK_sram_clk "net RDPCS2_DEBUG_CLK_sram_clk"
Toggle 1to0 RDPCS2_DEBUG_CLK_sram_clk "net RDPCS2_DEBUG_CLK_sram_clk"
Toggle 0to1 RDPCS2_DEBUG_CLK_ocla_clk "net RDPCS2_DEBUG_CLK_ocla_clk"
Toggle 1to0 RDPCS2_DEBUG_CLK_ocla_clk "net RDPCS2_DEBUG_CLK_ocla_clk"
Toggle 0to1 RDPCS2_DEBUG_CLK_cfgclk "net RDPCS2_DEBUG_CLK_cfgclk"
Toggle 1to0 RDPCS2_DEBUG_CLK_cfgclk "net RDPCS2_DEBUG_CLK_cfgclk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle RDPCS2_DEBUG_ASYNC_debug_4bp_data "net RDPCS2_DEBUG_ASYNC_debug_4bp_data[3:0]"
Toggle 0to1 tmdp0_dp_tx0_dcc_byp_ac_cap "net tmdp0_dp_tx0_dcc_byp_ac_cap"
Toggle 1to0 tmdp0_dp_tx0_dcc_byp_ac_cap "net tmdp0_dp_tx0_dcc_byp_ac_cap"
Toggle 0to1 tmdp0_dp_tx1_dcc_byp_ac_cap "net tmdp0_dp_tx1_dcc_byp_ac_cap"
Toggle 1to0 tmdp0_dp_tx1_dcc_byp_ac_cap "net tmdp0_dp_tx1_dcc_byp_ac_cap"
Toggle 0to1 tmdp0_dp_tx2_dcc_byp_ac_cap "net tmdp0_dp_tx2_dcc_byp_ac_cap"
Toggle 1to0 tmdp0_dp_tx2_dcc_byp_ac_cap "net tmdp0_dp_tx2_dcc_byp_ac_cap"
Toggle 0to1 tmdp0_dp_tx3_dcc_byp_ac_cap "net tmdp0_dp_tx3_dcc_byp_ac_cap"
Toggle 1to0 tmdp0_dp_tx3_dcc_byp_ac_cap "net tmdp0_dp_tx3_dcc_byp_ac_cap"
Toggle 0to1 tmdp1_dp_tx0_dcc_byp_ac_cap "net tmdp1_dp_tx0_dcc_byp_ac_cap"
Toggle 1to0 tmdp1_dp_tx0_dcc_byp_ac_cap "net tmdp1_dp_tx0_dcc_byp_ac_cap"
Toggle 0to1 tmdp1_dp_tx1_dcc_byp_ac_cap "net tmdp1_dp_tx1_dcc_byp_ac_cap"
Toggle 1to0 tmdp1_dp_tx1_dcc_byp_ac_cap "net tmdp1_dp_tx1_dcc_byp_ac_cap"
Toggle 0to1 tmdp1_dp_tx2_dcc_byp_ac_cap "net tmdp1_dp_tx2_dcc_byp_ac_cap"
Toggle 1to0 tmdp1_dp_tx2_dcc_byp_ac_cap "net tmdp1_dp_tx2_dcc_byp_ac_cap"
Toggle 0to1 tmdp1_dp_tx3_dcc_byp_ac_cap "net tmdp1_dp_tx3_dcc_byp_ac_cap"
Toggle 1to0 tmdp1_dp_tx3_dcc_byp_ac_cap "net tmdp1_dp_tx3_dcc_byp_ac_cap"
Toggle 0to1 tnpl_IO_DCIO_ddcvga_oDBG "net tnpl_IO_DCIO_ddcvga_oDBG"
Toggle 1to0 tnpl_IO_DCIO_ddcvga_oDBG "net tnpl_IO_DCIO_ddcvga_oDBG"
Toggle 0to1 tnpl_IO_DCIO_ddcvga_data_y "net tnpl_IO_DCIO_ddcvga_data_y"
Toggle 1to0 tnpl_IO_DCIO_ddcvga_data_y "net tnpl_IO_DCIO_ddcvga_data_y"
Toggle 0to1 tnpl_IO_DCIO_ddcvga_clk_y "net tnpl_IO_DCIO_ddcvga_clk_y"
Toggle 1to0 tnpl_IO_DCIO_ddcvga_clk_y "net tnpl_IO_DCIO_ddcvga_clk_y"
Toggle 0to1 tmdp3_typec_flip_invert "net tmdp3_typec_flip_invert"
Toggle 1to0 tmdp3_typec_flip_invert "net tmdp3_typec_flip_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_tx_vswing_lvl "net tmdp3_tx_vswing_lvl[2:0]"
Toggle 0to1 tmdp3_test_tx_ref_clk_en "net tmdp3_test_tx_ref_clk_en"
Toggle 1to0 tmdp3_test_tx_ref_clk_en "net tmdp3_test_tx_ref_clk_en"
Toggle 0to1 tmdp3_test_powerdown "net tmdp3_test_powerdown"
Toggle 1to0 tmdp3_test_powerdown "net tmdp3_test_powerdown"
Toggle 0to1 tmdp3_tca_vbusvalid "net tmdp3_tca_vbusvalid"
Toggle 1to0 tmdp3_tca_vbusvalid "net tmdp3_tca_vbusvalid"
Toggle 0to1 tmdp3_tca_usb_dev_por "net tmdp3_tca_usb_dev_por"
Toggle 1to0 tmdp3_tca_usb_dev_por "net tmdp3_tca_usb_dev_por"
Toggle 0to1 tmdp3_tca_powerpresent "net tmdp3_tca_powerpresent"
Toggle 1to0 tmdp3_tca_powerpresent "net tmdp3_tca_powerpresent"
Toggle 0to1 tmdp3_tca_phy_reset "net tmdp3_tca_phy_reset"
Toggle 1to0 tmdp3_tca_phy_reset "net tmdp3_tca_phy_reset"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_tca_misc_ctrl "net tmdp3_tca_misc_ctrl[5:0]"
Toggle 0to1 tmdp3_tca_int "net tmdp3_tca_int"
Toggle 1to0 tmdp3_tca_int "net tmdp3_tca_int"
Toggle 0to1 tmdp3_tca_iddig "net tmdp3_tca_iddig"
Toggle 1to0 tmdp3_tca_iddig "net tmdp3_tca_iddig"
Toggle 0to1 tmdp3_tca_drv_host_vbus "net tmdp3_tca_drv_host_vbus"
Toggle 1to0 tmdp3_tca_drv_host_vbus "net tmdp3_tca_drv_host_vbus"
Toggle 0to1 tmdp3_tca_dp4_por "net tmdp3_tca_dp4_por"
Toggle 1to0 tmdp3_tca_dp4_por "net tmdp3_tca_dp4_por"
Toggle 0to1 tmdp3_tca_apb_rst_n "net tmdp3_tca_apb_rst_n"
Toggle 1to0 tmdp3_tca_apb_rst_n "net tmdp3_tca_apb_rst_n"
Toggle 0to1 tmdp3_tca_apb_pwrite "net tmdp3_tca_apb_pwrite"
Toggle 1to0 tmdp3_tca_apb_pwrite "net tmdp3_tca_apb_pwrite"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_tca_apb_pwdata "net tmdp3_tca_apb_pwdata[31:0]"
Toggle 0to1 tmdp3_tca_apb_pslverr "net tmdp3_tca_apb_pslverr"
Toggle 1to0 tmdp3_tca_apb_pslverr "net tmdp3_tca_apb_pslverr"
Toggle 0to1 tmdp3_tca_apb_psel "net tmdp3_tca_apb_psel"
Toggle 1to0 tmdp3_tca_apb_psel "net tmdp3_tca_apb_psel"
Toggle 0to1 tmdp3_tca_apb_pready "net tmdp3_tca_apb_pready"
Toggle 1to0 tmdp3_tca_apb_pready "net tmdp3_tca_apb_pready"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_tca_apb_prdata "net tmdp3_tca_apb_prdata[31:0]"
Toggle 0to1 tmdp3_tca_apb_penable "net tmdp3_tca_apb_penable"
Toggle 1to0 tmdp3_tca_apb_penable "net tmdp3_tca_apb_penable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_tca_apb_paddr "net tmdp3_tca_apb_paddr[15:0]"
Toggle 0to1 tmdp3_tca_apb_clk "net tmdp3_tca_apb_clk"
Toggle 1to0 tmdp3_tca_apb_clk "net tmdp3_tca_apb_clk"
Toggle 0to1 tmdp3_sys_vbusvalid "net tmdp3_sys_vbusvalid"
Toggle 1to0 tmdp3_sys_vbusvalid "net tmdp3_sys_vbusvalid"
Toggle 0to1 tmdp3_suspend_clk "net tmdp3_suspend_clk"
Toggle 1to0 tmdp3_suspend_clk "net tmdp3_suspend_clk"
Toggle 0to1 tmdp3_sup_vregpre_byp "net tmdp3_sup_vregpre_byp"
Toggle 1to0 tmdp3_sup_vregpre_byp "net tmdp3_sup_vregpre_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sup_rx_vco_vref_sel "net tmdp3_sup_rx_vco_vref_sel[2:0]"
Toggle 0to1 tmdp3_sup_pre_hp "net tmdp3_sup_pre_hp"
Toggle 1to0 tmdp3_sup_pre_hp "net tmdp3_sup_pre_hp"
Toggle 0to1 tmdp3_sstx_word_clk "net tmdp3_sstx_word_clk"
Toggle 1to0 tmdp3_sstx_word_clk "net tmdp3_sstx_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_width "net tmdp3_sstx_width[1:0]"
Toggle 0to1 tmdp3_sstx_vregdrv_byp "net tmdp3_sstx_vregdrv_byp"
Toggle 1to0 tmdp3_sstx_vregdrv_byp "net tmdp3_sstx_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_term_ctrl "net tmdp3_sstx_term_ctrl[2:0]"
Toggle 0to1 tmdp3_sstx_reset "net tmdp3_sstx_reset"
Toggle 1to0 tmdp3_sstx_reset "net tmdp3_sstx_reset"
Toggle 0to1 tmdp3_sstx_req "net tmdp3_sstx_req"
Toggle 1to0 tmdp3_sstx_req "net tmdp3_sstx_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_rboost_en "net tmdp3_sstx_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_rate "net tmdp3_sstx_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_pstate "net tmdp3_sstx_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_out_generic_bus "net tmdp3_sstx_out_generic_bus[4:0]"
Toggle 0to1 tmdp3_sstx_mpll_en "net tmdp3_sstx_mpll_en"
Toggle 1to0 tmdp3_sstx_mpll_en "net tmdp3_sstx_mpll_en"
Toggle 0to1 tmdp3_sstx_lpd "net tmdp3_sstx_lpd"
Toggle 1to0 tmdp3_sstx_lpd "net tmdp3_sstx_lpd"
Toggle 0to1 tmdp3_sstx_invert "net tmdp3_sstx_invert"
Toggle 1to0 tmdp3_sstx_invert "net tmdp3_sstx_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_in_generic_bus "net tmdp3_sstx_in_generic_bus[4:0]"
Toggle 0to1 tmdp3_sstx_iboost_en "net tmdp3_sstx_iboost_en"
Toggle 1to0 tmdp3_sstx_iboost_en "net tmdp3_sstx_iboost_en"
Toggle 0to1 tmdp3_sstx_hp_prot_en "net tmdp3_sstx_hp_prot_en"
Toggle 1to0 tmdp3_sstx_hp_prot_en "net tmdp3_sstx_hp_prot_en"
Toggle 0to1 tmdp3_sstx_flyover_data_p "net tmdp3_sstx_flyover_data_p"
Toggle 1to0 tmdp3_sstx_flyover_data_p "net tmdp3_sstx_flyover_data_p"
Toggle 0to1 tmdp3_sstx_flyover_data_m "net tmdp3_sstx_flyover_data_m"
Toggle 1to0 tmdp3_sstx_flyover_data_m "net tmdp3_sstx_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_eq_pre "net tmdp3_sstx_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_eq_post "net tmdp3_sstx_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_eq_main "net tmdp3_sstx_eq_main[5:0]"
Toggle 0to1 tmdp3_sstx_disable "net tmdp3_sstx_disable"
Toggle 1to0 tmdp3_sstx_disable "net tmdp3_sstx_disable"
Toggle 0to1 tmdp3_sstx_detrx_result "net tmdp3_sstx_detrx_result"
Toggle 1to0 tmdp3_sstx_detrx_result "net tmdp3_sstx_detrx_result"
Toggle 0to1 tmdp3_sstx_detrx_req "net tmdp3_sstx_detrx_req"
Toggle 1to0 tmdp3_sstx_detrx_req "net tmdp3_sstx_detrx_req"
Toggle 0to1 tmdp3_sstx_dcc_byp_ac_cap "net tmdp3_sstx_dcc_byp_ac_cap"
Toggle 1to0 tmdp3_sstx_dcc_byp_ac_cap "net tmdp3_sstx_dcc_byp_ac_cap"
Toggle 0to1 tmdp3_sstx_data_en "net tmdp3_sstx_data_en"
Toggle 1to0 tmdp3_sstx_data_en "net tmdp3_sstx_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sstx_data "net tmdp3_sstx_data[19:0]"
Toggle 0to1 tmdp3_sstx_clk_rdy "net tmdp3_sstx_clk_rdy"
Toggle 1to0 tmdp3_sstx_clk_rdy "net tmdp3_sstx_clk_rdy"
Toggle 0to1 tmdp3_sstx_clk "net tmdp3_sstx_clk"
Toggle 1to0 tmdp3_sstx_clk "net tmdp3_sstx_clk"
Toggle 0to1 tmdp3_sstx_bypass_eq_calc "net tmdp3_sstx_bypass_eq_calc"
Toggle 1to0 tmdp3_sstx_bypass_eq_calc "net tmdp3_sstx_bypass_eq_calc"
Toggle 0to1 tmdp3_sstx_beacon_en "net tmdp3_sstx_beacon_en"
Toggle 1to0 tmdp3_sstx_beacon_en "net tmdp3_sstx_beacon_en"
Toggle 0to1 tmdp3_sstx_ack "net tmdp3_sstx_ack"
Toggle 1to0 tmdp3_sstx_ack "net tmdp3_sstx_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_width "net tmdp3_ssrx_width[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_vco_ld_val "net tmdp3_ssrx_vco_ld_val[12:0]"
Toggle 0to1 tmdp3_ssrx_valid "net tmdp3_ssrx_valid"
Toggle 1to0 tmdp3_ssrx_valid "net tmdp3_ssrx_valid"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_txpre_dir "net tmdp3_ssrx_txpre_dir[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_txpost_dir "net tmdp3_ssrx_txpost_dir[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_txmain_dir "net tmdp3_ssrx_txmain_dir[1:0]"
Toggle 0to1 tmdp3_ssrx_term_en "net tmdp3_ssrx_term_en"
Toggle 1to0 tmdp3_ssrx_term_en "net tmdp3_ssrx_term_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_term_ctrl "net tmdp3_ssrx_term_ctrl[2:0]"
Toggle 0to1 tmdp3_ssrx_term_acdc "net tmdp3_ssrx_term_acdc"
Toggle 1to0 tmdp3_ssrx_term_acdc "net tmdp3_ssrx_term_acdc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_sigdet_lf_threshold "net tmdp3_ssrx_sigdet_lf_threshold[2:0]"
Toggle 0to1 tmdp3_ssrx_sigdet_lf_out "net tmdp3_ssrx_sigdet_lf_out"
Toggle 1to0 tmdp3_ssrx_sigdet_lf_out "net tmdp3_ssrx_sigdet_lf_out"
Toggle 0to1 tmdp3_ssrx_sigdet_lf_filter_en "net tmdp3_ssrx_sigdet_lf_filter_en"
Toggle 1to0 tmdp3_ssrx_sigdet_lf_filter_en "net tmdp3_ssrx_sigdet_lf_filter_en"
Toggle 0to1 tmdp3_ssrx_sigdet_lf_en "net tmdp3_ssrx_sigdet_lf_en"
Toggle 1to0 tmdp3_ssrx_sigdet_lf_en "net tmdp3_ssrx_sigdet_lf_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_sigdet_hf_threshold "net tmdp3_ssrx_sigdet_hf_threshold[2:0]"
Toggle 0to1 tmdp3_ssrx_sigdet_hf_out "net tmdp3_ssrx_sigdet_hf_out"
Toggle 1to0 tmdp3_ssrx_sigdet_hf_out "net tmdp3_ssrx_sigdet_hf_out"
Toggle 0to1 tmdp3_ssrx_sigdet_hf_filt_dis "net tmdp3_ssrx_sigdet_hf_filt_dis"
Toggle 1to0 tmdp3_ssrx_sigdet_hf_filt_dis "net tmdp3_ssrx_sigdet_hf_filt_dis"
Toggle 0to1 tmdp3_ssrx_sigdet_hf_en "net tmdp3_ssrx_sigdet_hf_en"
Toggle 1to0 tmdp3_ssrx_sigdet_hf_en "net tmdp3_ssrx_sigdet_hf_en"
Toggle 0to1 tmdp3_ssrx_reset "net tmdp3_ssrx_reset"
Toggle 1to0 tmdp3_ssrx_reset "net tmdp3_ssrx_reset"
Toggle 0to1 tmdp3_ssrx_req "net tmdp3_ssrx_req"
Toggle 1to0 tmdp3_ssrx_req "net tmdp3_ssrx_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_ref_ld_val "net tmdp3_ssrx_ref_ld_val[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_rate "net tmdp3_ssrx_rate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_pstate "net tmdp3_ssrx_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_out_generic_bus "net tmdp3_ssrx_out_generic_bus[4:0]"
Toggle 0to1 tmdp3_ssrx_offcan_cont "net tmdp3_ssrx_offcan_cont"
Toggle 1to0 tmdp3_ssrx_offcan_cont "net tmdp3_ssrx_offcan_cont"
Toggle 0to1 tmdp3_ssrx_lpd "net tmdp3_ssrx_lpd"
Toggle 1to0 tmdp3_ssrx_lpd "net tmdp3_ssrx_lpd"
Toggle 0to1 tmdp3_ssrx_invert "net tmdp3_ssrx_invert"
Toggle 1to0 tmdp3_ssrx_invert "net tmdp3_ssrx_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_in_generic_bus "net tmdp3_ssrx_in_generic_bus[4:0]"
Toggle 0to1 tmdp3_ssrx_flyover_data_p "net tmdp3_ssrx_flyover_data_p"
Toggle 1to0 tmdp3_ssrx_flyover_data_p "net tmdp3_ssrx_flyover_data_p"
Toggle 0to1 tmdp3_ssrx_flyover_data_m "net tmdp3_ssrx_flyover_data_m"
Toggle 1to0 tmdp3_ssrx_flyover_data_m "net tmdp3_ssrx_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_eq_dfe_tap1 "net tmdp3_ssrx_eq_dfe_tap1[7:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_eq_delta_iq "net tmdp3_ssrx_eq_delta_iq[3:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_eq_ctle_boost "net tmdp3_ssrx_eq_ctle_boost[4:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_eq_att_lvl "net tmdp3_ssrx_eq_att_lvl[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_eq_afe_gain "net tmdp3_ssrx_eq_afe_gain[3:0]"
Toggle 0to1 tmdp3_ssrx_disable "net tmdp3_ssrx_disable"
Toggle 1to0 tmdp3_ssrx_disable "net tmdp3_ssrx_disable"
Toggle 0to1 tmdp3_ssrx_dcc_byp_ac_cap "net tmdp3_ssrx_dcc_byp_ac_cap"
Toggle 1to0 tmdp3_ssrx_dcc_byp_ac_cap "net tmdp3_ssrx_dcc_byp_ac_cap"
Toggle 0to1 tmdp3_ssrx_data_en "net tmdp3_ssrx_data_en"
Toggle 1to0 tmdp3_ssrx_data_en "net tmdp3_ssrx_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_data "net tmdp3_ssrx_data[19:0]"
Toggle 0to1 tmdp3_ssrx_clk_shift "net tmdp3_ssrx_clk_shift"
Toggle 1to0 tmdp3_ssrx_clk_shift "net tmdp3_ssrx_clk_shift"
Toggle 0to1 tmdp3_ssrx_clk "net tmdp3_ssrx_clk"
Toggle 1to0 tmdp3_ssrx_clk "net tmdp3_ssrx_clk"
Toggle 0to1 tmdp3_ssrx_cdr_vco_lowfreq "net tmdp3_ssrx_cdr_vco_lowfreq"
Toggle 1to0 tmdp3_ssrx_cdr_vco_lowfreq "net tmdp3_ssrx_cdr_vco_lowfreq"
Toggle 0to1 tmdp3_ssrx_cdr_track_en "net tmdp3_ssrx_cdr_track_en"
Toggle 1to0 tmdp3_ssrx_cdr_track_en "net tmdp3_ssrx_cdr_track_en"
Toggle 0to1 tmdp3_ssrx_cdr_ssc_en "net tmdp3_ssrx_cdr_ssc_en"
Toggle 1to0 tmdp3_ssrx_cdr_ssc_en "net tmdp3_ssrx_cdr_ssc_en"
Toggle 0to1 tmdp3_ssrx_align_en "net tmdp3_ssrx_align_en"
Toggle 1to0 tmdp3_ssrx_align_en "net tmdp3_ssrx_align_en"
Toggle 0to1 tmdp3_ssrx_adapt_req "net tmdp3_ssrx_adapt_req"
Toggle 1to0 tmdp3_ssrx_adapt_req "net tmdp3_ssrx_adapt_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ssrx_adapt_fom "net tmdp3_ssrx_adapt_fom[7:0]"
Toggle 0to1 tmdp3_ssrx_adapt_dfe_en "net tmdp3_ssrx_adapt_dfe_en"
Toggle 1to0 tmdp3_ssrx_adapt_dfe_en "net tmdp3_ssrx_adapt_dfe_en"
Toggle 0to1 tmdp3_ssrx_adapt_cont "net tmdp3_ssrx_adapt_cont"
Toggle 1to0 tmdp3_ssrx_adapt_cont "net tmdp3_ssrx_adapt_cont"
Toggle 0to1 tmdp3_ssrx_adapt_afe_en "net tmdp3_ssrx_adapt_afe_en"
Toggle 1to0 tmdp3_ssrx_adapt_afe_en "net tmdp3_ssrx_adapt_afe_en"
Toggle 0to1 tmdp3_ssrx_adapt_ack "net tmdp3_ssrx_adapt_ack"
Toggle 1to0 tmdp3_ssrx_adapt_ack "net tmdp3_ssrx_adapt_ack"
Toggle 0to1 tmdp3_ssrx_ack "net tmdp3_ssrx_ack"
Toggle 1to0 tmdp3_ssrx_ack "net tmdp3_ssrx_ack"
Toggle 0to1 tmdp3_ss_tx2rx_ser_lb_en "net tmdp3_ss_tx2rx_ser_lb_en"
Toggle 1to0 tmdp3_ss_tx2rx_ser_lb_en "net tmdp3_ss_tx2rx_ser_lb_en"
Toggle 0to1 tmdp3_ss_rxdet_disable_ack "net tmdp3_ss_rxdet_disable_ack"
Toggle 1to0 tmdp3_ss_rxdet_disable_ack "net tmdp3_ss_rxdet_disable_ack"
Toggle 0to1 tmdp3_ss_rxdet_disable "net tmdp3_ss_rxdet_disable"
Toggle 1to0 tmdp3_ss_rxdet_disable "net tmdp3_ss_rxdet_disable"
Toggle 0to1 tmdp3_ss_rx2tx_par_lb_en "net tmdp3_ss_rx2tx_par_lb_en"
Toggle 1to0 tmdp3_ss_rx2tx_par_lb_en "net tmdp3_ss_rx2tx_par_lb_en"
Toggle 0to1 tmdp3_ss_ref_clk_req "net tmdp3_ss_ref_clk_req"
Toggle 1to0 tmdp3_ss_ref_clk_req "net tmdp3_ss_ref_clk_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_ref_clk_mplla_div "net tmdp3_ss_ref_clk_mplla_div[2:0]"
Toggle 0to1 tmdp3_ss_ref_clk_en "net tmdp3_ss_ref_clk_en"
Toggle 1to0 tmdp3_ss_ref_clk_en "net tmdp3_ss_ref_clk_en"
Toggle 0to1 tmdp3_ss_pg_reset "net tmdp3_ss_pg_reset"
Toggle 1to0 tmdp3_ss_pg_reset "net tmdp3_ss_pg_reset"
Toggle 0to1 tmdp3_ss_mplla_word_fr_clk "net tmdp3_ss_mplla_word_fr_clk"
Toggle 1to0 tmdp3_ss_mplla_word_fr_clk "net tmdp3_ss_mplla_word_fr_clk"
Toggle 0to1 tmdp3_ss_mplla_word_div2_en "net tmdp3_ss_mplla_word_div2_en"
Toggle 1to0 tmdp3_ss_mplla_word_div2_en "net tmdp3_ss_mplla_word_div2_en"
Toggle 0to1 tmdp3_ss_mplla_word_clk "net tmdp3_ss_mplla_word_clk"
Toggle 1to0 tmdp3_ss_mplla_word_clk "net tmdp3_ss_mplla_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_v2i "net tmdp3_ss_mplla_v2i[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_tx_clk_div "net tmdp3_ss_mplla_tx_clk_div[2:0]"
Toggle 0to1 tmdp3_ss_mplla_state "net tmdp3_ss_mplla_state"
Toggle 1to0 tmdp3_ss_mplla_state "net tmdp3_ss_mplla_state"
Toggle 0to1 tmdp3_ss_mplla_ssc_up_spread "net tmdp3_ss_mplla_ssc_up_spread"
Toggle 1to0 tmdp3_ss_mplla_ssc_up_spread "net tmdp3_ss_mplla_ssc_up_spread"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_ssc_stepsize "net tmdp3_ss_mplla_ssc_stepsize[20:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_ssc_peak "net tmdp3_ss_mplla_ssc_peak[19:0]"
Toggle 0to1 tmdp3_ss_mplla_ssc_en "net tmdp3_ss_mplla_ssc_en"
Toggle 1to0 tmdp3_ss_mplla_ssc_en "net tmdp3_ss_mplla_ssc_en"
Toggle 0to1 tmdp3_ss_mplla_qword_clk "net tmdp3_ss_mplla_qword_clk"
Toggle 1to0 tmdp3_ss_mplla_qword_clk "net tmdp3_ss_mplla_qword_clk"
Toggle 0to1 tmdp3_ss_mplla_pmix_en "net tmdp3_ss_mplla_pmix_en"
Toggle 1to0 tmdp3_ss_mplla_pmix_en "net tmdp3_ss_mplla_pmix_en"
Toggle 0to1 tmdp3_ss_mplla_oword_clk "net tmdp3_ss_mplla_oword_clk"
Toggle 1to0 tmdp3_ss_mplla_oword_clk "net tmdp3_ss_mplla_oword_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_multiplier "net tmdp3_ss_mplla_multiplier[11:0]"
Toggle 0to1 tmdp3_ss_mplla_init_cal_disable "net tmdp3_ss_mplla_init_cal_disable"
Toggle 1to0 tmdp3_ss_mplla_init_cal_disable "net tmdp3_ss_mplla_init_cal_disable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_freq_vco "net tmdp3_ss_mplla_freq_vco[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_fracn_rem "net tmdp3_ss_mplla_fracn_rem[15:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_fracn_quot "net tmdp3_ss_mplla_fracn_quot[15:0]"
Toggle 0to1 tmdp3_ss_mplla_fracn_en "net tmdp3_ss_mplla_fracn_en"
Toggle 1to0 tmdp3_ss_mplla_fracn_en "net tmdp3_ss_mplla_fracn_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_fracn_den "net tmdp3_ss_mplla_fracn_den[15:0]"
Toggle 0to1 tmdp3_ss_mplla_fracn_cfg_update_en "net tmdp3_ss_mplla_fracn_cfg_update_en"
Toggle 1to0 tmdp3_ss_mplla_fracn_cfg_update_en "net tmdp3_ss_mplla_fracn_cfg_update_en"
Toggle 0to1 tmdp3_ss_mplla_force_en "net tmdp3_ss_mplla_force_en"
Toggle 1to0 tmdp3_ss_mplla_force_en "net tmdp3_ss_mplla_force_en"
Toggle 0to1 tmdp3_ss_mplla_force_ack "net tmdp3_ss_mplla_force_ack"
Toggle 1to0 tmdp3_ss_mplla_force_ack "net tmdp3_ss_mplla_force_ack"
Toggle 0to1 tmdp3_ss_mplla_dword_clk "net tmdp3_ss_mplla_dword_clk"
Toggle 1to0 tmdp3_ss_mplla_dword_clk "net tmdp3_ss_mplla_dword_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_div_multiplier "net tmdp3_ss_mplla_div_multiplier[7:0]"
Toggle 0to1 tmdp3_ss_mplla_div_fr_clk "net tmdp3_ss_mplla_div_fr_clk"
Toggle 1to0 tmdp3_ss_mplla_div_fr_clk "net tmdp3_ss_mplla_div_fr_clk"
Toggle 0to1 tmdp3_ss_mplla_div_clk_en "net tmdp3_ss_mplla_div_clk_en"
Toggle 1to0 tmdp3_ss_mplla_div_clk_en "net tmdp3_ss_mplla_div_clk_en"
Toggle 0to1 tmdp3_ss_mplla_div_clk "net tmdp3_ss_mplla_div_clk"
Toggle 1to0 tmdp3_ss_mplla_div_clk "net tmdp3_ss_mplla_div_clk"
Toggle 0to1 tmdp3_ss_mplla_div5_clk_en "net tmdp3_ss_mplla_div5_clk_en"
Toggle 1to0 tmdp3_ss_mplla_div5_clk_en "net tmdp3_ss_mplla_div5_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_cp_prop_gs "net tmdp3_ss_mplla_cp_prop_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_cp_prop "net tmdp3_ss_mplla_cp_prop[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_cp_int_gs "net tmdp3_ss_mplla_cp_int_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ss_mplla_cp_int "net tmdp3_ss_mplla_cp_int[6:0]"
Toggle 0to1 tmdp3_ss_mplla_cal_force "net tmdp3_ss_mplla_cal_force"
Toggle 1to0 tmdp3_ss_mplla_cal_force "net tmdp3_ss_mplla_cal_force"
Toggle 0to1 tmdp3_sram_wr_en "net tmdp3_sram_wr_en"
Toggle 1to0 tmdp3_sram_wr_en "net tmdp3_sram_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sram_wr_data "net tmdp3_sram_wr_data[15:0]"
Toggle 0to1 tmdp3_sram_rd_en "net tmdp3_sram_rd_en"
Toggle 1to0 tmdp3_sram_rd_en "net tmdp3_sram_rd_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sram_rd_data "net tmdp3_sram_rd_data[15:0]"
Toggle 0to1 tmdp3_sram_init_done "net tmdp3_sram_init_done"
Toggle 1to0 tmdp3_sram_init_done "net tmdp3_sram_init_done"
Toggle 0to1 tmdp3_sram_ext_ld_done "net tmdp3_sram_ext_ld_done"
Toggle 1to0 tmdp3_sram_ext_ld_done "net tmdp3_sram_ext_ld_done"
Toggle 0to1 tmdp3_sram_clk "net tmdp3_sram_clk"
Toggle 1to0 tmdp3_sram_clk "net tmdp3_sram_clk"
Toggle 0to1 tmdp3_sram_bypass "net tmdp3_sram_bypass"
Toggle 1to0 tmdp3_sram_bypass "net tmdp3_sram_bypass"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_sram_addr "net tmdp3_sram_addr[12:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_rx_vref_ctrl "net tmdp3_rx_vref_ctrl[2:0]"
Toggle 0to1 tmdp3_rtune_req "net tmdp3_rtune_req"
Toggle 1to0 tmdp3_rtune_req "net tmdp3_rtune_req"
Toggle 0to1 tmdp3_rtune_ack "net tmdp3_rtune_ack"
Toggle 1to0 tmdp3_rtune_ack "net tmdp3_rtune_ack"
Toggle 0to1 tmdp3_rext_en "net tmdp3_rext_en"
Toggle 1to0 tmdp3_rext_en "net tmdp3_rext_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_rext_ctrl "net tmdp3_rext_ctrl[5:0]"
Toggle 0to1 tmdp3_ref_use_pad "net tmdp3_ref_use_pad"
Toggle 1to0 tmdp3_ref_use_pad "net tmdp3_ref_use_pad"
Toggle 0to1 tmdp3_ref_repeat_clk_p "net tmdp3_ref_repeat_clk_p"
Toggle 1to0 tmdp3_ref_repeat_clk_p "net tmdp3_ref_repeat_clk_p"
Toggle 0to1 tmdp3_ref_repeat_clk_m "net tmdp3_ref_repeat_clk_m"
Toggle 1to0 tmdp3_ref_repeat_clk_m "net tmdp3_ref_repeat_clk_m"
Toggle 0to1 tmdp3_ref_repeat_clk_en "net tmdp3_ref_repeat_clk_en"
Toggle 1to0 tmdp3_ref_repeat_clk_en "net tmdp3_ref_repeat_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ref_range "net tmdp3_ref_range[2:0]"
Toggle 0to1 tmdp3_ref_dig_fr_clk "net tmdp3_ref_dig_fr_clk"
Toggle 1to0 tmdp3_ref_dig_fr_clk "net tmdp3_ref_dig_fr_clk"
Toggle 0to1 tmdp3_ref_clkdet_result "net tmdp3_ref_clkdet_result"
Toggle 1to0 tmdp3_ref_clkdet_result "net tmdp3_ref_clkdet_result"
Toggle 0to1 tmdp3_ref_clkdet_en "net tmdp3_ref_clkdet_en"
Toggle 1to0 tmdp3_ref_clkdet_en "net tmdp3_ref_clkdet_en"
Toggle 0to1 tmdp3_ref_alt_clk_lp_sel "net tmdp3_ref_alt_clk_lp_sel"
Toggle 1to0 tmdp3_ref_alt_clk_lp_sel "net tmdp3_ref_alt_clk_lp_sel"
Toggle 0to1 tmdp3_ref_alt_clk_lp "net tmdp3_ref_alt_clk_lp"
Toggle 1to0 tmdp3_ref_alt_clk_lp "net tmdp3_ref_alt_clk_lp"
Toggle 0to1 tmdp3_ref_alt_clk_cg "net tmdp3_ref_alt_clk_cg"
Toggle 1to0 tmdp3_ref_alt_clk_cg "net tmdp3_ref_alt_clk_cg"
Toggle 0to1 tmdp3_pma_pwr_stable "net tmdp3_pma_pwr_stable"
Toggle 1to0 tmdp3_pma_pwr_stable "net tmdp3_pma_pwr_stable"
Toggle 0to1 tmdp3_pma_pwr_en "net tmdp3_pma_pwr_en"
Toggle 1to0 tmdp3_pma_pwr_en "net tmdp3_pma_pwr_en"
Toggle 0to1 tmdp3_phy_reset "net tmdp3_phy_reset"
Toggle 1to0 tmdp3_phy_reset "net tmdp3_phy_reset"
Toggle 0to1 tmdp3_phy_ref_dig_clk "net tmdp3_phy_ref_dig_clk"
Toggle 1to0 tmdp3_phy_ref_dig_clk "net tmdp3_phy_ref_dig_clk"
Toggle 0to1 tmdp3_pg_mode_en "net tmdp3_pg_mode_en"
Toggle 1to0 tmdp3_pg_mode_en "net tmdp3_pg_mode_en"
Toggle 0to1 tmdp3_pcs_pwr_stable "net tmdp3_pcs_pwr_stable"
Toggle 1to0 tmdp3_pcs_pwr_stable "net tmdp3_pcs_pwr_stable"
Toggle 0to1 tmdp3_pcs_pwr_en "net tmdp3_pcs_pwr_en"
Toggle 1to0 tmdp3_pcs_pwr_en "net tmdp3_pcs_pwr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ocla_upcs_sstx_data_en "net tmdp3_ocla_upcs_sstx_data_en[1:0]"
Toggle 0to1 tmdp3_ocla_upcs_sstx_clk_en "net tmdp3_ocla_upcs_sstx_clk_en"
Toggle 1to0 tmdp3_ocla_upcs_sstx_clk_en "net tmdp3_ocla_upcs_sstx_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_ocla_upcs_ssrx_data_en "net tmdp3_ocla_upcs_ssrx_data_en[2:0]"
Toggle 0to1 tmdp3_ocla_upcs_ssrx_clk_en "net tmdp3_ocla_upcs_ssrx_clk_en"
Toggle 1to0 tmdp3_ocla_upcs_ssrx_clk_en "net tmdp3_ocla_upcs_ssrx_clk_en"
Toggle 0to1 tmdp3_ocla_div2_clk_en_r "net tmdp3_ocla_div2_clk_en_r"
Toggle 1to0 tmdp3_ocla_div2_clk_en_r "net tmdp3_ocla_div2_clk_en_r"
Toggle 0to1 tmdp3_ocla_clk "net tmdp3_ocla_clk"
Toggle 1to0 tmdp3_ocla_clk "net tmdp3_ocla_clk"
Toggle 0to1 tmdp3_mon_out_valid "net tmdp3_mon_out_valid"
Toggle 1to0 tmdp3_mon_out_valid "net tmdp3_mon_out_valid"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_mon_out "net tmdp3_mon_out[63:0]"
Toggle 0to1 tmdp3_hdmimode_enable "net tmdp3_hdmimode_enable"
Toggle 1to0 tmdp3_hdmimode_enable "net tmdp3_hdmimode_enable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_hdmi_mpllb_hdmi_pixel_clk_div "net tmdp3_hdmi_mpllb_hdmi_pixel_clk_div[1:0]"
Toggle 0to1 tmdp3_hdmi_mpllb_hdmi_pixel_clk "net tmdp3_hdmi_mpllb_hdmi_pixel_clk"
Toggle 1to0 tmdp3_hdmi_mpllb_hdmi_pixel_clk "net tmdp3_hdmi_mpllb_hdmi_pixel_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_hdmi_mpllb_hdmi_div "net tmdp3_hdmi_mpllb_hdmi_div[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dtb_out "net tmdp3_dtb_out[1:0]"
Toggle 0to1 tmdp3_dpalt_dp4 "net tmdp3_dpalt_dp4"
Toggle 1to0 tmdp3_dpalt_dp4 "net tmdp3_dpalt_dp4"
Toggle 0to1 tmdp3_dpalt_disable_ack "net tmdp3_dpalt_disable_ack"
Toggle 1to0 tmdp3_dpalt_disable_ack "net tmdp3_dpalt_disable_ack"
Toggle 0to1 tmdp3_dpalt_disable "net tmdp3_dpalt_disable"
Toggle 1to0 tmdp3_dpalt_disable "net tmdp3_dpalt_disable"
Toggle 0to1 tmdp3_dp_tx3_word_clk "net tmdp3_dp_tx3_word_clk"
Toggle 1to0 tmdp3_dp_tx3_word_clk "net tmdp3_dp_tx3_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_width "net tmdp3_dp_tx3_width[1:0]"
Toggle 0to1 tmdp3_dp_tx3_vregdrv_byp "net tmdp3_dp_tx3_vregdrv_byp"
Toggle 1to0 tmdp3_dp_tx3_vregdrv_byp "net tmdp3_dp_tx3_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_term_ctrl "net tmdp3_dp_tx3_term_ctrl[2:0]"
Toggle 0to1 tmdp3_dp_tx3_reset "net tmdp3_dp_tx3_reset"
Toggle 1to0 tmdp3_dp_tx3_reset "net tmdp3_dp_tx3_reset"
Toggle 0to1 tmdp3_dp_tx3_req "net tmdp3_dp_tx3_req"
Toggle 1to0 tmdp3_dp_tx3_req "net tmdp3_dp_tx3_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_rboost_en "net tmdp3_dp_tx3_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_rate "net tmdp3_dp_tx3_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_pstate "net tmdp3_dp_tx3_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_out_generic_bus "net tmdp3_dp_tx3_out_generic_bus[4:0]"
Toggle 0to1 tmdp3_dp_tx3_mpll_en "net tmdp3_dp_tx3_mpll_en"
Toggle 1to0 tmdp3_dp_tx3_mpll_en "net tmdp3_dp_tx3_mpll_en"
Toggle 0to1 tmdp3_dp_tx3_lpd "net tmdp3_dp_tx3_lpd"
Toggle 1to0 tmdp3_dp_tx3_lpd "net tmdp3_dp_tx3_lpd"
Toggle 0to1 tmdp3_dp_tx3_invert "net tmdp3_dp_tx3_invert"
Toggle 1to0 tmdp3_dp_tx3_invert "net tmdp3_dp_tx3_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_in_generic_bus "net tmdp3_dp_tx3_in_generic_bus[4:0]"
Toggle 0to1 tmdp3_dp_tx3_iboost_en "net tmdp3_dp_tx3_iboost_en"
Toggle 1to0 tmdp3_dp_tx3_iboost_en "net tmdp3_dp_tx3_iboost_en"
Toggle 0to1 tmdp3_dp_tx3_hp_prot_en "net tmdp3_dp_tx3_hp_prot_en"
Toggle 1to0 tmdp3_dp_tx3_hp_prot_en "net tmdp3_dp_tx3_hp_prot_en"
Toggle 0to1 tmdp3_dp_tx3_flyover_data_p "net tmdp3_dp_tx3_flyover_data_p"
Toggle 1to0 tmdp3_dp_tx3_flyover_data_p "net tmdp3_dp_tx3_flyover_data_p"
Toggle 0to1 tmdp3_dp_tx3_flyover_data_m "net tmdp3_dp_tx3_flyover_data_m"
Toggle 1to0 tmdp3_dp_tx3_flyover_data_m "net tmdp3_dp_tx3_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_eq_pre "net tmdp3_dp_tx3_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_eq_post "net tmdp3_dp_tx3_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_eq_main "net tmdp3_dp_tx3_eq_main[5:0]"
Toggle 0to1 tmdp3_dp_tx3_disable "net tmdp3_dp_tx3_disable"
Toggle 1to0 tmdp3_dp_tx3_disable "net tmdp3_dp_tx3_disable"
Toggle 0to1 tmdp3_dp_tx3_detrx_result "net tmdp3_dp_tx3_detrx_result"
Toggle 1to0 tmdp3_dp_tx3_detrx_result "net tmdp3_dp_tx3_detrx_result"
Toggle 0to1 tmdp3_dp_tx3_detrx_req "net tmdp3_dp_tx3_detrx_req"
Toggle 1to0 tmdp3_dp_tx3_detrx_req "net tmdp3_dp_tx3_detrx_req"
Toggle 0to1 tmdp3_dp_tx3_dcc_byp_ac_cap "net tmdp3_dp_tx3_dcc_byp_ac_cap"
Toggle 1to0 tmdp3_dp_tx3_dcc_byp_ac_cap "net tmdp3_dp_tx3_dcc_byp_ac_cap"
Toggle 0to1 tmdp3_dp_tx3_data_en "net tmdp3_dp_tx3_data_en"
Toggle 1to0 tmdp3_dp_tx3_data_en "net tmdp3_dp_tx3_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx3_data "net tmdp3_dp_tx3_data[19:0]"
Toggle 0to1 tmdp3_dp_tx3_clk_rdy "net tmdp3_dp_tx3_clk_rdy"
Toggle 1to0 tmdp3_dp_tx3_clk_rdy "net tmdp3_dp_tx3_clk_rdy"
Toggle 0to1 tmdp3_dp_tx3_clk "net tmdp3_dp_tx3_clk"
Toggle 1to0 tmdp3_dp_tx3_clk "net tmdp3_dp_tx3_clk"
Toggle 0to1 tmdp3_dp_tx3_bypass_eq_calc "net tmdp3_dp_tx3_bypass_eq_calc"
Toggle 1to0 tmdp3_dp_tx3_bypass_eq_calc "net tmdp3_dp_tx3_bypass_eq_calc"
Toggle 0to1 tmdp3_dp_tx3_beacon_en "net tmdp3_dp_tx3_beacon_en"
Toggle 1to0 tmdp3_dp_tx3_beacon_en "net tmdp3_dp_tx3_beacon_en"
Toggle 0to1 tmdp3_dp_tx3_ack "net tmdp3_dp_tx3_ack"
Toggle 1to0 tmdp3_dp_tx3_ack "net tmdp3_dp_tx3_ack"
Toggle 0to1 tmdp3_dp_tx2_word_clk "net tmdp3_dp_tx2_word_clk"
Toggle 1to0 tmdp3_dp_tx2_word_clk "net tmdp3_dp_tx2_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_width "net tmdp3_dp_tx2_width[1:0]"
Toggle 0to1 tmdp3_dp_tx2_vregdrv_byp "net tmdp3_dp_tx2_vregdrv_byp"
Toggle 1to0 tmdp3_dp_tx2_vregdrv_byp "net tmdp3_dp_tx2_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_term_ctrl "net tmdp3_dp_tx2_term_ctrl[2:0]"
Toggle 0to1 tmdp3_dp_tx2_reset "net tmdp3_dp_tx2_reset"
Toggle 1to0 tmdp3_dp_tx2_reset "net tmdp3_dp_tx2_reset"
Toggle 0to1 tmdp3_dp_tx2_req "net tmdp3_dp_tx2_req"
Toggle 1to0 tmdp3_dp_tx2_req "net tmdp3_dp_tx2_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_rboost_en "net tmdp3_dp_tx2_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_rate "net tmdp3_dp_tx2_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_pstate "net tmdp3_dp_tx2_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_out_generic_bus "net tmdp3_dp_tx2_out_generic_bus[4:0]"
Toggle 0to1 tmdp3_dp_tx2_mpll_en "net tmdp3_dp_tx2_mpll_en"
Toggle 1to0 tmdp3_dp_tx2_mpll_en "net tmdp3_dp_tx2_mpll_en"
Toggle 0to1 tmdp3_dp_tx2_lpd "net tmdp3_dp_tx2_lpd"
Toggle 1to0 tmdp3_dp_tx2_lpd "net tmdp3_dp_tx2_lpd"
Toggle 0to1 tmdp3_dp_tx2_invert "net tmdp3_dp_tx2_invert"
Toggle 1to0 tmdp3_dp_tx2_invert "net tmdp3_dp_tx2_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_in_generic_bus "net tmdp3_dp_tx2_in_generic_bus[4:0]"
Toggle 0to1 tmdp3_dp_tx2_iboost_en "net tmdp3_dp_tx2_iboost_en"
Toggle 1to0 tmdp3_dp_tx2_iboost_en "net tmdp3_dp_tx2_iboost_en"
Toggle 0to1 tmdp3_dp_tx2_hp_prot_en "net tmdp3_dp_tx2_hp_prot_en"
Toggle 1to0 tmdp3_dp_tx2_hp_prot_en "net tmdp3_dp_tx2_hp_prot_en"
Toggle 0to1 tmdp3_dp_tx2_flyover_data_p "net tmdp3_dp_tx2_flyover_data_p"
Toggle 1to0 tmdp3_dp_tx2_flyover_data_p "net tmdp3_dp_tx2_flyover_data_p"
Toggle 0to1 tmdp3_dp_tx2_flyover_data_m "net tmdp3_dp_tx2_flyover_data_m"
Toggle 1to0 tmdp3_dp_tx2_flyover_data_m "net tmdp3_dp_tx2_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_eq_pre "net tmdp3_dp_tx2_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_eq_post "net tmdp3_dp_tx2_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_eq_main "net tmdp3_dp_tx2_eq_main[5:0]"
Toggle 0to1 tmdp3_dp_tx2_disable "net tmdp3_dp_tx2_disable"
Toggle 1to0 tmdp3_dp_tx2_disable "net tmdp3_dp_tx2_disable"
Toggle 0to1 tmdp3_dp_tx2_detrx_result "net tmdp3_dp_tx2_detrx_result"
Toggle 1to0 tmdp3_dp_tx2_detrx_result "net tmdp3_dp_tx2_detrx_result"
Toggle 0to1 tmdp3_dp_tx2_detrx_req "net tmdp3_dp_tx2_detrx_req"
Toggle 1to0 tmdp3_dp_tx2_detrx_req "net tmdp3_dp_tx2_detrx_req"
Toggle 0to1 tmdp3_dp_tx2_dcc_byp_ac_cap "net tmdp3_dp_tx2_dcc_byp_ac_cap"
Toggle 1to0 tmdp3_dp_tx2_dcc_byp_ac_cap "net tmdp3_dp_tx2_dcc_byp_ac_cap"
Toggle 0to1 tmdp3_dp_tx2_data_en "net tmdp3_dp_tx2_data_en"
Toggle 1to0 tmdp3_dp_tx2_data_en "net tmdp3_dp_tx2_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx2_data "net tmdp3_dp_tx2_data[19:0]"
Toggle 0to1 tmdp3_dp_tx2_clk_rdy "net tmdp3_dp_tx2_clk_rdy"
Toggle 1to0 tmdp3_dp_tx2_clk_rdy "net tmdp3_dp_tx2_clk_rdy"
Toggle 0to1 tmdp3_dp_tx2_clk "net tmdp3_dp_tx2_clk"
Toggle 1to0 tmdp3_dp_tx2_clk "net tmdp3_dp_tx2_clk"
Toggle 0to1 tmdp3_dp_tx2_bypass_eq_calc "net tmdp3_dp_tx2_bypass_eq_calc"
Toggle 1to0 tmdp3_dp_tx2_bypass_eq_calc "net tmdp3_dp_tx2_bypass_eq_calc"
Toggle 0to1 tmdp3_dp_tx2_beacon_en "net tmdp3_dp_tx2_beacon_en"
Toggle 1to0 tmdp3_dp_tx2_beacon_en "net tmdp3_dp_tx2_beacon_en"
Toggle 0to1 tmdp3_dp_tx2_ack "net tmdp3_dp_tx2_ack"
Toggle 1to0 tmdp3_dp_tx2_ack "net tmdp3_dp_tx2_ack"
Toggle 0to1 tmdp3_dp_tx1_word_clk "net tmdp3_dp_tx1_word_clk"
Toggle 1to0 tmdp3_dp_tx1_word_clk "net tmdp3_dp_tx1_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_width "net tmdp3_dp_tx1_width[1:0]"
Toggle 0to1 tmdp3_dp_tx1_vregdrv_byp "net tmdp3_dp_tx1_vregdrv_byp"
Toggle 1to0 tmdp3_dp_tx1_vregdrv_byp "net tmdp3_dp_tx1_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_term_ctrl "net tmdp3_dp_tx1_term_ctrl[2:0]"
Toggle 0to1 tmdp3_dp_tx1_reset "net tmdp3_dp_tx1_reset"
Toggle 1to0 tmdp3_dp_tx1_reset "net tmdp3_dp_tx1_reset"
Toggle 0to1 tmdp3_dp_tx1_req "net tmdp3_dp_tx1_req"
Toggle 1to0 tmdp3_dp_tx1_req "net tmdp3_dp_tx1_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_rboost_en "net tmdp3_dp_tx1_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_rate "net tmdp3_dp_tx1_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_pstate "net tmdp3_dp_tx1_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_out_generic_bus "net tmdp3_dp_tx1_out_generic_bus[4:0]"
Toggle 0to1 tmdp3_dp_tx1_mpll_en "net tmdp3_dp_tx1_mpll_en"
Toggle 1to0 tmdp3_dp_tx1_mpll_en "net tmdp3_dp_tx1_mpll_en"
Toggle 0to1 tmdp3_dp_tx1_lpd "net tmdp3_dp_tx1_lpd"
Toggle 1to0 tmdp3_dp_tx1_lpd "net tmdp3_dp_tx1_lpd"
Toggle 0to1 tmdp3_dp_tx1_invert "net tmdp3_dp_tx1_invert"
Toggle 1to0 tmdp3_dp_tx1_invert "net tmdp3_dp_tx1_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_in_generic_bus "net tmdp3_dp_tx1_in_generic_bus[4:0]"
Toggle 0to1 tmdp3_dp_tx1_iboost_en "net tmdp3_dp_tx1_iboost_en"
Toggle 1to0 tmdp3_dp_tx1_iboost_en "net tmdp3_dp_tx1_iboost_en"
Toggle 0to1 tmdp3_dp_tx1_hp_prot_en "net tmdp3_dp_tx1_hp_prot_en"
Toggle 1to0 tmdp3_dp_tx1_hp_prot_en "net tmdp3_dp_tx1_hp_prot_en"
Toggle 0to1 tmdp3_dp_tx1_flyover_data_p "net tmdp3_dp_tx1_flyover_data_p"
Toggle 1to0 tmdp3_dp_tx1_flyover_data_p "net tmdp3_dp_tx1_flyover_data_p"
Toggle 0to1 tmdp3_dp_tx1_flyover_data_m "net tmdp3_dp_tx1_flyover_data_m"
Toggle 1to0 tmdp3_dp_tx1_flyover_data_m "net tmdp3_dp_tx1_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_eq_pre "net tmdp3_dp_tx1_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_eq_post "net tmdp3_dp_tx1_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_eq_main "net tmdp3_dp_tx1_eq_main[5:0]"
Toggle 0to1 tmdp3_dp_tx1_disable "net tmdp3_dp_tx1_disable"
Toggle 1to0 tmdp3_dp_tx1_disable "net tmdp3_dp_tx1_disable"
Toggle 0to1 tmdp3_dp_tx1_detrx_result "net tmdp3_dp_tx1_detrx_result"
Toggle 1to0 tmdp3_dp_tx1_detrx_result "net tmdp3_dp_tx1_detrx_result"
Toggle 0to1 tmdp3_dp_tx1_detrx_req "net tmdp3_dp_tx1_detrx_req"
Toggle 1to0 tmdp3_dp_tx1_detrx_req "net tmdp3_dp_tx1_detrx_req"
Toggle 0to1 tmdp3_dp_tx1_dcc_byp_ac_cap "net tmdp3_dp_tx1_dcc_byp_ac_cap"
Toggle 1to0 tmdp3_dp_tx1_dcc_byp_ac_cap "net tmdp3_dp_tx1_dcc_byp_ac_cap"
Toggle 0to1 tmdp3_dp_tx1_data_en "net tmdp3_dp_tx1_data_en"
Toggle 1to0 tmdp3_dp_tx1_data_en "net tmdp3_dp_tx1_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx1_data "net tmdp3_dp_tx1_data[19:0]"
Toggle 0to1 tmdp3_dp_tx1_clk_rdy "net tmdp3_dp_tx1_clk_rdy"
Toggle 1to0 tmdp3_dp_tx1_clk_rdy "net tmdp3_dp_tx1_clk_rdy"
Toggle 0to1 tmdp3_dp_tx1_clk "net tmdp3_dp_tx1_clk"
Toggle 1to0 tmdp3_dp_tx1_clk "net tmdp3_dp_tx1_clk"
Toggle 0to1 tmdp3_dp_tx1_bypass_eq_calc "net tmdp3_dp_tx1_bypass_eq_calc"
Toggle 1to0 tmdp3_dp_tx1_bypass_eq_calc "net tmdp3_dp_tx1_bypass_eq_calc"
Toggle 0to1 tmdp3_dp_tx1_beacon_en "net tmdp3_dp_tx1_beacon_en"
Toggle 1to0 tmdp3_dp_tx1_beacon_en "net tmdp3_dp_tx1_beacon_en"
Toggle 0to1 tmdp3_dp_tx1_ack "net tmdp3_dp_tx1_ack"
Toggle 1to0 tmdp3_dp_tx1_ack "net tmdp3_dp_tx1_ack"
Toggle 0to1 tmdp3_dp_tx0_word_clk "net tmdp3_dp_tx0_word_clk"
Toggle 1to0 tmdp3_dp_tx0_word_clk "net tmdp3_dp_tx0_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_width "net tmdp3_dp_tx0_width[1:0]"
Toggle 0to1 tmdp3_dp_tx0_vregdrv_byp "net tmdp3_dp_tx0_vregdrv_byp"
Toggle 1to0 tmdp3_dp_tx0_vregdrv_byp "net tmdp3_dp_tx0_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_term_ctrl "net tmdp3_dp_tx0_term_ctrl[2:0]"
Toggle 0to1 tmdp3_dp_tx0_reset "net tmdp3_dp_tx0_reset"
Toggle 1to0 tmdp3_dp_tx0_reset "net tmdp3_dp_tx0_reset"
Toggle 0to1 tmdp3_dp_tx0_req "net tmdp3_dp_tx0_req"
Toggle 1to0 tmdp3_dp_tx0_req "net tmdp3_dp_tx0_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_rboost_en "net tmdp3_dp_tx0_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_rate "net tmdp3_dp_tx0_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_pstate "net tmdp3_dp_tx0_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_out_generic_bus "net tmdp3_dp_tx0_out_generic_bus[4:0]"
Toggle 0to1 tmdp3_dp_tx0_mpll_en "net tmdp3_dp_tx0_mpll_en"
Toggle 1to0 tmdp3_dp_tx0_mpll_en "net tmdp3_dp_tx0_mpll_en"
Toggle 0to1 tmdp3_dp_tx0_lpd "net tmdp3_dp_tx0_lpd"
Toggle 1to0 tmdp3_dp_tx0_lpd "net tmdp3_dp_tx0_lpd"
Toggle 0to1 tmdp3_dp_tx0_invert "net tmdp3_dp_tx0_invert"
Toggle 1to0 tmdp3_dp_tx0_invert "net tmdp3_dp_tx0_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_in_generic_bus "net tmdp3_dp_tx0_in_generic_bus[4:0]"
Toggle 0to1 tmdp3_dp_tx0_iboost_en "net tmdp3_dp_tx0_iboost_en"
Toggle 1to0 tmdp3_dp_tx0_iboost_en "net tmdp3_dp_tx0_iboost_en"
Toggle 0to1 tmdp3_dp_tx0_hp_prot_en "net tmdp3_dp_tx0_hp_prot_en"
Toggle 1to0 tmdp3_dp_tx0_hp_prot_en "net tmdp3_dp_tx0_hp_prot_en"
Toggle 0to1 tmdp3_dp_tx0_flyover_data_p "net tmdp3_dp_tx0_flyover_data_p"
Toggle 1to0 tmdp3_dp_tx0_flyover_data_p "net tmdp3_dp_tx0_flyover_data_p"
Toggle 0to1 tmdp3_dp_tx0_flyover_data_m "net tmdp3_dp_tx0_flyover_data_m"
Toggle 1to0 tmdp3_dp_tx0_flyover_data_m "net tmdp3_dp_tx0_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_eq_pre "net tmdp3_dp_tx0_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_eq_post "net tmdp3_dp_tx0_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_eq_main "net tmdp3_dp_tx0_eq_main[5:0]"
Toggle 0to1 tmdp3_dp_tx0_disable "net tmdp3_dp_tx0_disable"
Toggle 1to0 tmdp3_dp_tx0_disable "net tmdp3_dp_tx0_disable"
Toggle 0to1 tmdp3_dp_tx0_detrx_result "net tmdp3_dp_tx0_detrx_result"
Toggle 1to0 tmdp3_dp_tx0_detrx_result "net tmdp3_dp_tx0_detrx_result"
Toggle 0to1 tmdp3_dp_tx0_detrx_req "net tmdp3_dp_tx0_detrx_req"
Toggle 1to0 tmdp3_dp_tx0_detrx_req "net tmdp3_dp_tx0_detrx_req"
Toggle 0to1 tmdp3_dp_tx0_dcc_byp_ac_cap "net tmdp3_dp_tx0_dcc_byp_ac_cap"
Toggle 1to0 tmdp3_dp_tx0_dcc_byp_ac_cap "net tmdp3_dp_tx0_dcc_byp_ac_cap"
Toggle 0to1 tmdp3_dp_tx0_data_en "net tmdp3_dp_tx0_data_en"
Toggle 1to0 tmdp3_dp_tx0_data_en "net tmdp3_dp_tx0_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_tx0_data "net tmdp3_dp_tx0_data[19:0]"
Toggle 0to1 tmdp3_dp_tx0_clk_rdy "net tmdp3_dp_tx0_clk_rdy"
Toggle 1to0 tmdp3_dp_tx0_clk_rdy "net tmdp3_dp_tx0_clk_rdy"
Toggle 0to1 tmdp3_dp_tx0_clk "net tmdp3_dp_tx0_clk"
Toggle 1to0 tmdp3_dp_tx0_clk "net tmdp3_dp_tx0_clk"
Toggle 0to1 tmdp3_dp_tx0_bypass_eq_calc "net tmdp3_dp_tx0_bypass_eq_calc"
Toggle 1to0 tmdp3_dp_tx0_bypass_eq_calc "net tmdp3_dp_tx0_bypass_eq_calc"
Toggle 0to1 tmdp3_dp_tx0_beacon_en "net tmdp3_dp_tx0_beacon_en"
Toggle 1to0 tmdp3_dp_tx0_beacon_en "net tmdp3_dp_tx0_beacon_en"
Toggle 0to1 tmdp3_dp_tx0_ack "net tmdp3_dp_tx0_ack"
Toggle 1to0 tmdp3_dp_tx0_ack "net tmdp3_dp_tx0_ack"
Toggle 0to1 tmdp3_dp_ref_clk_req "net tmdp3_dp_ref_clk_req"
Toggle 1to0 tmdp3_dp_ref_clk_req "net tmdp3_dp_ref_clk_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_ref_clk_mpllb_div "net tmdp3_dp_ref_clk_mpllb_div[2:0]"
Toggle 0to1 tmdp3_dp_ref_clk_en "net tmdp3_dp_ref_clk_en"
Toggle 1to0 tmdp3_dp_ref_clk_en "net tmdp3_dp_ref_clk_en"
Toggle 0to1 tmdp3_dp_pg_reset "net tmdp3_dp_pg_reset"
Toggle 1to0 tmdp3_dp_pg_reset "net tmdp3_dp_pg_reset"
Toggle 0to1 tmdp3_dp_mpllb_word_fr_clk "net tmdp3_dp_mpllb_word_fr_clk"
Toggle 1to0 tmdp3_dp_mpllb_word_fr_clk "net tmdp3_dp_mpllb_word_fr_clk"
Toggle 0to1 tmdp3_dp_mpllb_word_div2_en "net tmdp3_dp_mpllb_word_div2_en"
Toggle 1to0 tmdp3_dp_mpllb_word_div2_en "net tmdp3_dp_mpllb_word_div2_en"
Toggle 0to1 tmdp3_dp_mpllb_word_clk "net tmdp3_dp_mpllb_word_clk"
Toggle 1to0 tmdp3_dp_mpllb_word_clk "net tmdp3_dp_mpllb_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_v2i "net tmdp3_dp_mpllb_v2i[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_tx_clk_div "net tmdp3_dp_mpllb_tx_clk_div[2:0]"
Toggle 0to1 tmdp3_dp_mpllb_state "net tmdp3_dp_mpllb_state"
Toggle 1to0 tmdp3_dp_mpllb_state "net tmdp3_dp_mpllb_state"
Toggle 0to1 tmdp3_dp_mpllb_ssc_up_spread "net tmdp3_dp_mpllb_ssc_up_spread"
Toggle 1to0 tmdp3_dp_mpllb_ssc_up_spread "net tmdp3_dp_mpllb_ssc_up_spread"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_ssc_stepsize "net tmdp3_dp_mpllb_ssc_stepsize[20:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_ssc_peak "net tmdp3_dp_mpllb_ssc_peak[19:0]"
Toggle 0to1 tmdp3_dp_mpllb_ssc_en "net tmdp3_dp_mpllb_ssc_en"
Toggle 1to0 tmdp3_dp_mpllb_ssc_en "net tmdp3_dp_mpllb_ssc_en"
Toggle 0to1 tmdp3_dp_mpllb_qword_clk "net tmdp3_dp_mpllb_qword_clk"
Toggle 1to0 tmdp3_dp_mpllb_qword_clk "net tmdp3_dp_mpllb_qword_clk"
Toggle 0to1 tmdp3_dp_mpllb_pmix_en "net tmdp3_dp_mpllb_pmix_en"
Toggle 1to0 tmdp3_dp_mpllb_pmix_en "net tmdp3_dp_mpllb_pmix_en"
Toggle 0to1 tmdp3_dp_mpllb_oword_clk "net tmdp3_dp_mpllb_oword_clk"
Toggle 1to0 tmdp3_dp_mpllb_oword_clk "net tmdp3_dp_mpllb_oword_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_multiplier "net tmdp3_dp_mpllb_multiplier[11:0]"
Toggle 0to1 tmdp3_dp_mpllb_init_cal_disable "net tmdp3_dp_mpllb_init_cal_disable"
Toggle 1to0 tmdp3_dp_mpllb_init_cal_disable "net tmdp3_dp_mpllb_init_cal_disable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_freq_vco "net tmdp3_dp_mpllb_freq_vco[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_fracn_rem "net tmdp3_dp_mpllb_fracn_rem[15:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_fracn_quot "net tmdp3_dp_mpllb_fracn_quot[15:0]"
Toggle 0to1 tmdp3_dp_mpllb_fracn_en "net tmdp3_dp_mpllb_fracn_en"
Toggle 1to0 tmdp3_dp_mpllb_fracn_en "net tmdp3_dp_mpllb_fracn_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_fracn_den "net tmdp3_dp_mpllb_fracn_den[15:0]"
Toggle 0to1 tmdp3_dp_mpllb_fracn_cfg_update_en "net tmdp3_dp_mpllb_fracn_cfg_update_en"
Toggle 1to0 tmdp3_dp_mpllb_fracn_cfg_update_en "net tmdp3_dp_mpllb_fracn_cfg_update_en"
Toggle 0to1 tmdp3_dp_mpllb_force_en "net tmdp3_dp_mpllb_force_en"
Toggle 1to0 tmdp3_dp_mpllb_force_en "net tmdp3_dp_mpllb_force_en"
Toggle 0to1 tmdp3_dp_mpllb_force_ack "net tmdp3_dp_mpllb_force_ack"
Toggle 1to0 tmdp3_dp_mpllb_force_ack "net tmdp3_dp_mpllb_force_ack"
Toggle 0to1 tmdp3_dp_mpllb_dword_clk "net tmdp3_dp_mpllb_dword_clk"
Toggle 1to0 tmdp3_dp_mpllb_dword_clk "net tmdp3_dp_mpllb_dword_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_div_multiplier "net tmdp3_dp_mpllb_div_multiplier[7:0]"
Toggle 0to1 tmdp3_dp_mpllb_div_fr_clk "net tmdp3_dp_mpllb_div_fr_clk"
Toggle 1to0 tmdp3_dp_mpllb_div_fr_clk "net tmdp3_dp_mpllb_div_fr_clk"
Toggle 0to1 tmdp3_dp_mpllb_div_clk_en "net tmdp3_dp_mpllb_div_clk_en"
Toggle 1to0 tmdp3_dp_mpllb_div_clk_en "net tmdp3_dp_mpllb_div_clk_en"
Toggle 0to1 tmdp3_dp_mpllb_div_clk "net tmdp3_dp_mpllb_div_clk"
Toggle 1to0 tmdp3_dp_mpllb_div_clk "net tmdp3_dp_mpllb_div_clk"
Toggle 0to1 tmdp3_dp_mpllb_div5_clk_en "net tmdp3_dp_mpllb_div5_clk_en"
Toggle 1to0 tmdp3_dp_mpllb_div5_clk_en "net tmdp3_dp_mpllb_div5_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_cp_prop_gs "net tmdp3_dp_mpllb_cp_prop_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_cp_prop "net tmdp3_dp_mpllb_cp_prop[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_cp_int_gs "net tmdp3_dp_mpllb_cp_int_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dp_mpllb_cp_int "net tmdp3_dp_mpllb_cp_int[6:0]"
Toggle 0to1 tmdp3_dp_mpllb_cal_force "net tmdp3_dp_mpllb_cal_force"
Toggle 1to0 tmdp3_dp_mpllb_cal_force "net tmdp3_dp_mpllb_cal_force"
Toggle 0to1 tmdp3_dp_lane3_tx2rx_ser_lb_en "net tmdp3_dp_lane3_tx2rx_ser_lb_en"
Toggle 1to0 tmdp3_dp_lane3_tx2rx_ser_lb_en "net tmdp3_dp_lane3_tx2rx_ser_lb_en"
Toggle 0to1 tmdp3_dp_lane3_rx2tx_par_lb_en "net tmdp3_dp_lane3_rx2tx_par_lb_en"
Toggle 1to0 tmdp3_dp_lane3_rx2tx_par_lb_en "net tmdp3_dp_lane3_rx2tx_par_lb_en"
Toggle 0to1 tmdp3_dp_lane2_tx2rx_ser_lb_en "net tmdp3_dp_lane2_tx2rx_ser_lb_en"
Toggle 1to0 tmdp3_dp_lane2_tx2rx_ser_lb_en "net tmdp3_dp_lane2_tx2rx_ser_lb_en"
Toggle 0to1 tmdp3_dp_lane2_rx2tx_par_lb_en "net tmdp3_dp_lane2_rx2tx_par_lb_en"
Toggle 1to0 tmdp3_dp_lane2_rx2tx_par_lb_en "net tmdp3_dp_lane2_rx2tx_par_lb_en"
Toggle 0to1 tmdp3_dp_lane1_tx2rx_ser_lb_en "net tmdp3_dp_lane1_tx2rx_ser_lb_en"
Toggle 1to0 tmdp3_dp_lane1_tx2rx_ser_lb_en "net tmdp3_dp_lane1_tx2rx_ser_lb_en"
Toggle 0to1 tmdp3_dp_lane1_rx2tx_par_lb_en "net tmdp3_dp_lane1_rx2tx_par_lb_en"
Toggle 1to0 tmdp3_dp_lane1_rx2tx_par_lb_en "net tmdp3_dp_lane1_rx2tx_par_lb_en"
Toggle 0to1 tmdp3_dp_lane0_tx2rx_ser_lb_en "net tmdp3_dp_lane0_tx2rx_ser_lb_en"
Toggle 1to0 tmdp3_dp_lane0_tx2rx_ser_lb_en "net tmdp3_dp_lane0_tx2rx_ser_lb_en"
Toggle 0to1 tmdp3_dp_lane0_rx2tx_par_lb_en "net tmdp3_dp_lane0_rx2tx_par_lb_en"
Toggle 1to0 tmdp3_dp_lane0_rx2tx_par_lb_en "net tmdp3_dp_lane0_rx2tx_par_lb_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dco_range "net tmdp3_dco_range[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_dco_finetune "net tmdp3_dco_finetune[5:0]"
Toggle 0to1 tmdp3_dco_clkcal "net tmdp3_dco_clkcal"
Toggle 1to0 tmdp3_dco_clkcal "net tmdp3_dco_clkcal"
Toggle 0to1 tmdp3_cr_para_wr_en "net tmdp3_cr_para_wr_en"
Toggle 1to0 tmdp3_cr_para_wr_en "net tmdp3_cr_para_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_cr_para_wr_data "net tmdp3_cr_para_wr_data[15:0]"
Toggle 0to1 tmdp3_cr_para_sel "net tmdp3_cr_para_sel"
Toggle 1to0 tmdp3_cr_para_sel "net tmdp3_cr_para_sel"
Toggle 0to1 tmdp3_cr_para_rd_en "net tmdp3_cr_para_rd_en"
Toggle 1to0 tmdp3_cr_para_rd_en "net tmdp3_cr_para_rd_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_cr_para_rd_data "net tmdp3_cr_para_rd_data[15:0]"
Toggle 0to1 tmdp3_cr_para_clk "net tmdp3_cr_para_clk"
Toggle 1to0 tmdp3_cr_para_clk "net tmdp3_cr_para_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_cr_para_addr "net tmdp3_cr_para_addr[15:0]"
Toggle 0to1 tmdp3_cr_para_ack "net tmdp3_cr_para_ack"
Toggle 1to0 tmdp3_cr_para_ack "net tmdp3_cr_para_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_cmn_out_generic_bus "net tmdp3_cmn_out_generic_bus[4:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_cmn_in_generic_bus "net tmdp3_cmn_in_generic_bus[4:0]"
Toggle 0to1 tmdp3_aux_y "net tmdp3_aux_y"
Toggle 1to0 tmdp3_aux_y "net tmdp3_aux_y"
Toggle 0to1 tmdp3_aux_vod_tune "net tmdp3_aux_vod_tune"
Toggle 1to0 tmdp3_aux_vod_tune "net tmdp3_aux_vod_tune"
Toggle 0to1 tmdp3_aux_pwdnb "net tmdp3_aux_pwdnb"
Toggle 1to0 tmdp3_aux_pwdnb "net tmdp3_aux_pwdnb"
Toggle 0to1 tmdp3_aux_oe "net tmdp3_aux_oe"
Toggle 1to0 tmdp3_aux_oe "net tmdp3_aux_oe"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_aux_hys_tune "net tmdp3_aux_hys_tune[1:0]"
Toggle 0to1 tmdp3_aux_dren "net tmdp3_aux_dren"
Toggle 1to0 tmdp3_aux_dren "net tmdp3_aux_dren"
Toggle 0to1 tmdp3_aux_dp_dn_swap "net tmdp3_aux_dp_dn_swap"
Toggle 1to0 tmdp3_aux_dp_dn_swap "net tmdp3_aux_dp_dn_swap"
Toggle 0to1 tmdp3_aux_data "net tmdp3_aux_data"
Toggle 1to0 tmdp3_aux_data "net tmdp3_aux_data"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp3_aux_ctrl "net tmdp3_aux_ctrl[3:0]"
Toggle 0to1 tmdp3_ana_pwr_stable "net tmdp3_ana_pwr_stable"
Toggle 1to0 tmdp3_ana_pwr_stable "net tmdp3_ana_pwr_stable"
Toggle 0to1 tmdp3_ana_pwr_en "net tmdp3_ana_pwr_en"
Toggle 1to0 tmdp3_ana_pwr_en "net tmdp3_ana_pwr_en"
Toggle 0to1 tmdp2_typec_flip_invert "net tmdp2_typec_flip_invert"
Toggle 1to0 tmdp2_typec_flip_invert "net tmdp2_typec_flip_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_tx_vswing_lvl "net tmdp2_tx_vswing_lvl[2:0]"
Toggle 0to1 tmdp2_test_tx_ref_clk_en "net tmdp2_test_tx_ref_clk_en"
Toggle 1to0 tmdp2_test_tx_ref_clk_en "net tmdp2_test_tx_ref_clk_en"
Toggle 0to1 tmdp2_test_powerdown "net tmdp2_test_powerdown"
Toggle 1to0 tmdp2_test_powerdown "net tmdp2_test_powerdown"
Toggle 0to1 tmdp2_tca_vbusvalid "net tmdp2_tca_vbusvalid"
Toggle 1to0 tmdp2_tca_vbusvalid "net tmdp2_tca_vbusvalid"
Toggle 0to1 tmdp2_tca_usb_dev_por "net tmdp2_tca_usb_dev_por"
Toggle 1to0 tmdp2_tca_usb_dev_por "net tmdp2_tca_usb_dev_por"
Toggle 0to1 tmdp2_tca_powerpresent "net tmdp2_tca_powerpresent"
Toggle 1to0 tmdp2_tca_powerpresent "net tmdp2_tca_powerpresent"
Toggle 0to1 tmdp2_tca_phy_reset "net tmdp2_tca_phy_reset"
Toggle 1to0 tmdp2_tca_phy_reset "net tmdp2_tca_phy_reset"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_tca_misc_ctrl "net tmdp2_tca_misc_ctrl[5:0]"
Toggle 0to1 tmdp2_tca_int "net tmdp2_tca_int"
Toggle 1to0 tmdp2_tca_int "net tmdp2_tca_int"
Toggle 0to1 tmdp2_tca_iddig "net tmdp2_tca_iddig"
Toggle 1to0 tmdp2_tca_iddig "net tmdp2_tca_iddig"
Toggle 0to1 tmdp2_tca_drv_host_vbus "net tmdp2_tca_drv_host_vbus"
Toggle 1to0 tmdp2_tca_drv_host_vbus "net tmdp2_tca_drv_host_vbus"
Toggle 0to1 tmdp2_tca_dp4_por "net tmdp2_tca_dp4_por"
Toggle 1to0 tmdp2_tca_dp4_por "net tmdp2_tca_dp4_por"
Toggle 0to1 tmdp2_tca_apb_rst_n "net tmdp2_tca_apb_rst_n"
Toggle 1to0 tmdp2_tca_apb_rst_n "net tmdp2_tca_apb_rst_n"
Toggle 0to1 tmdp2_tca_apb_pwrite "net tmdp2_tca_apb_pwrite"
Toggle 1to0 tmdp2_tca_apb_pwrite "net tmdp2_tca_apb_pwrite"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_tca_apb_pwdata "net tmdp2_tca_apb_pwdata[31:0]"
Toggle 0to1 tmdp2_tca_apb_pslverr "net tmdp2_tca_apb_pslverr"
Toggle 1to0 tmdp2_tca_apb_pslverr "net tmdp2_tca_apb_pslverr"
Toggle 0to1 tmdp2_tca_apb_psel "net tmdp2_tca_apb_psel"
Toggle 1to0 tmdp2_tca_apb_psel "net tmdp2_tca_apb_psel"
Toggle 0to1 tmdp2_tca_apb_pready "net tmdp2_tca_apb_pready"
Toggle 1to0 tmdp2_tca_apb_pready "net tmdp2_tca_apb_pready"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_tca_apb_prdata "net tmdp2_tca_apb_prdata[31:0]"
Toggle 0to1 tmdp2_tca_apb_penable "net tmdp2_tca_apb_penable"
Toggle 1to0 tmdp2_tca_apb_penable "net tmdp2_tca_apb_penable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_tca_apb_paddr "net tmdp2_tca_apb_paddr[15:0]"
Toggle 0to1 tmdp2_tca_apb_clk "net tmdp2_tca_apb_clk"
Toggle 1to0 tmdp2_tca_apb_clk "net tmdp2_tca_apb_clk"
Toggle 0to1 tmdp2_sys_vbusvalid "net tmdp2_sys_vbusvalid"
Toggle 1to0 tmdp2_sys_vbusvalid "net tmdp2_sys_vbusvalid"
Toggle 0to1 tmdp2_suspend_clk "net tmdp2_suspend_clk"
Toggle 1to0 tmdp2_suspend_clk "net tmdp2_suspend_clk"
Toggle 0to1 tmdp2_sup_vregpre_byp "net tmdp2_sup_vregpre_byp"
Toggle 1to0 tmdp2_sup_vregpre_byp "net tmdp2_sup_vregpre_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sup_rx_vco_vref_sel "net tmdp2_sup_rx_vco_vref_sel[2:0]"
Toggle 0to1 tmdp2_sup_pre_hp "net tmdp2_sup_pre_hp"
Toggle 1to0 tmdp2_sup_pre_hp "net tmdp2_sup_pre_hp"
Toggle 0to1 tmdp2_sstx_word_clk "net tmdp2_sstx_word_clk"
Toggle 1to0 tmdp2_sstx_word_clk "net tmdp2_sstx_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_width "net tmdp2_sstx_width[1:0]"
Toggle 0to1 tmdp2_sstx_vregdrv_byp "net tmdp2_sstx_vregdrv_byp"
Toggle 1to0 tmdp2_sstx_vregdrv_byp "net tmdp2_sstx_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_term_ctrl "net tmdp2_sstx_term_ctrl[2:0]"
Toggle 0to1 tmdp2_sstx_reset "net tmdp2_sstx_reset"
Toggle 1to0 tmdp2_sstx_reset "net tmdp2_sstx_reset"
Toggle 0to1 tmdp2_sstx_req "net tmdp2_sstx_req"
Toggle 1to0 tmdp2_sstx_req "net tmdp2_sstx_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_rboost_en "net tmdp2_sstx_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_rate "net tmdp2_sstx_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_pstate "net tmdp2_sstx_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_out_generic_bus "net tmdp2_sstx_out_generic_bus[4:0]"
Toggle 0to1 tmdp2_sstx_mpll_en "net tmdp2_sstx_mpll_en"
Toggle 1to0 tmdp2_sstx_mpll_en "net tmdp2_sstx_mpll_en"
Toggle 0to1 tmdp2_sstx_lpd "net tmdp2_sstx_lpd"
Toggle 1to0 tmdp2_sstx_lpd "net tmdp2_sstx_lpd"
Toggle 0to1 tmdp2_sstx_invert "net tmdp2_sstx_invert"
Toggle 1to0 tmdp2_sstx_invert "net tmdp2_sstx_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_in_generic_bus "net tmdp2_sstx_in_generic_bus[4:0]"
Toggle 0to1 tmdp2_sstx_iboost_en "net tmdp2_sstx_iboost_en"
Toggle 1to0 tmdp2_sstx_iboost_en "net tmdp2_sstx_iboost_en"
Toggle 0to1 tmdp2_sstx_hp_prot_en "net tmdp2_sstx_hp_prot_en"
Toggle 1to0 tmdp2_sstx_hp_prot_en "net tmdp2_sstx_hp_prot_en"
Toggle 0to1 tmdp2_sstx_flyover_data_p "net tmdp2_sstx_flyover_data_p"
Toggle 1to0 tmdp2_sstx_flyover_data_p "net tmdp2_sstx_flyover_data_p"
Toggle 0to1 tmdp2_sstx_flyover_data_m "net tmdp2_sstx_flyover_data_m"
Toggle 1to0 tmdp2_sstx_flyover_data_m "net tmdp2_sstx_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_eq_pre "net tmdp2_sstx_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_eq_post "net tmdp2_sstx_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_eq_main "net tmdp2_sstx_eq_main[5:0]"
Toggle 0to1 tmdp2_sstx_disable "net tmdp2_sstx_disable"
Toggle 1to0 tmdp2_sstx_disable "net tmdp2_sstx_disable"
Toggle 0to1 tmdp2_sstx_detrx_result "net tmdp2_sstx_detrx_result"
Toggle 1to0 tmdp2_sstx_detrx_result "net tmdp2_sstx_detrx_result"
Toggle 0to1 tmdp2_sstx_detrx_req "net tmdp2_sstx_detrx_req"
Toggle 1to0 tmdp2_sstx_detrx_req "net tmdp2_sstx_detrx_req"
Toggle 0to1 tmdp2_sstx_dcc_byp_ac_cap "net tmdp2_sstx_dcc_byp_ac_cap"
Toggle 1to0 tmdp2_sstx_dcc_byp_ac_cap "net tmdp2_sstx_dcc_byp_ac_cap"
Toggle 0to1 tmdp2_sstx_data_en "net tmdp2_sstx_data_en"
Toggle 1to0 tmdp2_sstx_data_en "net tmdp2_sstx_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sstx_data "net tmdp2_sstx_data[19:0]"
Toggle 0to1 tmdp2_sstx_clk_rdy "net tmdp2_sstx_clk_rdy"
Toggle 1to0 tmdp2_sstx_clk_rdy "net tmdp2_sstx_clk_rdy"
Toggle 0to1 tmdp2_sstx_clk "net tmdp2_sstx_clk"
Toggle 1to0 tmdp2_sstx_clk "net tmdp2_sstx_clk"
Toggle 0to1 tmdp2_sstx_bypass_eq_calc "net tmdp2_sstx_bypass_eq_calc"
Toggle 1to0 tmdp2_sstx_bypass_eq_calc "net tmdp2_sstx_bypass_eq_calc"
Toggle 0to1 tmdp2_sstx_beacon_en "net tmdp2_sstx_beacon_en"
Toggle 1to0 tmdp2_sstx_beacon_en "net tmdp2_sstx_beacon_en"
Toggle 0to1 tmdp2_sstx_ack "net tmdp2_sstx_ack"
Toggle 1to0 tmdp2_sstx_ack "net tmdp2_sstx_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_width "net tmdp2_ssrx_width[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_vco_ld_val "net tmdp2_ssrx_vco_ld_val[12:0]"
Toggle 0to1 tmdp2_ssrx_valid "net tmdp2_ssrx_valid"
Toggle 1to0 tmdp2_ssrx_valid "net tmdp2_ssrx_valid"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_txpre_dir "net tmdp2_ssrx_txpre_dir[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_txpost_dir "net tmdp2_ssrx_txpost_dir[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_txmain_dir "net tmdp2_ssrx_txmain_dir[1:0]"
Toggle 0to1 tmdp2_ssrx_term_en "net tmdp2_ssrx_term_en"
Toggle 1to0 tmdp2_ssrx_term_en "net tmdp2_ssrx_term_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_term_ctrl "net tmdp2_ssrx_term_ctrl[2:0]"
Toggle 0to1 tmdp2_ssrx_term_acdc "net tmdp2_ssrx_term_acdc"
Toggle 1to0 tmdp2_ssrx_term_acdc "net tmdp2_ssrx_term_acdc"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_sigdet_lf_threshold "net tmdp2_ssrx_sigdet_lf_threshold[2:0]"
Toggle 0to1 tmdp2_ssrx_sigdet_lf_out "net tmdp2_ssrx_sigdet_lf_out"
Toggle 1to0 tmdp2_ssrx_sigdet_lf_out "net tmdp2_ssrx_sigdet_lf_out"
Toggle 0to1 tmdp2_ssrx_sigdet_lf_filter_en "net tmdp2_ssrx_sigdet_lf_filter_en"
Toggle 1to0 tmdp2_ssrx_sigdet_lf_filter_en "net tmdp2_ssrx_sigdet_lf_filter_en"
Toggle 0to1 tmdp2_ssrx_sigdet_lf_en "net tmdp2_ssrx_sigdet_lf_en"
Toggle 1to0 tmdp2_ssrx_sigdet_lf_en "net tmdp2_ssrx_sigdet_lf_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_sigdet_hf_threshold "net tmdp2_ssrx_sigdet_hf_threshold[2:0]"
Toggle 0to1 tmdp2_ssrx_sigdet_hf_out "net tmdp2_ssrx_sigdet_hf_out"
Toggle 1to0 tmdp2_ssrx_sigdet_hf_out "net tmdp2_ssrx_sigdet_hf_out"
Toggle 0to1 tmdp2_ssrx_sigdet_hf_filt_dis "net tmdp2_ssrx_sigdet_hf_filt_dis"
Toggle 1to0 tmdp2_ssrx_sigdet_hf_filt_dis "net tmdp2_ssrx_sigdet_hf_filt_dis"
Toggle 0to1 tmdp2_ssrx_sigdet_hf_en "net tmdp2_ssrx_sigdet_hf_en"
Toggle 1to0 tmdp2_ssrx_sigdet_hf_en "net tmdp2_ssrx_sigdet_hf_en"
Toggle 0to1 tmdp2_ssrx_reset "net tmdp2_ssrx_reset"
Toggle 1to0 tmdp2_ssrx_reset "net tmdp2_ssrx_reset"
Toggle 0to1 tmdp2_ssrx_req "net tmdp2_ssrx_req"
Toggle 1to0 tmdp2_ssrx_req "net tmdp2_ssrx_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_ref_ld_val "net tmdp2_ssrx_ref_ld_val[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_rate "net tmdp2_ssrx_rate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_pstate "net tmdp2_ssrx_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_out_generic_bus "net tmdp2_ssrx_out_generic_bus[4:0]"
Toggle 0to1 tmdp2_ssrx_offcan_cont "net tmdp2_ssrx_offcan_cont"
Toggle 1to0 tmdp2_ssrx_offcan_cont "net tmdp2_ssrx_offcan_cont"
Toggle 0to1 tmdp2_ssrx_lpd "net tmdp2_ssrx_lpd"
Toggle 1to0 tmdp2_ssrx_lpd "net tmdp2_ssrx_lpd"
Toggle 0to1 tmdp2_ssrx_invert "net tmdp2_ssrx_invert"
Toggle 1to0 tmdp2_ssrx_invert "net tmdp2_ssrx_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_in_generic_bus "net tmdp2_ssrx_in_generic_bus[4:0]"
Toggle 0to1 tmdp2_ssrx_flyover_data_p "net tmdp2_ssrx_flyover_data_p"
Toggle 1to0 tmdp2_ssrx_flyover_data_p "net tmdp2_ssrx_flyover_data_p"
Toggle 0to1 tmdp2_ssrx_flyover_data_m "net tmdp2_ssrx_flyover_data_m"
Toggle 1to0 tmdp2_ssrx_flyover_data_m "net tmdp2_ssrx_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_eq_dfe_tap1 "net tmdp2_ssrx_eq_dfe_tap1[7:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_eq_delta_iq "net tmdp2_ssrx_eq_delta_iq[3:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_eq_ctle_boost "net tmdp2_ssrx_eq_ctle_boost[4:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_eq_att_lvl "net tmdp2_ssrx_eq_att_lvl[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_eq_afe_gain "net tmdp2_ssrx_eq_afe_gain[3:0]"
Toggle 0to1 tmdp2_ssrx_disable "net tmdp2_ssrx_disable"
Toggle 1to0 tmdp2_ssrx_disable "net tmdp2_ssrx_disable"
Toggle 0to1 tmdp2_ssrx_dcc_byp_ac_cap "net tmdp2_ssrx_dcc_byp_ac_cap"
Toggle 1to0 tmdp2_ssrx_dcc_byp_ac_cap "net tmdp2_ssrx_dcc_byp_ac_cap"
Toggle 0to1 tmdp2_ssrx_data_en "net tmdp2_ssrx_data_en"
Toggle 1to0 tmdp2_ssrx_data_en "net tmdp2_ssrx_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_data "net tmdp2_ssrx_data[19:0]"
Toggle 0to1 tmdp2_ssrx_clk_shift "net tmdp2_ssrx_clk_shift"
Toggle 1to0 tmdp2_ssrx_clk_shift "net tmdp2_ssrx_clk_shift"
Toggle 0to1 tmdp2_ssrx_clk "net tmdp2_ssrx_clk"
Toggle 1to0 tmdp2_ssrx_clk "net tmdp2_ssrx_clk"
Toggle 0to1 tmdp2_ssrx_cdr_vco_lowfreq "net tmdp2_ssrx_cdr_vco_lowfreq"
Toggle 1to0 tmdp2_ssrx_cdr_vco_lowfreq "net tmdp2_ssrx_cdr_vco_lowfreq"
Toggle 0to1 tmdp2_ssrx_cdr_track_en "net tmdp2_ssrx_cdr_track_en"
Toggle 1to0 tmdp2_ssrx_cdr_track_en "net tmdp2_ssrx_cdr_track_en"
Toggle 0to1 tmdp2_ssrx_cdr_ssc_en "net tmdp2_ssrx_cdr_ssc_en"
Toggle 1to0 tmdp2_ssrx_cdr_ssc_en "net tmdp2_ssrx_cdr_ssc_en"
Toggle 0to1 tmdp2_ssrx_align_en "net tmdp2_ssrx_align_en"
Toggle 1to0 tmdp2_ssrx_align_en "net tmdp2_ssrx_align_en"
Toggle 0to1 tmdp2_ssrx_adapt_req "net tmdp2_ssrx_adapt_req"
Toggle 1to0 tmdp2_ssrx_adapt_req "net tmdp2_ssrx_adapt_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ssrx_adapt_fom "net tmdp2_ssrx_adapt_fom[7:0]"
Toggle 0to1 tmdp2_ssrx_adapt_dfe_en "net tmdp2_ssrx_adapt_dfe_en"
Toggle 1to0 tmdp2_ssrx_adapt_dfe_en "net tmdp2_ssrx_adapt_dfe_en"
Toggle 0to1 tmdp2_ssrx_adapt_cont "net tmdp2_ssrx_adapt_cont"
Toggle 1to0 tmdp2_ssrx_adapt_cont "net tmdp2_ssrx_adapt_cont"
Toggle 0to1 tmdp2_ssrx_adapt_afe_en "net tmdp2_ssrx_adapt_afe_en"
Toggle 1to0 tmdp2_ssrx_adapt_afe_en "net tmdp2_ssrx_adapt_afe_en"
Toggle 0to1 tmdp2_ssrx_adapt_ack "net tmdp2_ssrx_adapt_ack"
Toggle 1to0 tmdp2_ssrx_adapt_ack "net tmdp2_ssrx_adapt_ack"
Toggle 0to1 tmdp2_ssrx_ack "net tmdp2_ssrx_ack"
Toggle 1to0 tmdp2_ssrx_ack "net tmdp2_ssrx_ack"
Toggle 0to1 tmdp2_ss_tx2rx_ser_lb_en "net tmdp2_ss_tx2rx_ser_lb_en"
Toggle 1to0 tmdp2_ss_tx2rx_ser_lb_en "net tmdp2_ss_tx2rx_ser_lb_en"
Toggle 0to1 tmdp2_ss_rxdet_disable_ack "net tmdp2_ss_rxdet_disable_ack"
Toggle 1to0 tmdp2_ss_rxdet_disable_ack "net tmdp2_ss_rxdet_disable_ack"
Toggle 0to1 tmdp2_ss_rxdet_disable "net tmdp2_ss_rxdet_disable"
Toggle 1to0 tmdp2_ss_rxdet_disable "net tmdp2_ss_rxdet_disable"
Toggle 0to1 tmdp2_ss_rx2tx_par_lb_en "net tmdp2_ss_rx2tx_par_lb_en"
Toggle 1to0 tmdp2_ss_rx2tx_par_lb_en "net tmdp2_ss_rx2tx_par_lb_en"
Toggle 0to1 tmdp2_ss_ref_clk_req "net tmdp2_ss_ref_clk_req"
Toggle 1to0 tmdp2_ss_ref_clk_req "net tmdp2_ss_ref_clk_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_ref_clk_mplla_div "net tmdp2_ss_ref_clk_mplla_div[2:0]"
Toggle 0to1 tmdp2_ss_ref_clk_en "net tmdp2_ss_ref_clk_en"
Toggle 1to0 tmdp2_ss_ref_clk_en "net tmdp2_ss_ref_clk_en"
Toggle 0to1 tmdp2_ss_pg_reset "net tmdp2_ss_pg_reset"
Toggle 1to0 tmdp2_ss_pg_reset "net tmdp2_ss_pg_reset"
Toggle 0to1 tmdp2_ss_mplla_word_fr_clk "net tmdp2_ss_mplla_word_fr_clk"
Toggle 1to0 tmdp2_ss_mplla_word_fr_clk "net tmdp2_ss_mplla_word_fr_clk"
Toggle 0to1 tmdp2_ss_mplla_word_div2_en "net tmdp2_ss_mplla_word_div2_en"
Toggle 1to0 tmdp2_ss_mplla_word_div2_en "net tmdp2_ss_mplla_word_div2_en"
Toggle 0to1 tmdp2_ss_mplla_word_clk "net tmdp2_ss_mplla_word_clk"
Toggle 1to0 tmdp2_ss_mplla_word_clk "net tmdp2_ss_mplla_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_v2i "net tmdp2_ss_mplla_v2i[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_tx_clk_div "net tmdp2_ss_mplla_tx_clk_div[2:0]"
Toggle 0to1 tmdp2_ss_mplla_state "net tmdp2_ss_mplla_state"
Toggle 1to0 tmdp2_ss_mplla_state "net tmdp2_ss_mplla_state"
Toggle 0to1 tmdp2_ss_mplla_ssc_up_spread "net tmdp2_ss_mplla_ssc_up_spread"
Toggle 1to0 tmdp2_ss_mplla_ssc_up_spread "net tmdp2_ss_mplla_ssc_up_spread"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_ssc_stepsize "net tmdp2_ss_mplla_ssc_stepsize[20:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_ssc_peak "net tmdp2_ss_mplla_ssc_peak[19:0]"
Toggle 0to1 tmdp2_ss_mplla_ssc_en "net tmdp2_ss_mplla_ssc_en"
Toggle 1to0 tmdp2_ss_mplla_ssc_en "net tmdp2_ss_mplla_ssc_en"
Toggle 0to1 tmdp2_ss_mplla_qword_clk "net tmdp2_ss_mplla_qword_clk"
Toggle 1to0 tmdp2_ss_mplla_qword_clk "net tmdp2_ss_mplla_qword_clk"
Toggle 0to1 tmdp2_ss_mplla_pmix_en "net tmdp2_ss_mplla_pmix_en"
Toggle 1to0 tmdp2_ss_mplla_pmix_en "net tmdp2_ss_mplla_pmix_en"
Toggle 0to1 tmdp2_ss_mplla_oword_clk "net tmdp2_ss_mplla_oword_clk"
Toggle 1to0 tmdp2_ss_mplla_oword_clk "net tmdp2_ss_mplla_oword_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_multiplier "net tmdp2_ss_mplla_multiplier[11:0]"
Toggle 0to1 tmdp2_ss_mplla_init_cal_disable "net tmdp2_ss_mplla_init_cal_disable"
Toggle 1to0 tmdp2_ss_mplla_init_cal_disable "net tmdp2_ss_mplla_init_cal_disable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_freq_vco "net tmdp2_ss_mplla_freq_vco[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_fracn_rem "net tmdp2_ss_mplla_fracn_rem[15:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_fracn_quot "net tmdp2_ss_mplla_fracn_quot[15:0]"
Toggle 0to1 tmdp2_ss_mplla_fracn_en "net tmdp2_ss_mplla_fracn_en"
Toggle 1to0 tmdp2_ss_mplla_fracn_en "net tmdp2_ss_mplla_fracn_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_fracn_den "net tmdp2_ss_mplla_fracn_den[15:0]"
Toggle 0to1 tmdp2_ss_mplla_fracn_cfg_update_en "net tmdp2_ss_mplla_fracn_cfg_update_en"
Toggle 1to0 tmdp2_ss_mplla_fracn_cfg_update_en "net tmdp2_ss_mplla_fracn_cfg_update_en"
Toggle 0to1 tmdp2_ss_mplla_force_en "net tmdp2_ss_mplla_force_en"
Toggle 1to0 tmdp2_ss_mplla_force_en "net tmdp2_ss_mplla_force_en"
Toggle 0to1 tmdp2_ss_mplla_force_ack "net tmdp2_ss_mplla_force_ack"
Toggle 1to0 tmdp2_ss_mplla_force_ack "net tmdp2_ss_mplla_force_ack"
Toggle 0to1 tmdp2_ss_mplla_dword_clk "net tmdp2_ss_mplla_dword_clk"
Toggle 1to0 tmdp2_ss_mplla_dword_clk "net tmdp2_ss_mplla_dword_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_div_multiplier "net tmdp2_ss_mplla_div_multiplier[7:0]"
Toggle 0to1 tmdp2_ss_mplla_div_fr_clk "net tmdp2_ss_mplla_div_fr_clk"
Toggle 1to0 tmdp2_ss_mplla_div_fr_clk "net tmdp2_ss_mplla_div_fr_clk"
Toggle 0to1 tmdp2_ss_mplla_div_clk_en "net tmdp2_ss_mplla_div_clk_en"
Toggle 1to0 tmdp2_ss_mplla_div_clk_en "net tmdp2_ss_mplla_div_clk_en"
Toggle 0to1 tmdp2_ss_mplla_div_clk "net tmdp2_ss_mplla_div_clk"
Toggle 1to0 tmdp2_ss_mplla_div_clk "net tmdp2_ss_mplla_div_clk"
Toggle 0to1 tmdp2_ss_mplla_div5_clk_en "net tmdp2_ss_mplla_div5_clk_en"
Toggle 1to0 tmdp2_ss_mplla_div5_clk_en "net tmdp2_ss_mplla_div5_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_cp_prop_gs "net tmdp2_ss_mplla_cp_prop_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_cp_prop "net tmdp2_ss_mplla_cp_prop[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_cp_int_gs "net tmdp2_ss_mplla_cp_int_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ss_mplla_cp_int "net tmdp2_ss_mplla_cp_int[6:0]"
Toggle 0to1 tmdp2_ss_mplla_cal_force "net tmdp2_ss_mplla_cal_force"
Toggle 1to0 tmdp2_ss_mplla_cal_force "net tmdp2_ss_mplla_cal_force"
Toggle 0to1 tmdp2_sram_wr_en "net tmdp2_sram_wr_en"
Toggle 1to0 tmdp2_sram_wr_en "net tmdp2_sram_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sram_wr_data "net tmdp2_sram_wr_data[15:0]"
Toggle 0to1 tmdp2_sram_rd_en "net tmdp2_sram_rd_en"
Toggle 1to0 tmdp2_sram_rd_en "net tmdp2_sram_rd_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sram_rd_data "net tmdp2_sram_rd_data[15:0]"
Toggle 0to1 tmdp2_sram_init_done "net tmdp2_sram_init_done"
Toggle 1to0 tmdp2_sram_init_done "net tmdp2_sram_init_done"
Toggle 0to1 tmdp2_sram_ext_ld_done "net tmdp2_sram_ext_ld_done"
Toggle 1to0 tmdp2_sram_ext_ld_done "net tmdp2_sram_ext_ld_done"
Toggle 0to1 tmdp2_sram_clk "net tmdp2_sram_clk"
Toggle 1to0 tmdp2_sram_clk "net tmdp2_sram_clk"
Toggle 0to1 tmdp2_sram_bypass "net tmdp2_sram_bypass"
Toggle 1to0 tmdp2_sram_bypass "net tmdp2_sram_bypass"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_sram_addr "net tmdp2_sram_addr[12:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_rx_vref_ctrl "net tmdp2_rx_vref_ctrl[2:0]"
Toggle 0to1 tmdp2_rtune_req "net tmdp2_rtune_req"
Toggle 1to0 tmdp2_rtune_req "net tmdp2_rtune_req"
Toggle 0to1 tmdp2_rtune_ack "net tmdp2_rtune_ack"
Toggle 1to0 tmdp2_rtune_ack "net tmdp2_rtune_ack"
Toggle 0to1 tmdp2_rext_en "net tmdp2_rext_en"
Toggle 1to0 tmdp2_rext_en "net tmdp2_rext_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_rext_ctrl "net tmdp2_rext_ctrl[5:0]"
Toggle 0to1 tmdp2_ref_use_pad "net tmdp2_ref_use_pad"
Toggle 1to0 tmdp2_ref_use_pad "net tmdp2_ref_use_pad"
Toggle 0to1 tmdp2_ref_repeat_clk_p "net tmdp2_ref_repeat_clk_p"
Toggle 1to0 tmdp2_ref_repeat_clk_p "net tmdp2_ref_repeat_clk_p"
Toggle 0to1 tmdp2_ref_repeat_clk_m "net tmdp2_ref_repeat_clk_m"
Toggle 1to0 tmdp2_ref_repeat_clk_m "net tmdp2_ref_repeat_clk_m"
Toggle 0to1 tmdp2_ref_repeat_clk_en "net tmdp2_ref_repeat_clk_en"
Toggle 1to0 tmdp2_ref_repeat_clk_en "net tmdp2_ref_repeat_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ref_range "net tmdp2_ref_range[2:0]"
Toggle 0to1 tmdp2_ref_dig_fr_clk "net tmdp2_ref_dig_fr_clk"
Toggle 1to0 tmdp2_ref_dig_fr_clk "net tmdp2_ref_dig_fr_clk"
Toggle 0to1 tmdp2_ref_clkdet_result "net tmdp2_ref_clkdet_result"
Toggle 1to0 tmdp2_ref_clkdet_result "net tmdp2_ref_clkdet_result"
Toggle 0to1 tmdp2_ref_clkdet_en "net tmdp2_ref_clkdet_en"
Toggle 1to0 tmdp2_ref_clkdet_en "net tmdp2_ref_clkdet_en"
Toggle 0to1 tmdp2_ref_alt_clk_lp_sel "net tmdp2_ref_alt_clk_lp_sel"
Toggle 1to0 tmdp2_ref_alt_clk_lp_sel "net tmdp2_ref_alt_clk_lp_sel"
Toggle 0to1 tmdp2_ref_alt_clk_lp "net tmdp2_ref_alt_clk_lp"
Toggle 1to0 tmdp2_ref_alt_clk_lp "net tmdp2_ref_alt_clk_lp"
Toggle 0to1 tmdp2_ref_alt_clk_cg "net tmdp2_ref_alt_clk_cg"
Toggle 1to0 tmdp2_ref_alt_clk_cg "net tmdp2_ref_alt_clk_cg"
Toggle 0to1 tmdp2_pma_pwr_stable "net tmdp2_pma_pwr_stable"
Toggle 1to0 tmdp2_pma_pwr_stable "net tmdp2_pma_pwr_stable"
Toggle 0to1 tmdp2_pma_pwr_en "net tmdp2_pma_pwr_en"
Toggle 1to0 tmdp2_pma_pwr_en "net tmdp2_pma_pwr_en"
Toggle 0to1 tmdp2_phy_reset "net tmdp2_phy_reset"
Toggle 1to0 tmdp2_phy_reset "net tmdp2_phy_reset"
Toggle 0to1 tmdp2_phy_ref_dig_clk "net tmdp2_phy_ref_dig_clk"
Toggle 1to0 tmdp2_phy_ref_dig_clk "net tmdp2_phy_ref_dig_clk"
Toggle 0to1 tmdp2_pg_mode_en "net tmdp2_pg_mode_en"
Toggle 1to0 tmdp2_pg_mode_en "net tmdp2_pg_mode_en"
Toggle 0to1 tmdp2_pcs_pwr_stable "net tmdp2_pcs_pwr_stable"
Toggle 1to0 tmdp2_pcs_pwr_stable "net tmdp2_pcs_pwr_stable"
Toggle 0to1 tmdp2_pcs_pwr_en "net tmdp2_pcs_pwr_en"
Toggle 1to0 tmdp2_pcs_pwr_en "net tmdp2_pcs_pwr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ocla_upcs_sstx_data_en "net tmdp2_ocla_upcs_sstx_data_en[1:0]"
Toggle 0to1 tmdp2_ocla_upcs_sstx_clk_en "net tmdp2_ocla_upcs_sstx_clk_en"
Toggle 1to0 tmdp2_ocla_upcs_sstx_clk_en "net tmdp2_ocla_upcs_sstx_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_ocla_upcs_ssrx_data_en "net tmdp2_ocla_upcs_ssrx_data_en[2:0]"
Toggle 0to1 tmdp2_ocla_upcs_ssrx_clk_en "net tmdp2_ocla_upcs_ssrx_clk_en"
Toggle 1to0 tmdp2_ocla_upcs_ssrx_clk_en "net tmdp2_ocla_upcs_ssrx_clk_en"
Toggle 0to1 tmdp2_ocla_div2_clk_en_r "net tmdp2_ocla_div2_clk_en_r"
Toggle 1to0 tmdp2_ocla_div2_clk_en_r "net tmdp2_ocla_div2_clk_en_r"
Toggle 0to1 tmdp2_ocla_clk "net tmdp2_ocla_clk"
Toggle 1to0 tmdp2_ocla_clk "net tmdp2_ocla_clk"
Toggle 0to1 tmdp2_mon_out_valid "net tmdp2_mon_out_valid"
Toggle 1to0 tmdp2_mon_out_valid "net tmdp2_mon_out_valid"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_mon_out "net tmdp2_mon_out[63:0]"
Toggle 0to1 tmdp2_hdmimode_enable "net tmdp2_hdmimode_enable"
Toggle 1to0 tmdp2_hdmimode_enable "net tmdp2_hdmimode_enable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_hdmi_mpllb_hdmi_pixel_clk_div "net tmdp2_hdmi_mpllb_hdmi_pixel_clk_div[1:0]"
Toggle 0to1 tmdp2_hdmi_mpllb_hdmi_pixel_clk "net tmdp2_hdmi_mpllb_hdmi_pixel_clk"
Toggle 1to0 tmdp2_hdmi_mpllb_hdmi_pixel_clk "net tmdp2_hdmi_mpllb_hdmi_pixel_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_hdmi_mpllb_hdmi_div "net tmdp2_hdmi_mpllb_hdmi_div[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dtb_out "net tmdp2_dtb_out[1:0]"
Toggle 0to1 tmdp2_dpalt_dp4 "net tmdp2_dpalt_dp4"
Toggle 1to0 tmdp2_dpalt_dp4 "net tmdp2_dpalt_dp4"
Toggle 0to1 tmdp2_dpalt_disable_ack "net tmdp2_dpalt_disable_ack"
Toggle 1to0 tmdp2_dpalt_disable_ack "net tmdp2_dpalt_disable_ack"
Toggle 0to1 tmdp2_dpalt_disable "net tmdp2_dpalt_disable"
Toggle 1to0 tmdp2_dpalt_disable "net tmdp2_dpalt_disable"
Toggle 0to1 tmdp2_dp_tx3_word_clk "net tmdp2_dp_tx3_word_clk"
Toggle 1to0 tmdp2_dp_tx3_word_clk "net tmdp2_dp_tx3_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_width "net tmdp2_dp_tx3_width[1:0]"
Toggle 0to1 tmdp2_dp_tx3_vregdrv_byp "net tmdp2_dp_tx3_vregdrv_byp"
Toggle 1to0 tmdp2_dp_tx3_vregdrv_byp "net tmdp2_dp_tx3_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_term_ctrl "net tmdp2_dp_tx3_term_ctrl[2:0]"
Toggle 0to1 tmdp2_dp_tx3_reset "net tmdp2_dp_tx3_reset"
Toggle 1to0 tmdp2_dp_tx3_reset "net tmdp2_dp_tx3_reset"
Toggle 0to1 tmdp2_dp_tx3_req "net tmdp2_dp_tx3_req"
Toggle 1to0 tmdp2_dp_tx3_req "net tmdp2_dp_tx3_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_rboost_en "net tmdp2_dp_tx3_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_rate "net tmdp2_dp_tx3_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_pstate "net tmdp2_dp_tx3_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_out_generic_bus "net tmdp2_dp_tx3_out_generic_bus[4:0]"
Toggle 0to1 tmdp2_dp_tx3_mpll_en "net tmdp2_dp_tx3_mpll_en"
Toggle 1to0 tmdp2_dp_tx3_mpll_en "net tmdp2_dp_tx3_mpll_en"
Toggle 0to1 tmdp2_dp_tx3_lpd "net tmdp2_dp_tx3_lpd"
Toggle 1to0 tmdp2_dp_tx3_lpd "net tmdp2_dp_tx3_lpd"
Toggle 0to1 tmdp2_dp_tx3_invert "net tmdp2_dp_tx3_invert"
Toggle 1to0 tmdp2_dp_tx3_invert "net tmdp2_dp_tx3_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_in_generic_bus "net tmdp2_dp_tx3_in_generic_bus[4:0]"
Toggle 0to1 tmdp2_dp_tx3_iboost_en "net tmdp2_dp_tx3_iboost_en"
Toggle 1to0 tmdp2_dp_tx3_iboost_en "net tmdp2_dp_tx3_iboost_en"
Toggle 0to1 tmdp2_dp_tx3_hp_prot_en "net tmdp2_dp_tx3_hp_prot_en"
Toggle 1to0 tmdp2_dp_tx3_hp_prot_en "net tmdp2_dp_tx3_hp_prot_en"
Toggle 0to1 tmdp2_dp_tx3_flyover_data_p "net tmdp2_dp_tx3_flyover_data_p"
Toggle 1to0 tmdp2_dp_tx3_flyover_data_p "net tmdp2_dp_tx3_flyover_data_p"
Toggle 0to1 tmdp2_dp_tx3_flyover_data_m "net tmdp2_dp_tx3_flyover_data_m"
Toggle 1to0 tmdp2_dp_tx3_flyover_data_m "net tmdp2_dp_tx3_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_eq_pre "net tmdp2_dp_tx3_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_eq_post "net tmdp2_dp_tx3_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_eq_main "net tmdp2_dp_tx3_eq_main[5:0]"
Toggle 0to1 tmdp2_dp_tx3_disable "net tmdp2_dp_tx3_disable"
Toggle 1to0 tmdp2_dp_tx3_disable "net tmdp2_dp_tx3_disable"
Toggle 0to1 tmdp2_dp_tx3_detrx_result "net tmdp2_dp_tx3_detrx_result"
Toggle 1to0 tmdp2_dp_tx3_detrx_result "net tmdp2_dp_tx3_detrx_result"
Toggle 0to1 tmdp2_dp_tx3_detrx_req "net tmdp2_dp_tx3_detrx_req"
Toggle 1to0 tmdp2_dp_tx3_detrx_req "net tmdp2_dp_tx3_detrx_req"
Toggle 0to1 tmdp2_dp_tx3_dcc_byp_ac_cap "net tmdp2_dp_tx3_dcc_byp_ac_cap"
Toggle 1to0 tmdp2_dp_tx3_dcc_byp_ac_cap "net tmdp2_dp_tx3_dcc_byp_ac_cap"
Toggle 0to1 tmdp2_dp_tx3_data_en "net tmdp2_dp_tx3_data_en"
Toggle 1to0 tmdp2_dp_tx3_data_en "net tmdp2_dp_tx3_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx3_data "net tmdp2_dp_tx3_data[19:0]"
Toggle 0to1 tmdp2_dp_tx3_clk_rdy "net tmdp2_dp_tx3_clk_rdy"
Toggle 1to0 tmdp2_dp_tx3_clk_rdy "net tmdp2_dp_tx3_clk_rdy"
Toggle 0to1 tmdp2_dp_tx3_clk "net tmdp2_dp_tx3_clk"
Toggle 1to0 tmdp2_dp_tx3_clk "net tmdp2_dp_tx3_clk"
Toggle 0to1 tmdp2_dp_tx3_bypass_eq_calc "net tmdp2_dp_tx3_bypass_eq_calc"
Toggle 1to0 tmdp2_dp_tx3_bypass_eq_calc "net tmdp2_dp_tx3_bypass_eq_calc"
Toggle 0to1 tmdp2_dp_tx3_beacon_en "net tmdp2_dp_tx3_beacon_en"
Toggle 1to0 tmdp2_dp_tx3_beacon_en "net tmdp2_dp_tx3_beacon_en"
Toggle 0to1 tmdp2_dp_tx3_ack "net tmdp2_dp_tx3_ack"
Toggle 1to0 tmdp2_dp_tx3_ack "net tmdp2_dp_tx3_ack"
Toggle 0to1 tmdp2_dp_tx2_word_clk "net tmdp2_dp_tx2_word_clk"
Toggle 1to0 tmdp2_dp_tx2_word_clk "net tmdp2_dp_tx2_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_width "net tmdp2_dp_tx2_width[1:0]"
Toggle 0to1 tmdp2_dp_tx2_vregdrv_byp "net tmdp2_dp_tx2_vregdrv_byp"
Toggle 1to0 tmdp2_dp_tx2_vregdrv_byp "net tmdp2_dp_tx2_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_term_ctrl "net tmdp2_dp_tx2_term_ctrl[2:0]"
Toggle 0to1 tmdp2_dp_tx2_reset "net tmdp2_dp_tx2_reset"
Toggle 1to0 tmdp2_dp_tx2_reset "net tmdp2_dp_tx2_reset"
Toggle 0to1 tmdp2_dp_tx2_req "net tmdp2_dp_tx2_req"
Toggle 1to0 tmdp2_dp_tx2_req "net tmdp2_dp_tx2_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_rboost_en "net tmdp2_dp_tx2_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_rate "net tmdp2_dp_tx2_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_pstate "net tmdp2_dp_tx2_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_out_generic_bus "net tmdp2_dp_tx2_out_generic_bus[4:0]"
Toggle 0to1 tmdp2_dp_tx2_mpll_en "net tmdp2_dp_tx2_mpll_en"
Toggle 1to0 tmdp2_dp_tx2_mpll_en "net tmdp2_dp_tx2_mpll_en"
Toggle 0to1 tmdp2_dp_tx2_lpd "net tmdp2_dp_tx2_lpd"
Toggle 1to0 tmdp2_dp_tx2_lpd "net tmdp2_dp_tx2_lpd"
Toggle 0to1 tmdp2_dp_tx2_invert "net tmdp2_dp_tx2_invert"
Toggle 1to0 tmdp2_dp_tx2_invert "net tmdp2_dp_tx2_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_in_generic_bus "net tmdp2_dp_tx2_in_generic_bus[4:0]"
Toggle 0to1 tmdp2_dp_tx2_iboost_en "net tmdp2_dp_tx2_iboost_en"
Toggle 1to0 tmdp2_dp_tx2_iboost_en "net tmdp2_dp_tx2_iboost_en"
Toggle 0to1 tmdp2_dp_tx2_hp_prot_en "net tmdp2_dp_tx2_hp_prot_en"
Toggle 1to0 tmdp2_dp_tx2_hp_prot_en "net tmdp2_dp_tx2_hp_prot_en"
Toggle 0to1 tmdp2_dp_tx2_flyover_data_p "net tmdp2_dp_tx2_flyover_data_p"
Toggle 1to0 tmdp2_dp_tx2_flyover_data_p "net tmdp2_dp_tx2_flyover_data_p"
Toggle 0to1 tmdp2_dp_tx2_flyover_data_m "net tmdp2_dp_tx2_flyover_data_m"
Toggle 1to0 tmdp2_dp_tx2_flyover_data_m "net tmdp2_dp_tx2_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_eq_pre "net tmdp2_dp_tx2_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_eq_post "net tmdp2_dp_tx2_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_eq_main "net tmdp2_dp_tx2_eq_main[5:0]"
Toggle 0to1 tmdp2_dp_tx2_disable "net tmdp2_dp_tx2_disable"
Toggle 1to0 tmdp2_dp_tx2_disable "net tmdp2_dp_tx2_disable"
Toggle 0to1 tmdp2_dp_tx2_detrx_result "net tmdp2_dp_tx2_detrx_result"
Toggle 1to0 tmdp2_dp_tx2_detrx_result "net tmdp2_dp_tx2_detrx_result"
Toggle 0to1 tmdp2_dp_tx2_detrx_req "net tmdp2_dp_tx2_detrx_req"
Toggle 1to0 tmdp2_dp_tx2_detrx_req "net tmdp2_dp_tx2_detrx_req"
Toggle 0to1 tmdp2_dp_tx2_dcc_byp_ac_cap "net tmdp2_dp_tx2_dcc_byp_ac_cap"
Toggle 1to0 tmdp2_dp_tx2_dcc_byp_ac_cap "net tmdp2_dp_tx2_dcc_byp_ac_cap"
Toggle 0to1 tmdp2_dp_tx2_data_en "net tmdp2_dp_tx2_data_en"
Toggle 1to0 tmdp2_dp_tx2_data_en "net tmdp2_dp_tx2_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx2_data "net tmdp2_dp_tx2_data[19:0]"
Toggle 0to1 tmdp2_dp_tx2_clk_rdy "net tmdp2_dp_tx2_clk_rdy"
Toggle 1to0 tmdp2_dp_tx2_clk_rdy "net tmdp2_dp_tx2_clk_rdy"
Toggle 0to1 tmdp2_dp_tx2_clk "net tmdp2_dp_tx2_clk"
Toggle 1to0 tmdp2_dp_tx2_clk "net tmdp2_dp_tx2_clk"
Toggle 0to1 tmdp2_dp_tx2_bypass_eq_calc "net tmdp2_dp_tx2_bypass_eq_calc"
Toggle 1to0 tmdp2_dp_tx2_bypass_eq_calc "net tmdp2_dp_tx2_bypass_eq_calc"
Toggle 0to1 tmdp2_dp_tx2_beacon_en "net tmdp2_dp_tx2_beacon_en"
Toggle 1to0 tmdp2_dp_tx2_beacon_en "net tmdp2_dp_tx2_beacon_en"
Toggle 0to1 tmdp2_dp_tx2_ack "net tmdp2_dp_tx2_ack"
Toggle 1to0 tmdp2_dp_tx2_ack "net tmdp2_dp_tx2_ack"
Toggle 0to1 tmdp2_dp_tx1_word_clk "net tmdp2_dp_tx1_word_clk"
Toggle 1to0 tmdp2_dp_tx1_word_clk "net tmdp2_dp_tx1_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_width "net tmdp2_dp_tx1_width[1:0]"
Toggle 0to1 tmdp2_dp_tx1_vregdrv_byp "net tmdp2_dp_tx1_vregdrv_byp"
Toggle 1to0 tmdp2_dp_tx1_vregdrv_byp "net tmdp2_dp_tx1_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_term_ctrl "net tmdp2_dp_tx1_term_ctrl[2:0]"
Toggle 0to1 tmdp2_dp_tx1_reset "net tmdp2_dp_tx1_reset"
Toggle 1to0 tmdp2_dp_tx1_reset "net tmdp2_dp_tx1_reset"
Toggle 0to1 tmdp2_dp_tx1_req "net tmdp2_dp_tx1_req"
Toggle 1to0 tmdp2_dp_tx1_req "net tmdp2_dp_tx1_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_rboost_en "net tmdp2_dp_tx1_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_rate "net tmdp2_dp_tx1_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_pstate "net tmdp2_dp_tx1_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_out_generic_bus "net tmdp2_dp_tx1_out_generic_bus[4:0]"
Toggle 0to1 tmdp2_dp_tx1_mpll_en "net tmdp2_dp_tx1_mpll_en"
Toggle 1to0 tmdp2_dp_tx1_mpll_en "net tmdp2_dp_tx1_mpll_en"
Toggle 0to1 tmdp2_dp_tx1_lpd "net tmdp2_dp_tx1_lpd"
Toggle 1to0 tmdp2_dp_tx1_lpd "net tmdp2_dp_tx1_lpd"
Toggle 0to1 tmdp2_dp_tx1_invert "net tmdp2_dp_tx1_invert"
Toggle 1to0 tmdp2_dp_tx1_invert "net tmdp2_dp_tx1_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_in_generic_bus "net tmdp2_dp_tx1_in_generic_bus[4:0]"
Toggle 0to1 tmdp2_dp_tx1_iboost_en "net tmdp2_dp_tx1_iboost_en"
Toggle 1to0 tmdp2_dp_tx1_iboost_en "net tmdp2_dp_tx1_iboost_en"
Toggle 0to1 tmdp2_dp_tx1_hp_prot_en "net tmdp2_dp_tx1_hp_prot_en"
Toggle 1to0 tmdp2_dp_tx1_hp_prot_en "net tmdp2_dp_tx1_hp_prot_en"
Toggle 0to1 tmdp2_dp_tx1_flyover_data_p "net tmdp2_dp_tx1_flyover_data_p"
Toggle 1to0 tmdp2_dp_tx1_flyover_data_p "net tmdp2_dp_tx1_flyover_data_p"
Toggle 0to1 tmdp2_dp_tx1_flyover_data_m "net tmdp2_dp_tx1_flyover_data_m"
Toggle 1to0 tmdp2_dp_tx1_flyover_data_m "net tmdp2_dp_tx1_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_eq_pre "net tmdp2_dp_tx1_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_eq_post "net tmdp2_dp_tx1_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_eq_main "net tmdp2_dp_tx1_eq_main[5:0]"
Toggle 0to1 tmdp2_dp_tx1_disable "net tmdp2_dp_tx1_disable"
Toggle 1to0 tmdp2_dp_tx1_disable "net tmdp2_dp_tx1_disable"
Toggle 0to1 tmdp2_dp_tx1_detrx_result "net tmdp2_dp_tx1_detrx_result"
Toggle 1to0 tmdp2_dp_tx1_detrx_result "net tmdp2_dp_tx1_detrx_result"
Toggle 0to1 tmdp2_dp_tx1_detrx_req "net tmdp2_dp_tx1_detrx_req"
Toggle 1to0 tmdp2_dp_tx1_detrx_req "net tmdp2_dp_tx1_detrx_req"
Toggle 0to1 tmdp2_dp_tx1_dcc_byp_ac_cap "net tmdp2_dp_tx1_dcc_byp_ac_cap"
Toggle 1to0 tmdp2_dp_tx1_dcc_byp_ac_cap "net tmdp2_dp_tx1_dcc_byp_ac_cap"
Toggle 0to1 tmdp2_dp_tx1_data_en "net tmdp2_dp_tx1_data_en"
Toggle 1to0 tmdp2_dp_tx1_data_en "net tmdp2_dp_tx1_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx1_data "net tmdp2_dp_tx1_data[19:0]"
Toggle 0to1 tmdp2_dp_tx1_clk_rdy "net tmdp2_dp_tx1_clk_rdy"
Toggle 1to0 tmdp2_dp_tx1_clk_rdy "net tmdp2_dp_tx1_clk_rdy"
Toggle 0to1 tmdp2_dp_tx1_clk "net tmdp2_dp_tx1_clk"
Toggle 1to0 tmdp2_dp_tx1_clk "net tmdp2_dp_tx1_clk"
Toggle 0to1 tmdp2_dp_tx1_bypass_eq_calc "net tmdp2_dp_tx1_bypass_eq_calc"
Toggle 1to0 tmdp2_dp_tx1_bypass_eq_calc "net tmdp2_dp_tx1_bypass_eq_calc"
Toggle 0to1 tmdp2_dp_tx1_beacon_en "net tmdp2_dp_tx1_beacon_en"
Toggle 1to0 tmdp2_dp_tx1_beacon_en "net tmdp2_dp_tx1_beacon_en"
Toggle 0to1 tmdp2_dp_tx1_ack "net tmdp2_dp_tx1_ack"
Toggle 1to0 tmdp2_dp_tx1_ack "net tmdp2_dp_tx1_ack"
Toggle 0to1 tmdp2_dp_tx0_word_clk "net tmdp2_dp_tx0_word_clk"
Toggle 1to0 tmdp2_dp_tx0_word_clk "net tmdp2_dp_tx0_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_width "net tmdp2_dp_tx0_width[1:0]"
Toggle 0to1 tmdp2_dp_tx0_vregdrv_byp "net tmdp2_dp_tx0_vregdrv_byp"
Toggle 1to0 tmdp2_dp_tx0_vregdrv_byp "net tmdp2_dp_tx0_vregdrv_byp"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_term_ctrl "net tmdp2_dp_tx0_term_ctrl[2:0]"
Toggle 0to1 tmdp2_dp_tx0_reset "net tmdp2_dp_tx0_reset"
Toggle 1to0 tmdp2_dp_tx0_reset "net tmdp2_dp_tx0_reset"
Toggle 0to1 tmdp2_dp_tx0_req "net tmdp2_dp_tx0_req"
Toggle 1to0 tmdp2_dp_tx0_req "net tmdp2_dp_tx0_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_rboost_en "net tmdp2_dp_tx0_rboost_en[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_rate "net tmdp2_dp_tx0_rate[2:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_pstate "net tmdp2_dp_tx0_pstate[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_out_generic_bus "net tmdp2_dp_tx0_out_generic_bus[4:0]"
Toggle 0to1 tmdp2_dp_tx0_mpll_en "net tmdp2_dp_tx0_mpll_en"
Toggle 1to0 tmdp2_dp_tx0_mpll_en "net tmdp2_dp_tx0_mpll_en"
Toggle 0to1 tmdp2_dp_tx0_lpd "net tmdp2_dp_tx0_lpd"
Toggle 1to0 tmdp2_dp_tx0_lpd "net tmdp2_dp_tx0_lpd"
Toggle 0to1 tmdp2_dp_tx0_invert "net tmdp2_dp_tx0_invert"
Toggle 1to0 tmdp2_dp_tx0_invert "net tmdp2_dp_tx0_invert"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_in_generic_bus "net tmdp2_dp_tx0_in_generic_bus[4:0]"
Toggle 0to1 tmdp2_dp_tx0_iboost_en "net tmdp2_dp_tx0_iboost_en"
Toggle 1to0 tmdp2_dp_tx0_iboost_en "net tmdp2_dp_tx0_iboost_en"
Toggle 0to1 tmdp2_dp_tx0_hp_prot_en "net tmdp2_dp_tx0_hp_prot_en"
Toggle 1to0 tmdp2_dp_tx0_hp_prot_en "net tmdp2_dp_tx0_hp_prot_en"
Toggle 0to1 tmdp2_dp_tx0_flyover_data_p "net tmdp2_dp_tx0_flyover_data_p"
Toggle 1to0 tmdp2_dp_tx0_flyover_data_p "net tmdp2_dp_tx0_flyover_data_p"
Toggle 0to1 tmdp2_dp_tx0_flyover_data_m "net tmdp2_dp_tx0_flyover_data_m"
Toggle 1to0 tmdp2_dp_tx0_flyover_data_m "net tmdp2_dp_tx0_flyover_data_m"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_eq_pre "net tmdp2_dp_tx0_eq_pre[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_eq_post "net tmdp2_dp_tx0_eq_post[5:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_eq_main "net tmdp2_dp_tx0_eq_main[5:0]"
Toggle 0to1 tmdp2_dp_tx0_disable "net tmdp2_dp_tx0_disable"
Toggle 1to0 tmdp2_dp_tx0_disable "net tmdp2_dp_tx0_disable"
Toggle 0to1 tmdp2_dp_tx0_detrx_result "net tmdp2_dp_tx0_detrx_result"
Toggle 1to0 tmdp2_dp_tx0_detrx_result "net tmdp2_dp_tx0_detrx_result"
Toggle 0to1 tmdp2_dp_tx0_detrx_req "net tmdp2_dp_tx0_detrx_req"
Toggle 1to0 tmdp2_dp_tx0_detrx_req "net tmdp2_dp_tx0_detrx_req"
Toggle 0to1 tmdp2_dp_tx0_dcc_byp_ac_cap "net tmdp2_dp_tx0_dcc_byp_ac_cap"
Toggle 1to0 tmdp2_dp_tx0_dcc_byp_ac_cap "net tmdp2_dp_tx0_dcc_byp_ac_cap"
Toggle 0to1 tmdp2_dp_tx0_data_en "net tmdp2_dp_tx0_data_en"
Toggle 1to0 tmdp2_dp_tx0_data_en "net tmdp2_dp_tx0_data_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_tx0_data "net tmdp2_dp_tx0_data[19:0]"
Toggle 0to1 tmdp2_dp_tx0_clk_rdy "net tmdp2_dp_tx0_clk_rdy"
Toggle 1to0 tmdp2_dp_tx0_clk_rdy "net tmdp2_dp_tx0_clk_rdy"
Toggle 0to1 tmdp2_dp_tx0_clk "net tmdp2_dp_tx0_clk"
Toggle 1to0 tmdp2_dp_tx0_clk "net tmdp2_dp_tx0_clk"
Toggle 0to1 tmdp2_dp_tx0_bypass_eq_calc "net tmdp2_dp_tx0_bypass_eq_calc"
Toggle 1to0 tmdp2_dp_tx0_bypass_eq_calc "net tmdp2_dp_tx0_bypass_eq_calc"
Toggle 0to1 tmdp2_dp_tx0_beacon_en "net tmdp2_dp_tx0_beacon_en"
Toggle 1to0 tmdp2_dp_tx0_beacon_en "net tmdp2_dp_tx0_beacon_en"
Toggle 0to1 tmdp2_dp_tx0_ack "net tmdp2_dp_tx0_ack"
Toggle 1to0 tmdp2_dp_tx0_ack "net tmdp2_dp_tx0_ack"
Toggle 0to1 tmdp2_dp_ref_clk_req "net tmdp2_dp_ref_clk_req"
Toggle 1to0 tmdp2_dp_ref_clk_req "net tmdp2_dp_ref_clk_req"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_ref_clk_mpllb_div "net tmdp2_dp_ref_clk_mpllb_div[2:0]"
Toggle 0to1 tmdp2_dp_ref_clk_en "net tmdp2_dp_ref_clk_en"
Toggle 1to0 tmdp2_dp_ref_clk_en "net tmdp2_dp_ref_clk_en"
Toggle 0to1 tmdp2_dp_pg_reset "net tmdp2_dp_pg_reset"
Toggle 1to0 tmdp2_dp_pg_reset "net tmdp2_dp_pg_reset"
Toggle 0to1 tmdp2_dp_mpllb_word_fr_clk "net tmdp2_dp_mpllb_word_fr_clk"
Toggle 1to0 tmdp2_dp_mpllb_word_fr_clk "net tmdp2_dp_mpllb_word_fr_clk"
Toggle 0to1 tmdp2_dp_mpllb_word_div2_en "net tmdp2_dp_mpllb_word_div2_en"
Toggle 1to0 tmdp2_dp_mpllb_word_div2_en "net tmdp2_dp_mpllb_word_div2_en"
Toggle 0to1 tmdp2_dp_mpllb_word_clk "net tmdp2_dp_mpllb_word_clk"
Toggle 1to0 tmdp2_dp_mpllb_word_clk "net tmdp2_dp_mpllb_word_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_v2i "net tmdp2_dp_mpllb_v2i[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_tx_clk_div "net tmdp2_dp_mpllb_tx_clk_div[2:0]"
Toggle 0to1 tmdp2_dp_mpllb_state "net tmdp2_dp_mpllb_state"
Toggle 1to0 tmdp2_dp_mpllb_state "net tmdp2_dp_mpllb_state"
Toggle 0to1 tmdp2_dp_mpllb_ssc_up_spread "net tmdp2_dp_mpllb_ssc_up_spread"
Toggle 1to0 tmdp2_dp_mpllb_ssc_up_spread "net tmdp2_dp_mpllb_ssc_up_spread"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_ssc_stepsize "net tmdp2_dp_mpllb_ssc_stepsize[20:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_ssc_peak "net tmdp2_dp_mpllb_ssc_peak[19:0]"
Toggle 0to1 tmdp2_dp_mpllb_ssc_en "net tmdp2_dp_mpllb_ssc_en"
Toggle 1to0 tmdp2_dp_mpllb_ssc_en "net tmdp2_dp_mpllb_ssc_en"
Toggle 0to1 tmdp2_dp_mpllb_qword_clk "net tmdp2_dp_mpllb_qword_clk"
Toggle 1to0 tmdp2_dp_mpllb_qword_clk "net tmdp2_dp_mpllb_qword_clk"
Toggle 0to1 tmdp2_dp_mpllb_pmix_en "net tmdp2_dp_mpllb_pmix_en"
Toggle 1to0 tmdp2_dp_mpllb_pmix_en "net tmdp2_dp_mpllb_pmix_en"
Toggle 0to1 tmdp2_dp_mpllb_oword_clk "net tmdp2_dp_mpllb_oword_clk"
Toggle 1to0 tmdp2_dp_mpllb_oword_clk "net tmdp2_dp_mpllb_oword_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_multiplier "net tmdp2_dp_mpllb_multiplier[11:0]"
Toggle 0to1 tmdp2_dp_mpllb_init_cal_disable "net tmdp2_dp_mpllb_init_cal_disable"
Toggle 1to0 tmdp2_dp_mpllb_init_cal_disable "net tmdp2_dp_mpllb_init_cal_disable"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_freq_vco "net tmdp2_dp_mpllb_freq_vco[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_fracn_rem "net tmdp2_dp_mpllb_fracn_rem[15:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_fracn_quot "net tmdp2_dp_mpllb_fracn_quot[15:0]"
Toggle 0to1 tmdp2_dp_mpllb_fracn_en "net tmdp2_dp_mpllb_fracn_en"
Toggle 1to0 tmdp2_dp_mpllb_fracn_en "net tmdp2_dp_mpllb_fracn_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_fracn_den "net tmdp2_dp_mpllb_fracn_den[15:0]"
Toggle 0to1 tmdp2_dp_mpllb_fracn_cfg_update_en "net tmdp2_dp_mpllb_fracn_cfg_update_en"
Toggle 1to0 tmdp2_dp_mpllb_fracn_cfg_update_en "net tmdp2_dp_mpllb_fracn_cfg_update_en"
Toggle 0to1 tmdp2_dp_mpllb_force_en "net tmdp2_dp_mpllb_force_en"
Toggle 1to0 tmdp2_dp_mpllb_force_en "net tmdp2_dp_mpllb_force_en"
Toggle 0to1 tmdp2_dp_mpllb_force_ack "net tmdp2_dp_mpllb_force_ack"
Toggle 1to0 tmdp2_dp_mpllb_force_ack "net tmdp2_dp_mpllb_force_ack"
Toggle 0to1 tmdp2_dp_mpllb_dword_clk "net tmdp2_dp_mpllb_dword_clk"
Toggle 1to0 tmdp2_dp_mpllb_dword_clk "net tmdp2_dp_mpllb_dword_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_div_multiplier "net tmdp2_dp_mpllb_div_multiplier[7:0]"
Toggle 0to1 tmdp2_dp_mpllb_div_fr_clk "net tmdp2_dp_mpllb_div_fr_clk"
Toggle 1to0 tmdp2_dp_mpllb_div_fr_clk "net tmdp2_dp_mpllb_div_fr_clk"
Toggle 0to1 tmdp2_dp_mpllb_div_clk_en "net tmdp2_dp_mpllb_div_clk_en"
Toggle 1to0 tmdp2_dp_mpllb_div_clk_en "net tmdp2_dp_mpllb_div_clk_en"
Toggle 0to1 tmdp2_dp_mpllb_div_clk "net tmdp2_dp_mpllb_div_clk"
Toggle 1to0 tmdp2_dp_mpllb_div_clk "net tmdp2_dp_mpllb_div_clk"
Toggle 0to1 tmdp2_dp_mpllb_div5_clk_en "net tmdp2_dp_mpllb_div5_clk_en"
Toggle 1to0 tmdp2_dp_mpllb_div5_clk_en "net tmdp2_dp_mpllb_div5_clk_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_cp_prop_gs "net tmdp2_dp_mpllb_cp_prop_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_cp_prop "net tmdp2_dp_mpllb_cp_prop[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_cp_int_gs "net tmdp2_dp_mpllb_cp_int_gs[6:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dp_mpllb_cp_int "net tmdp2_dp_mpllb_cp_int[6:0]"
Toggle 0to1 tmdp2_dp_mpllb_cal_force "net tmdp2_dp_mpllb_cal_force"
Toggle 1to0 tmdp2_dp_mpllb_cal_force "net tmdp2_dp_mpllb_cal_force"
Toggle 0to1 tmdp2_dp_lane3_tx2rx_ser_lb_en "net tmdp2_dp_lane3_tx2rx_ser_lb_en"
Toggle 1to0 tmdp2_dp_lane3_tx2rx_ser_lb_en "net tmdp2_dp_lane3_tx2rx_ser_lb_en"
Toggle 0to1 tmdp2_dp_lane3_rx2tx_par_lb_en "net tmdp2_dp_lane3_rx2tx_par_lb_en"
Toggle 1to0 tmdp2_dp_lane3_rx2tx_par_lb_en "net tmdp2_dp_lane3_rx2tx_par_lb_en"
Toggle 0to1 tmdp2_dp_lane2_tx2rx_ser_lb_en "net tmdp2_dp_lane2_tx2rx_ser_lb_en"
Toggle 1to0 tmdp2_dp_lane2_tx2rx_ser_lb_en "net tmdp2_dp_lane2_tx2rx_ser_lb_en"
Toggle 0to1 tmdp2_dp_lane2_rx2tx_par_lb_en "net tmdp2_dp_lane2_rx2tx_par_lb_en"
Toggle 1to0 tmdp2_dp_lane2_rx2tx_par_lb_en "net tmdp2_dp_lane2_rx2tx_par_lb_en"
Toggle 0to1 tmdp2_dp_lane1_tx2rx_ser_lb_en "net tmdp2_dp_lane1_tx2rx_ser_lb_en"
Toggle 1to0 tmdp2_dp_lane1_tx2rx_ser_lb_en "net tmdp2_dp_lane1_tx2rx_ser_lb_en"
Toggle 0to1 tmdp2_dp_lane1_rx2tx_par_lb_en "net tmdp2_dp_lane1_rx2tx_par_lb_en"
Toggle 1to0 tmdp2_dp_lane1_rx2tx_par_lb_en "net tmdp2_dp_lane1_rx2tx_par_lb_en"
Toggle 0to1 tmdp2_dp_lane0_tx2rx_ser_lb_en "net tmdp2_dp_lane0_tx2rx_ser_lb_en"
Toggle 1to0 tmdp2_dp_lane0_tx2rx_ser_lb_en "net tmdp2_dp_lane0_tx2rx_ser_lb_en"
Toggle 0to1 tmdp2_dp_lane0_rx2tx_par_lb_en "net tmdp2_dp_lane0_rx2tx_par_lb_en"
Toggle 1to0 tmdp2_dp_lane0_rx2tx_par_lb_en "net tmdp2_dp_lane0_rx2tx_par_lb_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dco_range "net tmdp2_dco_range[1:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_dco_finetune "net tmdp2_dco_finetune[5:0]"
Toggle 0to1 tmdp2_dco_clkcal "net tmdp2_dco_clkcal"
Toggle 1to0 tmdp2_dco_clkcal "net tmdp2_dco_clkcal"
Toggle 0to1 tmdp2_cr_para_wr_en "net tmdp2_cr_para_wr_en"
Toggle 1to0 tmdp2_cr_para_wr_en "net tmdp2_cr_para_wr_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_cr_para_wr_data "net tmdp2_cr_para_wr_data[15:0]"
Toggle 0to1 tmdp2_cr_para_sel "net tmdp2_cr_para_sel"
Toggle 1to0 tmdp2_cr_para_sel "net tmdp2_cr_para_sel"
Toggle 0to1 tmdp2_cr_para_rd_en "net tmdp2_cr_para_rd_en"
Toggle 1to0 tmdp2_cr_para_rd_en "net tmdp2_cr_para_rd_en"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_cr_para_rd_data "net tmdp2_cr_para_rd_data[15:0]"
Toggle 0to1 tmdp2_cr_para_clk "net tmdp2_cr_para_clk"
Toggle 1to0 tmdp2_cr_para_clk "net tmdp2_cr_para_clk"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_cr_para_addr "net tmdp2_cr_para_addr[15:0]"
Toggle 0to1 tmdp2_cr_para_ack "net tmdp2_cr_para_ack"
Toggle 1to0 tmdp2_cr_para_ack "net tmdp2_cr_para_ack"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_cmn_out_generic_bus "net tmdp2_cmn_out_generic_bus[4:0]"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_cmn_in_generic_bus "net tmdp2_cmn_in_generic_bus[4:0]"
Toggle 0to1 tmdp2_aux_y "net tmdp2_aux_y"
Toggle 1to0 tmdp2_aux_y "net tmdp2_aux_y"
Toggle 0to1 tmdp2_aux_vod_tune "net tmdp2_aux_vod_tune"
Toggle 1to0 tmdp2_aux_vod_tune "net tmdp2_aux_vod_tune"
Toggle 0to1 tmdp2_aux_pwdnb "net tmdp2_aux_pwdnb"
Toggle 1to0 tmdp2_aux_pwdnb "net tmdp2_aux_pwdnb"
Toggle 0to1 tmdp2_aux_oe "net tmdp2_aux_oe"
Toggle 1to0 tmdp2_aux_oe "net tmdp2_aux_oe"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_aux_hys_tune "net tmdp2_aux_hys_tune[1:0]"
Toggle 0to1 tmdp2_aux_dren "net tmdp2_aux_dren"
Toggle 1to0 tmdp2_aux_dren "net tmdp2_aux_dren"
Toggle 0to1 tmdp2_aux_dp_dn_swap "net tmdp2_aux_dp_dn_swap"
Toggle 1to0 tmdp2_aux_dp_dn_swap "net tmdp2_aux_dp_dn_swap"
Toggle 0to1 tmdp2_aux_data "net tmdp2_aux_data"
Toggle 1to0 tmdp2_aux_data "net tmdp2_aux_data"
ANNOTATION: " DPCSC is a container, only check port toggle & connectivity at module top level "
Toggle tmdp2_aux_ctrl "net tmdp2_aux_ctrl[3:0]"
Toggle 0to1 tmdp2_ana_pwr_stable "net tmdp2_ana_pwr_stable"
Toggle 1to0 tmdp2_ana_pwr_stable "net tmdp2_ana_pwr_stable"
Toggle 0to1 tmdp2_ana_pwr_en "net tmdp2_ana_pwr_en"
Toggle 1to0 tmdp2_ana_pwr_en "net tmdp2_ana_pwr_en"
Toggle DCIO_HPD_GPIO_spare "net DCIO_HPD_GPIO_spare[7:0]"
Toggle 0to1 tmdp3_ref_pad_clk_m "net tmdp3_ref_pad_clk_m"
Toggle 1to0 tmdp3_ref_pad_clk_m "net tmdp3_ref_pad_clk_m"
Toggle 0to1 DCN_DCIO_scan_iso_clampn_buf "net DCN_DCIO_scan_iso_clampn_buf"
Toggle 1to0 DCN_DCIO_scan_iso_clampn_buf "net DCN_DCIO_scan_iso_clampn_buf"
Toggle 0to1 DCN_DCIO_iso_clampn_refclk_cloned "net DCN_DCIO_iso_clampn_refclk_cloned"
Toggle 1to0 DCN_DCIO_iso_clampn_refclk_cloned "net DCN_DCIO_iso_clampn_refclk_cloned"
Toggle 0to1 DCN_DCIO_iso_clampn_dispclk_cloned "net DCN_DCIO_iso_clampn_dispclk_cloned"
Toggle 1to0 DCN_DCIO_iso_clampn_dispclk_cloned "net DCN_DCIO_iso_clampn_dispclk_cloned"
ANNOTATION: " DFT signal "
Toggle DDCVGA_DFTG_CORE_MAI2CFMP2_Override_prbs_err "net DDCVGA_DFTG_CORE_MAI2CFMP2_Override_prbs_err[1:0]"
Toggle 0to1 DDCVGA_DFTG_CORE_Bso "net DDCVGA_DFTG_CORE_Bso"
Toggle 1to0 DDCVGA_DFTG_CORE_Bso "net DDCVGA_DFTG_CORE_Bso"
ANNOTATION: " DFT signal "
Toggle DDCVGA_CORE_DFTG_mai2cfmp2_Tst_Out "net DDCVGA_CORE_DFTG_mai2cfmp2_Tst_Out[1:0]"
Toggle 0to1 DDCVGA_CORE_DFTG_Tst_Pipeline_Clk "net DDCVGA_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DDCVGA_CORE_DFTG_Tst_Pipeline_Clk "net DDCVGA_CORE_DFTG_Tst_Pipeline_Clk"
ANNOTATION: " DFT signal "
Toggle DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_seed "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_seed[6:0]"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_en "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_en"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_en "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_en"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_clr "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_clr"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_clr "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle DDCVGA_CORE_DFTG_MAI2CFMP2_Override_phase_sel "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_phase_sel[1:0]"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iTSTTERMEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iTSTTERMEN1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iTSTTERMEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iTSTTERMEN1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iTSTTERMEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iTSTTERMEN0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iTSTTERMEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iTSTTERMEN0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCSEL1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCSEL1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCSEL1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCSEL1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCSEL0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCSEL0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCSEL0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCSEL0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCEN1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCEN1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCEN0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPIKERCEN0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPARE1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPARE1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPARE1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPARE1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPARE0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPARE0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPARE0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSPARE0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSLEWN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSLEWN1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSLEWN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSLEWN1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSLEWN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSLEWN0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSLEWN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iSLEWN0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iRESBIASEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iRESBIASEN1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iRESBIASEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iRESBIASEN1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iRESBIASEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iRESBIASEN0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iRESBIASEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iRESBIASEN0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iPDEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iPDEN1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iPDEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iPDEN1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iPDEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iPDEN0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iPDEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iPDEN0"
ANNOTATION: " DFT signal "
Toggle DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iNG "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iNG[3:0]"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iI2CRXSEL1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iI2CRXSEL1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iI2CRXSEL1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iI2CRXSEL1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iI2CRXSEL0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iI2CRXSEL0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iI2CRXSEL0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iI2CRXSEL0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iFALLSLEWSEL1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iFALLSLEWSEL1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iFALLSLEWSEL1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iFALLSLEWSEL1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iFALLSLEWSEL0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iFALLSLEWSEL0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iFALLSLEWSEL0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iFALLSLEWSEL0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iCOMPSEL1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iCOMPSEL1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iCOMPSEL1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iCOMPSEL1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iCOMPSEL0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iCOMPSEL0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iCOMPSEL0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iCOMPSEL0"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iBIASCRTEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iBIASCRTEN1"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iBIASCRTEN1 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iBIASCRTEN1"
Toggle 0to1 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iBIASCRTEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iBIASCRTEN0"
Toggle 1to0 DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iBIASCRTEN0 "net DDCVGA_CORE_DFTG_MAI2CFMP2_Override_iBIASCRTEN0"
Toggle 0to1 DDCVGA_CORE_DFTG_Bsi "net DDCVGA_CORE_DFTG_Bsi"
Toggle 1to0 DDCVGA_CORE_DFTG_Bsi "net DDCVGA_CORE_DFTG_Bsi"
Toggle 0to1 DDCVGA_Bsr_Update "net DDCVGA_Bsr_Update"
Toggle 1to0 DDCVGA_Bsr_Update "net DDCVGA_Bsr_Update"
Toggle 0to1 DDCVGA_Bsr_TrainEn "net DDCVGA_Bsr_TrainEn"
Toggle 1to0 DDCVGA_Bsr_TrainEn "net DDCVGA_Bsr_TrainEn"
Toggle 0to1 DDCVGA_Bsr_Tck "net DDCVGA_Bsr_Tck"
Toggle 1to0 DDCVGA_Bsr_Tck "net DDCVGA_Bsr_Tck"
Toggle 0to1 DDCVGA_Bsr_Shift_Pos "net DDCVGA_Bsr_Shift_Pos"
Toggle 1to0 DDCVGA_Bsr_Shift_Pos "net DDCVGA_Bsr_Shift_Pos"
Toggle 0to1 DDCVGA_Bsr_Shift "net DDCVGA_Bsr_Shift"
Toggle 1to0 DDCVGA_Bsr_Shift "net DDCVGA_Bsr_Shift"
Toggle 0to1 DDCVGA_Bsr_SelectDr "net DDCVGA_Bsr_SelectDr"
Toggle 1to0 DDCVGA_Bsr_SelectDr "net DDCVGA_Bsr_SelectDr"
Toggle 0to1 DDCVGA_Bsr_SampleEn "net DDCVGA_Bsr_SampleEn"
Toggle 1to0 DDCVGA_Bsr_SampleEn "net DDCVGA_Bsr_SampleEn"
Toggle 0to1 DDCVGA_Bsr_Rti "net DDCVGA_Bsr_Rti"
Toggle 1to0 DDCVGA_Bsr_Rti "net DDCVGA_Bsr_Rti"
Toggle 0to1 DDCVGA_Bsr_PulseEn "net DDCVGA_Bsr_PulseEn"
Toggle 1to0 DDCVGA_Bsr_PulseEn "net DDCVGA_Bsr_PulseEn"
Toggle 0to1 DDCVGA_Bsr_PauseDr "net DDCVGA_Bsr_PauseDr"
Toggle 1to0 DDCVGA_Bsr_PauseDr "net DDCVGA_Bsr_PauseDr"
Toggle 0to1 DDCVGA_Bsr_IntestEn "net DDCVGA_Bsr_IntestEn"
Toggle 1to0 DDCVGA_Bsr_IntestEn "net DDCVGA_Bsr_IntestEn"
Toggle 0to1 DDCVGA_Bsr_Hystclk "net DDCVGA_Bsr_Hystclk"
Toggle 1to0 DDCVGA_Bsr_Hystclk "net DDCVGA_Bsr_Hystclk"
Toggle 0to1 DDCVGA_Bsr_HizEn "net DDCVGA_Bsr_HizEn"
Toggle 1to0 DDCVGA_Bsr_HizEn "net DDCVGA_Bsr_HizEn"
Toggle 0to1 DDCVGA_Bsr_ExtestEn "net DDCVGA_Bsr_ExtestEn"
Toggle 1to0 DDCVGA_Bsr_ExtestEn "net DDCVGA_Bsr_ExtestEn"
Toggle 0to1 DDCVGA_Bsr_ClampEn "net DDCVGA_Bsr_ClampEn"
Toggle 1to0 DDCVGA_Bsr_ClampEn "net DDCVGA_Bsr_ClampEn"
Toggle 0to1 DDCVGA_Bsr_Capture_Pos "net DDCVGA_Bsr_Capture_Pos"
Toggle 1to0 DDCVGA_Bsr_Capture_Pos "net DDCVGA_Bsr_Capture_Pos"
Toggle 0to1 DDCVGA_Bsr_Capture "net DDCVGA_Bsr_Capture"
Toggle 1to0 DDCVGA_Bsr_Capture "net DDCVGA_Bsr_Capture"
Toggle 0to1 DDCVGA_Bsr_Actest "net DDCVGA_Bsr_Actest"
Toggle 1to0 DDCVGA_Bsr_Actest "net DDCVGA_Bsr_Actest"
Toggle 0to1 DDCVGA_Bsr_Acmode "net DDCVGA_Bsr_Acmode"
Toggle 1to0 DDCVGA_Bsr_Acmode "net DDCVGA_Bsr_Acmode"
Toggle 0to1 DDCAUX4_Tst_PipelineEn "net DDCAUX4_Tst_PipelineEn"
Toggle 1to0 DDCAUX4_Tst_PipelineEn "net DDCAUX4_Tst_PipelineEn"
Toggle 0to1 DDCAUX4_Tst_OeSel "net DDCAUX4_Tst_OeSel"
Toggle 1to0 DDCAUX4_Tst_OeSel "net DDCAUX4_Tst_OeSel"
Toggle 0to1 DDCAUX4_Tst_OeOut "net DDCAUX4_Tst_OeOut"
Toggle 1to0 DDCAUX4_Tst_OeOut "net DDCAUX4_Tst_OeOut"
Toggle 0to1 DDCAUX4_Tst_OeIn "net DDCAUX4_Tst_OeIn"
Toggle 1to0 DDCAUX4_Tst_OeIn "net DDCAUX4_Tst_OeIn"
Toggle 0to1 DDCAUX4_Tst_Mode "net DDCAUX4_Tst_Mode"
Toggle 1to0 DDCAUX4_Tst_Mode "net DDCAUX4_Tst_Mode"
Toggle 0to1 DDCAUX4_Tst_DataOutSel "net DDCAUX4_Tst_DataOutSel"
Toggle 1to0 DDCAUX4_Tst_DataOutSel "net DDCAUX4_Tst_DataOutSel"
Toggle 0to1 DDCAUX4_Tst_DataInSel "net DDCAUX4_Tst_DataInSel"
Toggle 1to0 DDCAUX4_Tst_DataInSel "net DDCAUX4_Tst_DataInSel"
Toggle 0to1 DDCAUX4_DFTG_CORE_usb4dpphy_aux_Override_prbs_err "net DDCAUX4_DFTG_CORE_usb4dpphy_aux_Override_prbs_err"
Toggle 1to0 DDCAUX4_DFTG_CORE_usb4dpphy_aux_Override_prbs_err "net DDCAUX4_DFTG_CORE_usb4dpphy_aux_Override_prbs_err"
ANNOTATION: " DFT signal "
Toggle DDCAUX4_DFTG_CORE_Tst_In "net DDCAUX4_DFTG_CORE_Tst_In[1:0]"
Toggle 0to1 DDCAUX4_DFTG_CORE_Bso "net DDCAUX4_DFTG_CORE_Bso"
Toggle 1to0 DDCAUX4_DFTG_CORE_Bso "net DDCAUX4_DFTG_CORE_Bso"
ANNOTATION: " DFT signal "
Toggle DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_Out "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_Out[3:0]"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX"
ANNOTATION: " DFT signal "
Toggle DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_seed "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_seed[6:0]"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_en "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_en"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_en "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_en"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_phase_sel "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_phase_sel[1:0]"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_PWDNB "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_PWDNB"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_PWDNB "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_PWDNB"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL"
ANNOTATION: " DFT signal "
Toggle DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2CRXSEL "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2CRXSEL[1:0]"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_DREN "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_DREN"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_DREN "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_DREN"
ANNOTATION: " DFT signal "
Toggle DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_VOD_TUNE "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_VOD_TUNE[1:0]"
ANNOTATION: " DFT signal "
Toggle DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_HYS_TUNE "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_HYS_TUNE[1:0]"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP"
ANNOTATION: " DFT signal "
Toggle DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_CTRL "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUX_CTRL[3:0]"
Toggle 0to1 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE"
Toggle 1to0 DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE "net DDCAUX4_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE"
Toggle 0to1 DDCAUX4_CORE_DFTG_Tst_Pipeline_Clk "net DDCAUX4_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DDCAUX4_CORE_DFTG_Tst_Pipeline_Clk "net DDCAUX4_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 DDCAUX4_CORE_DFTG_Bsi "net DDCAUX4_CORE_DFTG_Bsi"
Toggle 1to0 DDCAUX4_CORE_DFTG_Bsi "net DDCAUX4_CORE_DFTG_Bsi"
Toggle 0to1 DDCAUX4_Bsr_Update "net DDCAUX4_Bsr_Update"
Toggle 1to0 DDCAUX4_Bsr_Update "net DDCAUX4_Bsr_Update"
Toggle 0to1 DDCAUX4_Bsr_TrainEn "net DDCAUX4_Bsr_TrainEn"
Toggle 1to0 DDCAUX4_Bsr_TrainEn "net DDCAUX4_Bsr_TrainEn"
Toggle 0to1 DDCAUX4_Bsr_Tck "net DDCAUX4_Bsr_Tck"
Toggle 1to0 DDCAUX4_Bsr_Tck "net DDCAUX4_Bsr_Tck"
Toggle 0to1 DDCAUX4_Bsr_Shift_Pos "net DDCAUX4_Bsr_Shift_Pos"
Toggle 1to0 DDCAUX4_Bsr_Shift_Pos "net DDCAUX4_Bsr_Shift_Pos"
Toggle 0to1 DDCAUX4_Bsr_Shift "net DDCAUX4_Bsr_Shift"
Toggle 1to0 DDCAUX4_Bsr_Shift "net DDCAUX4_Bsr_Shift"
Toggle 0to1 DDCAUX4_Bsr_SelectDr "net DDCAUX4_Bsr_SelectDr"
Toggle 1to0 DDCAUX4_Bsr_SelectDr "net DDCAUX4_Bsr_SelectDr"
Toggle 0to1 DDCAUX4_Bsr_SampleEn "net DDCAUX4_Bsr_SampleEn"
Toggle 1to0 DDCAUX4_Bsr_SampleEn "net DDCAUX4_Bsr_SampleEn"
Toggle 0to1 DDCAUX4_Bsr_Rti "net DDCAUX4_Bsr_Rti"
Toggle 1to0 DDCAUX4_Bsr_Rti "net DDCAUX4_Bsr_Rti"
Toggle 0to1 DDCAUX4_Bsr_PulseEn "net DDCAUX4_Bsr_PulseEn"
Toggle 1to0 DDCAUX4_Bsr_PulseEn "net DDCAUX4_Bsr_PulseEn"
Toggle 0to1 DDCAUX4_Bsr_PauseDr "net DDCAUX4_Bsr_PauseDr"
Toggle 1to0 DDCAUX4_Bsr_PauseDr "net DDCAUX4_Bsr_PauseDr"
Toggle 0to1 DDCAUX4_Bsr_IntestEn "net DDCAUX4_Bsr_IntestEn"
Toggle 1to0 DDCAUX4_Bsr_IntestEn "net DDCAUX4_Bsr_IntestEn"
Toggle 0to1 DDCAUX4_Bsr_Hystclk "net DDCAUX4_Bsr_Hystclk"
Toggle 1to0 DDCAUX4_Bsr_Hystclk "net DDCAUX4_Bsr_Hystclk"
Toggle 0to1 DDCAUX4_Bsr_HizEn "net DDCAUX4_Bsr_HizEn"
Toggle 1to0 DDCAUX4_Bsr_HizEn "net DDCAUX4_Bsr_HizEn"
Toggle 0to1 DDCAUX4_Bsr_ExtestEn "net DDCAUX4_Bsr_ExtestEn"
Toggle 1to0 DDCAUX4_Bsr_ExtestEn "net DDCAUX4_Bsr_ExtestEn"
Toggle 0to1 DDCAUX4_Bsr_ClampEn "net DDCAUX4_Bsr_ClampEn"
Toggle 1to0 DDCAUX4_Bsr_ClampEn "net DDCAUX4_Bsr_ClampEn"
Toggle 0to1 DDCAUX4_Bsr_Capture_Pos "net DDCAUX4_Bsr_Capture_Pos"
Toggle 1to0 DDCAUX4_Bsr_Capture_Pos "net DDCAUX4_Bsr_Capture_Pos"
Toggle 0to1 DDCAUX4_Bsr_Capture "net DDCAUX4_Bsr_Capture"
Toggle 1to0 DDCAUX4_Bsr_Capture "net DDCAUX4_Bsr_Capture"
Toggle 0to1 DDCAUX4_Bsr_Actest "net DDCAUX4_Bsr_Actest"
Toggle 1to0 DDCAUX4_Bsr_Actest "net DDCAUX4_Bsr_Actest"
Toggle 0to1 DDCAUX4_Bsr_Acmode "net DDCAUX4_Bsr_Acmode"
Toggle 1to0 DDCAUX4_Bsr_Acmode "net DDCAUX4_Bsr_Acmode"
Toggle 0to1 DDCAUX4_Bist_Clk "net DDCAUX4_Bist_Clk"
Toggle 1to0 DDCAUX4_Bist_Clk "net DDCAUX4_Bist_Clk"
Toggle 0to1 DDCAUX3_Tst_PipelineEn "net DDCAUX3_Tst_PipelineEn"
Toggle 1to0 DDCAUX3_Tst_PipelineEn "net DDCAUX3_Tst_PipelineEn"
Toggle 0to1 DDCAUX3_Tst_OeSel "net DDCAUX3_Tst_OeSel"
Toggle 1to0 DDCAUX3_Tst_OeSel "net DDCAUX3_Tst_OeSel"
Toggle 0to1 DDCAUX3_Tst_OeOut "net DDCAUX3_Tst_OeOut"
Toggle 1to0 DDCAUX3_Tst_OeOut "net DDCAUX3_Tst_OeOut"
Toggle 0to1 DDCAUX3_Tst_OeIn "net DDCAUX3_Tst_OeIn"
Toggle 1to0 DDCAUX3_Tst_OeIn "net DDCAUX3_Tst_OeIn"
Toggle 0to1 DDCAUX3_Tst_Mode "net DDCAUX3_Tst_Mode"
Toggle 1to0 DDCAUX3_Tst_Mode "net DDCAUX3_Tst_Mode"
Toggle 0to1 DDCAUX3_Tst_DataOutSel "net DDCAUX3_Tst_DataOutSel"
Toggle 1to0 DDCAUX3_Tst_DataOutSel "net DDCAUX3_Tst_DataOutSel"
Toggle 0to1 DDCAUX3_Tst_DataInSel "net DDCAUX3_Tst_DataInSel"
Toggle 1to0 DDCAUX3_Tst_DataInSel "net DDCAUX3_Tst_DataInSel"
Toggle 0to1 DDCAUX3_DFTG_CORE_usb4dpphy_aux_Override_prbs_err "net DDCAUX3_DFTG_CORE_usb4dpphy_aux_Override_prbs_err"
Toggle 1to0 DDCAUX3_DFTG_CORE_usb4dpphy_aux_Override_prbs_err "net DDCAUX3_DFTG_CORE_usb4dpphy_aux_Override_prbs_err"
ANNOTATION: " DFT signal "
Toggle DDCAUX3_DFTG_CORE_Tst_In "net DDCAUX3_DFTG_CORE_Tst_In[1:0]"
Toggle 0to1 DDCAUX3_DFTG_CORE_Bso "net DDCAUX3_DFTG_CORE_Bso"
Toggle 1to0 DDCAUX3_DFTG_CORE_Bso "net DDCAUX3_DFTG_CORE_Bso"
ANNOTATION: " DFT signal "
Toggle DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_Out "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_Out[3:0]"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_USB4LS"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Tst_OeIn_AUX"
ANNOTATION: " DFT signal "
Toggle DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_seed "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_seed[6:0]"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_en "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_en"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_en "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_en"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_phase_sel "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_phase_sel[1:0]"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_SBTX_RXEN"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_SBRX_EN"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_PWDNB "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_PWDNB"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_PWDNB "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_PWDNB"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_NEN_RTERM"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_VIL_VIH_TUNE"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADP_PD"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_PADN_PD"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2C_CTRL"
ANNOTATION: " DFT signal "
Toggle DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2CRXSEL "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2CRXSEL[1:0]"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_I2CMODE"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_DREN "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_DREN"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_DREN "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_DREN"
ANNOTATION: " DFT signal "
Toggle DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_VOD_TUNE "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_VOD_TUNE[1:0]"
ANNOTATION: " DFT signal "
Toggle DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_HYS_TUNE "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_HYS_TUNE[1:0]"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_DP_DN_SWAP"
ANNOTATION: " DFT signal "
Toggle DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_CTRL "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUX_CTRL[3:0]"
Toggle 0to1 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE"
Toggle 1to0 DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE "net DDCAUX3_CORE_DFTG_usb4dpphy_aux_Override_AUXMODE"
Toggle 0to1 DDCAUX3_CORE_DFTG_Tst_Pipeline_Clk "net DDCAUX3_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DDCAUX3_CORE_DFTG_Tst_Pipeline_Clk "net DDCAUX3_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 DDCAUX3_CORE_DFTG_Bsi "net DDCAUX3_CORE_DFTG_Bsi"
Toggle 1to0 DDCAUX3_CORE_DFTG_Bsi "net DDCAUX3_CORE_DFTG_Bsi"
Toggle 0to1 DDCAUX3_Bsr_Update "net DDCAUX3_Bsr_Update"
Toggle 1to0 DDCAUX3_Bsr_Update "net DDCAUX3_Bsr_Update"
Toggle 0to1 DDCAUX3_Bsr_TrainEn "net DDCAUX3_Bsr_TrainEn"
Toggle 1to0 DDCAUX3_Bsr_TrainEn "net DDCAUX3_Bsr_TrainEn"
Toggle 0to1 DDCAUX3_Bsr_Tck "net DDCAUX3_Bsr_Tck"
Toggle 1to0 DDCAUX3_Bsr_Tck "net DDCAUX3_Bsr_Tck"
Toggle 0to1 DDCAUX3_Bsr_Shift_Pos "net DDCAUX3_Bsr_Shift_Pos"
Toggle 1to0 DDCAUX3_Bsr_Shift_Pos "net DDCAUX3_Bsr_Shift_Pos"
Toggle 0to1 DDCAUX3_Bsr_Shift "net DDCAUX3_Bsr_Shift"
Toggle 1to0 DDCAUX3_Bsr_Shift "net DDCAUX3_Bsr_Shift"
Toggle 0to1 DDCAUX3_Bsr_SelectDr "net DDCAUX3_Bsr_SelectDr"
Toggle 1to0 DDCAUX3_Bsr_SelectDr "net DDCAUX3_Bsr_SelectDr"
Toggle 0to1 DDCAUX3_Bsr_SampleEn "net DDCAUX3_Bsr_SampleEn"
Toggle 1to0 DDCAUX3_Bsr_SampleEn "net DDCAUX3_Bsr_SampleEn"
Toggle 0to1 DDCAUX3_Bsr_Rti "net DDCAUX3_Bsr_Rti"
Toggle 1to0 DDCAUX3_Bsr_Rti "net DDCAUX3_Bsr_Rti"
Toggle 0to1 DDCAUX3_Bsr_PulseEn "net DDCAUX3_Bsr_PulseEn"
Toggle 1to0 DDCAUX3_Bsr_PulseEn "net DDCAUX3_Bsr_PulseEn"
Toggle 0to1 DDCAUX3_Bsr_PauseDr "net DDCAUX3_Bsr_PauseDr"
Toggle 1to0 DDCAUX3_Bsr_PauseDr "net DDCAUX3_Bsr_PauseDr"
Toggle 0to1 DDCAUX3_Bsr_IntestEn "net DDCAUX3_Bsr_IntestEn"
Toggle 1to0 DDCAUX3_Bsr_IntestEn "net DDCAUX3_Bsr_IntestEn"
Toggle 0to1 DDCAUX3_Bsr_Hystclk "net DDCAUX3_Bsr_Hystclk"
Toggle 1to0 DDCAUX3_Bsr_Hystclk "net DDCAUX3_Bsr_Hystclk"
Toggle 0to1 DDCAUX3_Bsr_HizEn "net DDCAUX3_Bsr_HizEn"
Toggle 1to0 DDCAUX3_Bsr_HizEn "net DDCAUX3_Bsr_HizEn"
Toggle 0to1 DDCAUX3_Bsr_ExtestEn "net DDCAUX3_Bsr_ExtestEn"
Toggle 1to0 DDCAUX3_Bsr_ExtestEn "net DDCAUX3_Bsr_ExtestEn"
Toggle 0to1 DDCAUX3_Bsr_ClampEn "net DDCAUX3_Bsr_ClampEn"
Toggle 1to0 DDCAUX3_Bsr_ClampEn "net DDCAUX3_Bsr_ClampEn"
Toggle 0to1 DDCAUX3_Bsr_Capture_Pos "net DDCAUX3_Bsr_Capture_Pos"
Toggle 1to0 DDCAUX3_Bsr_Capture_Pos "net DDCAUX3_Bsr_Capture_Pos"
Toggle 0to1 DDCAUX3_Bsr_Capture "net DDCAUX3_Bsr_Capture"
Toggle 1to0 DDCAUX3_Bsr_Capture "net DDCAUX3_Bsr_Capture"
Toggle 0to1 DDCAUX3_Bsr_Actest "net DDCAUX3_Bsr_Actest"
Toggle 1to0 DDCAUX3_Bsr_Actest "net DDCAUX3_Bsr_Actest"
Toggle 0to1 DDCAUX3_Bsr_Acmode "net DDCAUX3_Bsr_Acmode"
Toggle 1to0 DDCAUX3_Bsr_Acmode "net DDCAUX3_Bsr_Acmode"
Toggle 0to1 DDCAUX3_Bist_Clk "net DDCAUX3_Bist_Clk"
Toggle 1to0 DDCAUX3_Bist_Clk "net DDCAUX3_Bist_Clk"
Toggle 0to1 DDCVGA_Tst_PipelineEn "net DDCVGA_Tst_PipelineEn"
Toggle 1to0 DDCVGA_Tst_PipelineEn "net DDCVGA_Tst_PipelineEn"
Toggle 0to1 DDCVGA_Tst_OeSel "net DDCVGA_Tst_OeSel"
Toggle 1to0 DDCVGA_Tst_OeSel "net DDCVGA_Tst_OeSel"
Toggle 0to1 DDCVGA_Tst_OeOut "net DDCVGA_Tst_OeOut"
Toggle 1to0 DDCVGA_Tst_OeOut "net DDCVGA_Tst_OeOut"
Toggle 0to1 DDCVGA_Tst_OeIn "net DDCVGA_Tst_OeIn"
Toggle 1to0 DDCVGA_Tst_OeIn "net DDCVGA_Tst_OeIn"
Toggle 0to1 DDCVGA_Tst_Mode "net DDCVGA_Tst_Mode"
Toggle 1to0 DDCVGA_Tst_Mode "net DDCVGA_Tst_Mode"
Toggle 0to1 DDCVGA_Tst_DataOutSel "net DDCVGA_Tst_DataOutSel"
Toggle 1to0 DDCVGA_Tst_DataOutSel "net DDCVGA_Tst_DataOutSel"
Toggle 0to1 DDCVGA_Tst_DataInSel "net DDCVGA_Tst_DataInSel"
Toggle 1to0 DDCVGA_Tst_DataInSel "net DDCVGA_Tst_DataInSel"
Toggle 0to1 DIO_DCIO_aux4_spare_control_1 "net DIO_DCIO_aux4_spare_control_1"
Toggle 1to0 DIO_DCIO_aux4_spare_control_1 "net DIO_DCIO_aux4_spare_control_1"
Toggle 0to1 DIO_DCIO_aux4_spare_control_0 "net DIO_DCIO_aux4_spare_control_0"
Toggle 1to0 DIO_DCIO_aux4_spare_control_0 "net DIO_DCIO_aux4_spare_control_0"
Toggle 0to1 DIO_DCIO_aux4_deglitch_en "net DIO_DCIO_aux4_deglitch_en"
Toggle 1to0 DIO_DCIO_aux4_deglitch_en "net DIO_DCIO_aux4_deglitch_en"
Toggle 0to1 DIO_DCIO_aux3_spare_control_1 "net DIO_DCIO_aux3_spare_control_1"
Toggle 1to0 DIO_DCIO_aux3_spare_control_1 "net DIO_DCIO_aux3_spare_control_1"
Toggle 0to1 DIO_DCIO_aux3_spare_control_0 "net DIO_DCIO_aux3_spare_control_0"
Toggle 1to0 DIO_DCIO_aux3_spare_control_0 "net DIO_DCIO_aux3_spare_control_0"
Toggle 0to1 DIO_DCIO_aux3_deglitch_en "net DIO_DCIO_aux3_deglitch_en"
Toggle 1to0 DIO_DCIO_aux3_deglitch_en "net DIO_DCIO_aux3_deglitch_en"
Toggle 0to1 DIO_DCIO_aux2_spare_control_1 "net DIO_DCIO_aux2_spare_control_1"
Toggle 1to0 DIO_DCIO_aux2_spare_control_1 "net DIO_DCIO_aux2_spare_control_1"
Toggle 0to1 DIO_DCIO_aux2_spare_control_0 "net DIO_DCIO_aux2_spare_control_0"
Toggle 1to0 DIO_DCIO_aux2_spare_control_0 "net DIO_DCIO_aux2_spare_control_0"
Toggle 0to1 DIO_DCIO_aux2_deglitch_en "net DIO_DCIO_aux2_deglitch_en"
Toggle 1to0 DIO_DCIO_aux2_deglitch_en "net DIO_DCIO_aux2_deglitch_en"
Toggle 0to1 DIO_DCIO_aux1_spare_control_1 "net DIO_DCIO_aux1_spare_control_1"
Toggle 1to0 DIO_DCIO_aux1_spare_control_1 "net DIO_DCIO_aux1_spare_control_1"
Toggle 0to1 DIO_DCIO_aux1_spare_control_0 "net DIO_DCIO_aux1_spare_control_0"
Toggle 1to0 DIO_DCIO_aux1_spare_control_0 "net DIO_DCIO_aux1_spare_control_0"
Toggle 0to1 DIO_DCIO_aux1_deglitch_en "net DIO_DCIO_aux1_deglitch_en"
Toggle 1to0 DIO_DCIO_aux1_deglitch_en "net DIO_DCIO_aux1_deglitch_en"
Toggle 0to1 DIO_DCIO_ddc4_data_a "net DIO_DCIO_ddc4_data_a"
Toggle 1to0 DIO_DCIO_ddc4_data_a "net DIO_DCIO_ddc4_data_a"
Toggle 0to1 DIO_DCIO_ddc4_clk_a "net DIO_DCIO_ddc4_clk_a"
Toggle 1to0 DIO_DCIO_ddc4_clk_a "net DIO_DCIO_ddc4_clk_a"
Toggle 0to1 DIO_DCIO_ddc3_data_a "net DIO_DCIO_ddc3_data_a"
Toggle 1to0 DIO_DCIO_ddc3_data_a "net DIO_DCIO_ddc3_data_a"
Toggle 0to1 DIO_DCIO_ddc3_clk_a "net DIO_DCIO_ddc3_clk_a"
Toggle 1to0 DIO_DCIO_ddc3_clk_a "net DIO_DCIO_ddc3_clk_a"
Toggle 0to1 DIO_DCIO_ddc2_data_a "net DIO_DCIO_ddc2_data_a"
Toggle 1to0 DIO_DCIO_ddc2_data_a "net DIO_DCIO_ddc2_data_a"
Toggle 0to1 DIO_DCIO_ddc2_clk_a "net DIO_DCIO_ddc2_clk_a"
Toggle 1to0 DIO_DCIO_ddc2_clk_a "net DIO_DCIO_ddc2_clk_a"
Toggle 0to1 DIO_DCIO_ddc1_data_a "net DIO_DCIO_ddc1_data_a"
Toggle 1to0 DIO_DCIO_ddc1_data_a "net DIO_DCIO_ddc1_data_a"
Toggle 0to1 DIO_DCIO_ddc1_clk_a "net DIO_DCIO_ddc1_clk_a"
Toggle 1to0 DIO_DCIO_ddc1_clk_a "net DIO_DCIO_ddc1_clk_a"
Toggle 0to1 DPCS_TX_phyclk_dft_mux "net DPCS_TX_phyclk_dft_mux"
Toggle 1to0 DPCS_TX_phyclk_dft_mux "net DPCS_TX_phyclk_dft_mux"
Toggle 0to1 DP_BLON0_PG_VDDNC "net DP_BLON0_PG_VDDNC"
Toggle 1to0 DP_BLON0_PG_VDDNC "net DP_BLON0_PG_VDDNC"
Toggle 0to1 DP_DIGON0_PG_VDDNC "net DP_DIGON0_PG_VDDNC"
Toggle 1to0 DP_DIGON0_PG_VDDNC "net DP_DIGON0_PG_VDDNC"
Toggle 0to1 DP_DIGON0_iDFTRXEN "net DP_DIGON0_iDFTRXEN"
Toggle 1to0 DP_DIGON0_iDFTRXEN "net DP_DIGON0_iDFTRXEN"
Toggle 0to1 DP_HPD1_DFTG_CORE_GPIO33_Override_prbs_err "net DP_HPD1_DFTG_CORE_GPIO33_Override_prbs_err"
Toggle 1to0 DP_HPD1_DFTG_CORE_GPIO33_Override_prbs_err "net DP_HPD1_DFTG_CORE_GPIO33_Override_prbs_err"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Tst_Out "net DP_HPD1_CORE_DFTG_GPIO33_Tst_Out"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Tst_Out "net DP_HPD1_CORE_DFTG_GPIO33_Tst_Out"
ANNOTATION: " DFT signal "
Toggle DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_seed "net DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_seed[6:0]"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_en "net DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_en"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_en "net DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_en"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_clr "net DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_clr"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_clr "net DP_HPD1_CORE_DFTG_GPIO33_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle DP_HPD1_CORE_DFTG_GPIO33_Override_phase_sel "net DP_HPD1_CORE_DFTG_GPIO33_Override_phase_sel[1:0]"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Override_iTXIMPSEL "net DP_HPD1_CORE_DFTG_GPIO33_Override_iTXIMPSEL"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Override_iTXIMPSEL "net DP_HPD1_CORE_DFTG_GPIO33_Override_iTXIMPSEL"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Override_iRXSEL1 "net DP_HPD1_CORE_DFTG_GPIO33_Override_iRXSEL1"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Override_iRXSEL1 "net DP_HPD1_CORE_DFTG_GPIO33_Override_iRXSEL1"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Override_iRXSEL0 "net DP_HPD1_CORE_DFTG_GPIO33_Override_iRXSEL0"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Override_iRXSEL0 "net DP_HPD1_CORE_DFTG_GPIO33_Override_iRXSEL0"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Override_iRXEN "net DP_HPD1_CORE_DFTG_GPIO33_Override_iRXEN"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Override_iRXEN "net DP_HPD1_CORE_DFTG_GPIO33_Override_iRXEN"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Override_iPU "net DP_HPD1_CORE_DFTG_GPIO33_Override_iPU"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Override_iPU "net DP_HPD1_CORE_DFTG_GPIO33_Override_iPU"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_Override_iPD "net DP_HPD1_CORE_DFTG_GPIO33_Override_iPD"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_Override_iPD "net DP_HPD1_CORE_DFTG_GPIO33_Override_iPD"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_DFFSel "net DP_HPD1_CORE_DFTG_GPIO33_DFFSel"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_DFFSel "net DP_HPD1_CORE_DFTG_GPIO33_DFFSel"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_DFFData "net DP_HPD1_CORE_DFTG_GPIO33_DFFData"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_DFFData "net DP_HPD1_CORE_DFTG_GPIO33_DFFData"
Toggle 0to1 DP_HPD1_CORE_DFTG_GPIO33_DFFClk "net DP_HPD1_CORE_DFTG_GPIO33_DFFClk"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO33_DFFClk "net DP_HPD1_CORE_DFTG_GPIO33_DFFClk"
Toggle 0to1 DP_HPD1_Tdr_override_GPIO33_tstout "net DP_HPD1_Tdr_override_GPIO33_tstout"
Toggle 1to0 DP_HPD1_Tdr_override_GPIO33_tstout "net DP_HPD1_Tdr_override_GPIO33_tstout"
Toggle 0to1 DP_HPD1_Tdr_override_GPIO33_oesel_en "net DP_HPD1_Tdr_override_GPIO33_oesel_en"
Toggle 1to0 DP_HPD1_Tdr_override_GPIO33_oesel_en "net DP_HPD1_Tdr_override_GPIO33_oesel_en"
Toggle 0to1 DP_HPD1_Tdr_override_GPIO33_oe "net DP_HPD1_Tdr_override_GPIO33_oe"
Toggle 1to0 DP_HPD1_Tdr_override_GPIO33_oe "net DP_HPD1_Tdr_override_GPIO33_oe"
Toggle 0to1 DP_VARY_BL0_PG_VDDNC "net DP_VARY_BL0_PG_VDDNC"
Toggle 1to0 DP_VARY_BL0_PG_VDDNC "net DP_VARY_BL0_PG_VDDNC"
Toggle 0to1 DP_VARY_BL0_iDFTRXEN "net DP_VARY_BL0_iDFTRXEN"
Toggle 1to0 DP_VARY_BL0_iDFTRXEN "net DP_VARY_BL0_iDFTRXEN"
Toggle 0to1 GENERICA_DFTG_CORE_GPIO18_Override_prbs_err "net GENERICA_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 GENERICA_DFTG_CORE_GPIO18_Override_prbs_err "net GENERICA_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 GENERICA_DFTG_CORE_Bso "net GENERICA_DFTG_CORE_Bso"
Toggle 1to0 GENERICA_DFTG_CORE_Bso "net GENERICA_DFTG_CORE_Bso"
Toggle 0to1 GENERICA_CORE_DFTG_Tst_Pipeline_Clk "net GENERICA_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 GENERICA_CORE_DFTG_Tst_Pipeline_Clk "net GENERICA_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_Tst_Out "net GENERICA_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_Tst_Out "net GENERICA_CORE_DFTG_GPIO18_Tst_Out"
ANNOTATION: " DFT signal "
Toggle GENERICA_CORE_DFTG_GPIO18_Override_prbs_seed "net GENERICA_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_Override_prbs_en "net GENERICA_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_Override_prbs_en "net GENERICA_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_Override_prbs_clr "net GENERICA_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_Override_prbs_clr "net GENERICA_CORE_DFTG_GPIO18_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle GENERICA_CORE_DFTG_GPIO18_Override_phase_sel "net GENERICA_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_Override_iSCHMEN "net GENERICA_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_Override_iSCHMEN "net GENERICA_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_Override_iS1 "net GENERICA_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_Override_iS1 "net GENERICA_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_Override_iS0 "net GENERICA_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_Override_iS0 "net GENERICA_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_Override_iPU "net GENERICA_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_Override_iPU "net GENERICA_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_Override_iPD "net GENERICA_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_Override_iPD "net GENERICA_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_DFFSel "net GENERICA_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_DFFSel "net GENERICA_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_DFFData "net GENERICA_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_DFFData "net GENERICA_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 GENERICA_CORE_DFTG_GPIO18_DFFClk "net GENERICA_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 GENERICA_CORE_DFTG_GPIO18_DFFClk "net GENERICA_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 GENERICA_CORE_DFTG_Bsi "net GENERICA_CORE_DFTG_Bsi"
Toggle 1to0 GENERICA_CORE_DFTG_Bsi "net GENERICA_CORE_DFTG_Bsi"
Toggle 0to1 GENERICA_Bsr_Update "net GENERICA_Bsr_Update"
Toggle 1to0 GENERICA_Bsr_Update "net GENERICA_Bsr_Update"
Toggle 0to1 GENERICA_Bsr_TrainEn "net GENERICA_Bsr_TrainEn"
Toggle 1to0 GENERICA_Bsr_TrainEn "net GENERICA_Bsr_TrainEn"
Toggle 0to1 GENERICA_Bsr_Tck "net GENERICA_Bsr_Tck"
Toggle 1to0 GENERICA_Bsr_Tck "net GENERICA_Bsr_Tck"
Toggle 0to1 GENERICA_Bsr_Shift_Pos "net GENERICA_Bsr_Shift_Pos"
Toggle 1to0 GENERICA_Bsr_Shift_Pos "net GENERICA_Bsr_Shift_Pos"
Toggle 0to1 GENERICA_Bsr_Shift "net GENERICA_Bsr_Shift"
Toggle 1to0 GENERICA_Bsr_Shift "net GENERICA_Bsr_Shift"
Toggle 0to1 GENERICA_Bsr_SelectDr "net GENERICA_Bsr_SelectDr"
Toggle 1to0 GENERICA_Bsr_SelectDr "net GENERICA_Bsr_SelectDr"
Toggle 0to1 GENERICA_Bsr_SampleEn "net GENERICA_Bsr_SampleEn"
Toggle 1to0 GENERICA_Bsr_SampleEn "net GENERICA_Bsr_SampleEn"
Toggle 0to1 GENERICA_Bsr_Rti "net GENERICA_Bsr_Rti"
Toggle 1to0 GENERICA_Bsr_Rti "net GENERICA_Bsr_Rti"
Toggle 0to1 GENERICA_Bsr_PulseEn "net GENERICA_Bsr_PulseEn"
Toggle 1to0 GENERICA_Bsr_PulseEn "net GENERICA_Bsr_PulseEn"
Toggle 0to1 GENERICA_Bsr_PauseDr "net GENERICA_Bsr_PauseDr"
Toggle 1to0 GENERICA_Bsr_PauseDr "net GENERICA_Bsr_PauseDr"
Toggle 0to1 GENERICA_Bsr_IntestEn "net GENERICA_Bsr_IntestEn"
Toggle 1to0 GENERICA_Bsr_IntestEn "net GENERICA_Bsr_IntestEn"
Toggle 0to1 GENERICA_Bsr_Hystclk "net GENERICA_Bsr_Hystclk"
Toggle 1to0 GENERICA_Bsr_Hystclk "net GENERICA_Bsr_Hystclk"
Toggle 0to1 GENERICA_Bsr_HizEn "net GENERICA_Bsr_HizEn"
Toggle 1to0 GENERICA_Bsr_HizEn "net GENERICA_Bsr_HizEn"
Toggle 0to1 GENERICA_Bsr_ExtestEn "net GENERICA_Bsr_ExtestEn"
Toggle 1to0 GENERICA_Bsr_ExtestEn "net GENERICA_Bsr_ExtestEn"
Toggle 0to1 GENERICA_Bsr_ClampEn "net GENERICA_Bsr_ClampEn"
Toggle 1to0 GENERICA_Bsr_ClampEn "net GENERICA_Bsr_ClampEn"
Toggle 0to1 GENERICA_Bsr_Capture_Pos "net GENERICA_Bsr_Capture_Pos"
Toggle 1to0 GENERICA_Bsr_Capture_Pos "net GENERICA_Bsr_Capture_Pos"
Toggle 0to1 GENERICA_Bsr_Capture "net GENERICA_Bsr_Capture"
Toggle 1to0 GENERICA_Bsr_Capture "net GENERICA_Bsr_Capture"
Toggle 0to1 GENERICA_Bsr_Actest "net GENERICA_Bsr_Actest"
Toggle 1to0 GENERICA_Bsr_Actest "net GENERICA_Bsr_Actest"
Toggle 0to1 GENERICA_Bsr_Acmode "net GENERICA_Bsr_Acmode"
Toggle 1to0 GENERICA_Bsr_Acmode "net GENERICA_Bsr_Acmode"
Toggle 0to1 GENERICA_iDFTRXEN "net GENERICA_iDFTRXEN"
Toggle 1to0 GENERICA_iDFTRXEN "net GENERICA_iDFTRXEN"
Toggle 0to1 GENERICA_Tst_PipelineEn "net GENERICA_Tst_PipelineEn"
Toggle 1to0 GENERICA_Tst_PipelineEn "net GENERICA_Tst_PipelineEn"
Toggle 0to1 GENERICA_Tst_OeSel "net GENERICA_Tst_OeSel"
Toggle 1to0 GENERICA_Tst_OeSel "net GENERICA_Tst_OeSel"
Toggle 0to1 GENERICA_Tst_OeOut "net GENERICA_Tst_OeOut"
Toggle 1to0 GENERICA_Tst_OeOut "net GENERICA_Tst_OeOut"
Toggle 0to1 GENERICA_Tst_OeIn "net GENERICA_Tst_OeIn"
Toggle 1to0 GENERICA_Tst_OeIn "net GENERICA_Tst_OeIn"
Toggle 0to1 GENERICA_Tst_Mode "net GENERICA_Tst_Mode"
Toggle 1to0 GENERICA_Tst_Mode "net GENERICA_Tst_Mode"
Toggle 0to1 GENERICA_Tst_DataOutSel "net GENERICA_Tst_DataOutSel"
Toggle 1to0 GENERICA_Tst_DataOutSel "net GENERICA_Tst_DataOutSel"
Toggle 0to1 GENERICA_Tst_DataInSel "net GENERICA_Tst_DataInSel"
Toggle 1to0 GENERICA_Tst_DataInSel "net GENERICA_Tst_DataInSel"
Toggle 0to1 GENERICA_Tdr_override_GPIO18_tstout "net GENERICA_Tdr_override_GPIO18_tstout"
Toggle 1to0 GENERICA_Tdr_override_GPIO18_tstout "net GENERICA_Tdr_override_GPIO18_tstout"
Toggle 0to1 GENERICA_Tdr_override_GPIO18_oesel_en "net GENERICA_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 GENERICA_Tdr_override_GPIO18_oesel_en "net GENERICA_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 GENERICA_Tdr_override_GPIO18_oe "net GENERICA_Tdr_override_GPIO18_oe"
Toggle 1to0 GENERICA_Tdr_override_GPIO18_oe "net GENERICA_Tdr_override_GPIO18_oe"
Toggle 0to1 GENERICB_iDFTRXEN "net GENERICB_iDFTRXEN"
Toggle 1to0 GENERICB_iDFTRXEN "net GENERICB_iDFTRXEN"
Toggle 0to1 GENERICC_DFTG_CORE_GPIO33_Override_prbs_err "net GENERICC_DFTG_CORE_GPIO33_Override_prbs_err"
Toggle 1to0 GENERICC_DFTG_CORE_GPIO33_Override_prbs_err "net GENERICC_DFTG_CORE_GPIO33_Override_prbs_err"
Toggle 0to1 GENERICC_DFTG_CORE_Bso "net GENERICC_DFTG_CORE_Bso"
Toggle 1to0 GENERICC_DFTG_CORE_Bso "net GENERICC_DFTG_CORE_Bso"
Toggle 0to1 GENERICC_CORE_DFTG_Tst_Pipeline_Clk "net GENERICC_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 GENERICC_CORE_DFTG_Tst_Pipeline_Clk "net GENERICC_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Tst_Out "net GENERICC_CORE_DFTG_GPIO33_Tst_Out"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Tst_Out "net GENERICC_CORE_DFTG_GPIO33_Tst_Out"
ANNOTATION: " DFT signal "
Toggle GENERICC_CORE_DFTG_GPIO33_Override_prbs_seed "net GENERICC_CORE_DFTG_GPIO33_Override_prbs_seed[6:0]"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Override_prbs_en "net GENERICC_CORE_DFTG_GPIO33_Override_prbs_en"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Override_prbs_en "net GENERICC_CORE_DFTG_GPIO33_Override_prbs_en"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Override_prbs_clr "net GENERICC_CORE_DFTG_GPIO33_Override_prbs_clr"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Override_prbs_clr "net GENERICC_CORE_DFTG_GPIO33_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle GENERICC_CORE_DFTG_GPIO33_Override_phase_sel "net GENERICC_CORE_DFTG_GPIO33_Override_phase_sel[1:0]"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Override_iTXIMPSEL "net GENERICC_CORE_DFTG_GPIO33_Override_iTXIMPSEL"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Override_iTXIMPSEL "net GENERICC_CORE_DFTG_GPIO33_Override_iTXIMPSEL"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Override_iRXSEL1 "net GENERICC_CORE_DFTG_GPIO33_Override_iRXSEL1"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Override_iRXSEL1 "net GENERICC_CORE_DFTG_GPIO33_Override_iRXSEL1"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Override_iRXSEL0 "net GENERICC_CORE_DFTG_GPIO33_Override_iRXSEL0"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Override_iRXSEL0 "net GENERICC_CORE_DFTG_GPIO33_Override_iRXSEL0"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Override_iRXEN "net GENERICC_CORE_DFTG_GPIO33_Override_iRXEN"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Override_iRXEN "net GENERICC_CORE_DFTG_GPIO33_Override_iRXEN"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Override_iPU "net GENERICC_CORE_DFTG_GPIO33_Override_iPU"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Override_iPU "net GENERICC_CORE_DFTG_GPIO33_Override_iPU"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_Override_iPD "net GENERICC_CORE_DFTG_GPIO33_Override_iPD"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_Override_iPD "net GENERICC_CORE_DFTG_GPIO33_Override_iPD"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_DFFSel "net GENERICC_CORE_DFTG_GPIO33_DFFSel"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_DFFSel "net GENERICC_CORE_DFTG_GPIO33_DFFSel"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_DFFData "net GENERICC_CORE_DFTG_GPIO33_DFFData"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_DFFData "net GENERICC_CORE_DFTG_GPIO33_DFFData"
Toggle 0to1 GENERICC_CORE_DFTG_GPIO33_DFFClk "net GENERICC_CORE_DFTG_GPIO33_DFFClk"
Toggle 1to0 GENERICC_CORE_DFTG_GPIO33_DFFClk "net GENERICC_CORE_DFTG_GPIO33_DFFClk"
Toggle 0to1 GENERICC_CORE_DFTG_Bsi "net GENERICC_CORE_DFTG_Bsi"
Toggle 1to0 GENERICC_CORE_DFTG_Bsi "net GENERICC_CORE_DFTG_Bsi"
Toggle 0to1 GENERICC_Bsr_Update "net GENERICC_Bsr_Update"
Toggle 1to0 GENERICC_Bsr_Update "net GENERICC_Bsr_Update"
Toggle 0to1 GENERICC_Bsr_TrainEn "net GENERICC_Bsr_TrainEn"
Toggle 1to0 GENERICC_Bsr_TrainEn "net GENERICC_Bsr_TrainEn"
Toggle 0to1 GENERICC_Bsr_Tck "net GENERICC_Bsr_Tck"
Toggle 1to0 GENERICC_Bsr_Tck "net GENERICC_Bsr_Tck"
Toggle 0to1 GENERICC_Bsr_Shift_Pos "net GENERICC_Bsr_Shift_Pos"
Toggle 1to0 GENERICC_Bsr_Shift_Pos "net GENERICC_Bsr_Shift_Pos"
Toggle 0to1 GENERICC_Bsr_Shift "net GENERICC_Bsr_Shift"
Toggle 1to0 GENERICC_Bsr_Shift "net GENERICC_Bsr_Shift"
Toggle 0to1 GENERICC_Bsr_SelectDr "net GENERICC_Bsr_SelectDr"
Toggle 1to0 GENERICC_Bsr_SelectDr "net GENERICC_Bsr_SelectDr"
Toggle 0to1 GENERICC_Bsr_SampleEn "net GENERICC_Bsr_SampleEn"
Toggle 1to0 GENERICC_Bsr_SampleEn "net GENERICC_Bsr_SampleEn"
Toggle 0to1 GENERICC_Bsr_Rti "net GENERICC_Bsr_Rti"
Toggle 1to0 GENERICC_Bsr_Rti "net GENERICC_Bsr_Rti"
Toggle 0to1 GENERICC_Bsr_PulseEn "net GENERICC_Bsr_PulseEn"
Toggle 1to0 GENERICC_Bsr_PulseEn "net GENERICC_Bsr_PulseEn"
Toggle 0to1 GENERICC_Bsr_PauseDr "net GENERICC_Bsr_PauseDr"
Toggle 1to0 GENERICC_Bsr_PauseDr "net GENERICC_Bsr_PauseDr"
Toggle 0to1 GENERICC_Bsr_IntestEn "net GENERICC_Bsr_IntestEn"
Toggle 1to0 GENERICC_Bsr_IntestEn "net GENERICC_Bsr_IntestEn"
Toggle 0to1 GENERICC_Bsr_Hystclk "net GENERICC_Bsr_Hystclk"
Toggle 1to0 GENERICC_Bsr_Hystclk "net GENERICC_Bsr_Hystclk"
Toggle 0to1 GENERICC_Bsr_HizEn "net GENERICC_Bsr_HizEn"
Toggle 1to0 GENERICC_Bsr_HizEn "net GENERICC_Bsr_HizEn"
Toggle 0to1 GENERICC_Bsr_ExtestEn "net GENERICC_Bsr_ExtestEn"
Toggle 1to0 GENERICC_Bsr_ExtestEn "net GENERICC_Bsr_ExtestEn"
Toggle 0to1 GENERICC_Bsr_ClampEn "net GENERICC_Bsr_ClampEn"
Toggle 1to0 GENERICC_Bsr_ClampEn "net GENERICC_Bsr_ClampEn"
Toggle 0to1 GENERICC_Bsr_Capture_Pos "net GENERICC_Bsr_Capture_Pos"
Toggle 1to0 GENERICC_Bsr_Capture_Pos "net GENERICC_Bsr_Capture_Pos"
Toggle 0to1 GENERICC_Bsr_Capture "net GENERICC_Bsr_Capture"
Toggle 1to0 GENERICC_Bsr_Capture "net GENERICC_Bsr_Capture"
Toggle 0to1 GENERICC_Bsr_Actest "net GENERICC_Bsr_Actest"
Toggle 1to0 GENERICC_Bsr_Actest "net GENERICC_Bsr_Actest"
Toggle 0to1 GENERICC_Bsr_Acmode "net GENERICC_Bsr_Acmode"
Toggle 1to0 GENERICC_Bsr_Acmode "net GENERICC_Bsr_Acmode"
Toggle 0to1 GENERICC_Tst_PipelineEn "net GENERICC_Tst_PipelineEn"
Toggle 1to0 GENERICC_Tst_PipelineEn "net GENERICC_Tst_PipelineEn"
Toggle 0to1 GENERICC_Tst_OeSel "net GENERICC_Tst_OeSel"
Toggle 1to0 GENERICC_Tst_OeSel "net GENERICC_Tst_OeSel"
Toggle 0to1 GENERICC_Tst_OeOut "net GENERICC_Tst_OeOut"
Toggle 1to0 GENERICC_Tst_OeOut "net GENERICC_Tst_OeOut"
Toggle 0to1 GENERICC_Tst_OeIn "net GENERICC_Tst_OeIn"
Toggle 1to0 GENERICC_Tst_OeIn "net GENERICC_Tst_OeIn"
Toggle 0to1 GENERICC_Tst_Mode "net GENERICC_Tst_Mode"
Toggle 1to0 GENERICC_Tst_Mode "net GENERICC_Tst_Mode"
Toggle 0to1 GENERICC_Tst_DataOutSel "net GENERICC_Tst_DataOutSel"
Toggle 1to0 GENERICC_Tst_DataOutSel "net GENERICC_Tst_DataOutSel"
Toggle 0to1 GENERICC_Tst_DataInSel "net GENERICC_Tst_DataInSel"
Toggle 1to0 GENERICC_Tst_DataInSel "net GENERICC_Tst_DataInSel"
Toggle 0to1 GENERICC_Tdr_override_GPIO33_tstout "net GENERICC_Tdr_override_GPIO33_tstout"
Toggle 1to0 GENERICC_Tdr_override_GPIO33_tstout "net GENERICC_Tdr_override_GPIO33_tstout"
Toggle 0to1 GENERICC_Tdr_override_GPIO33_oesel_en "net GENERICC_Tdr_override_GPIO33_oesel_en"
Toggle 1to0 GENERICC_Tdr_override_GPIO33_oesel_en "net GENERICC_Tdr_override_GPIO33_oesel_en"
Toggle 0to1 GENERICC_Tdr_override_GPIO33_oe "net GENERICC_Tdr_override_GPIO33_oe"
Toggle 1to0 GENERICC_Tdr_override_GPIO33_oe "net GENERICC_Tdr_override_GPIO33_oe"
Toggle 0to1 GENERICD_DFTG_CORE_GPIO33_Override_prbs_err "net GENERICD_DFTG_CORE_GPIO33_Override_prbs_err"
Toggle 1to0 GENERICD_DFTG_CORE_GPIO33_Override_prbs_err "net GENERICD_DFTG_CORE_GPIO33_Override_prbs_err"
Toggle 0to1 GENERICD_DFTG_CORE_Bso "net GENERICD_DFTG_CORE_Bso"
Toggle 1to0 GENERICD_DFTG_CORE_Bso "net GENERICD_DFTG_CORE_Bso"
Toggle 0to1 GENERICD_CORE_DFTG_Tst_Pipeline_Clk "net GENERICD_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 GENERICD_CORE_DFTG_Tst_Pipeline_Clk "net GENERICD_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Tst_Out "net GENERICD_CORE_DFTG_GPIO33_Tst_Out"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Tst_Out "net GENERICD_CORE_DFTG_GPIO33_Tst_Out"
ANNOTATION: " DFT signal "
Toggle GENERICD_CORE_DFTG_GPIO33_Override_prbs_seed "net GENERICD_CORE_DFTG_GPIO33_Override_prbs_seed[6:0]"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Override_prbs_en "net GENERICD_CORE_DFTG_GPIO33_Override_prbs_en"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Override_prbs_en "net GENERICD_CORE_DFTG_GPIO33_Override_prbs_en"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Override_prbs_clr "net GENERICD_CORE_DFTG_GPIO33_Override_prbs_clr"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Override_prbs_clr "net GENERICD_CORE_DFTG_GPIO33_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle GENERICD_CORE_DFTG_GPIO33_Override_phase_sel "net GENERICD_CORE_DFTG_GPIO33_Override_phase_sel[1:0]"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Override_iTXIMPSEL "net GENERICD_CORE_DFTG_GPIO33_Override_iTXIMPSEL"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Override_iTXIMPSEL "net GENERICD_CORE_DFTG_GPIO33_Override_iTXIMPSEL"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Override_iRXSEL1 "net GENERICD_CORE_DFTG_GPIO33_Override_iRXSEL1"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Override_iRXSEL1 "net GENERICD_CORE_DFTG_GPIO33_Override_iRXSEL1"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Override_iRXSEL0 "net GENERICD_CORE_DFTG_GPIO33_Override_iRXSEL0"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Override_iRXSEL0 "net GENERICD_CORE_DFTG_GPIO33_Override_iRXSEL0"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Override_iRXEN "net GENERICD_CORE_DFTG_GPIO33_Override_iRXEN"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Override_iRXEN "net GENERICD_CORE_DFTG_GPIO33_Override_iRXEN"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Override_iPU "net GENERICD_CORE_DFTG_GPIO33_Override_iPU"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Override_iPU "net GENERICD_CORE_DFTG_GPIO33_Override_iPU"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_Override_iPD "net GENERICD_CORE_DFTG_GPIO33_Override_iPD"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_Override_iPD "net GENERICD_CORE_DFTG_GPIO33_Override_iPD"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_DFFSel "net GENERICD_CORE_DFTG_GPIO33_DFFSel"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_DFFSel "net GENERICD_CORE_DFTG_GPIO33_DFFSel"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_DFFData "net GENERICD_CORE_DFTG_GPIO33_DFFData"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_DFFData "net GENERICD_CORE_DFTG_GPIO33_DFFData"
Toggle 0to1 GENERICD_CORE_DFTG_GPIO33_DFFClk "net GENERICD_CORE_DFTG_GPIO33_DFFClk"
Toggle 1to0 GENERICD_CORE_DFTG_GPIO33_DFFClk "net GENERICD_CORE_DFTG_GPIO33_DFFClk"
Toggle 0to1 GENERICD_CORE_DFTG_Bsi "net GENERICD_CORE_DFTG_Bsi"
Toggle 1to0 GENERICD_CORE_DFTG_Bsi "net GENERICD_CORE_DFTG_Bsi"
Toggle 0to1 GENERICD_Bsr_Update "net GENERICD_Bsr_Update"
Toggle 1to0 GENERICD_Bsr_Update "net GENERICD_Bsr_Update"
Toggle 0to1 GENERICD_Bsr_TrainEn "net GENERICD_Bsr_TrainEn"
Toggle 1to0 GENERICD_Bsr_TrainEn "net GENERICD_Bsr_TrainEn"
Toggle 0to1 GENERICD_Bsr_Tck "net GENERICD_Bsr_Tck"
Toggle 1to0 GENERICD_Bsr_Tck "net GENERICD_Bsr_Tck"
Toggle 0to1 GENERICD_Bsr_Shift_Pos "net GENERICD_Bsr_Shift_Pos"
Toggle 1to0 GENERICD_Bsr_Shift_Pos "net GENERICD_Bsr_Shift_Pos"
Toggle 0to1 GENERICD_Bsr_Shift "net GENERICD_Bsr_Shift"
Toggle 1to0 GENERICD_Bsr_Shift "net GENERICD_Bsr_Shift"
Toggle 0to1 GENERICD_Bsr_SelectDr "net GENERICD_Bsr_SelectDr"
Toggle 1to0 GENERICD_Bsr_SelectDr "net GENERICD_Bsr_SelectDr"
Toggle 0to1 GENERICD_Bsr_SampleEn "net GENERICD_Bsr_SampleEn"
Toggle 1to0 GENERICD_Bsr_SampleEn "net GENERICD_Bsr_SampleEn"
Toggle 0to1 GENERICD_Bsr_Rti "net GENERICD_Bsr_Rti"
Toggle 1to0 GENERICD_Bsr_Rti "net GENERICD_Bsr_Rti"
Toggle 0to1 GENERICD_Bsr_PulseEn "net GENERICD_Bsr_PulseEn"
Toggle 1to0 GENERICD_Bsr_PulseEn "net GENERICD_Bsr_PulseEn"
Toggle 0to1 GENERICD_Bsr_PauseDr "net GENERICD_Bsr_PauseDr"
Toggle 1to0 GENERICD_Bsr_PauseDr "net GENERICD_Bsr_PauseDr"
Toggle 0to1 GENERICD_Bsr_IntestEn "net GENERICD_Bsr_IntestEn"
Toggle 1to0 GENERICD_Bsr_IntestEn "net GENERICD_Bsr_IntestEn"
Toggle 0to1 GENERICD_Bsr_Hystclk "net GENERICD_Bsr_Hystclk"
Toggle 1to0 GENERICD_Bsr_Hystclk "net GENERICD_Bsr_Hystclk"
Toggle 0to1 GENERICD_Bsr_HizEn "net GENERICD_Bsr_HizEn"
Toggle 1to0 GENERICD_Bsr_HizEn "net GENERICD_Bsr_HizEn"
Toggle 0to1 GENERICD_Bsr_ExtestEn "net GENERICD_Bsr_ExtestEn"
Toggle 1to0 GENERICD_Bsr_ExtestEn "net GENERICD_Bsr_ExtestEn"
Toggle 0to1 GENERICD_Bsr_ClampEn "net GENERICD_Bsr_ClampEn"
Toggle 1to0 GENERICD_Bsr_ClampEn "net GENERICD_Bsr_ClampEn"
Toggle 0to1 GENERICD_Bsr_Capture_Pos "net GENERICD_Bsr_Capture_Pos"
Toggle 1to0 GENERICD_Bsr_Capture_Pos "net GENERICD_Bsr_Capture_Pos"
Toggle 0to1 GENERICD_Bsr_Capture "net GENERICD_Bsr_Capture"
Toggle 1to0 GENERICD_Bsr_Capture "net GENERICD_Bsr_Capture"
Toggle 0to1 GENERICD_Bsr_Actest "net GENERICD_Bsr_Actest"
Toggle 1to0 GENERICD_Bsr_Actest "net GENERICD_Bsr_Actest"
Toggle 0to1 GENERICD_Bsr_Acmode "net GENERICD_Bsr_Acmode"
Toggle 1to0 GENERICD_Bsr_Acmode "net GENERICD_Bsr_Acmode"
Toggle 0to1 GENERICD_Tst_PipelineEn "net GENERICD_Tst_PipelineEn"
Toggle 1to0 GENERICD_Tst_PipelineEn "net GENERICD_Tst_PipelineEn"
Toggle 0to1 GENERICD_Tst_OeSel "net GENERICD_Tst_OeSel"
Toggle 1to0 GENERICD_Tst_OeSel "net GENERICD_Tst_OeSel"
Toggle 0to1 GENERICD_Tst_OeOut "net GENERICD_Tst_OeOut"
Toggle 1to0 GENERICD_Tst_OeOut "net GENERICD_Tst_OeOut"
Toggle 0to1 GENERICD_Tst_OeIn "net GENERICD_Tst_OeIn"
Toggle 1to0 GENERICD_Tst_OeIn "net GENERICD_Tst_OeIn"
Toggle 0to1 GENERICD_Tst_Mode "net GENERICD_Tst_Mode"
Toggle 1to0 GENERICD_Tst_Mode "net GENERICD_Tst_Mode"
Toggle 0to1 GENERICD_Tst_DataOutSel "net GENERICD_Tst_DataOutSel"
Toggle 1to0 GENERICD_Tst_DataOutSel "net GENERICD_Tst_DataOutSel"
Toggle 0to1 GENERICD_Tst_DataInSel "net GENERICD_Tst_DataInSel"
Toggle 1to0 GENERICD_Tst_DataInSel "net GENERICD_Tst_DataInSel"
Toggle 0to1 GENERICD_Tdr_override_GPIO33_tstout "net GENERICD_Tdr_override_GPIO33_tstout"
Toggle 1to0 GENERICD_Tdr_override_GPIO33_tstout "net GENERICD_Tdr_override_GPIO33_tstout"
Toggle 0to1 GENERICD_Tdr_override_GPIO33_oesel_en "net GENERICD_Tdr_override_GPIO33_oesel_en"
Toggle 1to0 GENERICD_Tdr_override_GPIO33_oesel_en "net GENERICD_Tdr_override_GPIO33_oesel_en"
Toggle 0to1 GENERICD_Tdr_override_GPIO33_oe "net GENERICD_Tdr_override_GPIO33_oe"
Toggle 1to0 GENERICD_Tdr_override_GPIO33_oe "net GENERICD_Tdr_override_GPIO33_oe"
Toggle 0to1 GENERICE_DFTG_CORE_GPIO33_Override_prbs_err "net GENERICE_DFTG_CORE_GPIO33_Override_prbs_err"
Toggle 1to0 GENERICE_DFTG_CORE_GPIO33_Override_prbs_err "net GENERICE_DFTG_CORE_GPIO33_Override_prbs_err"
Toggle 0to1 GENERICE_DFTG_CORE_Bso "net GENERICE_DFTG_CORE_Bso"
Toggle 1to0 GENERICE_DFTG_CORE_Bso "net GENERICE_DFTG_CORE_Bso"
Toggle 0to1 GENERICE_CORE_DFTG_Tst_Pipeline_Clk "net GENERICE_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 GENERICE_CORE_DFTG_Tst_Pipeline_Clk "net GENERICE_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Tst_Out "net GENERICE_CORE_DFTG_GPIO33_Tst_Out"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Tst_Out "net GENERICE_CORE_DFTG_GPIO33_Tst_Out"
ANNOTATION: " DFT signal "
Toggle GENERICE_CORE_DFTG_GPIO33_Override_prbs_seed "net GENERICE_CORE_DFTG_GPIO33_Override_prbs_seed[6:0]"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Override_prbs_en "net GENERICE_CORE_DFTG_GPIO33_Override_prbs_en"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Override_prbs_en "net GENERICE_CORE_DFTG_GPIO33_Override_prbs_en"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Override_prbs_clr "net GENERICE_CORE_DFTG_GPIO33_Override_prbs_clr"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Override_prbs_clr "net GENERICE_CORE_DFTG_GPIO33_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle GENERICE_CORE_DFTG_GPIO33_Override_phase_sel "net GENERICE_CORE_DFTG_GPIO33_Override_phase_sel[1:0]"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Override_iTXIMPSEL "net GENERICE_CORE_DFTG_GPIO33_Override_iTXIMPSEL"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Override_iTXIMPSEL "net GENERICE_CORE_DFTG_GPIO33_Override_iTXIMPSEL"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Override_iRXSEL1 "net GENERICE_CORE_DFTG_GPIO33_Override_iRXSEL1"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Override_iRXSEL1 "net GENERICE_CORE_DFTG_GPIO33_Override_iRXSEL1"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Override_iRXSEL0 "net GENERICE_CORE_DFTG_GPIO33_Override_iRXSEL0"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Override_iRXSEL0 "net GENERICE_CORE_DFTG_GPIO33_Override_iRXSEL0"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Override_iRXEN "net GENERICE_CORE_DFTG_GPIO33_Override_iRXEN"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Override_iRXEN "net GENERICE_CORE_DFTG_GPIO33_Override_iRXEN"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Override_iPU "net GENERICE_CORE_DFTG_GPIO33_Override_iPU"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Override_iPU "net GENERICE_CORE_DFTG_GPIO33_Override_iPU"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_Override_iPD "net GENERICE_CORE_DFTG_GPIO33_Override_iPD"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_Override_iPD "net GENERICE_CORE_DFTG_GPIO33_Override_iPD"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_DFFSel "net GENERICE_CORE_DFTG_GPIO33_DFFSel"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_DFFSel "net GENERICE_CORE_DFTG_GPIO33_DFFSel"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_DFFData "net GENERICE_CORE_DFTG_GPIO33_DFFData"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_DFFData "net GENERICE_CORE_DFTG_GPIO33_DFFData"
Toggle 0to1 GENERICE_CORE_DFTG_GPIO33_DFFClk "net GENERICE_CORE_DFTG_GPIO33_DFFClk"
Toggle 1to0 GENERICE_CORE_DFTG_GPIO33_DFFClk "net GENERICE_CORE_DFTG_GPIO33_DFFClk"
Toggle 0to1 GENERICE_CORE_DFTG_Bsi "net GENERICE_CORE_DFTG_Bsi"
Toggle 1to0 GENERICE_CORE_DFTG_Bsi "net GENERICE_CORE_DFTG_Bsi"
Toggle 0to1 GENERICE_Bsr_Update "net GENERICE_Bsr_Update"
Toggle 1to0 GENERICE_Bsr_Update "net GENERICE_Bsr_Update"
Toggle 0to1 GENERICE_Bsr_TrainEn "net GENERICE_Bsr_TrainEn"
Toggle 1to0 GENERICE_Bsr_TrainEn "net GENERICE_Bsr_TrainEn"
Toggle 0to1 GENERICE_Bsr_Tck "net GENERICE_Bsr_Tck"
Toggle 1to0 GENERICE_Bsr_Tck "net GENERICE_Bsr_Tck"
Toggle 0to1 GENERICE_Bsr_Shift_Pos "net GENERICE_Bsr_Shift_Pos"
Toggle 1to0 GENERICE_Bsr_Shift_Pos "net GENERICE_Bsr_Shift_Pos"
Toggle 0to1 GENERICE_Bsr_Shift "net GENERICE_Bsr_Shift"
Toggle 1to0 GENERICE_Bsr_Shift "net GENERICE_Bsr_Shift"
Toggle 0to1 GENERICE_Bsr_SelectDr "net GENERICE_Bsr_SelectDr"
Toggle 1to0 GENERICE_Bsr_SelectDr "net GENERICE_Bsr_SelectDr"
Toggle 0to1 GENERICE_Bsr_SampleEn "net GENERICE_Bsr_SampleEn"
Toggle 1to0 GENERICE_Bsr_SampleEn "net GENERICE_Bsr_SampleEn"
Toggle 0to1 GENERICE_Bsr_Rti "net GENERICE_Bsr_Rti"
Toggle 1to0 GENERICE_Bsr_Rti "net GENERICE_Bsr_Rti"
Toggle 0to1 GENERICE_Bsr_PulseEn "net GENERICE_Bsr_PulseEn"
Toggle 1to0 GENERICE_Bsr_PulseEn "net GENERICE_Bsr_PulseEn"
Toggle 0to1 GENERICE_Bsr_PauseDr "net GENERICE_Bsr_PauseDr"
Toggle 1to0 GENERICE_Bsr_PauseDr "net GENERICE_Bsr_PauseDr"
Toggle 0to1 GENERICE_Bsr_IntestEn "net GENERICE_Bsr_IntestEn"
Toggle 1to0 GENERICE_Bsr_IntestEn "net GENERICE_Bsr_IntestEn"
Toggle 0to1 GENERICE_Bsr_Hystclk "net GENERICE_Bsr_Hystclk"
Toggle 1to0 GENERICE_Bsr_Hystclk "net GENERICE_Bsr_Hystclk"
Toggle 0to1 GENERICE_Bsr_HizEn "net GENERICE_Bsr_HizEn"
Toggle 1to0 GENERICE_Bsr_HizEn "net GENERICE_Bsr_HizEn"
Toggle 0to1 GENERICE_Bsr_ExtestEn "net GENERICE_Bsr_ExtestEn"
Toggle 1to0 GENERICE_Bsr_ExtestEn "net GENERICE_Bsr_ExtestEn"
Toggle 0to1 GENERICE_Bsr_ClampEn "net GENERICE_Bsr_ClampEn"
Toggle 1to0 GENERICE_Bsr_ClampEn "net GENERICE_Bsr_ClampEn"
Toggle 0to1 GENERICE_Bsr_Capture_Pos "net GENERICE_Bsr_Capture_Pos"
Toggle 1to0 GENERICE_Bsr_Capture_Pos "net GENERICE_Bsr_Capture_Pos"
Toggle 0to1 GENERICE_Bsr_Capture "net GENERICE_Bsr_Capture"
Toggle 1to0 GENERICE_Bsr_Capture "net GENERICE_Bsr_Capture"
Toggle 0to1 GENERICE_Bsr_Actest "net GENERICE_Bsr_Actest"
Toggle 1to0 GENERICE_Bsr_Actest "net GENERICE_Bsr_Actest"
Toggle 0to1 GENERICE_Bsr_Acmode "net GENERICE_Bsr_Acmode"
Toggle 1to0 GENERICE_Bsr_Acmode "net GENERICE_Bsr_Acmode"
Toggle 0to1 GENERICE_Tst_PipelineEn "net GENERICE_Tst_PipelineEn"
Toggle 1to0 GENERICE_Tst_PipelineEn "net GENERICE_Tst_PipelineEn"
Toggle 0to1 GENERICE_Tst_OeSel "net GENERICE_Tst_OeSel"
Toggle 1to0 GENERICE_Tst_OeSel "net GENERICE_Tst_OeSel"
Toggle 0to1 GENERICE_Tst_OeOut "net GENERICE_Tst_OeOut"
Toggle 1to0 GENERICE_Tst_OeOut "net GENERICE_Tst_OeOut"
Toggle 0to1 GENERICE_Tst_OeIn "net GENERICE_Tst_OeIn"
Toggle 1to0 GENERICE_Tst_OeIn "net GENERICE_Tst_OeIn"
Toggle 0to1 GENERICE_Tst_Mode "net GENERICE_Tst_Mode"
Toggle 1to0 GENERICE_Tst_Mode "net GENERICE_Tst_Mode"
Toggle 0to1 GENERICE_Tst_DataOutSel "net GENERICE_Tst_DataOutSel"
Toggle 1to0 GENERICE_Tst_DataOutSel "net GENERICE_Tst_DataOutSel"
Toggle 0to1 GENERICE_Tst_DataInSel "net GENERICE_Tst_DataInSel"
Toggle 1to0 GENERICE_Tst_DataInSel "net GENERICE_Tst_DataInSel"
Toggle 0to1 GENERICE_Tdr_override_GPIO33_tstout "net GENERICE_Tdr_override_GPIO33_tstout"
Toggle 1to0 GENERICE_Tdr_override_GPIO33_tstout "net GENERICE_Tdr_override_GPIO33_tstout"
Toggle 0to1 GENERICE_Tdr_override_GPIO33_oesel_en "net GENERICE_Tdr_override_GPIO33_oesel_en"
Toggle 1to0 GENERICE_Tdr_override_GPIO33_oesel_en "net GENERICE_Tdr_override_GPIO33_oesel_en"
Toggle 0to1 GENERICE_Tdr_override_GPIO33_oe "net GENERICE_Tdr_override_GPIO33_oe"
Toggle 1to0 GENERICE_Tdr_override_GPIO33_oe "net GENERICE_Tdr_override_GPIO33_oe"
Toggle 0to1 GENLK_CLK_DFTG_CORE_GPIO18_Override_prbs_err "net GENLK_CLK_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 GENLK_CLK_DFTG_CORE_GPIO18_Override_prbs_err "net GENLK_CLK_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 GENLK_CLK_DFTG_CORE_Bso "net GENLK_CLK_DFTG_CORE_Bso"
Toggle 1to0 GENLK_CLK_DFTG_CORE_Bso "net GENLK_CLK_DFTG_CORE_Bso"
Toggle 0to1 GENLK_CLK_CORE_DFTG_Tst_Pipeline_Clk "net GENLK_CLK_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 GENLK_CLK_CORE_DFTG_Tst_Pipeline_Clk "net GENLK_CLK_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_Tst_Out "net GENLK_CLK_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_Tst_Out "net GENLK_CLK_CORE_DFTG_GPIO18_Tst_Out"
ANNOTATION: " DFT signal "
Toggle GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_seed "net GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_en "net GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_en "net GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_clr "net GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_clr "net GENLK_CLK_CORE_DFTG_GPIO18_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle GENLK_CLK_CORE_DFTG_GPIO18_Override_phase_sel "net GENLK_CLK_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_Override_iSCHMEN "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_Override_iSCHMEN "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_Override_iS1 "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_Override_iS1 "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_Override_iS0 "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_Override_iS0 "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_Override_iPU "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_Override_iPU "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_Override_iPD "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_Override_iPD "net GENLK_CLK_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_DFFSel "net GENLK_CLK_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_DFFSel "net GENLK_CLK_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_DFFData "net GENLK_CLK_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_DFFData "net GENLK_CLK_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 GENLK_CLK_CORE_DFTG_GPIO18_DFFClk "net GENLK_CLK_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 GENLK_CLK_CORE_DFTG_GPIO18_DFFClk "net GENLK_CLK_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 GENLK_CLK_CORE_DFTG_Bsi "net GENLK_CLK_CORE_DFTG_Bsi"
Toggle 1to0 GENLK_CLK_CORE_DFTG_Bsi "net GENLK_CLK_CORE_DFTG_Bsi"
Toggle 0to1 GENLK_CLK_Bsr_Update "net GENLK_CLK_Bsr_Update"
Toggle 1to0 GENLK_CLK_Bsr_Update "net GENLK_CLK_Bsr_Update"
Toggle 0to1 GENLK_CLK_Bsr_TrainEn "net GENLK_CLK_Bsr_TrainEn"
Toggle 1to0 GENLK_CLK_Bsr_TrainEn "net GENLK_CLK_Bsr_TrainEn"
Toggle 0to1 GENLK_CLK_Bsr_Tck "net GENLK_CLK_Bsr_Tck"
Toggle 1to0 GENLK_CLK_Bsr_Tck "net GENLK_CLK_Bsr_Tck"
Toggle 0to1 GENLK_CLK_Bsr_Shift_Pos "net GENLK_CLK_Bsr_Shift_Pos"
Toggle 1to0 GENLK_CLK_Bsr_Shift_Pos "net GENLK_CLK_Bsr_Shift_Pos"
Toggle 0to1 GENLK_CLK_Bsr_Shift "net GENLK_CLK_Bsr_Shift"
Toggle 1to0 GENLK_CLK_Bsr_Shift "net GENLK_CLK_Bsr_Shift"
Toggle 0to1 GENLK_CLK_Bsr_SelectDr "net GENLK_CLK_Bsr_SelectDr"
Toggle 1to0 GENLK_CLK_Bsr_SelectDr "net GENLK_CLK_Bsr_SelectDr"
Toggle 0to1 GENLK_CLK_Bsr_SampleEn "net GENLK_CLK_Bsr_SampleEn"
Toggle 1to0 GENLK_CLK_Bsr_SampleEn "net GENLK_CLK_Bsr_SampleEn"
Toggle 0to1 GENLK_CLK_Bsr_Rti "net GENLK_CLK_Bsr_Rti"
Toggle 1to0 GENLK_CLK_Bsr_Rti "net GENLK_CLK_Bsr_Rti"
Toggle 0to1 GENLK_CLK_Bsr_PulseEn "net GENLK_CLK_Bsr_PulseEn"
Toggle 1to0 GENLK_CLK_Bsr_PulseEn "net GENLK_CLK_Bsr_PulseEn"
Toggle 0to1 GENLK_CLK_Bsr_PauseDr "net GENLK_CLK_Bsr_PauseDr"
Toggle 1to0 GENLK_CLK_Bsr_PauseDr "net GENLK_CLK_Bsr_PauseDr"
Toggle 0to1 GENLK_CLK_Bsr_IntestEn "net GENLK_CLK_Bsr_IntestEn"
Toggle 1to0 GENLK_CLK_Bsr_IntestEn "net GENLK_CLK_Bsr_IntestEn"
Toggle 0to1 GENLK_CLK_Bsr_Hystclk "net GENLK_CLK_Bsr_Hystclk"
Toggle 1to0 GENLK_CLK_Bsr_Hystclk "net GENLK_CLK_Bsr_Hystclk"
Toggle 0to1 GENLK_CLK_Bsr_HizEn "net GENLK_CLK_Bsr_HizEn"
Toggle 1to0 GENLK_CLK_Bsr_HizEn "net GENLK_CLK_Bsr_HizEn"
Toggle 0to1 GENLK_CLK_Bsr_ExtestEn "net GENLK_CLK_Bsr_ExtestEn"
Toggle 1to0 GENLK_CLK_Bsr_ExtestEn "net GENLK_CLK_Bsr_ExtestEn"
Toggle 0to1 GENLK_CLK_Bsr_ClampEn "net GENLK_CLK_Bsr_ClampEn"
Toggle 1to0 GENLK_CLK_Bsr_ClampEn "net GENLK_CLK_Bsr_ClampEn"
Toggle 0to1 GENLK_CLK_Bsr_Capture_Pos "net GENLK_CLK_Bsr_Capture_Pos"
Toggle 1to0 GENLK_CLK_Bsr_Capture_Pos "net GENLK_CLK_Bsr_Capture_Pos"
Toggle 0to1 GENLK_CLK_Bsr_Capture "net GENLK_CLK_Bsr_Capture"
Toggle 1to0 GENLK_CLK_Bsr_Capture "net GENLK_CLK_Bsr_Capture"
Toggle 0to1 GENLK_CLK_Bsr_Actest "net GENLK_CLK_Bsr_Actest"
Toggle 1to0 GENLK_CLK_Bsr_Actest "net GENLK_CLK_Bsr_Actest"
Toggle 0to1 GENLK_CLK_Bsr_Acmode "net GENLK_CLK_Bsr_Acmode"
Toggle 1to0 GENLK_CLK_Bsr_Acmode "net GENLK_CLK_Bsr_Acmode"
Toggle 0to1 GENLK_CLK_iDFTRXEN "net GENLK_CLK_iDFTRXEN"
Toggle 1to0 GENLK_CLK_iDFTRXEN "net GENLK_CLK_iDFTRXEN"
Toggle 0to1 GENLK_CLK_Tst_PipelineEn "net GENLK_CLK_Tst_PipelineEn"
Toggle 1to0 GENLK_CLK_Tst_PipelineEn "net GENLK_CLK_Tst_PipelineEn"
Toggle 0to1 GENLK_CLK_Tst_OeSel "net GENLK_CLK_Tst_OeSel"
Toggle 1to0 GENLK_CLK_Tst_OeSel "net GENLK_CLK_Tst_OeSel"
Toggle 0to1 GENLK_CLK_Tst_OeOut "net GENLK_CLK_Tst_OeOut"
Toggle 1to0 GENLK_CLK_Tst_OeOut "net GENLK_CLK_Tst_OeOut"
Toggle 0to1 GENLK_CLK_Tst_OeIn "net GENLK_CLK_Tst_OeIn"
Toggle 1to0 GENLK_CLK_Tst_OeIn "net GENLK_CLK_Tst_OeIn"
Toggle 0to1 GENLK_CLK_Tst_Mode "net GENLK_CLK_Tst_Mode"
Toggle 1to0 GENLK_CLK_Tst_Mode "net GENLK_CLK_Tst_Mode"
Toggle 0to1 GENLK_CLK_Tst_DataOutSel "net GENLK_CLK_Tst_DataOutSel"
Toggle 1to0 GENLK_CLK_Tst_DataOutSel "net GENLK_CLK_Tst_DataOutSel"
Toggle 0to1 GENLK_CLK_Tst_DataInSel "net GENLK_CLK_Tst_DataInSel"
Toggle 1to0 GENLK_CLK_Tst_DataInSel "net GENLK_CLK_Tst_DataInSel"
Toggle 0to1 GENLK_CLK_Tdr_override_GPIO18_tstout "net GENLK_CLK_Tdr_override_GPIO18_tstout"
Toggle 1to0 GENLK_CLK_Tdr_override_GPIO18_tstout "net GENLK_CLK_Tdr_override_GPIO18_tstout"
Toggle 0to1 GENLK_CLK_Tdr_override_GPIO18_oesel_en "net GENLK_CLK_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 GENLK_CLK_Tdr_override_GPIO18_oesel_en "net GENLK_CLK_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 GENLK_CLK_Tdr_override_GPIO18_oe "net GENLK_CLK_Tdr_override_GPIO18_oe"
Toggle 1to0 GENLK_CLK_Tdr_override_GPIO18_oe "net GENLK_CLK_Tdr_override_GPIO18_oe"
Toggle 0to1 GENLK_VSYNC_DFTG_CORE_GPIO18_Override_prbs_err "net GENLK_VSYNC_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 GENLK_VSYNC_DFTG_CORE_GPIO18_Override_prbs_err "net GENLK_VSYNC_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 GENLK_VSYNC_DFTG_CORE_Bso "net GENLK_VSYNC_DFTG_CORE_Bso"
Toggle 1to0 GENLK_VSYNC_DFTG_CORE_Bso "net GENLK_VSYNC_DFTG_CORE_Bso"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_Tst_Pipeline_Clk "net GENLK_VSYNC_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_Tst_Pipeline_Clk "net GENLK_VSYNC_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_Tst_Out "net GENLK_VSYNC_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_Tst_Out "net GENLK_VSYNC_CORE_DFTG_GPIO18_Tst_Out"
ANNOTATION: " DFT signal "
Toggle GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_seed "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_en "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_en "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_clr "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_clr "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle GENLK_VSYNC_CORE_DFTG_GPIO18_Override_phase_sel "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iSCHMEN "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iSCHMEN "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iS1 "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iS1 "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iS0 "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iS0 "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iPU "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iPU "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iPD "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iPD "net GENLK_VSYNC_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_DFFSel "net GENLK_VSYNC_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_DFFSel "net GENLK_VSYNC_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_DFFData "net GENLK_VSYNC_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_DFFData "net GENLK_VSYNC_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_GPIO18_DFFClk "net GENLK_VSYNC_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_GPIO18_DFFClk "net GENLK_VSYNC_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 GENLK_VSYNC_CORE_DFTG_Bsi "net GENLK_VSYNC_CORE_DFTG_Bsi"
Toggle 1to0 GENLK_VSYNC_CORE_DFTG_Bsi "net GENLK_VSYNC_CORE_DFTG_Bsi"
Toggle 0to1 GENLK_VSYNC_Bsr_Update "net GENLK_VSYNC_Bsr_Update"
Toggle 1to0 GENLK_VSYNC_Bsr_Update "net GENLK_VSYNC_Bsr_Update"
Toggle 0to1 GENLK_VSYNC_Bsr_TrainEn "net GENLK_VSYNC_Bsr_TrainEn"
Toggle 1to0 GENLK_VSYNC_Bsr_TrainEn "net GENLK_VSYNC_Bsr_TrainEn"
Toggle 0to1 GENLK_VSYNC_Bsr_Tck "net GENLK_VSYNC_Bsr_Tck"
Toggle 1to0 GENLK_VSYNC_Bsr_Tck "net GENLK_VSYNC_Bsr_Tck"
Toggle 0to1 GENLK_VSYNC_Bsr_Shift_Pos "net GENLK_VSYNC_Bsr_Shift_Pos"
Toggle 1to0 GENLK_VSYNC_Bsr_Shift_Pos "net GENLK_VSYNC_Bsr_Shift_Pos"
Toggle 0to1 GENLK_VSYNC_Bsr_Shift "net GENLK_VSYNC_Bsr_Shift"
Toggle 1to0 GENLK_VSYNC_Bsr_Shift "net GENLK_VSYNC_Bsr_Shift"
Toggle 0to1 GENLK_VSYNC_Bsr_SelectDr "net GENLK_VSYNC_Bsr_SelectDr"
Toggle 1to0 GENLK_VSYNC_Bsr_SelectDr "net GENLK_VSYNC_Bsr_SelectDr"
Toggle 0to1 GENLK_VSYNC_Bsr_SampleEn "net GENLK_VSYNC_Bsr_SampleEn"
Toggle 1to0 GENLK_VSYNC_Bsr_SampleEn "net GENLK_VSYNC_Bsr_SampleEn"
Toggle 0to1 GENLK_VSYNC_Bsr_Rti "net GENLK_VSYNC_Bsr_Rti"
Toggle 1to0 GENLK_VSYNC_Bsr_Rti "net GENLK_VSYNC_Bsr_Rti"
Toggle 0to1 GENLK_VSYNC_Bsr_PulseEn "net GENLK_VSYNC_Bsr_PulseEn"
Toggle 1to0 GENLK_VSYNC_Bsr_PulseEn "net GENLK_VSYNC_Bsr_PulseEn"
Toggle 0to1 GENLK_VSYNC_Bsr_PauseDr "net GENLK_VSYNC_Bsr_PauseDr"
Toggle 1to0 GENLK_VSYNC_Bsr_PauseDr "net GENLK_VSYNC_Bsr_PauseDr"
Toggle 0to1 GENLK_VSYNC_Bsr_IntestEn "net GENLK_VSYNC_Bsr_IntestEn"
Toggle 1to0 GENLK_VSYNC_Bsr_IntestEn "net GENLK_VSYNC_Bsr_IntestEn"
Toggle 0to1 GENLK_VSYNC_Bsr_Hystclk "net GENLK_VSYNC_Bsr_Hystclk"
Toggle 1to0 GENLK_VSYNC_Bsr_Hystclk "net GENLK_VSYNC_Bsr_Hystclk"
Toggle 0to1 GENLK_VSYNC_Bsr_HizEn "net GENLK_VSYNC_Bsr_HizEn"
Toggle 1to0 GENLK_VSYNC_Bsr_HizEn "net GENLK_VSYNC_Bsr_HizEn"
Toggle 0to1 GENLK_VSYNC_Bsr_ExtestEn "net GENLK_VSYNC_Bsr_ExtestEn"
Toggle 1to0 GENLK_VSYNC_Bsr_ExtestEn "net GENLK_VSYNC_Bsr_ExtestEn"
Toggle 0to1 GENLK_VSYNC_Bsr_ClampEn "net GENLK_VSYNC_Bsr_ClampEn"
Toggle 1to0 GENLK_VSYNC_Bsr_ClampEn "net GENLK_VSYNC_Bsr_ClampEn"
Toggle 0to1 GENLK_VSYNC_Bsr_Capture_Pos "net GENLK_VSYNC_Bsr_Capture_Pos"
Toggle 1to0 GENLK_VSYNC_Bsr_Capture_Pos "net GENLK_VSYNC_Bsr_Capture_Pos"
Toggle 0to1 GENLK_VSYNC_Bsr_Capture "net GENLK_VSYNC_Bsr_Capture"
Toggle 1to0 GENLK_VSYNC_Bsr_Capture "net GENLK_VSYNC_Bsr_Capture"
Toggle 0to1 GENLK_VSYNC_Bsr_Actest "net GENLK_VSYNC_Bsr_Actest"
Toggle 1to0 GENLK_VSYNC_Bsr_Actest "net GENLK_VSYNC_Bsr_Actest"
Toggle 0to1 GENLK_VSYNC_Bsr_Acmode "net GENLK_VSYNC_Bsr_Acmode"
Toggle 1to0 GENLK_VSYNC_Bsr_Acmode "net GENLK_VSYNC_Bsr_Acmode"
Toggle 0to1 GENLK_VSYNC_iDFTRXEN "net GENLK_VSYNC_iDFTRXEN"
Toggle 1to0 GENLK_VSYNC_iDFTRXEN "net GENLK_VSYNC_iDFTRXEN"
Toggle 0to1 GENLK_VSYNC_Tst_PipelineEn "net GENLK_VSYNC_Tst_PipelineEn"
Toggle 1to0 GENLK_VSYNC_Tst_PipelineEn "net GENLK_VSYNC_Tst_PipelineEn"
Toggle 0to1 GENLK_VSYNC_Tst_OeSel "net GENLK_VSYNC_Tst_OeSel"
Toggle 1to0 GENLK_VSYNC_Tst_OeSel "net GENLK_VSYNC_Tst_OeSel"
Toggle 0to1 GENLK_VSYNC_Tst_OeOut "net GENLK_VSYNC_Tst_OeOut"
Toggle 1to0 GENLK_VSYNC_Tst_OeOut "net GENLK_VSYNC_Tst_OeOut"
Toggle 0to1 GENLK_VSYNC_Tst_OeIn "net GENLK_VSYNC_Tst_OeIn"
Toggle 1to0 GENLK_VSYNC_Tst_OeIn "net GENLK_VSYNC_Tst_OeIn"
Toggle 0to1 GENLK_VSYNC_Tst_Mode "net GENLK_VSYNC_Tst_Mode"
Toggle 1to0 GENLK_VSYNC_Tst_Mode "net GENLK_VSYNC_Tst_Mode"
Toggle 0to1 GENLK_VSYNC_Tst_DataOutSel "net GENLK_VSYNC_Tst_DataOutSel"
Toggle 1to0 GENLK_VSYNC_Tst_DataOutSel "net GENLK_VSYNC_Tst_DataOutSel"
Toggle 0to1 GENLK_VSYNC_Tst_DataInSel "net GENLK_VSYNC_Tst_DataInSel"
Toggle 1to0 GENLK_VSYNC_Tst_DataInSel "net GENLK_VSYNC_Tst_DataInSel"
Toggle 0to1 GENLK_VSYNC_Tdr_override_GPIO18_tstout "net GENLK_VSYNC_Tdr_override_GPIO18_tstout"
Toggle 1to0 GENLK_VSYNC_Tdr_override_GPIO18_tstout "net GENLK_VSYNC_Tdr_override_GPIO18_tstout"
Toggle 0to1 GENLK_VSYNC_Tdr_override_GPIO18_oesel_en "net GENLK_VSYNC_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 GENLK_VSYNC_Tdr_override_GPIO18_oesel_en "net GENLK_VSYNC_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 GENLK_VSYNC_Tdr_override_GPIO18_oe "net GENLK_VSYNC_Tdr_override_GPIO18_oe"
Toggle 1to0 GENLK_VSYNC_Tdr_override_GPIO18_oe "net GENLK_VSYNC_Tdr_override_GPIO18_oe"
Toggle 0to1 SWAPLOCKA_DFTG_CORE_GPIO18_Override_prbs_err "net SWAPLOCKA_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 SWAPLOCKA_DFTG_CORE_GPIO18_Override_prbs_err "net SWAPLOCKA_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 SWAPLOCKA_DFTG_CORE_Bso "net SWAPLOCKA_DFTG_CORE_Bso"
Toggle 1to0 SWAPLOCKA_DFTG_CORE_Bso "net SWAPLOCKA_DFTG_CORE_Bso"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_Tst_Pipeline_Clk "net SWAPLOCKA_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_Tst_Pipeline_Clk "net SWAPLOCKA_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_Tst_Out "net SWAPLOCKA_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_Tst_Out "net SWAPLOCKA_CORE_DFTG_GPIO18_Tst_Out"
ANNOTATION: " DFT signal "
Toggle SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_seed "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_en "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_en "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_clr "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_clr "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle SWAPLOCKA_CORE_DFTG_GPIO18_Override_phase_sel "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iSCHMEN "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iSCHMEN "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iS1 "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iS1 "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iS0 "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iS0 "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iPU "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iPU "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iPD "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_Override_iPD "net SWAPLOCKA_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_DFFSel "net SWAPLOCKA_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_DFFSel "net SWAPLOCKA_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_DFFData "net SWAPLOCKA_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_DFFData "net SWAPLOCKA_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_GPIO18_DFFClk "net SWAPLOCKA_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_GPIO18_DFFClk "net SWAPLOCKA_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 SWAPLOCKA_CORE_DFTG_Bsi "net SWAPLOCKA_CORE_DFTG_Bsi"
Toggle 1to0 SWAPLOCKA_CORE_DFTG_Bsi "net SWAPLOCKA_CORE_DFTG_Bsi"
Toggle 0to1 SWAPLOCKA_Bsr_Update "net SWAPLOCKA_Bsr_Update"
Toggle 1to0 SWAPLOCKA_Bsr_Update "net SWAPLOCKA_Bsr_Update"
Toggle 0to1 SWAPLOCKA_Bsr_TrainEn "net SWAPLOCKA_Bsr_TrainEn"
Toggle 1to0 SWAPLOCKA_Bsr_TrainEn "net SWAPLOCKA_Bsr_TrainEn"
Toggle 0to1 SWAPLOCKA_Bsr_Tck "net SWAPLOCKA_Bsr_Tck"
Toggle 1to0 SWAPLOCKA_Bsr_Tck "net SWAPLOCKA_Bsr_Tck"
Toggle 0to1 SWAPLOCKA_Bsr_Shift_Pos "net SWAPLOCKA_Bsr_Shift_Pos"
Toggle 1to0 SWAPLOCKA_Bsr_Shift_Pos "net SWAPLOCKA_Bsr_Shift_Pos"
Toggle 0to1 SWAPLOCKA_Bsr_Shift "net SWAPLOCKA_Bsr_Shift"
Toggle 1to0 SWAPLOCKA_Bsr_Shift "net SWAPLOCKA_Bsr_Shift"
Toggle 0to1 SWAPLOCKA_Bsr_SelectDr "net SWAPLOCKA_Bsr_SelectDr"
Toggle 1to0 SWAPLOCKA_Bsr_SelectDr "net SWAPLOCKA_Bsr_SelectDr"
Toggle 0to1 SWAPLOCKA_Bsr_SampleEn "net SWAPLOCKA_Bsr_SampleEn"
Toggle 1to0 SWAPLOCKA_Bsr_SampleEn "net SWAPLOCKA_Bsr_SampleEn"
Toggle 0to1 SWAPLOCKA_Bsr_Rti "net SWAPLOCKA_Bsr_Rti"
Toggle 1to0 SWAPLOCKA_Bsr_Rti "net SWAPLOCKA_Bsr_Rti"
Toggle 0to1 SWAPLOCKA_Bsr_PulseEn "net SWAPLOCKA_Bsr_PulseEn"
Toggle 1to0 SWAPLOCKA_Bsr_PulseEn "net SWAPLOCKA_Bsr_PulseEn"
Toggle 0to1 SWAPLOCKA_Bsr_PauseDr "net SWAPLOCKA_Bsr_PauseDr"
Toggle 1to0 SWAPLOCKA_Bsr_PauseDr "net SWAPLOCKA_Bsr_PauseDr"
Toggle 0to1 SWAPLOCKA_Bsr_IntestEn "net SWAPLOCKA_Bsr_IntestEn"
Toggle 1to0 SWAPLOCKA_Bsr_IntestEn "net SWAPLOCKA_Bsr_IntestEn"
Toggle 0to1 SWAPLOCKA_Bsr_Hystclk "net SWAPLOCKA_Bsr_Hystclk"
Toggle 1to0 SWAPLOCKA_Bsr_Hystclk "net SWAPLOCKA_Bsr_Hystclk"
Toggle 0to1 SWAPLOCKA_Bsr_HizEn "net SWAPLOCKA_Bsr_HizEn"
Toggle 1to0 SWAPLOCKA_Bsr_HizEn "net SWAPLOCKA_Bsr_HizEn"
Toggle 0to1 SWAPLOCKA_Bsr_ExtestEn "net SWAPLOCKA_Bsr_ExtestEn"
Toggle 1to0 SWAPLOCKA_Bsr_ExtestEn "net SWAPLOCKA_Bsr_ExtestEn"
Toggle 0to1 SWAPLOCKA_Bsr_ClampEn "net SWAPLOCKA_Bsr_ClampEn"
Toggle 1to0 SWAPLOCKA_Bsr_ClampEn "net SWAPLOCKA_Bsr_ClampEn"
Toggle 0to1 SWAPLOCKA_Bsr_Capture_Pos "net SWAPLOCKA_Bsr_Capture_Pos"
Toggle 1to0 SWAPLOCKA_Bsr_Capture_Pos "net SWAPLOCKA_Bsr_Capture_Pos"
Toggle 0to1 SWAPLOCKA_Bsr_Capture "net SWAPLOCKA_Bsr_Capture"
Toggle 1to0 SWAPLOCKA_Bsr_Capture "net SWAPLOCKA_Bsr_Capture"
Toggle 0to1 SWAPLOCKA_Bsr_Actest "net SWAPLOCKA_Bsr_Actest"
Toggle 1to0 SWAPLOCKA_Bsr_Actest "net SWAPLOCKA_Bsr_Actest"
Toggle 0to1 SWAPLOCKA_Bsr_Acmode "net SWAPLOCKA_Bsr_Acmode"
Toggle 1to0 SWAPLOCKA_Bsr_Acmode "net SWAPLOCKA_Bsr_Acmode"
Toggle 0to1 SWAPLOCKA_iDFTRXEN "net SWAPLOCKA_iDFTRXEN"
Toggle 1to0 SWAPLOCKA_iDFTRXEN "net SWAPLOCKA_iDFTRXEN"
Toggle 0to1 SWAPLOCKA_Tst_PipelineEn "net SWAPLOCKA_Tst_PipelineEn"
Toggle 1to0 SWAPLOCKA_Tst_PipelineEn "net SWAPLOCKA_Tst_PipelineEn"
Toggle 0to1 SWAPLOCKA_Tst_OeSel "net SWAPLOCKA_Tst_OeSel"
Toggle 1to0 SWAPLOCKA_Tst_OeSel "net SWAPLOCKA_Tst_OeSel"
Toggle 0to1 SWAPLOCKA_Tst_OeOut "net SWAPLOCKA_Tst_OeOut"
Toggle 1to0 SWAPLOCKA_Tst_OeOut "net SWAPLOCKA_Tst_OeOut"
Toggle 0to1 SWAPLOCKA_Tst_OeIn "net SWAPLOCKA_Tst_OeIn"
Toggle 1to0 SWAPLOCKA_Tst_OeIn "net SWAPLOCKA_Tst_OeIn"
Toggle 0to1 SWAPLOCKA_Tst_Mode "net SWAPLOCKA_Tst_Mode"
Toggle 1to0 SWAPLOCKA_Tst_Mode "net SWAPLOCKA_Tst_Mode"
Toggle 0to1 SWAPLOCKA_Tst_DataOutSel "net SWAPLOCKA_Tst_DataOutSel"
Toggle 1to0 SWAPLOCKA_Tst_DataOutSel "net SWAPLOCKA_Tst_DataOutSel"
Toggle 0to1 SWAPLOCKA_Tst_DataInSel "net SWAPLOCKA_Tst_DataInSel"
Toggle 1to0 SWAPLOCKA_Tst_DataInSel "net SWAPLOCKA_Tst_DataInSel"
Toggle 0to1 SWAPLOCKA_Tdr_override_GPIO18_tstout "net SWAPLOCKA_Tdr_override_GPIO18_tstout"
Toggle 1to0 SWAPLOCKA_Tdr_override_GPIO18_tstout "net SWAPLOCKA_Tdr_override_GPIO18_tstout"
Toggle 0to1 SWAPLOCKA_Tdr_override_GPIO18_oesel_en "net SWAPLOCKA_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 SWAPLOCKA_Tdr_override_GPIO18_oesel_en "net SWAPLOCKA_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 SWAPLOCKA_Tdr_override_GPIO18_oe "net SWAPLOCKA_Tdr_override_GPIO18_oe"
Toggle 1to0 SWAPLOCKA_Tdr_override_GPIO18_oe "net SWAPLOCKA_Tdr_override_GPIO18_oe"
Toggle 0to1 SWAPLOCKB_DFTG_CORE_GPIO18_Override_prbs_err "net SWAPLOCKB_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 SWAPLOCKB_DFTG_CORE_GPIO18_Override_prbs_err "net SWAPLOCKB_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 0to1 SWAPLOCKB_DFTG_CORE_Bso "net SWAPLOCKB_DFTG_CORE_Bso"
Toggle 1to0 SWAPLOCKB_DFTG_CORE_Bso "net SWAPLOCKB_DFTG_CORE_Bso"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_Tst_Pipeline_Clk "net SWAPLOCKB_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_Tst_Pipeline_Clk "net SWAPLOCKB_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_Tst_Out "net SWAPLOCKB_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_Tst_Out "net SWAPLOCKB_CORE_DFTG_GPIO18_Tst_Out"
ANNOTATION: " DFT signal "
Toggle SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_seed "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_en "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_en "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_en"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_clr "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_clr "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_prbs_clr"
ANNOTATION: " DFT signal "
Toggle SWAPLOCKB_CORE_DFTG_GPIO18_Override_phase_sel "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iSCHMEN "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iSCHMEN "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iSCHMEN"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iS1 "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iS1 "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iS1"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iS0 "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iS0 "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iS0"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iPU "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iPU "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iPU"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iPD "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_Override_iPD "net SWAPLOCKB_CORE_DFTG_GPIO18_Override_iPD"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_DFFSel "net SWAPLOCKB_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_DFFSel "net SWAPLOCKB_CORE_DFTG_GPIO18_DFFSel"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_DFFData "net SWAPLOCKB_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_DFFData "net SWAPLOCKB_CORE_DFTG_GPIO18_DFFData"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_GPIO18_DFFClk "net SWAPLOCKB_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_GPIO18_DFFClk "net SWAPLOCKB_CORE_DFTG_GPIO18_DFFClk"
Toggle 0to1 SWAPLOCKB_CORE_DFTG_Bsi "net SWAPLOCKB_CORE_DFTG_Bsi"
Toggle 1to0 SWAPLOCKB_CORE_DFTG_Bsi "net SWAPLOCKB_CORE_DFTG_Bsi"
Toggle 0to1 SWAPLOCKB_Bsr_Update "net SWAPLOCKB_Bsr_Update"
Toggle 1to0 SWAPLOCKB_Bsr_Update "net SWAPLOCKB_Bsr_Update"
Toggle 0to1 SWAPLOCKB_Bsr_TrainEn "net SWAPLOCKB_Bsr_TrainEn"
Toggle 1to0 SWAPLOCKB_Bsr_TrainEn "net SWAPLOCKB_Bsr_TrainEn"
Toggle 0to1 SWAPLOCKB_Bsr_Tck "net SWAPLOCKB_Bsr_Tck"
Toggle 1to0 SWAPLOCKB_Bsr_Tck "net SWAPLOCKB_Bsr_Tck"
Toggle 0to1 SWAPLOCKB_Bsr_Shift_Pos "net SWAPLOCKB_Bsr_Shift_Pos"
Toggle 1to0 SWAPLOCKB_Bsr_Shift_Pos "net SWAPLOCKB_Bsr_Shift_Pos"
Toggle 0to1 SWAPLOCKB_Bsr_Shift "net SWAPLOCKB_Bsr_Shift"
Toggle 1to0 SWAPLOCKB_Bsr_Shift "net SWAPLOCKB_Bsr_Shift"
Toggle 0to1 SWAPLOCKB_Bsr_SelectDr "net SWAPLOCKB_Bsr_SelectDr"
Toggle 1to0 SWAPLOCKB_Bsr_SelectDr "net SWAPLOCKB_Bsr_SelectDr"
Toggle 0to1 SWAPLOCKB_Bsr_SampleEn "net SWAPLOCKB_Bsr_SampleEn"
Toggle 1to0 SWAPLOCKB_Bsr_SampleEn "net SWAPLOCKB_Bsr_SampleEn"
Toggle 0to1 SWAPLOCKB_Bsr_Rti "net SWAPLOCKB_Bsr_Rti"
Toggle 1to0 SWAPLOCKB_Bsr_Rti "net SWAPLOCKB_Bsr_Rti"
Toggle 0to1 SWAPLOCKB_Bsr_PulseEn "net SWAPLOCKB_Bsr_PulseEn"
Toggle 1to0 SWAPLOCKB_Bsr_PulseEn "net SWAPLOCKB_Bsr_PulseEn"
Toggle 0to1 SWAPLOCKB_Bsr_PauseDr "net SWAPLOCKB_Bsr_PauseDr"
Toggle 1to0 SWAPLOCKB_Bsr_PauseDr "net SWAPLOCKB_Bsr_PauseDr"
Toggle 0to1 SWAPLOCKB_Bsr_IntestEn "net SWAPLOCKB_Bsr_IntestEn"
Toggle 1to0 SWAPLOCKB_Bsr_IntestEn "net SWAPLOCKB_Bsr_IntestEn"
Toggle 0to1 SWAPLOCKB_Bsr_Hystclk "net SWAPLOCKB_Bsr_Hystclk"
Toggle 1to0 SWAPLOCKB_Bsr_Hystclk "net SWAPLOCKB_Bsr_Hystclk"
Toggle 0to1 SWAPLOCKB_Bsr_HizEn "net SWAPLOCKB_Bsr_HizEn"
Toggle 1to0 SWAPLOCKB_Bsr_HizEn "net SWAPLOCKB_Bsr_HizEn"
Toggle 0to1 SWAPLOCKB_Bsr_ExtestEn "net SWAPLOCKB_Bsr_ExtestEn"
Toggle 1to0 SWAPLOCKB_Bsr_ExtestEn "net SWAPLOCKB_Bsr_ExtestEn"
Toggle 0to1 SWAPLOCKB_Bsr_ClampEn "net SWAPLOCKB_Bsr_ClampEn"
Toggle 1to0 SWAPLOCKB_Bsr_ClampEn "net SWAPLOCKB_Bsr_ClampEn"
Toggle 0to1 SWAPLOCKB_Bsr_Capture_Pos "net SWAPLOCKB_Bsr_Capture_Pos"
Toggle 1to0 SWAPLOCKB_Bsr_Capture_Pos "net SWAPLOCKB_Bsr_Capture_Pos"
Toggle 0to1 SWAPLOCKB_Bsr_Capture "net SWAPLOCKB_Bsr_Capture"
Toggle 1to0 SWAPLOCKB_Bsr_Capture "net SWAPLOCKB_Bsr_Capture"
Toggle 0to1 SWAPLOCKB_Bsr_Actest "net SWAPLOCKB_Bsr_Actest"
Toggle 1to0 SWAPLOCKB_Bsr_Actest "net SWAPLOCKB_Bsr_Actest"
Toggle 0to1 SWAPLOCKB_Bsr_Acmode "net SWAPLOCKB_Bsr_Acmode"
Toggle 1to0 SWAPLOCKB_Bsr_Acmode "net SWAPLOCKB_Bsr_Acmode"
Toggle 0to1 SWAPLOCKB_iDFTRXEN "net SWAPLOCKB_iDFTRXEN"
Toggle 1to0 SWAPLOCKB_iDFTRXEN "net SWAPLOCKB_iDFTRXEN"
Toggle 0to1 SWAPLOCKB_Tst_PipelineEn "net SWAPLOCKB_Tst_PipelineEn"
Toggle 1to0 SWAPLOCKB_Tst_PipelineEn "net SWAPLOCKB_Tst_PipelineEn"
Toggle 0to1 SWAPLOCKB_Tst_OeSel "net SWAPLOCKB_Tst_OeSel"
Toggle 1to0 SWAPLOCKB_Tst_OeSel "net SWAPLOCKB_Tst_OeSel"
Toggle 0to1 SWAPLOCKB_Tst_OeOut "net SWAPLOCKB_Tst_OeOut"
Toggle 1to0 SWAPLOCKB_Tst_OeOut "net SWAPLOCKB_Tst_OeOut"
Toggle 0to1 SWAPLOCKB_Tst_OeIn "net SWAPLOCKB_Tst_OeIn"
Toggle 1to0 SWAPLOCKB_Tst_OeIn "net SWAPLOCKB_Tst_OeIn"
Toggle 0to1 SWAPLOCKB_Tst_Mode "net SWAPLOCKB_Tst_Mode"
Toggle 1to0 SWAPLOCKB_Tst_Mode "net SWAPLOCKB_Tst_Mode"
Toggle 0to1 SWAPLOCKB_Tst_DataOutSel "net SWAPLOCKB_Tst_DataOutSel"
Toggle 1to0 SWAPLOCKB_Tst_DataOutSel "net SWAPLOCKB_Tst_DataOutSel"
Toggle 0to1 SWAPLOCKB_Tst_DataInSel "net SWAPLOCKB_Tst_DataInSel"
Toggle 1to0 SWAPLOCKB_Tst_DataInSel "net SWAPLOCKB_Tst_DataInSel"
Toggle 0to1 SWAPLOCKB_Tdr_override_GPIO18_tstout "net SWAPLOCKB_Tdr_override_GPIO18_tstout"
Toggle 1to0 SWAPLOCKB_Tdr_override_GPIO18_tstout "net SWAPLOCKB_Tdr_override_GPIO18_tstout"
Toggle 0to1 SWAPLOCKB_Tdr_override_GPIO18_oesel_en "net SWAPLOCKB_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 SWAPLOCKB_Tdr_override_GPIO18_oesel_en "net SWAPLOCKB_Tdr_override_GPIO18_oesel_en"
Toggle 0to1 SWAPLOCKB_Tdr_override_GPIO18_oe "net SWAPLOCKB_Tdr_override_GPIO18_oe"
Toggle 1to0 SWAPLOCKB_Tdr_override_GPIO18_oe "net SWAPLOCKB_Tdr_override_GPIO18_oe"
Toggle 0to1 tmdp0_ref_pad_clk_p "net tmdp0_ref_pad_clk_p"
Toggle 1to0 tmdp0_ref_pad_clk_p "net tmdp0_ref_pad_clk_p"
Toggle 0to1 tmdp0_ref_pad_clk_m "net tmdp0_ref_pad_clk_m"
Toggle 1to0 tmdp0_ref_pad_clk_m "net tmdp0_ref_pad_clk_m"
Toggle 0to1 tmdp1_ref_pad_clk_m "net tmdp1_ref_pad_clk_m"
Toggle 1to0 tmdp1_ref_pad_clk_m "net tmdp1_ref_pad_clk_m"
Toggle 0to1 tmdp1_ref_pad_clk_p "net tmdp1_ref_pad_clk_p"
Toggle 1to0 tmdp1_ref_pad_clk_p "net tmdp1_ref_pad_clk_p"
ANNOTATION: " DFT signal "
Toggle tmdp2_DFTG_CORE_SpareOut "net tmdp2_DFTG_CORE_SpareOut[7:0]"
Toggle 0to1 tmdp2_DFTG_CORE_ScanChannelOut_5 "net tmdp2_DFTG_CORE_ScanChannelOut_5"
Toggle 1to0 tmdp2_DFTG_CORE_ScanChannelOut_5 "net tmdp2_DFTG_CORE_ScanChannelOut_5"
Toggle 0to1 tmdp2_DFTG_CORE_ScanChannelOut_4 "net tmdp2_DFTG_CORE_ScanChannelOut_4"
Toggle 1to0 tmdp2_DFTG_CORE_ScanChannelOut_4 "net tmdp2_DFTG_CORE_ScanChannelOut_4"
Toggle 0to1 tmdp2_DFTG_CORE_ScanChannelOut_3 "net tmdp2_DFTG_CORE_ScanChannelOut_3"
Toggle 1to0 tmdp2_DFTG_CORE_ScanChannelOut_3 "net tmdp2_DFTG_CORE_ScanChannelOut_3"
Toggle 0to1 tmdp2_DFTG_CORE_ScanChannelOut_2 "net tmdp2_DFTG_CORE_ScanChannelOut_2"
Toggle 1to0 tmdp2_DFTG_CORE_ScanChannelOut_2 "net tmdp2_DFTG_CORE_ScanChannelOut_2"
Toggle 0to1 tmdp2_DFTG_CORE_ScanChannelOut_1 "net tmdp2_DFTG_CORE_ScanChannelOut_1"
Toggle 1to0 tmdp2_DFTG_CORE_ScanChannelOut_1 "net tmdp2_DFTG_CORE_ScanChannelOut_1"
Toggle 0to1 tmdp2_DFTG_CORE_ScanChannelOut_0 "net tmdp2_DFTG_CORE_ScanChannelOut_0"
Toggle 1to0 tmdp2_DFTG_CORE_ScanChannelOut_0 "net tmdp2_DFTG_CORE_ScanChannelOut_0"
Toggle 0to1 tmdp2_DFTG_CORE_ObsClkOut_p "net tmdp2_DFTG_CORE_ObsClkOut_p"
Toggle 1to0 tmdp2_DFTG_CORE_ObsClkOut_p "net tmdp2_DFTG_CORE_ObsClkOut_p"
Toggle 0to1 tmdp2_DFTG_CORE_ObsClkOut_n "net tmdp2_DFTG_CORE_ObsClkOut_n"
Toggle 1to0 tmdp2_DFTG_CORE_ObsClkOut_n "net tmdp2_DFTG_CORE_ObsClkOut_n"
Toggle 0to1 tmdp2_DFTG_CORE_ClkOut "net tmdp2_DFTG_CORE_ClkOut"
Toggle 1to0 tmdp2_DFTG_CORE_ClkOut "net tmdp2_DFTG_CORE_ClkOut"
Toggle 0to1 tmdp2_DFTG_CORE_CGTE "net tmdp2_DFTG_CORE_CGTE"
Toggle 1to0 tmdp2_DFTG_CORE_CGTE "net tmdp2_DFTG_CORE_CGTE"
Toggle 0to1 tmdp2_DFTG_CORE_Bso "net tmdp2_DFTG_CORE_Bso"
Toggle 1to0 tmdp2_DFTG_CORE_Bso "net tmdp2_DFTG_CORE_Bso"
Toggle 0to1 tmdp2_CORE_DFTG_StopOnSkd "net tmdp2_CORE_DFTG_StopOnSkd"
Toggle 1to0 tmdp2_CORE_DFTG_StopOnSkd "net tmdp2_CORE_DFTG_StopOnSkd"
ANNOTATION: " DFT signal "
Toggle tmdp2_CORE_DFTG_SpareIn "net tmdp2_CORE_DFTG_SpareIn[7:0]"
Toggle 0to1 tmdp2_CORE_DFTG_ScanShiftEn "net tmdp2_CORE_DFTG_ScanShiftEn"
Toggle 1to0 tmdp2_CORE_DFTG_ScanShiftEn "net tmdp2_CORE_DFTG_ScanShiftEn"
Toggle 0to1 tmdp2_CORE_DFTG_ScanShiftClk "net tmdp2_CORE_DFTG_ScanShiftClk"
Toggle 1to0 tmdp2_CORE_DFTG_ScanShiftClk "net tmdp2_CORE_DFTG_ScanShiftClk"
Toggle 0to1 tmdp2_CORE_DFTG_ScanClk "net tmdp2_CORE_DFTG_ScanClk"
Toggle 1to0 tmdp2_CORE_DFTG_ScanClk "net tmdp2_CORE_DFTG_ScanClk"
Toggle 0to1 tmdp2_CORE_DFTG_ScanChannelIn_5 "net tmdp2_CORE_DFTG_ScanChannelIn_5"
Toggle 1to0 tmdp2_CORE_DFTG_ScanChannelIn_5 "net tmdp2_CORE_DFTG_ScanChannelIn_5"
Toggle 0to1 tmdp2_CORE_DFTG_ScanChannelIn_4 "net tmdp2_CORE_DFTG_ScanChannelIn_4"
Toggle 1to0 tmdp2_CORE_DFTG_ScanChannelIn_4 "net tmdp2_CORE_DFTG_ScanChannelIn_4"
Toggle 0to1 tmdp2_CORE_DFTG_ScanChannelIn_3 "net tmdp2_CORE_DFTG_ScanChannelIn_3"
Toggle 1to0 tmdp2_CORE_DFTG_ScanChannelIn_3 "net tmdp2_CORE_DFTG_ScanChannelIn_3"
Toggle 0to1 tmdp2_CORE_DFTG_ScanChannelIn_2 "net tmdp2_CORE_DFTG_ScanChannelIn_2"
Toggle 1to0 tmdp2_CORE_DFTG_ScanChannelIn_2 "net tmdp2_CORE_DFTG_ScanChannelIn_2"
Toggle 0to1 tmdp2_CORE_DFTG_ScanChannelIn_1 "net tmdp2_CORE_DFTG_ScanChannelIn_1"
Toggle 1to0 tmdp2_CORE_DFTG_ScanChannelIn_1 "net tmdp2_CORE_DFTG_ScanChannelIn_1"
Toggle 0to1 tmdp2_CORE_DFTG_ScanChannelIn_0 "net tmdp2_CORE_DFTG_ScanChannelIn_0"
Toggle 1to0 tmdp2_CORE_DFTG_ScanChannelIn_0 "net tmdp2_CORE_DFTG_ScanChannelIn_0"
Toggle 0to1 tmdp2_CORE_DFTG_ObsClkIn_3_p "net tmdp2_CORE_DFTG_ObsClkIn_3_p"
Toggle 1to0 tmdp2_CORE_DFTG_ObsClkIn_3_p "net tmdp2_CORE_DFTG_ObsClkIn_3_p"
Toggle 0to1 tmdp2_CORE_DFTG_ObsClkIn_3_n "net tmdp2_CORE_DFTG_ObsClkIn_3_n"
Toggle 1to0 tmdp2_CORE_DFTG_ObsClkIn_3_n "net tmdp2_CORE_DFTG_ObsClkIn_3_n"
Toggle 0to1 tmdp2_CORE_DFTG_ObsClkIn_2_p "net tmdp2_CORE_DFTG_ObsClkIn_2_p"
Toggle 1to0 tmdp2_CORE_DFTG_ObsClkIn_2_p "net tmdp2_CORE_DFTG_ObsClkIn_2_p"
Toggle 0to1 tmdp2_CORE_DFTG_ObsClkIn_2_n "net tmdp2_CORE_DFTG_ObsClkIn_2_n"
Toggle 1to0 tmdp2_CORE_DFTG_ObsClkIn_2_n "net tmdp2_CORE_DFTG_ObsClkIn_2_n"
Toggle 0to1 tmdp2_CORE_DFTG_ObsClkIn_1_p "net tmdp2_CORE_DFTG_ObsClkIn_1_p"
Toggle 1to0 tmdp2_CORE_DFTG_ObsClkIn_1_p "net tmdp2_CORE_DFTG_ObsClkIn_1_p"
Toggle 0to1 tmdp2_CORE_DFTG_ObsClkIn_1_n "net tmdp2_CORE_DFTG_ObsClkIn_1_n"
Toggle 1to0 tmdp2_CORE_DFTG_ObsClkIn_1_n "net tmdp2_CORE_DFTG_ObsClkIn_1_n"
Toggle 0to1 tmdp2_CORE_DFTG_ObsClkIn_0_p "net tmdp2_CORE_DFTG_ObsClkIn_0_p"
Toggle 1to0 tmdp2_CORE_DFTG_ObsClkIn_0_p "net tmdp2_CORE_DFTG_ObsClkIn_0_p"
Toggle 0to1 tmdp2_CORE_DFTG_ObsClkIn_0_n "net tmdp2_CORE_DFTG_ObsClkIn_0_n"
Toggle 1to0 tmdp2_CORE_DFTG_ObsClkIn_0_n "net tmdp2_CORE_DFTG_ObsClkIn_0_n"
Toggle 0to1 tmdp2_CORE_DFTG_OCC_810 "net tmdp2_CORE_DFTG_OCC_810"
Toggle 1to0 tmdp2_CORE_DFTG_OCC_810 "net tmdp2_CORE_DFTG_OCC_810"
Toggle 0to1 tmdp2_CORE_DFTG_OCC_400 "net tmdp2_CORE_DFTG_OCC_400"
Toggle 1to0 tmdp2_CORE_DFTG_OCC_400 "net tmdp2_CORE_DFTG_OCC_400"
Toggle 0to1 tmdp2_CORE_DFTG_EdtUpdate "net tmdp2_CORE_DFTG_EdtUpdate"
Toggle 1to0 tmdp2_CORE_DFTG_EdtUpdate "net tmdp2_CORE_DFTG_EdtUpdate"
Toggle 0to1 tmdp2_CORE_DFTG_DaisyClkIn_p "net tmdp2_CORE_DFTG_DaisyClkIn_p"
Toggle 1to0 tmdp2_CORE_DFTG_DaisyClkIn_p "net tmdp2_CORE_DFTG_DaisyClkIn_p"
Toggle 0to1 tmdp2_CORE_DFTG_DaisyClkIn_n "net tmdp2_CORE_DFTG_DaisyClkIn_n"
Toggle 1to0 tmdp2_CORE_DFTG_DaisyClkIn_n "net tmdp2_CORE_DFTG_DaisyClkIn_n"
Toggle 0to1 tmdp2_CORE_DFTG_Cpl_REFCLK "net tmdp2_CORE_DFTG_Cpl_REFCLK"
Toggle 1to0 tmdp2_CORE_DFTG_Cpl_REFCLK "net tmdp2_CORE_DFTG_Cpl_REFCLK"
Toggle 0to1 tmdp2_CORE_DFTG_Charz_clk_ObsEn "net tmdp2_CORE_DFTG_Charz_clk_ObsEn"
Toggle 1to0 tmdp2_CORE_DFTG_Charz_clk_ObsEn "net tmdp2_CORE_DFTG_Charz_clk_ObsEn"
ANNOTATION: " DFT signal "
Toggle tmdp2_CORE_DFTG_Charz_clk_ObsData_p "net tmdp2_CORE_DFTG_Charz_clk_ObsData_p[4:0]"
ANNOTATION: " DFT signal "
Toggle tmdp2_CORE_DFTG_Charz_clk_ObsData_m "net tmdp2_CORE_DFTG_Charz_clk_ObsData_m[4:0]"
Toggle 0to1 tmdp2_CORE_DFTG_Bsi "net tmdp2_CORE_DFTG_Bsi"
Toggle 1to0 tmdp2_CORE_DFTG_Bsi "net tmdp2_CORE_DFTG_Bsi"
Toggle 0to1 tmdp2_CORE_DFTG_AcScanCaptEn "net tmdp2_CORE_DFTG_AcScanCaptEn"
Toggle 1to0 tmdp2_CORE_DFTG_AcScanCaptEn "net tmdp2_CORE_DFTG_AcScanCaptEn"
Toggle 0to1 tmdp2_CORE_DFTG_AEB_002_ALTTAP "net tmdp2_CORE_DFTG_AEB_002_ALTTAP"
Toggle 1to0 tmdp2_CORE_DFTG_AEB_002_ALTTAP "net tmdp2_CORE_DFTG_AEB_002_ALTTAP"
Toggle 0to1 tmdp2_CORE_DFTG_AEB_001_STAC "net tmdp2_CORE_DFTG_AEB_001_STAC"
Toggle 1to0 tmdp2_CORE_DFTG_AEB_001_STAC "net tmdp2_CORE_DFTG_AEB_001_STAC"
Toggle 0to1 tmdp2_CORE_DFTG_ACCLK1 "net tmdp2_CORE_DFTG_ACCLK1"
Toggle 1to0 tmdp2_CORE_DFTG_ACCLK1 "net tmdp2_CORE_DFTG_ACCLK1"
Toggle 0to1 tmdp2_CORE_DFTG_ACCLK0 "net tmdp2_CORE_DFTG_ACCLK0"
Toggle 1to0 tmdp2_CORE_DFTG_ACCLK0 "net tmdp2_CORE_DFTG_ACCLK0"
Toggle 0to1 tmdp2_Bsr_Update "net tmdp2_Bsr_Update"
Toggle 1to0 tmdp2_Bsr_Update "net tmdp2_Bsr_Update"
Toggle 0to1 tmdp2_Bsr_TrainEn "net tmdp2_Bsr_TrainEn"
Toggle 1to0 tmdp2_Bsr_TrainEn "net tmdp2_Bsr_TrainEn"
Toggle 0to1 tmdp2_Bsr_Tck "net tmdp2_Bsr_Tck"
Toggle 1to0 tmdp2_Bsr_Tck "net tmdp2_Bsr_Tck"
Toggle 0to1 tmdp2_Bsr_Shift_Pos "net tmdp2_Bsr_Shift_Pos"
Toggle 1to0 tmdp2_Bsr_Shift_Pos "net tmdp2_Bsr_Shift_Pos"
Toggle 0to1 tmdp2_Bsr_Shift "net tmdp2_Bsr_Shift"
Toggle 1to0 tmdp2_Bsr_Shift "net tmdp2_Bsr_Shift"
Toggle 0to1 tmdp2_Bsr_SelectDr "net tmdp2_Bsr_SelectDr"
Toggle 1to0 tmdp2_Bsr_SelectDr "net tmdp2_Bsr_SelectDr"
Toggle 0to1 tmdp2_Bsr_SampleEn "net tmdp2_Bsr_SampleEn"
Toggle 1to0 tmdp2_Bsr_SampleEn "net tmdp2_Bsr_SampleEn"
Toggle 0to1 tmdp2_Bsr_Rti "net tmdp2_Bsr_Rti"
Toggle 1to0 tmdp2_Bsr_Rti "net tmdp2_Bsr_Rti"
Toggle 0to1 tmdp2_Bsr_PulseEn "net tmdp2_Bsr_PulseEn"
Toggle 1to0 tmdp2_Bsr_PulseEn "net tmdp2_Bsr_PulseEn"
Toggle 0to1 tmdp2_Bsr_PauseDr "net tmdp2_Bsr_PauseDr"
Toggle 1to0 tmdp2_Bsr_PauseDr "net tmdp2_Bsr_PauseDr"
Toggle 0to1 tmdp2_Bsr_IntestEn "net tmdp2_Bsr_IntestEn"
Toggle 1to0 tmdp2_Bsr_IntestEn "net tmdp2_Bsr_IntestEn"
Toggle 0to1 tmdp2_Bsr_Hystclk "net tmdp2_Bsr_Hystclk"
Toggle 1to0 tmdp2_Bsr_Hystclk "net tmdp2_Bsr_Hystclk"
Toggle 0to1 tmdp2_Bsr_HizEn "net tmdp2_Bsr_HizEn"
Toggle 1to0 tmdp2_Bsr_HizEn "net tmdp2_Bsr_HizEn"
Toggle 0to1 tmdp2_Bsr_ExtestEn "net tmdp2_Bsr_ExtestEn"
Toggle 1to0 tmdp2_Bsr_ExtestEn "net tmdp2_Bsr_ExtestEn"
Toggle 0to1 tmdp2_Bsr_ClampEn "net tmdp2_Bsr_ClampEn"
Toggle 1to0 tmdp2_Bsr_ClampEn "net tmdp2_Bsr_ClampEn"
Toggle 0to1 tmdp2_Bsr_Capture_Pos "net tmdp2_Bsr_Capture_Pos"
Toggle 1to0 tmdp2_Bsr_Capture_Pos "net tmdp2_Bsr_Capture_Pos"
Toggle 0to1 tmdp2_Bsr_Capture "net tmdp2_Bsr_Capture"
Toggle 1to0 tmdp2_Bsr_Capture "net tmdp2_Bsr_Capture"
Toggle 0to1 tmdp2_Bsr_Actest "net tmdp2_Bsr_Actest"
Toggle 1to0 tmdp2_Bsr_Actest "net tmdp2_Bsr_Actest"
Toggle 0to1 tmdp2_Bsr_Acmode "net tmdp2_Bsr_Acmode"
Toggle 1to0 tmdp2_Bsr_Acmode "net tmdp2_Bsr_Acmode"
Toggle 0to1 tmdp2_Stac_Wso "net tmdp2_Stac_Wso"
Toggle 1to0 tmdp2_Stac_Wso "net tmdp2_Stac_Wso"
Toggle 0to1 tmdp2_Stac_Wsi "net tmdp2_Stac_Wsi"
Toggle 1to0 tmdp2_Stac_Wsi "net tmdp2_Stac_Wsi"
Toggle 0to1 tmdp2_Stac_WrstN "net tmdp2_Stac_WrstN"
Toggle 1to0 tmdp2_Stac_WrstN "net tmdp2_Stac_WrstN"
Toggle 0to1 tmdp2_Stac_Wrck "net tmdp2_Stac_Wrck"
Toggle 1to0 tmdp2_Stac_Wrck "net tmdp2_Stac_Wrck"
Toggle 0to1 tmdp2_Stac_Tms "net tmdp2_Stac_Tms"
Toggle 1to0 tmdp2_Stac_Tms "net tmdp2_Stac_Tms"
Toggle 0to1 tmdp2_Stac_TapInTlr "net tmdp2_Stac_TapInTlr"
Toggle 1to0 tmdp2_Stac_TapInTlr "net tmdp2_Stac_TapInTlr"
Toggle 0to1 tmdp2_Stac_SelectWSP "net tmdp2_Stac_SelectWSP"
Toggle 1to0 tmdp2_Stac_SelectWSP "net tmdp2_Stac_SelectWSP"
Toggle 0to1 tmdp2_Stac_PipelineEn "net tmdp2_Stac_PipelineEn"
Toggle 1to0 tmdp2_Stac_PipelineEn "net tmdp2_Stac_PipelineEn"
Toggle 0to1 tmdp2_Stac_AltTdoEn "net tmdp2_Stac_AltTdoEn"
Toggle 1to0 tmdp2_Stac_AltTdoEn "net tmdp2_Stac_AltTdoEn"
Toggle 0to1 tmdp2_Stac_AltTapEn "net tmdp2_Stac_AltTapEn"
Toggle 1to0 tmdp2_Stac_AltTapEn "net tmdp2_Stac_AltTapEn"
Toggle 0to1 tmdp2_aux_padm "net tmdp2_aux_padm"
Toggle 1to0 tmdp2_aux_padm "net tmdp2_aux_padm"
Toggle 0to1 tmdp2_aux_padp "net tmdp2_aux_padp"
Toggle 1to0 tmdp2_aux_padp "net tmdp2_aux_padp"
Toggle 0to1 tmdp2_ref_pad_clk_p "net tmdp2_ref_pad_clk_p"
Toggle 1to0 tmdp2_ref_pad_clk_p "net tmdp2_ref_pad_clk_p"
Toggle 0to1 tmdp2_ref_pad_clk_m "net tmdp2_ref_pad_clk_m"
Toggle 1to0 tmdp2_ref_pad_clk_m "net tmdp2_ref_pad_clk_m"
ANNOTATION: " DFT signal "
Toggle tmdp3_DFTG_CORE_SpareOut "net tmdp3_DFTG_CORE_SpareOut[7:0]"
Toggle 0to1 tmdp3_DFTG_CORE_ScanChannelOut_5 "net tmdp3_DFTG_CORE_ScanChannelOut_5"
Toggle 1to0 tmdp3_DFTG_CORE_ScanChannelOut_5 "net tmdp3_DFTG_CORE_ScanChannelOut_5"
Toggle 0to1 tmdp3_DFTG_CORE_ScanChannelOut_4 "net tmdp3_DFTG_CORE_ScanChannelOut_4"
Toggle 1to0 tmdp3_DFTG_CORE_ScanChannelOut_4 "net tmdp3_DFTG_CORE_ScanChannelOut_4"
Toggle 0to1 tmdp3_DFTG_CORE_ScanChannelOut_3 "net tmdp3_DFTG_CORE_ScanChannelOut_3"
Toggle 1to0 tmdp3_DFTG_CORE_ScanChannelOut_3 "net tmdp3_DFTG_CORE_ScanChannelOut_3"
Toggle 0to1 tmdp3_DFTG_CORE_ScanChannelOut_2 "net tmdp3_DFTG_CORE_ScanChannelOut_2"
Toggle 1to0 tmdp3_DFTG_CORE_ScanChannelOut_2 "net tmdp3_DFTG_CORE_ScanChannelOut_2"
Toggle 0to1 tmdp3_DFTG_CORE_ScanChannelOut_1 "net tmdp3_DFTG_CORE_ScanChannelOut_1"
Toggle 1to0 tmdp3_DFTG_CORE_ScanChannelOut_1 "net tmdp3_DFTG_CORE_ScanChannelOut_1"
Toggle 0to1 tmdp3_DFTG_CORE_ScanChannelOut_0 "net tmdp3_DFTG_CORE_ScanChannelOut_0"
Toggle 1to0 tmdp3_DFTG_CORE_ScanChannelOut_0 "net tmdp3_DFTG_CORE_ScanChannelOut_0"
Toggle 0to1 tmdp3_DFTG_CORE_ObsClkOut_p "net tmdp3_DFTG_CORE_ObsClkOut_p"
Toggle 1to0 tmdp3_DFTG_CORE_ObsClkOut_p "net tmdp3_DFTG_CORE_ObsClkOut_p"
Toggle 0to1 tmdp3_DFTG_CORE_ObsClkOut_n "net tmdp3_DFTG_CORE_ObsClkOut_n"
Toggle 1to0 tmdp3_DFTG_CORE_ObsClkOut_n "net tmdp3_DFTG_CORE_ObsClkOut_n"
Toggle 0to1 tmdp3_DFTG_CORE_ClkOut "net tmdp3_DFTG_CORE_ClkOut"
Toggle 1to0 tmdp3_DFTG_CORE_ClkOut "net tmdp3_DFTG_CORE_ClkOut"
Toggle 0to1 tmdp3_DFTG_CORE_CGTE "net tmdp3_DFTG_CORE_CGTE"
Toggle 1to0 tmdp3_DFTG_CORE_CGTE "net tmdp3_DFTG_CORE_CGTE"
Toggle 0to1 tmdp3_DFTG_CORE_Bso "net tmdp3_DFTG_CORE_Bso"
Toggle 1to0 tmdp3_DFTG_CORE_Bso "net tmdp3_DFTG_CORE_Bso"
Toggle 0to1 tmdp3_CORE_DFTG_StopOnSkd "net tmdp3_CORE_DFTG_StopOnSkd"
Toggle 1to0 tmdp3_CORE_DFTG_StopOnSkd "net tmdp3_CORE_DFTG_StopOnSkd"
ANNOTATION: " DFT signal "
Toggle tmdp3_CORE_DFTG_SpareIn "net tmdp3_CORE_DFTG_SpareIn[7:0]"
Toggle 0to1 tmdp3_CORE_DFTG_ScanShiftEn "net tmdp3_CORE_DFTG_ScanShiftEn"
Toggle 1to0 tmdp3_CORE_DFTG_ScanShiftEn "net tmdp3_CORE_DFTG_ScanShiftEn"
Toggle 0to1 tmdp3_CORE_DFTG_ScanShiftClk "net tmdp3_CORE_DFTG_ScanShiftClk"
Toggle 1to0 tmdp3_CORE_DFTG_ScanShiftClk "net tmdp3_CORE_DFTG_ScanShiftClk"
Toggle 0to1 tmdp3_CORE_DFTG_ScanClk "net tmdp3_CORE_DFTG_ScanClk"
Toggle 1to0 tmdp3_CORE_DFTG_ScanClk "net tmdp3_CORE_DFTG_ScanClk"
Toggle 0to1 tmdp3_CORE_DFTG_ScanChannelIn_5 "net tmdp3_CORE_DFTG_ScanChannelIn_5"
Toggle 1to0 tmdp3_CORE_DFTG_ScanChannelIn_5 "net tmdp3_CORE_DFTG_ScanChannelIn_5"
Toggle 0to1 tmdp3_CORE_DFTG_ScanChannelIn_4 "net tmdp3_CORE_DFTG_ScanChannelIn_4"
Toggle 1to0 tmdp3_CORE_DFTG_ScanChannelIn_4 "net tmdp3_CORE_DFTG_ScanChannelIn_4"
Toggle 0to1 tmdp3_CORE_DFTG_ScanChannelIn_3 "net tmdp3_CORE_DFTG_ScanChannelIn_3"
Toggle 1to0 tmdp3_CORE_DFTG_ScanChannelIn_3 "net tmdp3_CORE_DFTG_ScanChannelIn_3"
Toggle 0to1 tmdp3_CORE_DFTG_ScanChannelIn_2 "net tmdp3_CORE_DFTG_ScanChannelIn_2"
Toggle 1to0 tmdp3_CORE_DFTG_ScanChannelIn_2 "net tmdp3_CORE_DFTG_ScanChannelIn_2"
Toggle 0to1 tmdp3_CORE_DFTG_ScanChannelIn_1 "net tmdp3_CORE_DFTG_ScanChannelIn_1"
Toggle 1to0 tmdp3_CORE_DFTG_ScanChannelIn_1 "net tmdp3_CORE_DFTG_ScanChannelIn_1"
Toggle 0to1 tmdp3_CORE_DFTG_ScanChannelIn_0 "net tmdp3_CORE_DFTG_ScanChannelIn_0"
Toggle 1to0 tmdp3_CORE_DFTG_ScanChannelIn_0 "net tmdp3_CORE_DFTG_ScanChannelIn_0"
Toggle 0to1 tmdp3_CORE_DFTG_ObsClkIn_3_p "net tmdp3_CORE_DFTG_ObsClkIn_3_p"
Toggle 1to0 tmdp3_CORE_DFTG_ObsClkIn_3_p "net tmdp3_CORE_DFTG_ObsClkIn_3_p"
Toggle 0to1 tmdp3_CORE_DFTG_ObsClkIn_3_n "net tmdp3_CORE_DFTG_ObsClkIn_3_n"
Toggle 1to0 tmdp3_CORE_DFTG_ObsClkIn_3_n "net tmdp3_CORE_DFTG_ObsClkIn_3_n"
Toggle 0to1 tmdp3_CORE_DFTG_ObsClkIn_2_p "net tmdp3_CORE_DFTG_ObsClkIn_2_p"
Toggle 1to0 tmdp3_CORE_DFTG_ObsClkIn_2_p "net tmdp3_CORE_DFTG_ObsClkIn_2_p"
Toggle 0to1 tmdp3_CORE_DFTG_ObsClkIn_2_n "net tmdp3_CORE_DFTG_ObsClkIn_2_n"
Toggle 1to0 tmdp3_CORE_DFTG_ObsClkIn_2_n "net tmdp3_CORE_DFTG_ObsClkIn_2_n"
Toggle 0to1 tmdp3_CORE_DFTG_ObsClkIn_1_p "net tmdp3_CORE_DFTG_ObsClkIn_1_p"
Toggle 1to0 tmdp3_CORE_DFTG_ObsClkIn_1_p "net tmdp3_CORE_DFTG_ObsClkIn_1_p"
Toggle 0to1 tmdp3_CORE_DFTG_ObsClkIn_1_n "net tmdp3_CORE_DFTG_ObsClkIn_1_n"
Toggle 1to0 tmdp3_CORE_DFTG_ObsClkIn_1_n "net tmdp3_CORE_DFTG_ObsClkIn_1_n"
Toggle 0to1 tmdp3_CORE_DFTG_ObsClkIn_0_p "net tmdp3_CORE_DFTG_ObsClkIn_0_p"
Toggle 1to0 tmdp3_CORE_DFTG_ObsClkIn_0_p "net tmdp3_CORE_DFTG_ObsClkIn_0_p"
Toggle 0to1 tmdp3_CORE_DFTG_ObsClkIn_0_n "net tmdp3_CORE_DFTG_ObsClkIn_0_n"
Toggle 1to0 tmdp3_CORE_DFTG_ObsClkIn_0_n "net tmdp3_CORE_DFTG_ObsClkIn_0_n"
Toggle 0to1 tmdp3_CORE_DFTG_OCC_810 "net tmdp3_CORE_DFTG_OCC_810"
Toggle 1to0 tmdp3_CORE_DFTG_OCC_810 "net tmdp3_CORE_DFTG_OCC_810"
Toggle 0to1 tmdp3_CORE_DFTG_OCC_400 "net tmdp3_CORE_DFTG_OCC_400"
Toggle 1to0 tmdp3_CORE_DFTG_OCC_400 "net tmdp3_CORE_DFTG_OCC_400"
Toggle 0to1 tmdp3_CORE_DFTG_EdtUpdate "net tmdp3_CORE_DFTG_EdtUpdate"
Toggle 1to0 tmdp3_CORE_DFTG_EdtUpdate "net tmdp3_CORE_DFTG_EdtUpdate"
Toggle 0to1 tmdp3_CORE_DFTG_DaisyClkIn_p "net tmdp3_CORE_DFTG_DaisyClkIn_p"
Toggle 1to0 tmdp3_CORE_DFTG_DaisyClkIn_p "net tmdp3_CORE_DFTG_DaisyClkIn_p"
Toggle 0to1 tmdp3_CORE_DFTG_DaisyClkIn_n "net tmdp3_CORE_DFTG_DaisyClkIn_n"
Toggle 1to0 tmdp3_CORE_DFTG_DaisyClkIn_n "net tmdp3_CORE_DFTG_DaisyClkIn_n"
Toggle 0to1 tmdp3_CORE_DFTG_Cpl_REFCLK "net tmdp3_CORE_DFTG_Cpl_REFCLK"
Toggle 1to0 tmdp3_CORE_DFTG_Cpl_REFCLK "net tmdp3_CORE_DFTG_Cpl_REFCLK"
Toggle 0to1 tmdp3_CORE_DFTG_Charz_clk_ObsEn "net tmdp3_CORE_DFTG_Charz_clk_ObsEn"
Toggle 1to0 tmdp3_CORE_DFTG_Charz_clk_ObsEn "net tmdp3_CORE_DFTG_Charz_clk_ObsEn"
ANNOTATION: " DFT signal "
Toggle tmdp3_CORE_DFTG_Charz_clk_ObsData_p "net tmdp3_CORE_DFTG_Charz_clk_ObsData_p[4:0]"
ANNOTATION: " DFT signal "
Toggle tmdp3_CORE_DFTG_Charz_clk_ObsData_m "net tmdp3_CORE_DFTG_Charz_clk_ObsData_m[4:0]"
Toggle 0to1 tmdp3_CORE_DFTG_Bsi "net tmdp3_CORE_DFTG_Bsi"
Toggle 1to0 tmdp3_CORE_DFTG_Bsi "net tmdp3_CORE_DFTG_Bsi"
Toggle 0to1 tmdp3_CORE_DFTG_AcScanCaptEn "net tmdp3_CORE_DFTG_AcScanCaptEn"
Toggle 1to0 tmdp3_CORE_DFTG_AcScanCaptEn "net tmdp3_CORE_DFTG_AcScanCaptEn"
Toggle 0to1 tmdp3_CORE_DFTG_AEB_002_ALTTAP "net tmdp3_CORE_DFTG_AEB_002_ALTTAP"
Toggle 1to0 tmdp3_CORE_DFTG_AEB_002_ALTTAP "net tmdp3_CORE_DFTG_AEB_002_ALTTAP"
Toggle 0to1 tmdp3_CORE_DFTG_AEB_001_STAC "net tmdp3_CORE_DFTG_AEB_001_STAC"
Toggle 1to0 tmdp3_CORE_DFTG_AEB_001_STAC "net tmdp3_CORE_DFTG_AEB_001_STAC"
Toggle 0to1 tmdp3_CORE_DFTG_ACCLK1 "net tmdp3_CORE_DFTG_ACCLK1"
Toggle 1to0 tmdp3_CORE_DFTG_ACCLK1 "net tmdp3_CORE_DFTG_ACCLK1"
Toggle 0to1 tmdp3_CORE_DFTG_ACCLK0 "net tmdp3_CORE_DFTG_ACCLK0"
Toggle 1to0 tmdp3_CORE_DFTG_ACCLK0 "net tmdp3_CORE_DFTG_ACCLK0"
Toggle 0to1 tmdp3_Bsr_Update "net tmdp3_Bsr_Update"
Toggle 1to0 tmdp3_Bsr_Update "net tmdp3_Bsr_Update"
Toggle 0to1 tmdp3_Bsr_TrainEn "net tmdp3_Bsr_TrainEn"
Toggle 1to0 tmdp3_Bsr_TrainEn "net tmdp3_Bsr_TrainEn"
Toggle 0to1 tmdp3_Bsr_Tck "net tmdp3_Bsr_Tck"
Toggle 1to0 tmdp3_Bsr_Tck "net tmdp3_Bsr_Tck"
Toggle 0to1 tmdp3_Bsr_Shift_Pos "net tmdp3_Bsr_Shift_Pos"
Toggle 1to0 tmdp3_Bsr_Shift_Pos "net tmdp3_Bsr_Shift_Pos"
Toggle 0to1 tmdp3_Bsr_Shift "net tmdp3_Bsr_Shift"
Toggle 1to0 tmdp3_Bsr_Shift "net tmdp3_Bsr_Shift"
Toggle 0to1 tmdp3_Bsr_SelectDr "net tmdp3_Bsr_SelectDr"
Toggle 1to0 tmdp3_Bsr_SelectDr "net tmdp3_Bsr_SelectDr"
Toggle 0to1 tmdp3_Bsr_SampleEn "net tmdp3_Bsr_SampleEn"
Toggle 1to0 tmdp3_Bsr_SampleEn "net tmdp3_Bsr_SampleEn"
Toggle 0to1 tmdp3_Bsr_Rti "net tmdp3_Bsr_Rti"
Toggle 1to0 tmdp3_Bsr_Rti "net tmdp3_Bsr_Rti"
Toggle 0to1 tmdp3_Bsr_PulseEn "net tmdp3_Bsr_PulseEn"
Toggle 1to0 tmdp3_Bsr_PulseEn "net tmdp3_Bsr_PulseEn"
Toggle 0to1 tmdp3_Bsr_PauseDr "net tmdp3_Bsr_PauseDr"
Toggle 1to0 tmdp3_Bsr_PauseDr "net tmdp3_Bsr_PauseDr"
Toggle 0to1 tmdp3_Bsr_IntestEn "net tmdp3_Bsr_IntestEn"
Toggle 1to0 tmdp3_Bsr_IntestEn "net tmdp3_Bsr_IntestEn"
Toggle 0to1 tmdp3_Bsr_Hystclk "net tmdp3_Bsr_Hystclk"
Toggle 1to0 tmdp3_Bsr_Hystclk "net tmdp3_Bsr_Hystclk"
Toggle 0to1 tmdp3_Bsr_HizEn "net tmdp3_Bsr_HizEn"
Toggle 1to0 tmdp3_Bsr_HizEn "net tmdp3_Bsr_HizEn"
Toggle 0to1 tmdp3_Bsr_ExtestEn "net tmdp3_Bsr_ExtestEn"
Toggle 1to0 tmdp3_Bsr_ExtestEn "net tmdp3_Bsr_ExtestEn"
Toggle 0to1 tmdp3_Bsr_ClampEn "net tmdp3_Bsr_ClampEn"
Toggle 1to0 tmdp3_Bsr_ClampEn "net tmdp3_Bsr_ClampEn"
Toggle 0to1 tmdp3_Bsr_Capture_Pos "net tmdp3_Bsr_Capture_Pos"
Toggle 1to0 tmdp3_Bsr_Capture_Pos "net tmdp3_Bsr_Capture_Pos"
Toggle 0to1 tmdp3_Bsr_Capture "net tmdp3_Bsr_Capture"
Toggle 1to0 tmdp3_Bsr_Capture "net tmdp3_Bsr_Capture"
Toggle 0to1 tmdp3_Bsr_Actest "net tmdp3_Bsr_Actest"
Toggle 1to0 tmdp3_Bsr_Actest "net tmdp3_Bsr_Actest"
Toggle 0to1 tmdp3_Bsr_Acmode "net tmdp3_Bsr_Acmode"
Toggle 1to0 tmdp3_Bsr_Acmode "net tmdp3_Bsr_Acmode"
Toggle 0to1 tmdp3_Stac_Wso "net tmdp3_Stac_Wso"
Toggle 1to0 tmdp3_Stac_Wso "net tmdp3_Stac_Wso"
Toggle 0to1 tmdp3_Stac_Wsi "net tmdp3_Stac_Wsi"
Toggle 1to0 tmdp3_Stac_Wsi "net tmdp3_Stac_Wsi"
Toggle 0to1 tmdp3_Stac_WrstN "net tmdp3_Stac_WrstN"
Toggle 1to0 tmdp3_Stac_WrstN "net tmdp3_Stac_WrstN"
Toggle 0to1 tmdp3_Stac_Wrck "net tmdp3_Stac_Wrck"
Toggle 1to0 tmdp3_Stac_Wrck "net tmdp3_Stac_Wrck"
Toggle 0to1 tmdp3_Stac_Tms "net tmdp3_Stac_Tms"
Toggle 1to0 tmdp3_Stac_Tms "net tmdp3_Stac_Tms"
Toggle 0to1 tmdp3_Stac_TapInTlr "net tmdp3_Stac_TapInTlr"
Toggle 1to0 tmdp3_Stac_TapInTlr "net tmdp3_Stac_TapInTlr"
Toggle 0to1 tmdp3_Stac_SelectWSP "net tmdp3_Stac_SelectWSP"
Toggle 1to0 tmdp3_Stac_SelectWSP "net tmdp3_Stac_SelectWSP"
Toggle 0to1 tmdp3_Stac_PipelineEn "net tmdp3_Stac_PipelineEn"
Toggle 1to0 tmdp3_Stac_PipelineEn "net tmdp3_Stac_PipelineEn"
Toggle 0to1 tmdp3_Stac_AltTdoEn "net tmdp3_Stac_AltTdoEn"
Toggle 1to0 tmdp3_Stac_AltTdoEn "net tmdp3_Stac_AltTdoEn"
Toggle 0to1 tmdp3_Stac_AltTapEn "net tmdp3_Stac_AltTapEn"
Toggle 1to0 tmdp3_Stac_AltTapEn "net tmdp3_Stac_AltTapEn"
Toggle 0to1 tmdp3_aux_padp "net tmdp3_aux_padp"
Toggle 1to0 tmdp3_aux_padp "net tmdp3_aux_padp"
Toggle 0to1 tmdp3_aux_padm "net tmdp3_aux_padm"
Toggle 1to0 tmdp3_aux_padm "net tmdp3_aux_padm"
Toggle 0to1 tmdp3_ref_pad_clk_p "net tmdp3_ref_pad_clk_p"
Toggle 1to0 tmdp3_ref_pad_clk_p "net tmdp3_ref_pad_clk_p"
ANNOTATION: " unused, tie/float "
Toggle Dpcsc_DebugActions_DBGU_IP_Actions "net Dpcsc_DebugActions_DBGU_IP_Actions[1:0]"
ANNOTATION: " unused, tie/float "
Toggle Dpcsc_DebugTriggers_IP_DBGU_Triggers "net Dpcsc_DebugTriggers_IP_DBGU_Triggers[3:0]"
CHECKSUM: "3166405821 1110792544"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc
Toggle 1to0 DP_BLON1_Bsr_Acmode "net DP_BLON1_Bsr_Acmode"
Toggle 1to0 DP_BLON1_Bsr_Actest "net DP_BLON1_Bsr_Actest"
Toggle 1to0 DP_BLON1_Bsr_Capture "net DP_BLON1_Bsr_Capture"
Toggle 1to0 DP_BLON1_Bsr_Capture_Pos "net DP_BLON1_Bsr_Capture_Pos"
Toggle 1to0 DP_BLON1_Bsr_ClampEn "net DP_BLON1_Bsr_ClampEn"
Toggle 1to0 DP_BLON1_Bsr_ExtestEn "net DP_BLON1_Bsr_ExtestEn"
Toggle 1to0 DP_BLON1_Bsr_HizEn "net DP_BLON1_Bsr_HizEn"
Toggle 1to0 DP_BLON1_Bsr_Hystclk "net DP_BLON1_Bsr_Hystclk"
Toggle 1to0 DP_BLON1_Bsr_IntestEn "net DP_BLON1_Bsr_IntestEn"
Toggle 1to0 DP_BLON1_Bsr_PauseDr "net DP_BLON1_Bsr_PauseDr"
Toggle 1to0 DP_BLON1_Bsr_PulseEn "net DP_BLON1_Bsr_PulseEn"
Toggle 1to0 DP_BLON1_Bsr_Rti "net DP_BLON1_Bsr_Rti"
Toggle 1to0 DP_BLON1_Bsr_SampleEn "net DP_BLON1_Bsr_SampleEn"
Toggle 1to0 DP_BLON1_Bsr_SelectDr "net DP_BLON1_Bsr_SelectDr"
Toggle 1to0 DP_BLON1_Bsr_Shift "net DP_BLON1_Bsr_Shift"
Toggle 1to0 DP_BLON1_Bsr_Shift_Pos "net DP_BLON1_Bsr_Shift_Pos"
Toggle 1to0 DP_BLON1_Bsr_Tck "net DP_BLON1_Bsr_Tck"
Toggle 1to0 DP_BLON1_Bsr_TrainEn "net DP_BLON1_Bsr_TrainEn"
Toggle 1to0 DP_BLON1_Bsr_Update "net DP_BLON1_Bsr_Update"
Toggle 1to0 DP_BLON1_CORE_DFTG_Bsi "net DP_BLON1_CORE_DFTG_Bsi"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_DFFClk "net DP_BLON1_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_DFFData "net DP_BLON1_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_DFFSel "net DP_BLON1_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_Override_iPD "net DP_BLON1_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_Override_iPU "net DP_BLON1_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_Override_iS0 "net DP_BLON1_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_Override_iS1 "net DP_BLON1_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_BLON1_CORE_DFTG_GPIO18_Override_iSCHMEN"
ANNOTATION: " DFT related "
Toggle DP_BLON1_CORE_DFTG_GPIO18_Override_phase_sel "net DP_BLON1_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_BLON1_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_Override_prbs_en "net DP_BLON1_CORE_DFTG_GPIO18_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_BLON1_CORE_DFTG_GPIO18_Override_prbs_seed "net DP_BLON1_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 1to0 DP_BLON1_CORE_DFTG_GPIO18_Tst_Out "net DP_BLON1_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 DP_BLON1_CORE_DFTG_Tst_Pipeline_Clk "net DP_BLON1_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_BLON1_DFTG_CORE_Bso "net DP_BLON1_DFTG_CORE_Bso"
Toggle 1to0 DP_BLON1_DFTG_CORE_GPIO18_Override_prbs_err "net DP_BLON1_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 DP_BLON1_Tdr_override_GPIO18_oe "net DP_BLON1_Tdr_override_GPIO18_oe"
Toggle 1to0 DP_BLON1_Tdr_override_GPIO18_oesel_en "net DP_BLON1_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 DP_BLON1_Tdr_override_GPIO18_tstout "net DP_BLON1_Tdr_override_GPIO18_tstout"
Toggle 1to0 DP_BLON1_Tst_DataInSel "net DP_BLON1_Tst_DataInSel"
Toggle 1to0 DP_BLON1_Tst_DataOutSel "net DP_BLON1_Tst_DataOutSel"
Toggle 1to0 DP_BLON1_Tst_Mode "net DP_BLON1_Tst_Mode"
Toggle 1to0 DP_BLON1_Tst_OeIn "net DP_BLON1_Tst_OeIn"
Toggle 1to0 DP_BLON1_Tst_OeOut "net DP_BLON1_Tst_OeOut"
Toggle 1to0 DP_BLON1_Tst_OeSel "net DP_BLON1_Tst_OeSel"
Toggle 1to0 DP_BLON1_Tst_PipelineEn "net DP_BLON1_Tst_PipelineEn"
Toggle 1to0 DP_DIGON1_Bsr_Acmode "net DP_DIGON1_Bsr_Acmode"
Toggle 1to0 DP_DIGON1_Bsr_Actest "net DP_DIGON1_Bsr_Actest"
Toggle 1to0 DP_DIGON1_Bsr_Capture "net DP_DIGON1_Bsr_Capture"
Toggle 1to0 DP_DIGON1_Bsr_Capture_Pos "net DP_DIGON1_Bsr_Capture_Pos"
Toggle 1to0 DP_DIGON1_Bsr_ClampEn "net DP_DIGON1_Bsr_ClampEn"
Toggle 1to0 DP_DIGON1_Bsr_ExtestEn "net DP_DIGON1_Bsr_ExtestEn"
Toggle 1to0 DP_DIGON1_Bsr_HizEn "net DP_DIGON1_Bsr_HizEn"
Toggle 1to0 DP_DIGON1_Bsr_Hystclk "net DP_DIGON1_Bsr_Hystclk"
Toggle 1to0 DP_DIGON1_Bsr_IntestEn "net DP_DIGON1_Bsr_IntestEn"
Toggle 1to0 DP_DIGON1_Bsr_PauseDr "net DP_DIGON1_Bsr_PauseDr"
Toggle 1to0 DP_DIGON1_Bsr_PulseEn "net DP_DIGON1_Bsr_PulseEn"
Toggle 1to0 DP_DIGON1_Bsr_Rti "net DP_DIGON1_Bsr_Rti"
Toggle 1to0 DP_DIGON1_Bsr_SampleEn "net DP_DIGON1_Bsr_SampleEn"
Toggle 1to0 DP_DIGON1_Bsr_SelectDr "net DP_DIGON1_Bsr_SelectDr"
Toggle 1to0 DP_DIGON1_Bsr_Shift "net DP_DIGON1_Bsr_Shift"
Toggle 1to0 DP_DIGON1_Bsr_Shift_Pos "net DP_DIGON1_Bsr_Shift_Pos"
Toggle 1to0 DP_DIGON1_Bsr_Tck "net DP_DIGON1_Bsr_Tck"
Toggle 1to0 DP_DIGON1_Bsr_TrainEn "net DP_DIGON1_Bsr_TrainEn"
Toggle 1to0 DP_DIGON1_Bsr_Update "net DP_DIGON1_Bsr_Update"
Toggle 1to0 DP_DIGON1_CORE_DFTG_Bsi "net DP_DIGON1_CORE_DFTG_Bsi"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_DFFClk "net DP_DIGON1_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_DFFData "net DP_DIGON1_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_DFFSel "net DP_DIGON1_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_Override_iPD "net DP_DIGON1_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_Override_iPU "net DP_DIGON1_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_Override_iS0 "net DP_DIGON1_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_Override_iS1 "net DP_DIGON1_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_DIGON1_CORE_DFTG_GPIO18_Override_iSCHMEN"
ANNOTATION: " DFT related "
Toggle DP_DIGON1_CORE_DFTG_GPIO18_Override_phase_sel "net DP_DIGON1_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_DIGON1_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_Override_prbs_en "net DP_DIGON1_CORE_DFTG_GPIO18_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_DIGON1_CORE_DFTG_GPIO18_Override_prbs_seed "net DP_DIGON1_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 1to0 DP_DIGON1_CORE_DFTG_GPIO18_Tst_Out "net DP_DIGON1_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 DP_DIGON1_CORE_DFTG_Tst_Pipeline_Clk "net DP_DIGON1_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_DIGON1_DFTG_CORE_Bso "net DP_DIGON1_DFTG_CORE_Bso"
Toggle 1to0 DP_DIGON1_DFTG_CORE_GPIO18_Override_prbs_err "net DP_DIGON1_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 DP_DIGON1_Tdr_override_GPIO18_oe "net DP_DIGON1_Tdr_override_GPIO18_oe"
Toggle 1to0 DP_DIGON1_Tdr_override_GPIO18_oesel_en "net DP_DIGON1_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 DP_DIGON1_Tdr_override_GPIO18_tstout "net DP_DIGON1_Tdr_override_GPIO18_tstout"
Toggle 1to0 DP_DIGON1_Tst_DataInSel "net DP_DIGON1_Tst_DataInSel"
Toggle 1to0 DP_DIGON1_Tst_DataOutSel "net DP_DIGON1_Tst_DataOutSel"
Toggle 1to0 DP_DIGON1_Tst_Mode "net DP_DIGON1_Tst_Mode"
Toggle 1to0 DP_DIGON1_Tst_OeIn "net DP_DIGON1_Tst_OeIn"
Toggle 1to0 DP_DIGON1_Tst_OeOut "net DP_DIGON1_Tst_OeOut"
Toggle 1to0 DP_DIGON1_Tst_OeSel "net DP_DIGON1_Tst_OeSel"
Toggle 1to0 DP_DIGON1_Tst_PipelineEn "net DP_DIGON1_Tst_PipelineEn"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_DFFClk "net DP_HPD1_CORE_DFTG_GPIO_SR_33_DFFClk"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_DFFData "net DP_HPD1_CORE_DFTG_GPIO_SR_33_DFFData"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_DFFSel "net DP_HPD1_CORE_DFTG_GPIO_SR_33_DFFSel"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iPD "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iPD"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iPU "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iPU"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iRXEN "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iRXEN"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0 "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1 "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE"
ANNOTATION: " DFT related "
Toggle DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_phase_sel "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_phase_sel[1:0]"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_prbs_clr "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_prbs_clr"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_prbs_en "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_prbs_seed "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Override_prbs_seed[6:0]"
Toggle 1to0 DP_HPD1_CORE_DFTG_GPIO_SR_33_Tst_Out "net DP_HPD1_CORE_DFTG_GPIO_SR_33_Tst_Out"
Toggle 1to0 DP_HPD1_DFTG_CORE_GPIO_SR_33_Override_prbs_err "net DP_HPD1_DFTG_CORE_GPIO_SR_33_Override_prbs_err"
Toggle 1to0 DP_HPD2_Bsr_Acmode "net DP_HPD2_Bsr_Acmode"
Toggle 1to0 DP_HPD2_Bsr_Actest "net DP_HPD2_Bsr_Actest"
Toggle 1to0 DP_HPD2_Bsr_Capture "net DP_HPD2_Bsr_Capture"
Toggle 1to0 DP_HPD2_Bsr_Capture_Pos "net DP_HPD2_Bsr_Capture_Pos"
Toggle 1to0 DP_HPD2_Bsr_ClampEn "net DP_HPD2_Bsr_ClampEn"
Toggle 1to0 DP_HPD2_Bsr_ExtestEn "net DP_HPD2_Bsr_ExtestEn"
Toggle 1to0 DP_HPD2_Bsr_HizEn "net DP_HPD2_Bsr_HizEn"
Toggle 1to0 DP_HPD2_Bsr_Hystclk "net DP_HPD2_Bsr_Hystclk"
Toggle 1to0 DP_HPD2_Bsr_IntestEn "net DP_HPD2_Bsr_IntestEn"
Toggle 1to0 DP_HPD2_Bsr_PauseDr "net DP_HPD2_Bsr_PauseDr"
Toggle 1to0 DP_HPD2_Bsr_PulseEn "net DP_HPD2_Bsr_PulseEn"
Toggle 1to0 DP_HPD2_Bsr_Rti "net DP_HPD2_Bsr_Rti"
Toggle 1to0 DP_HPD2_Bsr_SampleEn "net DP_HPD2_Bsr_SampleEn"
Toggle 1to0 DP_HPD2_Bsr_SelectDr "net DP_HPD2_Bsr_SelectDr"
Toggle 1to0 DP_HPD2_Bsr_Shift "net DP_HPD2_Bsr_Shift"
Toggle 1to0 DP_HPD2_Bsr_Shift_Pos "net DP_HPD2_Bsr_Shift_Pos"
Toggle 1to0 DP_HPD2_Bsr_Tck "net DP_HPD2_Bsr_Tck"
Toggle 1to0 DP_HPD2_Bsr_TrainEn "net DP_HPD2_Bsr_TrainEn"
Toggle 1to0 DP_HPD2_Bsr_Update "net DP_HPD2_Bsr_Update"
Toggle 1to0 DP_HPD2_CORE_DFTG_Bsi "net DP_HPD2_CORE_DFTG_Bsi"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_DFFClk "net DP_HPD2_CORE_DFTG_GPIO_SR_33_DFFClk"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_DFFData "net DP_HPD2_CORE_DFTG_GPIO_SR_33_DFFData"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_DFFSel "net DP_HPD2_CORE_DFTG_GPIO_SR_33_DFFSel"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iPD "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iPD"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iPU "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iPU"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iRXEN "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iRXEN"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0 "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1 "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE"
ANNOTATION: " DFT related "
Toggle DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_phase_sel "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_phase_sel[1:0]"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_prbs_clr "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_prbs_clr"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_prbs_en "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_prbs_seed "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Override_prbs_seed[6:0]"
Toggle 1to0 DP_HPD2_CORE_DFTG_GPIO_SR_33_Tst_Out "net DP_HPD2_CORE_DFTG_GPIO_SR_33_Tst_Out"
Toggle 1to0 DP_HPD2_CORE_DFTG_Tst_Pipeline_Clk "net DP_HPD2_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_HPD2_DFTG_CORE_Bso "net DP_HPD2_DFTG_CORE_Bso"
Toggle 1to0 DP_HPD2_DFTG_CORE_GPIO_SR_33_Override_prbs_err "net DP_HPD2_DFTG_CORE_GPIO_SR_33_Override_prbs_err"
Toggle 1to0 DP_HPD2_Tst_DataInSel "net DP_HPD2_Tst_DataInSel"
Toggle 1to0 DP_HPD2_Tst_DataOutSel "net DP_HPD2_Tst_DataOutSel"
Toggle 1to0 DP_HPD2_Tst_Mode "net DP_HPD2_Tst_Mode"
Toggle 1to0 DP_HPD2_Tst_OeIn "net DP_HPD2_Tst_OeIn"
Toggle 1to0 DP_HPD2_Tst_OeOut "net DP_HPD2_Tst_OeOut"
Toggle 1to0 DP_HPD2_Tst_OeSel "net DP_HPD2_Tst_OeSel"
Toggle 1to0 DP_HPD2_Tst_PipelineEn "net DP_HPD2_Tst_PipelineEn"
Toggle 1to0 DP_HPD3_Bsr_Acmode "net DP_HPD3_Bsr_Acmode"
Toggle 1to0 DP_HPD3_Bsr_Actest "net DP_HPD3_Bsr_Actest"
Toggle 1to0 DP_HPD3_Bsr_Capture "net DP_HPD3_Bsr_Capture"
Toggle 1to0 DP_HPD3_Bsr_Capture_Pos "net DP_HPD3_Bsr_Capture_Pos"
Toggle 1to0 DP_HPD3_Bsr_ClampEn "net DP_HPD3_Bsr_ClampEn"
Toggle 1to0 DP_HPD3_Bsr_ExtestEn "net DP_HPD3_Bsr_ExtestEn"
Toggle 1to0 DP_HPD3_Bsr_HizEn "net DP_HPD3_Bsr_HizEn"
Toggle 1to0 DP_HPD3_Bsr_Hystclk "net DP_HPD3_Bsr_Hystclk"
Toggle 1to0 DP_HPD3_Bsr_IntestEn "net DP_HPD3_Bsr_IntestEn"
Toggle 1to0 DP_HPD3_Bsr_PauseDr "net DP_HPD3_Bsr_PauseDr"
Toggle 1to0 DP_HPD3_Bsr_PulseEn "net DP_HPD3_Bsr_PulseEn"
Toggle 1to0 DP_HPD3_Bsr_Rti "net DP_HPD3_Bsr_Rti"
Toggle 1to0 DP_HPD3_Bsr_SampleEn "net DP_HPD3_Bsr_SampleEn"
Toggle 1to0 DP_HPD3_Bsr_SelectDr "net DP_HPD3_Bsr_SelectDr"
Toggle 1to0 DP_HPD3_Bsr_Shift "net DP_HPD3_Bsr_Shift"
Toggle 1to0 DP_HPD3_Bsr_Shift_Pos "net DP_HPD3_Bsr_Shift_Pos"
Toggle 1to0 DP_HPD3_Bsr_Tck "net DP_HPD3_Bsr_Tck"
Toggle 1to0 DP_HPD3_Bsr_TrainEn "net DP_HPD3_Bsr_TrainEn"
Toggle 1to0 DP_HPD3_Bsr_Update "net DP_HPD3_Bsr_Update"
Toggle 1to0 DP_HPD3_CORE_DFTG_Bsi "net DP_HPD3_CORE_DFTG_Bsi"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_DFFClk "net DP_HPD3_CORE_DFTG_GPIO_SR_33_DFFClk"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_DFFData "net DP_HPD3_CORE_DFTG_GPIO_SR_33_DFFData"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_DFFSel "net DP_HPD3_CORE_DFTG_GPIO_SR_33_DFFSel"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iPD "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iPD"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iPU "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iPU"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iRXEN "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iRXEN"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0 "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1 "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE"
ANNOTATION: " DFT related "
Toggle DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_phase_sel "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_phase_sel[1:0]"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_prbs_clr "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_prbs_clr"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_prbs_en "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_prbs_seed "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Override_prbs_seed[6:0]"
Toggle 1to0 DP_HPD3_CORE_DFTG_GPIO_SR_33_Tst_Out "net DP_HPD3_CORE_DFTG_GPIO_SR_33_Tst_Out"
Toggle 1to0 DP_HPD3_CORE_DFTG_Tst_Pipeline_Clk "net DP_HPD3_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_HPD3_DFTG_CORE_Bso "net DP_HPD3_DFTG_CORE_Bso"
Toggle 1to0 DP_HPD3_DFTG_CORE_GPIO_SR_33_Override_prbs_err "net DP_HPD3_DFTG_CORE_GPIO_SR_33_Override_prbs_err"
Toggle 1to0 DP_HPD3_Tst_DataInSel "net DP_HPD3_Tst_DataInSel"
Toggle 1to0 DP_HPD3_Tst_DataOutSel "net DP_HPD3_Tst_DataOutSel"
Toggle 1to0 DP_HPD3_Tst_Mode "net DP_HPD3_Tst_Mode"
Toggle 1to0 DP_HPD3_Tst_OeIn "net DP_HPD3_Tst_OeIn"
Toggle 1to0 DP_HPD3_Tst_OeOut "net DP_HPD3_Tst_OeOut"
Toggle 1to0 DP_HPD3_Tst_OeSel "net DP_HPD3_Tst_OeSel"
Toggle 1to0 DP_HPD3_Tst_PipelineEn "net DP_HPD3_Tst_PipelineEn"
Toggle 1to0 DP_HPD4_Bsr_Acmode "net DP_HPD4_Bsr_Acmode"
Toggle 1to0 DP_HPD4_Bsr_Actest "net DP_HPD4_Bsr_Actest"
Toggle 1to0 DP_HPD4_Bsr_Capture "net DP_HPD4_Bsr_Capture"
Toggle 1to0 DP_HPD4_Bsr_Capture_Pos "net DP_HPD4_Bsr_Capture_Pos"
Toggle 1to0 DP_HPD4_Bsr_ClampEn "net DP_HPD4_Bsr_ClampEn"
Toggle 1to0 DP_HPD4_Bsr_ExtestEn "net DP_HPD4_Bsr_ExtestEn"
Toggle 1to0 DP_HPD4_Bsr_HizEn "net DP_HPD4_Bsr_HizEn"
Toggle 1to0 DP_HPD4_Bsr_Hystclk "net DP_HPD4_Bsr_Hystclk"
Toggle 1to0 DP_HPD4_Bsr_IntestEn "net DP_HPD4_Bsr_IntestEn"
Toggle 1to0 DP_HPD4_Bsr_PauseDr "net DP_HPD4_Bsr_PauseDr"
Toggle 1to0 DP_HPD4_Bsr_PulseEn "net DP_HPD4_Bsr_PulseEn"
Toggle 1to0 DP_HPD4_Bsr_Rti "net DP_HPD4_Bsr_Rti"
Toggle 1to0 DP_HPD4_Bsr_SampleEn "net DP_HPD4_Bsr_SampleEn"
Toggle 1to0 DP_HPD4_Bsr_SelectDr "net DP_HPD4_Bsr_SelectDr"
Toggle 1to0 DP_HPD4_Bsr_Shift "net DP_HPD4_Bsr_Shift"
Toggle 1to0 DP_HPD4_Bsr_Shift_Pos "net DP_HPD4_Bsr_Shift_Pos"
Toggle 1to0 DP_HPD4_Bsr_Tck "net DP_HPD4_Bsr_Tck"
Toggle 1to0 DP_HPD4_Bsr_TrainEn "net DP_HPD4_Bsr_TrainEn"
Toggle 1to0 DP_HPD4_Bsr_Update "net DP_HPD4_Bsr_Update"
Toggle 1to0 DP_HPD4_CORE_DFTG_Bsi "net DP_HPD4_CORE_DFTG_Bsi"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_DFFClk "net DP_HPD4_CORE_DFTG_GPIO_SR_33_DFFClk"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_DFFData "net DP_HPD4_CORE_DFTG_GPIO_SR_33_DFFData"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_DFFSel "net DP_HPD4_CORE_DFTG_GPIO_SR_33_DFFSel"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iPD "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iPD"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iPU "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iPU"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iRXEN "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iRXEN"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0 "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1 "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE"
ANNOTATION: " DFT related "
Toggle DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_phase_sel "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_phase_sel[1:0]"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_prbs_clr "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_prbs_clr"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_prbs_en "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_prbs_seed "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Override_prbs_seed[6:0]"
Toggle 1to0 DP_HPD4_CORE_DFTG_GPIO_SR_33_Tst_Out "net DP_HPD4_CORE_DFTG_GPIO_SR_33_Tst_Out"
Toggle 1to0 DP_HPD4_CORE_DFTG_Tst_Pipeline_Clk "net DP_HPD4_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_HPD4_DFTG_CORE_Bso "net DP_HPD4_DFTG_CORE_Bso"
Toggle 1to0 DP_HPD4_DFTG_CORE_GPIO_SR_33_Override_prbs_err "net DP_HPD4_DFTG_CORE_GPIO_SR_33_Override_prbs_err"
Toggle 1to0 DP_HPD4_Tst_DataInSel "net DP_HPD4_Tst_DataInSel"
Toggle 1to0 DP_HPD4_Tst_DataOutSel "net DP_HPD4_Tst_DataOutSel"
Toggle 1to0 DP_HPD4_Tst_Mode "net DP_HPD4_Tst_Mode"
Toggle 1to0 DP_HPD4_Tst_OeIn "net DP_HPD4_Tst_OeIn"
Toggle 1to0 DP_HPD4_Tst_OeOut "net DP_HPD4_Tst_OeOut"
Toggle 1to0 DP_HPD4_Tst_OeSel "net DP_HPD4_Tst_OeSel"
Toggle 1to0 DP_HPD4_Tst_PipelineEn "net DP_HPD4_Tst_PipelineEn"
Toggle 1to0 DP_HPD5_Bsr_Acmode "net DP_HPD5_Bsr_Acmode"
Toggle 1to0 DP_HPD5_Bsr_Actest "net DP_HPD5_Bsr_Actest"
Toggle 1to0 DP_HPD5_Bsr_Capture "net DP_HPD5_Bsr_Capture"
Toggle 1to0 DP_HPD5_Bsr_Capture_Pos "net DP_HPD5_Bsr_Capture_Pos"
Toggle 1to0 DP_HPD5_Bsr_ClampEn "net DP_HPD5_Bsr_ClampEn"
Toggle 1to0 DP_HPD5_Bsr_ExtestEn "net DP_HPD5_Bsr_ExtestEn"
Toggle 1to0 DP_HPD5_Bsr_HizEn "net DP_HPD5_Bsr_HizEn"
Toggle 1to0 DP_HPD5_Bsr_Hystclk "net DP_HPD5_Bsr_Hystclk"
Toggle 1to0 DP_HPD5_Bsr_IntestEn "net DP_HPD5_Bsr_IntestEn"
Toggle 1to0 DP_HPD5_Bsr_PauseDr "net DP_HPD5_Bsr_PauseDr"
Toggle 1to0 DP_HPD5_Bsr_PulseEn "net DP_HPD5_Bsr_PulseEn"
Toggle 1to0 DP_HPD5_Bsr_Rti "net DP_HPD5_Bsr_Rti"
Toggle 1to0 DP_HPD5_Bsr_SampleEn "net DP_HPD5_Bsr_SampleEn"
Toggle 1to0 DP_HPD5_Bsr_SelectDr "net DP_HPD5_Bsr_SelectDr"
Toggle 1to0 DP_HPD5_Bsr_Shift "net DP_HPD5_Bsr_Shift"
Toggle 1to0 DP_HPD5_Bsr_Shift_Pos "net DP_HPD5_Bsr_Shift_Pos"
Toggle 1to0 DP_HPD5_Bsr_Tck "net DP_HPD5_Bsr_Tck"
Toggle 1to0 DP_HPD5_Bsr_TrainEn "net DP_HPD5_Bsr_TrainEn"
Toggle 1to0 DP_HPD5_Bsr_Update "net DP_HPD5_Bsr_Update"
Toggle 1to0 DP_HPD5_CORE_DFTG_Bsi "net DP_HPD5_CORE_DFTG_Bsi"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_DFFClk "net DP_HPD5_CORE_DFTG_GPIO_SR_33_DFFClk"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_DFFData "net DP_HPD5_CORE_DFTG_GPIO_SR_33_DFFData"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_DFFSel "net DP_HPD5_CORE_DFTG_GPIO_SR_33_DFFSel"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iPD "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iPD"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iPU "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iPU"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iRXEN "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iRXEN"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0 "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iRXSEL0"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1 "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iRXSEL1"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iTXIMPSEL"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_iZSC_GPIO_ISO_ENABLE"
ANNOTATION: " DFT related "
Toggle DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_phase_sel "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_phase_sel[1:0]"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_prbs_clr "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_prbs_clr"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_prbs_en "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_prbs_seed "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Override_prbs_seed[6:0]"
Toggle 1to0 DP_HPD5_CORE_DFTG_GPIO_SR_33_Tst_Out "net DP_HPD5_CORE_DFTG_GPIO_SR_33_Tst_Out"
Toggle 1to0 DP_HPD5_CORE_DFTG_Tst_Pipeline_Clk "net DP_HPD5_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_HPD5_DFTG_CORE_Bso "net DP_HPD5_DFTG_CORE_Bso"
Toggle 1to0 DP_HPD5_DFTG_CORE_GPIO_SR_33_Override_prbs_err "net DP_HPD5_DFTG_CORE_GPIO_SR_33_Override_prbs_err"
Toggle 1to0 DP_HPD5_Tst_DataInSel "net DP_HPD5_Tst_DataInSel"
Toggle 1to0 DP_HPD5_Tst_DataOutSel "net DP_HPD5_Tst_DataOutSel"
Toggle 1to0 DP_HPD5_Tst_Mode "net DP_HPD5_Tst_Mode"
Toggle 1to0 DP_HPD5_Tst_OeIn "net DP_HPD5_Tst_OeIn"
Toggle 1to0 DP_HPD5_Tst_OeOut "net DP_HPD5_Tst_OeOut"
Toggle 1to0 DP_HPD5_Tst_OeSel "net DP_HPD5_Tst_OeSel"
Toggle 1to0 DP_HPD5_Tst_PipelineEn "net DP_HPD5_Tst_PipelineEn"
Toggle 1to0 DP_VARY_BL1_Bsr_Acmode "net DP_VARY_BL1_Bsr_Acmode"
Toggle 1to0 DP_VARY_BL1_Bsr_Actest "net DP_VARY_BL1_Bsr_Actest"
Toggle 1to0 DP_VARY_BL1_Bsr_Capture "net DP_VARY_BL1_Bsr_Capture"
Toggle 1to0 DP_VARY_BL1_Bsr_Capture_Pos "net DP_VARY_BL1_Bsr_Capture_Pos"
Toggle 1to0 DP_VARY_BL1_Bsr_ClampEn "net DP_VARY_BL1_Bsr_ClampEn"
Toggle 1to0 DP_VARY_BL1_Bsr_ExtestEn "net DP_VARY_BL1_Bsr_ExtestEn"
Toggle 1to0 DP_VARY_BL1_Bsr_HizEn "net DP_VARY_BL1_Bsr_HizEn"
Toggle 1to0 DP_VARY_BL1_Bsr_Hystclk "net DP_VARY_BL1_Bsr_Hystclk"
Toggle 1to0 DP_VARY_BL1_Bsr_IntestEn "net DP_VARY_BL1_Bsr_IntestEn"
Toggle 1to0 DP_VARY_BL1_Bsr_PauseDr "net DP_VARY_BL1_Bsr_PauseDr"
Toggle 1to0 DP_VARY_BL1_Bsr_PulseEn "net DP_VARY_BL1_Bsr_PulseEn"
Toggle 1to0 DP_VARY_BL1_Bsr_Rti "net DP_VARY_BL1_Bsr_Rti"
Toggle 1to0 DP_VARY_BL1_Bsr_SampleEn "net DP_VARY_BL1_Bsr_SampleEn"
Toggle 1to0 DP_VARY_BL1_Bsr_SelectDr "net DP_VARY_BL1_Bsr_SelectDr"
Toggle 1to0 DP_VARY_BL1_Bsr_Shift "net DP_VARY_BL1_Bsr_Shift"
Toggle 1to0 DP_VARY_BL1_Bsr_Shift_Pos "net DP_VARY_BL1_Bsr_Shift_Pos"
Toggle 1to0 DP_VARY_BL1_Bsr_Tck "net DP_VARY_BL1_Bsr_Tck"
Toggle 1to0 DP_VARY_BL1_Bsr_TrainEn "net DP_VARY_BL1_Bsr_TrainEn"
Toggle 1to0 DP_VARY_BL1_Bsr_Update "net DP_VARY_BL1_Bsr_Update"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_Bsi "net DP_VARY_BL1_CORE_DFTG_Bsi"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_DFFClk "net DP_VARY_BL1_CORE_DFTG_GPIO18_DFFClk"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_DFFData "net DP_VARY_BL1_CORE_DFTG_GPIO18_DFFData"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_DFFSel "net DP_VARY_BL1_CORE_DFTG_GPIO18_DFFSel"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iPD "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iPD"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iPU "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iPU"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iS0 "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iS0"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iS1 "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iS1"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iSCHMEN "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_iSCHMEN"
ANNOTATION: " DFT related "
Toggle DP_VARY_BL1_CORE_DFTG_GPIO18_Override_phase_sel "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_phase_sel[1:0]"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_Override_prbs_clr "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_prbs_clr"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_Override_prbs_en "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_prbs_en"
ANNOTATION: " DFT related "
Toggle DP_VARY_BL1_CORE_DFTG_GPIO18_Override_prbs_seed "net DP_VARY_BL1_CORE_DFTG_GPIO18_Override_prbs_seed[6:0]"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_GPIO18_Tst_Out "net DP_VARY_BL1_CORE_DFTG_GPIO18_Tst_Out"
Toggle 1to0 DP_VARY_BL1_CORE_DFTG_Tst_Pipeline_Clk "net DP_VARY_BL1_CORE_DFTG_Tst_Pipeline_Clk"
Toggle 1to0 DP_VARY_BL1_DFTG_CORE_Bso "net DP_VARY_BL1_DFTG_CORE_Bso"
Toggle 1to0 DP_VARY_BL1_DFTG_CORE_GPIO18_Override_prbs_err "net DP_VARY_BL1_DFTG_CORE_GPIO18_Override_prbs_err"
Toggle 1to0 DP_VARY_BL1_Tdr_override_GPIO18_oe "net DP_VARY_BL1_Tdr_override_GPIO18_oe"
Toggle 1to0 DP_VARY_BL1_Tdr_override_GPIO18_oesel_en "net DP_VARY_BL1_Tdr_override_GPIO18_oesel_en"
Toggle 1to0 DP_VARY_BL1_Tdr_override_GPIO18_tstout "net DP_VARY_BL1_Tdr_override_GPIO18_tstout"
Toggle 1to0 DP_VARY_BL1_Tst_DataInSel "net DP_VARY_BL1_Tst_DataInSel"
Toggle 1to0 DP_VARY_BL1_Tst_DataOutSel "net DP_VARY_BL1_Tst_DataOutSel"
Toggle 1to0 DP_VARY_BL1_Tst_Mode "net DP_VARY_BL1_Tst_Mode"
Toggle 1to0 DP_VARY_BL1_Tst_OeIn "net DP_VARY_BL1_Tst_OeIn"
Toggle 1to0 DP_VARY_BL1_Tst_OeOut "net DP_VARY_BL1_Tst_OeOut"
Toggle 1to0 DP_VARY_BL1_Tst_OeSel "net DP_VARY_BL1_Tst_OeSel"
Toggle 1to0 DP_VARY_BL1_Tst_PipelineEn "net DP_VARY_BL1_Tst_PipelineEn"
Toggle 1to0 A_DP_BLON1 "net A_DP_BLON1"
Toggle 1to0 A_DP_DIGON1 "net A_DP_DIGON1"
Toggle 1to0 A_DP_HPD2 "net A_DP_HPD2"
Toggle 1to0 A_DP_HPD3 "net A_DP_HPD3"
Toggle 1to0 A_DP_HPD4 "net A_DP_HPD4"
Toggle 1to0 A_DP_HPD5 "net A_DP_HPD5"
Toggle 1to0 A_DP_VARY_BL1 "net A_DP_VARY_BL1"
Toggle 1to0 DCIO_DIO_IO_ddc1_clk_y_prep "net DCIO_DIO_IO_ddc1_clk_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc1_data_y_prep "net DCIO_DIO_IO_ddc1_data_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc2_clk_y_prep "net DCIO_DIO_IO_ddc2_clk_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc2_data_y_prep "net DCIO_DIO_IO_ddc2_data_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc3_clk_y_prep "net DCIO_DIO_IO_ddc3_clk_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc3_data_y_prep "net DCIO_DIO_IO_ddc3_data_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc4_clk_y_prep "net DCIO_DIO_IO_ddc4_clk_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc4_data_y_prep "net DCIO_DIO_IO_ddc4_data_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc5_clk_y_prep "net DCIO_DIO_IO_ddc5_clk_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddc5_data_y_prep "net DCIO_DIO_IO_ddc5_data_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddcvga_clk_y_prep "net DCIO_DIO_IO_ddcvga_clk_y_prep"
Toggle 1to0 DCIO_DIO_IO_ddcvga_data_y_prep "net DCIO_DIO_IO_ddcvga_data_y_prep"
Toggle 1to0 DCIO_DIO_ddc5_clk_a_prep "net DCIO_DIO_ddc5_clk_a_prep"
Toggle 1to0 DCIO_DIO_ddc5_clk_en_prep "net DCIO_DIO_ddc5_clk_en_prep"
Toggle 1to0 DCIO_DIO_ddc5_data_a_prep "net DCIO_DIO_ddc5_data_a_prep"
Toggle 1to0 DCIO_DIO_ddc5_data_en_prep "net DCIO_DIO_ddc5_data_en_prep"
Toggle 1to0 DCIO_DIO_hpd1_y_prep "net DCIO_DIO_hpd1_y_prep"
Toggle 1to0 DCIO_DIO_hpd2_y_prep "net DCIO_DIO_hpd2_y_prep"
Toggle 1to0 DCIO_DIO_hpd3_y_prep "net DCIO_DIO_hpd3_y_prep"
Toggle 1to0 DCIO_DIO_hpd4_y_prep "net DCIO_DIO_hpd4_y_prep"
Toggle 1to0 DCIO_DIO_hpd5_y_prep "net DCIO_DIO_hpd5_y_prep"
Toggle 1to0 DCIO_DIO_io_blon_y_prep "net DCIO_DIO_io_blon_y_prep"
Toggle 1to0 DCIO_DIO_io_generica_y_prep "net DCIO_DIO_io_generica_y_prep"
Toggle 1to0 DCIO_DIO_io_genericb_y_prep "net DCIO_DIO_io_genericb_y_prep"
Toggle 1to0 DCIO_DIO_io_genericc_y_prep "net DCIO_DIO_io_genericc_y_prep"
Toggle 1to0 DCIO_DIO_io_genericd_y_prep "net DCIO_DIO_io_genericd_y_prep"
Toggle 1to0 DCIO_DIO_io_generice_y_prep "net DCIO_DIO_io_generice_y_prep"
Toggle 1to0 DCIO_DIO_io_genericf_y_prep "net DCIO_DIO_io_genericf_y_prep"
Toggle 1to0 DCIO_DIO_io_genlk_clk_y_prep "net DCIO_DIO_io_genlk_clk_y_prep"
Toggle 1to0 DCIO_DIO_io_genlk_swaplocka_y_prep "net DCIO_DIO_io_genlk_swaplocka_y_prep"
Toggle 1to0 DCIO_DIO_io_genlk_swaplockb_y_prep "net DCIO_DIO_io_genlk_swaplockb_y_prep"
Toggle 1to0 DCIO_DIO_io_genlk_vsync_y_prep "net DCIO_DIO_io_genlk_vsync_y_prep"
Toggle 1to0 DCIO_IHC_DPCS_TXE_interrupt_prep "net DCIO_IHC_DPCS_TXE_interrupt_prep"
Toggle 1to0 DCIO_IO_aux1_biascrten "net DCIO_IO_aux1_biascrten"
Toggle 1to0 DCIO_IO_aux1_csel0p9 "net DCIO_IO_aux1_csel0p9"
Toggle 1to0 DCIO_IO_aux1_csel1p1 "net DCIO_IO_aux1_csel1p1"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux1_fallslewsel "net DCIO_IO_aux1_fallslewsel[1:0]"
Toggle 1to0 DCIO_IO_aux1_resbiasen "net DCIO_IO_aux1_resbiasen"
Toggle 1to0 DCIO_IO_aux1_rsel0p9 "net DCIO_IO_aux1_rsel0p9"
Toggle 1to0 DCIO_IO_aux1_rsel1p1 "net DCIO_IO_aux1_rsel1p1"
Toggle 1to0 DCIO_IO_aux1_spikercen "net DCIO_IO_aux1_spikercen"
Toggle 1to0 DCIO_IO_aux1_spikercsel "net DCIO_IO_aux1_spikercsel"
Toggle 1to0 DCIO_IO_aux2_biascrten "net DCIO_IO_aux2_biascrten"
Toggle 1to0 DCIO_IO_aux2_csel0p9 "net DCIO_IO_aux2_csel0p9"
Toggle 1to0 DCIO_IO_aux2_csel1p1 "net DCIO_IO_aux2_csel1p1"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux2_fallslewsel "net DCIO_IO_aux2_fallslewsel[1:0]"
Toggle 1to0 DCIO_IO_aux2_resbiasen "net DCIO_IO_aux2_resbiasen"
Toggle 1to0 DCIO_IO_aux2_rsel0p9 "net DCIO_IO_aux2_rsel0p9"
Toggle 1to0 DCIO_IO_aux2_rsel1p1 "net DCIO_IO_aux2_rsel1p1"
Toggle 1to0 DCIO_IO_aux2_spikercen "net DCIO_IO_aux2_spikercen"
Toggle 1to0 DCIO_IO_aux2_spikercsel "net DCIO_IO_aux2_spikercsel"
Toggle 1to0 DCIO_IO_aux3_biascrten "net DCIO_IO_aux3_biascrten"
Toggle 1to0 DCIO_IO_aux3_csel0p9 "net DCIO_IO_aux3_csel0p9"
Toggle 1to0 DCIO_IO_aux3_csel1p1 "net DCIO_IO_aux3_csel1p1"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux3_fallslewsel "net DCIO_IO_aux3_fallslewsel[1:0]"
Toggle 1to0 DCIO_IO_aux3_resbiasen "net DCIO_IO_aux3_resbiasen"
Toggle 1to0 DCIO_IO_aux3_rsel0p9 "net DCIO_IO_aux3_rsel0p9"
Toggle 1to0 DCIO_IO_aux3_rsel1p1 "net DCIO_IO_aux3_rsel1p1"
Toggle 1to0 DCIO_IO_aux3_spikercen "net DCIO_IO_aux3_spikercen"
Toggle 1to0 DCIO_IO_aux3_spikercsel "net DCIO_IO_aux3_spikercsel"
Toggle 1to0 DCIO_IO_aux4_biascrten "net DCIO_IO_aux4_biascrten"
Toggle 1to0 DCIO_IO_aux4_csel0p9 "net DCIO_IO_aux4_csel0p9"
Toggle 1to0 DCIO_IO_aux4_csel1p1 "net DCIO_IO_aux4_csel1p1"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux4_fallslewsel "net DCIO_IO_aux4_fallslewsel[1:0]"
Toggle 1to0 DCIO_IO_aux4_resbiasen "net DCIO_IO_aux4_resbiasen"
Toggle 1to0 DCIO_IO_aux4_rsel0p9 "net DCIO_IO_aux4_rsel0p9"
Toggle 1to0 DCIO_IO_aux4_rsel1p1 "net DCIO_IO_aux4_rsel1p1"
Toggle 1to0 DCIO_IO_aux4_spikercen "net DCIO_IO_aux4_spikercen"
Toggle 1to0 DCIO_IO_aux4_spikercsel "net DCIO_IO_aux4_spikercsel"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux5_aux_ctrl "net DCIO_IO_aux5_aux_ctrl[3:0]"
Toggle 1to0 DCIO_IO_aux5_biascrten "net DCIO_IO_aux5_biascrten"
Toggle 1to0 DCIO_IO_aux5_compsel "net DCIO_IO_aux5_compsel"
Toggle 1to0 DCIO_IO_aux5_csel0p9 "net DCIO_IO_aux5_csel0p9"
Toggle 1to0 DCIO_IO_aux5_csel1p1 "net DCIO_IO_aux5_csel1p1"
Toggle 1to0 DCIO_IO_aux5_deglitch_en "net DCIO_IO_aux5_deglitch_en"
Toggle 1to0 DCIO_IO_aux5_dp_dn_swap "net DCIO_IO_aux5_dp_dn_swap"
Toggle 1to0 DCIO_IO_aux5_dren "net DCIO_IO_aux5_dren"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux5_fallslewsel "net DCIO_IO_aux5_fallslewsel[1:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux5_hys_tune "net DCIO_IO_aux5_hys_tune[1:0]"
Toggle 1to0 DCIO_IO_aux5_mode "net DCIO_IO_aux5_mode"
Toggle 1to0 DCIO_IO_aux5_nen_rterm "net DCIO_IO_aux5_nen_rterm"
Toggle 1to0 DCIO_IO_aux5_oe "net DCIO_IO_aux5_oe"
Toggle 1to0 DCIO_IO_aux5_pdwnb "net DCIO_IO_aux5_pdwnb"
Toggle 1to0 DCIO_IO_aux5_resbiasen "net DCIO_IO_aux5_resbiasen"
Toggle 1to0 DCIO_IO_aux5_rsel0p9 "net DCIO_IO_aux5_rsel0p9"
Toggle 1to0 DCIO_IO_aux5_rsel1p1 "net DCIO_IO_aux5_rsel1p1"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux5_rxsel "net DCIO_IO_aux5_rxsel[1:0]"
Toggle 1to0 DCIO_IO_aux5_spare_control_0 "net DCIO_IO_aux5_spare_control_0"
Toggle 1to0 DCIO_IO_aux5_spare_control_1 "net DCIO_IO_aux5_spare_control_1"
Toggle 1to0 DCIO_IO_aux5_spikercen "net DCIO_IO_aux5_spikercen"
Toggle 1to0 DCIO_IO_aux5_spikercsel "net DCIO_IO_aux5_spikercsel"
Toggle 1to0 DCIO_IO_aux5_tx_data "net DCIO_IO_aux5_tx_data"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_aux5_vod_tune "net DCIO_IO_aux5_vod_tune[1:0]"
Toggle 1to0 DCIO_IO_aux5_wake "net DCIO_IO_aux5_wake"
Toggle 1to0 DCIO_IO_ddc5_clk_en "net DCIO_IO_ddc5_clk_en"
Toggle 1to0 DCIO_IO_ddc5_clk_pd_en "net DCIO_IO_ddc5_clk_pd_en"
Toggle 1to0 DCIO_IO_ddc5_data_en "net DCIO_IO_ddc5_data_en"
Toggle 1to0 DCIO_IO_ddc5_data_pd_en "net DCIO_IO_ddc5_data_pd_en"
Toggle 1to0 DCIO_IO_ddc5_i2c_ctrl "net DCIO_IO_ddc5_i2c_ctrl"
Toggle 1to0 DCIO_IO_ddc5_i2c_vph_1v2_en "net DCIO_IO_ddc5_i2c_vph_1v2_en"
Toggle 1to0 DCIO_IO_ddc5_i2cmode "net DCIO_IO_ddc5_i2cmode"
Toggle 1to0 DCIO_IO_hpd2_a "net DCIO_IO_hpd2_a"
Toggle 1to0 DCIO_IO_hpd2_oe "net DCIO_IO_hpd2_oe"
Toggle 1to0 DCIO_IO_hpd2_pd "net DCIO_IO_hpd2_pd"
Toggle 1to0 DCIO_IO_hpd2_pu "net DCIO_IO_hpd2_pu"
Toggle 1to0 DCIO_IO_hpd2_rxen "net DCIO_IO_hpd2_rxen"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_hpd2_rxsel "net DCIO_IO_hpd2_rxsel[1:0]"
Toggle 1to0 DCIO_IO_hpd2_tximpsel "net DCIO_IO_hpd2_tximpsel"
Toggle 1to0 DCIO_IO_hpd3_a "net DCIO_IO_hpd3_a"
Toggle 1to0 DCIO_IO_hpd3_oe "net DCIO_IO_hpd3_oe"
Toggle 1to0 DCIO_IO_hpd3_pd "net DCIO_IO_hpd3_pd"
Toggle 1to0 DCIO_IO_hpd3_pu "net DCIO_IO_hpd3_pu"
Toggle 1to0 DCIO_IO_hpd3_rxen "net DCIO_IO_hpd3_rxen"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_hpd3_rxsel "net DCIO_IO_hpd3_rxsel[1:0]"
Toggle 1to0 DCIO_IO_hpd3_tximpsel "net DCIO_IO_hpd3_tximpsel"
Toggle 1to0 DCIO_IO_hpd4_a "net DCIO_IO_hpd4_a"
Toggle 1to0 DCIO_IO_hpd4_oe "net DCIO_IO_hpd4_oe"
Toggle 1to0 DCIO_IO_hpd4_pd "net DCIO_IO_hpd4_pd"
Toggle 1to0 DCIO_IO_hpd4_pu "net DCIO_IO_hpd4_pu"
Toggle 1to0 DCIO_IO_hpd4_rxen "net DCIO_IO_hpd4_rxen"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_hpd4_rxsel "net DCIO_IO_hpd4_rxsel[1:0]"
Toggle 1to0 DCIO_IO_hpd4_tximpsel "net DCIO_IO_hpd4_tximpsel"
Toggle 1to0 DCIO_IO_hpd5_a "net DCIO_IO_hpd5_a"
Toggle 1to0 DCIO_IO_hpd5_oe "net DCIO_IO_hpd5_oe"
Toggle 1to0 DCIO_IO_hpd5_pd "net DCIO_IO_hpd5_pd"
Toggle 1to0 DCIO_IO_hpd5_pu "net DCIO_IO_hpd5_pu"
Toggle 1to0 DCIO_IO_hpd5_rxen "net DCIO_IO_hpd5_rxen"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_IO_hpd5_rxsel "net DCIO_IO_hpd5_rxsel[1:0]"
Toggle 1to0 DCIO_IO_hpd5_tximpsel "net DCIO_IO_hpd5_tximpsel"
Toggle 1to0 DCIO_IO_hpd5_y "net DCIO_IO_hpd5_y"
Toggle 1to0 DCIO_PWRSEQ1_OVERLOAD_BLON "net DCIO_PWRSEQ1_OVERLOAD_BLON"
Toggle 1to0 DCIO_PWRSEQ1_OVERLOAD_DIGON "net DCIO_PWRSEQ1_OVERLOAD_DIGON"
Toggle 1to0 DCIO_PWRSEQ1_OVERLOAD_VALUE_BLON "net DCIO_PWRSEQ1_OVERLOAD_VALUE_BLON"
Toggle 1to0 DCIO_PWRSEQ1_OVERLOAD_VALUE_DIGON "net DCIO_PWRSEQ1_OVERLOAD_VALUE_DIGON"
Toggle 1to0 DCIO_PWRSEQ1_OVERLOAD_VALUE_VARY_BL "net DCIO_PWRSEQ1_OVERLOAD_VALUE_VARY_BL"
Toggle 1to0 DCIO_PWRSEQ1_OVERLOAD_VARY_BL "net DCIO_PWRSEQ1_OVERLOAD_VARY_BL"
Toggle 1to0 DCIO_PWRSEQ1_abm_master_lock "net DCIO_PWRSEQ1_abm_master_lock"
Toggle 1to0 DCIO_PWRSEQ1_otg_frame_start "net DCIO_PWRSEQ1_otg_frame_start"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DCIO_PWRSEQ1_spares_spare "net DCIO_PWRSEQ1_spares_spare[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS2_cfg_addrdata_prep "net DC_DPCS2_cfg_addrdata_prep[7:0]"
Toggle 1to0 DC_DPCS2_cfg_clk_prep "net DC_DPCS2_cfg_clk_prep"
Toggle 1to0 DC_DPCS2_cfg_mstrack_prep "net DC_DPCS2_cfg_mstrack_prep"
Toggle 1to0 DC_DPCS2_cfg_rden_prep "net DC_DPCS2_cfg_rden_prep"
Toggle 1to0 DC_DPCS2_cfg_reset_prep "net DC_DPCS2_cfg_reset_prep"
Toggle 1to0 DC_DPCS2_cfg_wren_prep "net DC_DPCS2_cfg_wren_prep"
Toggle 1to0 DC_DPCS2_data_cm_mode_en_prep "net DC_DPCS2_data_cm_mode_en_prep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS2_data_lane0_prep "net DC_DPCS2_data_lane0_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS2_data_lane1_prep "net DC_DPCS2_data_lane1_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS2_data_lane2_prep "net DC_DPCS2_data_lane2_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS2_data_lane3_prep "net DC_DPCS2_data_lane3_prep[31:0]"
Toggle 1to0 DC_DPCS2_data_symclk_prep "net DC_DPCS2_data_symclk_prep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS3_cfg_addrdata_prep "net DC_DPCS3_cfg_addrdata_prep[7:0]"
Toggle 1to0 DC_DPCS3_cfg_clk_prep "net DC_DPCS3_cfg_clk_prep"
Toggle 1to0 DC_DPCS3_cfg_mstrack_prep "net DC_DPCS3_cfg_mstrack_prep"
Toggle 1to0 DC_DPCS3_cfg_rden_prep "net DC_DPCS3_cfg_rden_prep"
Toggle 1to0 DC_DPCS3_cfg_reset_prep "net DC_DPCS3_cfg_reset_prep"
Toggle 1to0 DC_DPCS3_cfg_wren_prep "net DC_DPCS3_cfg_wren_prep"
Toggle 1to0 DC_DPCS3_data_cm_mode_en_prep "net DC_DPCS3_data_cm_mode_en_prep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS3_data_lane0_prep "net DC_DPCS3_data_lane0_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS3_data_lane1_prep "net DC_DPCS3_data_lane1_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS3_data_lane2_prep "net DC_DPCS3_data_lane2_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS3_data_lane3_prep "net DC_DPCS3_data_lane3_prep[31:0]"
Toggle 1to0 DC_DPCS3_data_symclk_prep "net DC_DPCS3_data_symclk_prep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS4_cfg_addrdata_prep "net DC_DPCS4_cfg_addrdata_prep[7:0]"
Toggle 1to0 DC_DPCS4_cfg_clk_prep "net DC_DPCS4_cfg_clk_prep"
Toggle 1to0 DC_DPCS4_cfg_mstrack_prep "net DC_DPCS4_cfg_mstrack_prep"
Toggle 1to0 DC_DPCS4_cfg_rden_prep "net DC_DPCS4_cfg_rden_prep"
Toggle 1to0 DC_DPCS4_cfg_reset_prep "net DC_DPCS4_cfg_reset_prep"
Toggle 1to0 DC_DPCS4_cfg_wren_prep "net DC_DPCS4_cfg_wren_prep"
Toggle 1to0 DC_DPCS4_data_cm_mode_en_prep "net DC_DPCS4_data_cm_mode_en_prep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS4_data_lane0_prep "net DC_DPCS4_data_lane0_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS4_data_lane1_prep "net DC_DPCS4_data_lane1_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS4_data_lane2_prep "net DC_DPCS4_data_lane2_prep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_DPCS4_data_lane3_prep "net DC_DPCS4_data_lane3_prep[31:0]"
Toggle 1to0 DC_DPCS4_data_symclk_prep "net DC_DPCS4_data_symclk_prep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_PWRSEQ1_cfg_addrdata "net DC_PWRSEQ1_cfg_addrdata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DC_PWRSEQ1_cfg_addrdata_rep "net DC_PWRSEQ1_cfg_addrdata_rep[7:0]"
Toggle 1to0 DC_PWRSEQ1_cfg_clk "net DC_PWRSEQ1_cfg_clk"
Toggle 1to0 DC_PWRSEQ1_cfg_clk_rep "net DC_PWRSEQ1_cfg_clk_rep"
Toggle 1to0 DC_PWRSEQ1_cfg_mstrack "net DC_PWRSEQ1_cfg_mstrack"
Toggle 1to0 DC_PWRSEQ1_cfg_mstrack_rep "net DC_PWRSEQ1_cfg_mstrack_rep"
Toggle 1to0 DC_PWRSEQ1_cfg_rden "net DC_PWRSEQ1_cfg_rden"
Toggle 1to0 DC_PWRSEQ1_cfg_rden_rep "net DC_PWRSEQ1_cfg_rden_rep"
Toggle 1to0 DC_PWRSEQ1_cfg_reset "net DC_PWRSEQ1_cfg_reset"
Toggle 1to0 DC_PWRSEQ1_cfg_reset_rep "net DC_PWRSEQ1_cfg_reset_rep"
Toggle 1to0 DC_PWRSEQ1_cfg_wren "net DC_PWRSEQ1_cfg_wren"
Toggle 1to0 DC_PWRSEQ1_cfg_wren_rep "net DC_PWRSEQ1_cfg_wren_rep"
Toggle 1to0 DC_PWRSEQ1_interceptb "net DC_PWRSEQ1_interceptb"
Toggle 1to0 DIO_DCIO_OTG0_hsync_rep "net DIO_DCIO_OTG0_hsync_rep"
Toggle 1to0 DIO_DCIO_OTG1_hsync_rep "net DIO_DCIO_OTG1_hsync_rep"
Toggle 1to0 DIO_DCIO_OTG2_hsync_rep "net DIO_DCIO_OTG2_hsync_rep"
Toggle 1to0 DIO_DCIO_OTG3_hsync_rep "net DIO_DCIO_OTG3_hsync_rep"
Toggle 1to0 DIO_DCIO_dige_cm_mode_en_rep "net DIO_DCIO_dige_cm_mode_en_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_dige_plpixa00_rep "net DIO_DCIO_dige_plpixa00_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_dige_plpixa01_rep "net DIO_DCIO_dige_plpixa01_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_dige_plpixa02_rep "net DIO_DCIO_dige_plpixa02_rep[31:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DIO_DCIO_dige_plpixa03_rep "net DIO_DCIO_dige_plpixa03_rep[31:0]"
Toggle 1to0 DPCS4_DC_cfg_clk_rep "net DPCS4_DC_cfg_clk_rep"
Toggle 1to0 DPCS4_DC_cfg_mstrreq_rep "net DPCS4_DC_cfg_mstrreq_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle DPCS4_DC_cfg_rddata_rep "net DPCS4_DC_cfg_rddata_rep[7:0]"
Toggle 1to0 DPCS4_DC_cfg_rddatvld_rep "net DPCS4_DC_cfg_rddatvld_rep"
Toggle 1to0 IO_DCIO_aux1_oDBG "net IO_DCIO_aux1_oDBG"
Toggle 1to0 IO_DCIO_aux2_oDBG "net IO_DCIO_aux2_oDBG"
Toggle 1to0 IO_DCIO_aux3_oDBG "net IO_DCIO_aux3_oDBG"
Toggle 1to0 IO_DCIO_aux4_oDBG "net IO_DCIO_aux4_oDBG"
Toggle 1to0 IO_DCIO_aux5_all_pwr_ok "net IO_DCIO_aux5_all_pwr_ok"
Toggle 1to0 IO_DCIO_aux5_oDBG "net IO_DCIO_aux5_oDBG"
Toggle 1to0 IO_DCIO_aux5_rx_data "net IO_DCIO_aux5_rx_data"
Toggle 1to0 IO_DCIO_ddc5_clk_y "net IO_DCIO_ddc5_clk_y"
Toggle 1to0 IO_DCIO_ddc5_data_y "net IO_DCIO_ddc5_data_y"
Toggle 1to0 IO_DCIO_ddc5_oDBG "net IO_DCIO_ddc5_oDBG"
Toggle 1to0 OE_DP_BLON1 "net OE_DP_BLON1"
Toggle 1to0 OE_DP_DIGON1 "net OE_DP_DIGON1"
Toggle 1to0 OE_DP_HPD2 "net OE_DP_HPD2"
Toggle 1to0 OE_DP_HPD3 "net OE_DP_HPD3"
Toggle 1to0 OE_DP_HPD4 "net OE_DP_HPD4"
Toggle 1to0 OE_DP_HPD5 "net OE_DP_HPD5"
Toggle 1to0 OE_DP_VARY_BL1 "net OE_DP_VARY_BL1"
Toggle 1to0 PD_DP_BLON1 "net PD_DP_BLON1"
Toggle 1to0 PD_DP_DIGON1 "net PD_DP_DIGON1"
Toggle 1to0 PD_DP_HPD2 "net PD_DP_HPD2"
Toggle 1to0 PD_DP_HPD3 "net PD_DP_HPD3"
Toggle 1to0 PD_DP_HPD4 "net PD_DP_HPD4"
Toggle 1to0 PD_DP_HPD5 "net PD_DP_HPD5"
Toggle 1to0 PD_DP_VARY_BL1 "net PD_DP_VARY_BL1"
Toggle 1to0 PU_DP_BLON1 "net PU_DP_BLON1"
Toggle 1to0 PU_DP_DIGON1 "net PU_DP_DIGON1"
Toggle 1to0 PU_DP_HPD2 "net PU_DP_HPD2"
Toggle 1to0 PU_DP_HPD3 "net PU_DP_HPD3"
Toggle 1to0 PU_DP_HPD4 "net PU_DP_HPD4"
Toggle 1to0 PU_DP_HPD5 "net PU_DP_HPD5"
Toggle 1to0 PU_DP_VARY_BL1 "net PU_DP_VARY_BL1"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle PWRSEQ1_DCIO_spares_spare "net PWRSEQ1_DCIO_spares_spare[7:0]"
Toggle 1to0 PWRSEQ1_DC_BLON_Y "net PWRSEQ1_DC_BLON_Y"
Toggle 1to0 PWRSEQ1_DC_cfg_clk "net PWRSEQ1_DC_cfg_clk"
Toggle 1to0 PWRSEQ1_DC_cfg_clk_rep "net PWRSEQ1_DC_cfg_clk_rep"
Toggle 1to0 PWRSEQ1_DC_cfg_mstrreq "net PWRSEQ1_DC_cfg_mstrreq"
Toggle 1to0 PWRSEQ1_DC_cfg_mstrreq_rep "net PWRSEQ1_DC_cfg_mstrreq_rep"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle PWRSEQ1_DC_cfg_rddata "net PWRSEQ1_DC_cfg_rddata[7:0]"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle PWRSEQ1_DC_cfg_rddata_rep "net PWRSEQ1_DC_cfg_rddata_rep[7:0]"
Toggle 1to0 PWRSEQ1_DC_cfg_rddatvld "net PWRSEQ1_DC_cfg_rddatvld"
Toggle 1to0 PWRSEQ1_DC_cfg_rddatvld_rep "net PWRSEQ1_DC_cfg_rddatvld_rep"
Toggle 1to0 PWRSEQ1_DEBUG_CLK "net PWRSEQ1_DEBUG_CLK"
ANNOTATION: " just wires between modules, connectivity will be checked at top level modules "
Toggle PWRSEQ1_DEBUG_DATA "net PWRSEQ1_DEBUG_DATA[31:0]"
Toggle 1to0 PWRSEQ1_IOGLUE_A_DP_BLON "net PWRSEQ1_IOGLUE_A_DP_BLON"
Toggle 1to0 PWRSEQ1_IOGLUE_A_DP_DIGON "net PWRSEQ1_IOGLUE_A_DP_DIGON"
Toggle 1to0 PWRSEQ1_IOGLUE_A_DP_VARY_BL "net PWRSEQ1_IOGLUE_A_DP_VARY_BL"
Toggle 1to0 PWRSEQ1_IOGLUE_OE_DP_BLON "net PWRSEQ1_IOGLUE_OE_DP_BLON"
Toggle 1to0 PWRSEQ1_IOGLUE_OE_DP_DIGON "net PWRSEQ1_IOGLUE_OE_DP_DIGON"
Toggle 1to0 PWRSEQ1_IOGLUE_OE_DP_VARY_BL "net PWRSEQ1_IOGLUE_OE_DP_VARY_BL"
Toggle 1to0 PWRSEQ1_IOGLUE_PD_DP_BLON "net PWRSEQ1_IOGLUE_PD_DP_BLON"
Toggle 1to0 PWRSEQ1_IOGLUE_PD_DP_DIGON "net PWRSEQ1_IOGLUE_PD_DP_DIGON"
Toggle 1to0 PWRSEQ1_IOGLUE_PD_DP_VARY_BL "net PWRSEQ1_IOGLUE_PD_DP_VARY_BL"
Toggle 1to0 PWRSEQ1_IOGLUE_PU_DP_BLON "net PWRSEQ1_IOGLUE_PU_DP_BLON"
Toggle 1to0 PWRSEQ1_IOGLUE_PU_DP_DIGON "net PWRSEQ1_IOGLUE_PU_DP_DIGON"
Toggle 1to0 PWRSEQ1_IOGLUE_PU_DP_VARY_BL "net PWRSEQ1_IOGLUE_PU_DP_VARY_BL"
Toggle 1to0 RXEN_DP_BLON1 "net RXEN_DP_BLON1"
Toggle 1to0 RXEN_DP_DIGON1 "net RXEN_DP_DIGON1"
Toggle 1to0 RXEN_DP_HPD2 "net RXEN_DP_HPD2"
Toggle 1to0 RXEN_DP_HPD3 "net RXEN_DP_HPD3"
Toggle 1to0 RXEN_DP_HPD4 "net RXEN_DP_HPD4"
Toggle 1to0 RXEN_DP_HPD5 "net RXEN_DP_HPD5"
Toggle 1to0 RXEN_DP_VARY_BL1 "net RXEN_DP_VARY_BL1"
Toggle 1to0 RXSEL0_DP_HPD2 "net RXSEL0_DP_HPD2"
Toggle 1to0 RXSEL0_DP_HPD3 "net RXSEL0_DP_HPD3"
Toggle 1to0 RXSEL0_DP_HPD4 "net RXSEL0_DP_HPD4"
Toggle 1to0 RXSEL0_DP_HPD5 "net RXSEL0_DP_HPD5"
Toggle 1to0 RXSEL1_DP_HPD2 "net RXSEL1_DP_HPD2"
Toggle 1to0 RXSEL1_DP_HPD3 "net RXSEL1_DP_HPD3"
Toggle 1to0 RXSEL1_DP_HPD4 "net RXSEL1_DP_HPD4"
Toggle 1to0 RXSEL1_DP_HPD5 "net RXSEL1_DP_HPD5"
Toggle 1to0 S0_PWRSEQ1_IO_STRENGTH "net S0_PWRSEQ1_IO_STRENGTH"
Toggle 1to0 S1_DP_BLON1 "net S1_DP_BLON1"
Toggle 1to0 S1_DP_DIGON1 "net S1_DP_DIGON1"
Toggle 1to0 S1_DP_VARY_BL1 "net S1_DP_VARY_BL1"
Toggle 1to0 TXIMPSEL_DP_HPD2 "net TXIMPSEL_DP_HPD2"
Toggle 1to0 TXIMPSEL_DP_HPD3 "net TXIMPSEL_DP_HPD3"
Toggle 1to0 TXIMPSEL_DP_HPD4 "net TXIMPSEL_DP_HPD4"
Toggle 1to0 TXIMPSEL_DP_HPD5 "net TXIMPSEL_DP_HPD5"
Toggle 1to0 Y_DP_BLON1 "net Y_DP_BLON1"
Toggle 1to0 Y_DP_DIGON1 "net Y_DP_DIGON1"
Toggle 1to0 Y_DP_HPD2 "net Y_DP_HPD2"
Toggle 1to0 Y_DP_HPD3 "net Y_DP_HPD3"
Toggle 1to0 Y_DP_HPD4 "net Y_DP_HPD4"
Toggle 1to0 Y_DP_HPD5 "net Y_DP_HPD5"
Toggle 1to0 Y_DP_VARY_BL1 "net Y_DP_VARY_BL1"
