library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fullAdder is
    port(
        A, B, C : in STD_LOGIC;
        S, C : out STD_LOGIC
    );
end fullAdder;

architecture bhv of fullAdder is
begin
    S <= (A XOR B) XOR C;
    C <= (A AND B) OR (C AND (A XOR B));
end bhv;
