# arch_sec_papers

* HPCA 2022
  * [**Leaky Frontends: Security Vulnerabilities in Processor Frontends**](https://arxiv.org/pdf/2105.12224.pdf)
  * **DPrime+DAbort: A High-Precision and Timer-Free Directory-Based Side-Channel Attack in Non-Inclusive Cache Hierarchies using Intel TSX**
  * [**Abusing Cache Line Dirty States to Leak Information in Commercial Processors**](https://arxiv.org/abs/2104.08559)
  * [**unXpec: Breaking Undo-Based Safe Speculation**](https://list.zju.edu.cn/kaibu/unxpec.pdf)
  * [**Adaptive Security Support for Heterogeneous Memory on GPUs**](https://people.engr.ncsu.edu/hzhou/HPCA22_SHM.pdf)
  * [**TNPU: Supporting Trusted Execution with Tree-Less Integrity Protection for Neural Processing Unit**](https://myshlee417.github.io/files/tnpu_hpca_2022.pdf)
    * [slides](https://myshlee417.github.io/files/tnpu_slide_hpca_2022.pdf)
  * [**SecNDP: Secure Near-Data Processing with Untrusted Memory**](https://hsienhsinlee.github.io/MARS/pub/hpca2022-1.pdf)
  * **HyBP: Hybrid Isolation-Randomization Secure Branch Predictor**
  * **IR-ORAM: Path Access Type Based Memory Intensity Reduction for Path-ORAM**
  * [**SafeGuard: Reducing the Security Risk from Row-Hammer via Low-Cost Integrity Protection**](https://memlab.ece.gatech.edu/papers/HPCA_2022_1.pdf)

* ASPLOS 2022
  * [**Pinned Loads: Taming Speculative Loads in Secure Processors**](https://iacoma.cs.uiuc.edu/iacoma-papers/asplos22_2.pdf)
  * [**DAGguise: Mitigating Memory Timing Side Channels**](https://people.csail.mit.edu/mengjia/data/DAGguise_ASPLOS22.pdf)
  * [**SRAM Has No Chill: Exploiting Power Domain Separation to Steal On-chip Secrets**](http://static1.1.sqspcdn.com/static/f/543048/28505993/1646325160627/VoltBoot_ASPLOS_2022.pdf?token=RW5qYuOJXe9ll%2BucFGJh80SP5F8%3D)
  * [**Randomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation Between Aggressor and Victim Rows**](https://memlab.ece.gatech.edu/papers/ASPLOS_2022_3.pdf)
  * [**ShEF: Shielded Enclaves for Cloud FPGAs**](https://arxiv.org/pdf/2103.03500.pdf)
  * [**Invisible Bits: Hiding Secret Messages in SRAMâ€™s Analog Domain**](https://dl.acm.org/doi/pdf/10.1145/3503222.3507756)

