\hypertarget{union__hw__mpu__rgdn__word0}{}\section{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0 Union Reference}
\label{union__hw__mpu__rgdn__word0}\index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0}}


H\+W\+\_\+\+M\+P\+U\+\_\+\+R\+G\+Dn\+\_\+\+W\+O\+R\+D0 -\/ Region Descriptor n, Word 0 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mpu.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mpu__rgdn__word0_ae0c9d26408ed2f45ca0b800fc688bbe4}{}\label{union__hw__mpu__rgdn__word0_ae0c9d26408ed2f45ca0b800fc688bbe4}

\item 
struct \hyperlink{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mpu__rgdn__word0_ae1785f992e4db41eea58c4ab9817931d}{}\label{union__hw__mpu__rgdn__word0_ae1785f992e4db41eea58c4ab9817931d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+P\+U\+\_\+\+R\+G\+Dn\+\_\+\+W\+O\+R\+D0 -\/ Region Descriptor n, Word 0 (RW) 

Reset value\+: 0x00000000U

The first word of the region descriptor defines the 0-\/modulo-\/32 byte start address of the memory region. Writes to this register clear the region descriptor\textquotesingle{}s valid bit (R\+G\+Dn\+\_\+\+W\+O\+R\+D3\mbox{[}V\+LD\mbox{]}). 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
