<?xml version="1.0"?>
<dblpperson name="Andr&#233; In&#225;cio Reis" pid="29/1197" n="120">
<person key="homepages/29/1197" mdate="2009-06-09">
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
</person>
<r><inproceedings key="conf/lascas/AmmesMBRR24" mdate="2025-04-01">
<author pid="308/0803">Gabriel Ammes</author>
<author pid="280/3786">Guilherme B. Manske</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Extending Multilevel ALS to Design ATMRs.</title>
<pages>1-5</pages>
<year>2024</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS60203.2024.10506169</ee>
<crossref>conf/lascas/2024</crossref>
<url>db/conf/lascas/lascas2024.html#AmmesMBRR24</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/CostaSR23" mdate="2024-05-07">
<author orcid="0000-0002-3528-2197" pid="330/4288">Alcides S. Costa</author>
<author pid="330/4517">Leonardo Droves Silveira</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Live Demonstration: Pitanga Platform for Virtual FPGA Remote Laboratories.</title>
<pages>1-5</pages>
<year>2023</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS46773.2023.10181345</ee>
<crossref>conf/iscas/2023</crossref>
<url>db/conf/iscas/iscas2023.html#CostaSR23</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/PeraltaNBKR23" mdate="2024-02-05">
<author pid="331/7221">Renato D. Peralta</author>
<author pid="331/6875">Joao P. Nespolo</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="99/6576">Mariana Kolberg</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>An Improved method to join BDDs for incompletely specified Boolean functions.</title>
<pages>1-5</pages>
<year>2023</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS46773.2023.10181893</ee>
<crossref>conf/iscas/2023</crossref>
<url>db/conf/iscas/iscas2023.html#PeraltaNBKR23</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/AmmesBRR23" mdate="2024-02-05">
<author pid="308/0803">Gabriel Ammes</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Evaluation of Digital Circuit Design by Combining Two - and Multi-Level Approximate Logic Synthesis.</title>
<pages>1-6</pages>
<year>2023</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI59464.2023.10238642</ee>
<crossref>conf/isvlsi/2023</crossref>
<url>db/conf/isvlsi/isvlsi2023.html#AmmesBRR23</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/AmmesMBRR23" mdate="2024-02-05">
<author pid="308/0803">Gabriel Ammes</author>
<author pid="280/3786">Guilherme B. Manske</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>ATMR design by construction based on two-level ALS.</title>
<pages>1-6</pages>
<year>2023</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI60457.2023.10261973</ee>
<crossref>conf/sbcci/2023</crossref>
<url>db/conf/sbcci/sbcci2023.html#AmmesMBRR23</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/NespoloPBR23" mdate="2024-02-05">
<author pid="331/6875">Joao P. Nespolo</author>
<author pid="331/7221">Renato D. Peralta</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Effect of Unique Table Implementation in the Performance of BDD Packages.</title>
<pages>1-6</pages>
<year>2023</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI60457.2023.10261960</ee>
<crossref>conf/sbcci/2023</crossref>
<url>db/conf/sbcci/sbcci2023.html#NespoloPBR23</url>
</inproceedings>
</r>
<r><article key="journals/integration/BerndtMRB22" mdate="2024-02-05">
<author pid="249/8820">Augusto Andre Souza Berndt</author>
<author orcid="0000-0003-1088-1000" pid="38/1116">Cristina Meinhardt</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<title>Optimizing machine learning logic circuits with constant signal propagation.</title>
<pages>293-305</pages>
<year>2022</year>
<volume>87</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2022.08.004</ee>
<ee>https://www.wikidata.org/entity/Q114124322</ee>
<url>db/journals/integration/integration87.html#BerndtMRB22</url>
</article>
</r>
<r><inproceedings key="conf/isvlsi/BrandaoNPBR22" mdate="2024-02-05">
<author pid="331/7261">Eduarde D. Brand&#227;o</author>
<author pid="331/6875">Joao P. Nespolo</author>
<author pid="331/7221">Renato D. Peralta</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Possible Reductions to Generate circuits from BDDs.</title>
<pages>406-409</pages>
<year>2022</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI54635.2022.00091</ee>
<crossref>conf/isvlsi/2022</crossref>
<url>db/conf/isvlsi/isvlsi2022.html#BrandaoNPBR22</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CostaSR22" mdate="2023-09-30">
<author orcid="0000-0002-3528-2197" pid="330/4288">Alcides S. Costa</author>
<author pid="330/4517">Leonardo Droves Silveira</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>A Virtual Board Approach for Prototyping and Teaching Digital Design.</title>
<pages>1-6</pages>
<year>2022</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI55532.2022.9893259</ee>
<crossref>conf/sbcci/2022</crossref>
<url>db/conf/sbcci/sbcci2022.html#CostaSR22</url>
</inproceedings>
</r>
<r><article key="journals/dt/NetoPMMGRR20" mdate="2020-07-15">
<author orcid="0000-0002-9349-4964" pid="188/8998">Walter Lau Neto</author>
<author orcid="0000-0003-4334-1174" pid="121/4474">Vinicius N. Possani</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="153/1916">Jody Maick Matos</author>
<author orcid="0000-0003-3634-3999" pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-3118-8160" pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0002-9895-7489" pid="75/4916">Renato Perez Ribas</author>
<title>Exact Benchmark Circuits for Logic Synthesis.</title>
<pages>51-58</pages>
<year>2020</year>
<volume>37</volume>
<journal>IEEE Des. Test</journal>
<number>3</number>
<ee>https://doi.org/10.1109/MDAT.2019.2952348</ee>
<url>db/journals/dt/dt37.html#NetoPMMGRR20</url>
</article>
</r>
<r><article key="journals/tcad/NeutzlingMMRR20" mdate="2020-09-24">
<author orcid="0000-0001-6695-4710" pid="136/2313">Augusto Neutzling</author>
<author orcid="0000-0002-5368-6750" pid="47/10504">Felipe S. Marranghello</author>
<author pid="153/1916">Jody Maick Matos</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0002-9895-7489" pid="75/4916">Renato P. Ribas</author>
<title>maj-n Logic Synthesis for Emerging Technology.</title>
<pages>747-751</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCAD.2019.2897704</ee>
<url>db/journals/tcad/tcad39.html#NeutzlingMMRR20</url>
</article>
</r>
<r><article key="journals/tcad/PossaniMRR20" mdate="2020-10-06">
<author orcid="0000-0003-4334-1174" pid="121/4474">Vinicius N. Possani</author>
<author pid="50/976">Alan Mishchenko</author>
<author orcid="0000-0002-9895-7489" pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Parallel Combinational Equivalence Checking.</title>
<pages>3081-3092</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCAD.2019.2946254</ee>
<url>db/journals/tcad/tcad39.html#PossaniMRR20</url>
</article>
</r>
<r><article key="journals/tcad/MatosCR19" mdate="2025-01-19">
<author orcid="0000-0002-7533-6508" pid="153/1916">Jody Maick Matos</author>
<author orcid="0000-0002-9540-8759" pid="c/JordiCarrabina">Jordi Carrabina</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Efficiently Mapping VLSI Circuits With Simple Cells.</title>
<pages>692-704</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2018.2818709</ee>
<ee>https://www.wikidata.org/entity/Q125787103</ee>
<url>db/journals/tcad/tcad38.html#MatosCR19</url>
</article>
</r>
<r><article key="journals/tcad/NeutzlingMMRR19" mdate="2025-01-19">
<author orcid="0000-0001-6695-4710" pid="136/2313">Augusto Neutzling</author>
<author orcid="0000-0002-7533-6508" pid="153/1916">Jody Maick Matos</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0002-9895-7489" pid="75/4916">Renato P. Ribas</author>
<title>Effective Logic Synthesis for Threshold Logic Circuit Design.</title>
<pages>926-937</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TCAD.2018.2834434</ee>
<ee>https://www.wikidata.org/entity/Q129895508</ee>
<url>db/journals/tcad/tcad38.html#NeutzlingMMRR19</url>
</article>
</r>
<r><article key="journals/tvlsi/MarranghelloCRR19" mdate="2025-01-19">
<author orcid="0000-0002-5368-6750" pid="47/10504">Felipe S. Marranghello</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0002-9895-7489" pid="75/4916">Renato P. Ribas</author>
<title>Four-Level Forms for Memristive Material Implication Logic.</title>
<pages>1228-1232</pages>
<year>2019</year>
<volume>27</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TVLSI.2019.2890843</ee>
<ee>https://www.wikidata.org/entity/Q128586864</ee>
<url>db/journals/tvlsi/tvlsi27.html#MarranghelloCRR19</url>
</article>
</r>
<r><inproceedings key="conf/sbcci/BerndtMBR19" mdate="2021-10-14">
<author pid="249/8820">Augusto Andre Souza Berndt</author>
<author pid="50/976">Alan Mishchenko</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo Francisco Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Reduction of neural network circuits by constant and nearly constant signal propagation.</title>
<pages>29</pages>
<year>2019</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/3338852.3339874</ee>
<ee>https://ieeexplore.ieee.org/document/8862292</ee>
<crossref>conf/sbcci/2019</crossref>
<url>db/conf/sbcci/sbcci2019.html#BerndtMBR19</url>
</inproceedings>
</r>
<r><article key="journals/tcad/NeutzlingMCRR18" mdate="2020-09-24">
<author orcid="0000-0001-6695-4710" pid="136/2313">Augusto Neutzling</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>A Simple and Effective Heuristic Method for Threshold Logic Identification.</title>
<pages>1023-1036</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TCAD.2017.2729403</ee>
<url>db/journals/tcad/tcad37.html#NeutzlingMCRR18</url>
</article>
</r>
<r><inproceedings key="conf/iccad/PossaniLMPRR18" mdate="2021-08-09">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="96/11471">Yi-Shan Lu</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="71/5735">Keshav Pingali</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Unlocking fine-grain parallelism for AIG rewriting.</title>
<pages>87</pages>
<year>2018</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3240765.3240861</ee>
<ee>https://ieeexplore.ieee.org/document/8587685/</ee>
<crossref>conf/iccad/2018</crossref>
<url>db/conf/iccad/iccad2018.html#PossaniLMPRR18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/MatosRC18" mdate="2018-10-24">
<author pid="153/1916">Jody Maick Matos</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="c/JordiCarrabina">Jordi Carrabina</author>
<title>Technology Mapping for Circuits with Simple Cells.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351012</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#MatosRC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/Reis18" mdate="2025-01-19">
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Towards a VLSI Design Flow Based on Logic Computation and Signal Distribution.</title>
<pages>58-59</pages>
<year>2018</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/3177540.3177557</ee>
<ee>https://www.wikidata.org/entity/Q130850217</ee>
<crossref>conf/ispd/2018</crossref>
<url>db/conf/ispd/ispd2018.html#Reis18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/NetoPMMRR18" mdate="2021-02-25">
<author pid="188/8998">Walter Lau Neto</author>
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="153/1916">Jody Maick Matos</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Exact Multi-Level Benchmark Circuit Generation for Logic Synthesis Evaluation.</title>
<pages>1-6</pages>
<year>2018</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2018.8533248</ee>
<crossref>conf/sbcci/2018</crossref>
<url>db/conf/sbcci/sbcci2018.html#NetoPMMRR18</url>
</inproceedings>
</r>
<r><incollection key="books/sp/18/ReisM18" mdate="2019-07-18">
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="153/1916">Jody M. A. Matos</author>
<title>Physical Awareness Starting at Technology-Independent Logic Synthesis.</title>
<pages>69-101</pages>
<year>2018</year>
<booktitle>Advanced Logic Synthesis</booktitle>
<ee>https://doi.org/10.1007/978-3-319-67295-3_4</ee>
<crossref>books/sp/18/RD2018</crossref>
<url>db/books/collections/RD2018.html#ReisM18</url>
</incollection>
</r>
<r><book key="books/sp/18/RD2018" mdate="2019-09-16">
<editor pid="29/1197">Andr&#233; In&#225;cio Reis</editor>
<editor orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</editor>
<title>Advanced Logic Synthesis</title>
<publisher>Springer</publisher>
<year>2018</year>
<isbn>978-3-319-67294-6</isbn>
<ee>https://doi.org/10.1007/978-3-319-67295-3</ee>
<ee>https://www.wikidata.org/entity/Q60373863</ee>
<url>db/books/collections/RD2018.html</url>
</book>
</r>
<r><article key="journals/tcad/PossaniRRMR17" mdate="2022-03-15">
<author orcid="0000-0003-4334-1174" pid="121/4474">Vinicius N. Possani</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<title>Transistor Count Optimization in IG FinFET Network Design.</title>
<pages>1483-1496</pages>
<year>2017</year>
<volume>36</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2016.2629451</ee>
<url>db/journals/tcad/tcad36.html#PossaniRRMR17</url>
</article>
</r>
<r><article key="journals/tetc/BemMRR17" mdate="2025-05-01">
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>SAT-Based Formulation for Logical Capacity Evaluation of VIA-Configurable Structured ASIC.</title>
<pages>247-259</pages>
<year>2017</year>
<volume>5</volume>
<journal>IEEE Trans. Emerg. Top. Comput.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TETC.2016.2644381</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TETC.2016.2644381</ee>
<url>db/journals/tetc/tetc5.html#BemMRR17</url>
</article>
</r>
<r><inproceedings key="conf/aicol/ReisRCC17" mdate="2018-11-02">
<author orcid="0000-0003-2207-5911" pid="228/5007">Simone R. N. Reis</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0002-9540-8759" pid="c/JordiCarrabina">Jordi Carrabina</author>
<author orcid="0000-0002-0980-2371" pid="33/1594">Pompeu Casanovas</author>
<title>Contributions to Modeling Patent Claims When Representing Patent Knowledge.</title>
<pages>140-156</pages>
<year>2017</year>
<booktitle>AICOL</booktitle>
<ee>https://doi.org/10.1007/978-3-030-00178-0_9</ee>
<crossref>conf/aicol/2017</crossref>
<url>db/conf/aicol/aicol2017.html#ReisRCC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/SchmittMKBR17" mdate="2017-05-26">
<author pid="195/4142">Bruno de O. Schmitt</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="55/2821">Victor N. Kravets</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Fast-extract with cube hashing.</title>
<pages>145-150</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858311</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#SchmittMKBR17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/BaquetaMPNRR17" mdate="2020-07-10">
<author orcid="0000-0002-6646-6888" pid="135/0923">Jeferson Jos&#233; Baqueta</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="136/2313">Augusto Neutzling</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Binary adder circuit design using emerging MIGFET devices.</title>
<pages>125-130</pages>
<year>2017</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2017.7918304</ee>
<crossref>conf/isqed/2017</crossref>
<url>db/conf/isqed/isqed2017.html#BaquetaMPNRR17</url>
</inproceedings>
</r>
<r><article key="journals/tvlsi/PossaniCRRMR16" mdate="2020-03-11">
<author pid="121/4474">Vinicius Neves Possani</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<title>Graph-Based Transistor Network Generation Method for Supergate Design.</title>
<pages>692-705</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2410764</ee>
<url>db/journals/tvlsi/tvlsi24.html#PossaniCRRMR16</url>
</article>
</r>
<r><inproceedings key="conf/lascas/ValdesPMRR16" mdate="2020-07-10">
<author pid="191/7568">Andres M. A. Valdes</author>
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Performance evaluation of optimized transistor networks built using independent-gate FinFET.</title>
<pages>227-230</pages>
<year>2016</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2016.7451051</ee>
<crossref>conf/lascas/2016</crossref>
<url>db/conf/lascas/lascas2016.html#ValdesPMRR16</url>
</inproceedings>
</r>
<r><article key="journals/esticas/MarranghelloCMR15" mdate="2017-05-20">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Factored Forms for Memristive Material Implication Stateful Logic.</title>
<pages>267-278</pages>
<year>2015</year>
<volume>5</volume>
<journal>IEEE J. Emerg. Sel. Topics Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/JETCAS.2015.2426511</ee>
<url>db/journals/esticas/esticas5.html#MarranghelloCMR15</url>
</article>
</r>
<r><article key="journals/mr/GomesMRK15" mdate="2020-02-22">
<author pid="136/2337">Iuri A. C. Gomes</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0001-5767-8582" pid="l/FGdLimaKastensmidt">Fernanda Lima Kastensmidt</author>
<title>Exploring the use of approximate TMR to mask transient faults in logic with low area overhead.</title>
<pages>2072-2076</pages>
<year>2015</year>
<volume>55</volume>
<journal>Microelectron. Reliab.</journal>
<number>9-10</number>
<ee>https://doi.org/10.1016/j.microrel.2015.06.125</ee>
<url>db/journals/mr/mr55.html#GomesMRK15</url>
</article>
</r>
<r><inproceedings key="conf/dsd/MartinsMFSRR15" mdate="2023-03-23">
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/11301">Joseph S. Friedman</author>
<author orcid="0000-0003-3090-0328" pid="63/1514">Alan V. Sahakian</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Enhanced Spin-Diode Synthesis Using Logic Sharing.</title>
<pages>218-224</pages>
<year>2015</year>
<booktitle>DSD</booktitle>
<ee>https://doi.org/10.1109/DSD.2015.102</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DSD.2015.102</ee>
<crossref>conf/dsd/2015</crossref>
<url>db/conf/dsd/dsd2015.html#MartinsMFSRR15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/NeutzlingMRRM15" mdate="2017-05-24">
<author pid="136/2313">Augusto Neutzling</author>
<author pid="153/1916">Jody Maick Matos</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="50/976">Alan Mishchenko</author>
<title>Threshold Logic Synthesis Based on Cut Pruning.</title>
<pages>494-499</pages>
<year>2015</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2015.7372610</ee>
<ee>http://dl.acm.org/citation.cfm?id=2840888</ee>
<crossref>conf/iccad/2015</crossref>
<url>db/conf/iccad/iccad2015.html#NeutzlingMRRM15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/MarranghelloCRR15" mdate="2023-03-23">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>SOP based logic synthesis for memristive IMPLY stateful logic.</title>
<pages>228-235</pages>
<year>2015</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2015.7357108</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2015.7357108</ee>
<crossref>conf/iccd/2015</crossref>
<url>db/conf/iccd/iccd2015.html#MarranghelloCRR15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/CallegaroMMRR15" mdate="2023-03-23">
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Bottom-up disjoint-support decomposition based on cofactor and boolean difference analysis.</title>
<pages>680-687</pages>
<year>2015</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2015.7357181</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2015.7357181</ee>
<crossref>conf/iccd/2015</crossref>
<url>db/conf/iccd/iccd2015.html#CallegaroMMRR15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/MarranghelloRR15" mdate="2017-05-26">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Fast buffer delay estimation considering time-dependent dielectric breakdown.</title>
<pages>177-180</pages>
<year>2015</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2015.7168599</ee>
<crossref>conf/iscas/2015</crossref>
<url>db/conf/iscas/iscas2015.html#MarranghelloRR15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/MarranghelloCMR15" mdate="2017-05-26">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Improved logic synthesis for memristive stateful logic using multi-memristor implication.</title>
<pages>181-184</pages>
<year>2015</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2015.7168600</ee>
<crossref>conf/iscas/2015</crossref>
<url>db/conf/iscas/iscas2015.html#MarranghelloCMR15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/MartinsMRRSRM15" mdate="2018-11-06">
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="153/1916">Jody Maick Matos</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="129/7260">Guilherme Schlinker</author>
<author pid="159/9389">Lucio Rech</author>
<author pid="159/9437">Jens Michelsen</author>
<title>Open Cell Library in 15nm FreePDK Technology.</title>
<pages>171-178</pages>
<year>2015</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/2717764.2717783</ee>
<crossref>conf/ispd/2015</crossref>
<url>db/conf/ispd/ispd2015.html#MartinsMRRSRM15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/MatosNRR15" mdate="2025-01-19">
<author pid="153/1916">Jody Maick Matos</author>
<author pid="136/2313">Augusto Neutzling</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>A Benchmark Suite to Jointly Consider Logic Synthesis and Physical Design.</title>
<pages>185-192</pages>
<year>2015</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/2717764.2717785</ee>
<ee>https://www.wikidata.org/entity/Q130863281</ee>
<crossref>conf/ispd/2015</crossref>
<url>db/conf/ispd/ispd2015.html#MatosNRR15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/latw/GomesMRK15" mdate="2023-03-23">
<author pid="136/2337">Iuri A. C. Gomes</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0001-5767-8582" pid="l/FGdLimaKastensmidt">Fernanda Lima Kastensmidt</author>
<title>Using only redundant modules with approximate logic to reduce drastically area overhead in TMR.</title>
<pages>1-6</pages>
<year>2015</year>
<booktitle>LATS</booktitle>
<ee>https://doi.org/10.1109/LATW.2015.7102522</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/LATW.2015.7102522</ee>
<crossref>conf/latw/2015</crossref>
<url>db/conf/latw/lats2015.html#GomesMRK15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/MoreiraNMRRC14" mdate="2023-03-23">
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="136/2313">Augusto Neutzling</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author orcid="0000-0002-0467-4294" pid="c/NeyLVCalazans">Ney Calazans</author>
<title>Semi-custom NCL Design with Commercial EDA Frameworks: Is it Possible?</title>
<pages>53-60</pages>
<year>2014</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2014.15</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2014.15</ee>
<crossref>conf/async/2014</crossref>
<url>db/conf/async/async2014.html#MoreiraNMRRC14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/NeutzlingMRR14" mdate="2017-05-26">
<author pid="136/2313">Augusto Neutzling</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>A constructive approach for threshold logic circuit synthesis.</title>
<pages>385-388</pages>
<year>2014</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2014.6865146</ee>
<crossref>conf/iscas/2014</crossref>
<url>db/conf/iscas/iscas2014.html#NeutzlingMRR14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/MarranghelloRR14" mdate="2017-05-26">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>CMOS inverter analytical delay model considering all operating regions.</title>
<pages>1452-1455</pages>
<year>2014</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2014.6865419</ee>
<crossref>conf/iscas/2014</crossref>
<url>db/conf/iscas/iscas2014.html#MarranghelloRR14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/latw/GomesMKRRN14" mdate="2017-09-16">
<author pid="136/2337">Iuri A. C. Gomes</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author orcid="0000-0001-5767-8582" pid="l/FGdLimaKastensmidt">Fernanda Lima Kastensmidt</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="153/0370">Sylvain P. Novales</author>
<title>Methodology for achieving best trade-off of area and fault masking coverage in ATMR.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>LATW</booktitle>
<ee>https://doi.org/10.1109/LATW.2014.6841916</ee>
<crossref>conf/latw/2014</crossref>
<url>db/conf/latw/latw2014.html#GomesMKRRN14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/LlamasMCMR14" mdate="2017-05-26">
<author pid="154/0570">Manuel Llamas</author>
<author pid="154/0503">Mohammad Mashayekhi</author>
<author pid="c/JordiCarrabina">Jordi Carrabina</author>
<author pid="153/1916">Jody Maick Matos</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Optimization on cell-library design for digital Application Specific Printed Electronics Circuits.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1109/PATMOS.2014.6951885</ee>
<crossref>conf/patmos/2014</crossref>
<url>db/conf/patmos/patmos2014.html#LlamasMCMR14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MatosRRR14" mdate="2018-11-06">
<author pid="153/1916">Jody Maick Matos</author>
<author orcid="0000-0001-7894-1634" pid="86/7006">Marcus Ritt</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Deriving Reduced Transistor Count Circuits from AIGs.</title>
<pages>40:1-40:7</pages>
<year>2014</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2660540.2661008</ee>
<crossref>conf/sbcci/2014</crossref>
<url>db/conf/sbcci/sbcci2014.html#MatosRRR14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PossaniRRMJ14" mdate="2022-03-15">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<title>Exploring Independent Gates in FinFET-Based Transistor Network Generation.</title>
<pages>41:1-41:6</pages>
<year>2014</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2660540.2661009</ee>
<crossref>conf/sbcci/2014</crossref>
<url>db/conf/sbcci/sbcci2014.html#PossaniRRMJ14</url>
</inproceedings>
</r>
<r><article key="journals/mr/NunesBRR13" mdate="2021-10-14">
<author pid="136/2289">Cicero Nunes</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>BTI, HCI and TDDB aging impact in flip-flops.</title>
<pages>1355-1359</pages>
<year>2013</year>
<volume>53</volume>
<journal>Microelectron. Reliab.</journal>
<number>9-11</number>
<ee>https://doi.org/10.1016/j.microrel.2013.07.044</ee>
<url>db/journals/mr/mr53.html#NunesBRR13</url>
</article>
</r>
<r><article key="journals/mr/ButzenBRR13" mdate="2025-05-01">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>BTI and HCI first-order aging estimation for early use in standard cell technology mapping.</title>
<pages>1360-1364</pages>
<year>2013</year>
<volume>53</volume>
<journal>Microelectron. Reliab.</journal>
<number>9-11</number>
<ee>https://doi.org/10.1016/j.microrel.2013.07.087</ee>
<url>db/journals/mr/mr53.html#ButzenBRR13</url>
</article>
</r>
<r><inproceedings key="conf/glvlsi/PossaniCRRMJ13" mdate="2020-07-10">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<title>Efficient transistor-level design of CMOS gates.</title>
<pages>191-196</pages>
<year>2013</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2483028.2483089</ee>
<crossref>conf/glvlsi/2013</crossref>
<url>db/conf/glvlsi/glvlsi2013.html#PossaniCRRMJ13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/MarranghelloRR13" mdate="2017-05-25">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>CMOS inverter delay model based on DC transfer curve for slow input.</title>
<pages>651-657</pages>
<year>2013</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2013.6523679</ee>
<crossref>conf/isqed/2013</crossref>
<url>db/conf/isqed/isqed2013.html#MarranghelloRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/MachadoBMGRR13" mdate="2025-05-01">
<author pid="76/7995">Lucas Machado</author>
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author orcid="0000-0002-1290-3253" pid="27/5846">Francesc Moll</author>
<author pid="75/6382">Sergio G&#243;mez</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Logic synthesis for manufacturability considering regularity and lithography printability.</title>
<pages>230-235</pages>
<year>2013</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2013.6654638</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654638</ee>
<ee>https://www.wikidata.org/entity/Q61735299</ee>
<crossref>conf/isvlsi/2013</crossref>
<url>db/conf/isvlsi/isvlsi2013.html#MachadoBMGRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/MachadoMCRR13" mdate="2023-03-24">
<author pid="76/7995">Lucas Machado</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Iterative remapping respecting timing constraints.</title>
<pages>236-241</pages>
<year>2013</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2013.6654639</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2013.6654639</ee>
<crossref>conf/isvlsi/2013</crossref>
<url>db/conf/isvlsi/isvlsi2013.html#MachadoMCRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/PossaniMRCRR13" mdate="2022-03-15">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Transistor-level optimization of CMOS complex gates.</title>
<pages>1-4</pages>
<year>2013</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2013.6519029</ee>
<crossref>conf/lascas/2013</crossref>
<url>db/conf/lascas/lascas2013.html#PossaniMRCRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/AlegrettiBRR13" mdate="2025-05-01">
<author pid="136/2366">Caio G. P. Alegretti</author>
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Analytical logical effort formulation for minimum active area under delay constraints.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644872</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#AlegrettiBRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CallegaroMRR13" mdate="2017-05-24">
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Read-polarity-once Boolean functions.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644862</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#CallegaroMRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MarranghelloRR13" mdate="2017-05-24">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Delay model for static CMOS complex gates.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644864</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#MarranghelloRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MartinsMFSRR13" mdate="2022-01-03">
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/11301">Joseph S. Friedman</author>
<author orcid="0000-0003-3090-0328" pid="63/1514">Alan V. Sahakian</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Spin diode network synthesis using functional composition.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644873</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#MartinsMFSRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/NeutzlingMRR13" mdate="2017-05-24">
<author pid="136/2313">Augusto Neutzling</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Synthesis of threshold logic gates to nanoelectronics.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644871</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#NeutzlingMRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/NunesBRR13" mdate="2021-10-14">
<author pid="136/2289">Cicero Nunes</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>A methodology to evaluate the aging impact on flip-flops performance.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644860</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#NunesBRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PossaniCRRMR13" mdate="2022-03-15">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<title>Improving the methodology to build non-series-parallel transistor arrangements.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644854</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#PossaniCRRMR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/WiltgenERR13" mdate="2017-05-24">
<author pid="136/2374">Alberto Wiltgen</author>
<author pid="136/2304">Kim A. Escobar</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Power consumption analysis in static CMOS gates.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644863</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#WiltgenERR13</url>
</inproceedings>
</r>
<r><article key="journals/mr/ButzenBRR12" mdate="2025-05-01">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Design of CMOS logic gates with enhanced robustness against aging degradation.</title>
<pages>1822-1826</pages>
<year>2012</year>
<volume>52</volume>
<journal>Microelectron. Reliab.</journal>
<number>9-10</number>
<ee>https://doi.org/10.1016/j.microrel.2012.06.092</ee>
<url>db/journals/mr/mr52.html#ButzenBRR12</url>
</article>
</r>
<r><inproceedings key="conf/isqed/MartinsRR12" mdate="2017-05-25">
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Functional composition: A new paradigm for performing logic synthesis.</title>
<pages>236-242</pages>
<year>2012</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2012.6187500</ee>
<crossref>conf/isqed/2012</crossref>
<url>db/conf/isqed/isqed2012.html#MartinsRR12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/norchip/BemRR12" mdate="2025-05-01">
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Lithography analysis of via-configurable transistor-array fabrics.</title>
<pages>1-4</pages>
<year>2012</year>
<booktitle>NORCHIP</booktitle>
<ee>https://doi.org/10.1109/NORCHP.2012.6403145</ee>
<crossref>conf/norchip/2012</crossref>
<url>db/conf/norchip/norchip2012.html#BemRR12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/norchip/MachadoMCRR12" mdate="2017-05-21">
<author pid="76/7995">Lucas Machado</author>
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>KL-cut based digital circuit remapping.</title>
<pages>1-4</pages>
<year>2012</year>
<booktitle>NORCHIP</booktitle>
<ee>https://doi.org/10.1109/NORCHP.2012.6403106</ee>
<crossref>conf/norchip/2012</crossref>
<url>db/conf/norchip/norchip2012.html#MachadoMCRR12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MarranghelloRR12" mdate="2017-05-24">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Design-oriented delay model for CMOS inverter.</title>
<pages>1-6</pages>
<year>2012</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2012.6344424</ee>
<crossref>conf/sbcci/2012</crossref>
<url>db/conf/sbcci/sbcci2012.html#MarranghelloRR12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PossaniMRCRR12" mdate="2022-03-15">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>NSP kernel finder - A methodology to find and to build non-series-parallel transistor arrangements.</title>
<pages>1-6</pages>
<year>2012</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2012.6344452</ee>
<crossref>conf/sbcci/2012</crossref>
<url>db/conf/sbcci/sbcci2012.html#PossaniMRCRR12</url>
</inproceedings>
</r>
<r><article key="journals/mj/RibasBSCLR11" mdate="2020-02-22">
<author pid="75/4916">Renato P. Ribas</author>
<author pid="61/9467">Simone Bavaresco</author>
<author pid="67/9468">N. Schuch</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="22/680">Marcelo Lubaszewski</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Contributions to the evaluation of ensembles of combinational logic gates.</title>
<pages>371-381</pages>
<year>2011</year>
<volume>42</volume>
<journal>Microelectron. J.</journal>
<number>2</number>
<ee>https://doi.org/10.1016/j.mejo.2010.11.012</ee>
<url>db/journals/mj/mj42.html#RibasBSCLR11</url>
</article>
</r>
<r><inproceedings key="conf/arcs/ElhojRRFPMMDWGBDP11" mdate="2015-06-28">
<author pid="129/7574">Martin Elh&#248;j</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="93/6703">Fabrizio Ferrandi</author>
<author pid="28/2305">Christian Pilato</author>
<author pid="27/5846">Francesc Moll</author>
<author pid="99/7646">Miguel Miranda</author>
<author pid="64/2246">Petr Dobrovoln&#253;</author>
<author pid="129/7478">Nigel Woolaway</author>
<author pid="84/6092">Arnaud Grasset</author>
<author pid="88/2055">Philippe Bonnot 0001</author>
<author pid="34/6291">Giuseppe Desoli</author>
<author pid="70/136">Davide Pandini</author>
<title>SYNAPTIC Project: Regularity Applied to Enhance Manufacturability and Yield at Several Abstraction Levels.</title>
<year>2011</year>
<booktitle>ARCS Workshops</booktitle>
<ee>http://www.vde-verlag.de/proceedings-de/563333026.html</ee>
<crossref>conf/arcs/2011w</crossref>
<url>db/conf/arcs/arcs2011w.html#ElhojRRFPMMDWGBDP11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/arcs/FigueiroRR11" mdate="2013-05-16">
<author pid="76/9611">Thiago Figueiro</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Constructive AIG optimization through functional composition.</title>
<year>2011</year>
<booktitle>ARCS Workshops</booktitle>
<ee>http://www.vde-verlag.de/proceedings-de/563333032.html</ee>
<crossref>conf/arcs/2011w</crossref>
<url>db/conf/arcs/arcs2011w.html#FigueiroRR11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/arcs/MarranghelloBRRM11" mdate="2013-05-16">
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="27/5846">Francesc Moll</author>
<title>Transistor Sizing Analysis of Regular Fabrics.</title>
<year>2011</year>
<booktitle>ARCS Workshops</booktitle>
<ee>http://www.vde-verlag.de/proceedings-de/563333033.html</ee>
<crossref>conf/arcs/2011w</crossref>
<url>db/conf/arcs/arcs2011w.html#MarranghelloBRRM11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MartinsCRR11" mdate="2018-11-06">
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Efficient method to compute minimum decision chains of Boolean functions.</title>
<pages>419-422</pages>
<year>2011</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1973009.1973098</ee>
<crossref>conf/glvlsi/2011</crossref>
<url>db/conf/glvlsi/glvlsi2011.html#MartinsCRR11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/BemBMRR11" mdate="2025-05-01">
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="47/10504">Felipe S. Marranghello</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Impact and optimization of lithography-aware regular layout in digital circuit design.</title>
<pages>279-284</pages>
<year>2011</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2011.6081409</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2011.6081409</ee>
<crossref>conf/iccd/2011</crossref>
<url>db/conf/iccd/iccd2011.html#BemBMRR11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/idt/RibasRI11" mdate="2017-05-24">
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="i/AndreIvanov">Andr&#233; Ivanov</author>
<title>Performance and functional test of flip-flops using ring oscillator structure.</title>
<pages>42-47</pages>
<year>2011</year>
<booktitle>IDT</booktitle>
<ee>https://doi.org/10.1109/IDT.2011.6123099</ee>
<crossref>conf/idt/2011</crossref>
<url>db/conf/idt/idt2011.html#RibasRI11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iolts/RibasSRI11" mdate="2023-03-23">
<author pid="75/4916">Renato P. Ribas</author>
<author pid="74/10032">Yuyang Sun</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="i/AndreIvanov">Andr&#233; Ivanov</author>
<title>Self-checking test circuits for latches and flip-flops.</title>
<pages>210-213</pages>
<year>2011</year>
<booktitle>IOLTS</booktitle>
<ee>https://doi.org/10.1109/IOLTS.2011.5993846</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/IOLTS.2011.5993846</ee>
<crossref>conf/iolts/2011</crossref>
<url>db/conf/iolts/iolts2011.html#RibasSRI11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/FigueiroRR11" mdate="2017-05-25">
<author pid="76/9611">Thiago Figueiro</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Constructive AIG optimization considering input weights.</title>
<pages>769-776</pages>
<year>2011</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2011.5770816</ee>
<crossref>conf/isqed/2011</crossref>
<url>db/conf/isqed/isqed2011.html#FigueiroRR11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/RibasSRI11" mdate="2018-11-06">
<author pid="75/4916">Renato P. Ribas</author>
<author pid="74/10032">Yuyang Sun</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="i/AndreIvanov">Andr&#233; Ivanov</author>
<title>Ring oscillators for functional and delay test of latches and flip-flops.</title>
<pages>67-72</pages>
<year>2011</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2020876.2020893</ee>
<crossref>conf/sbcci/2011</crossref>
<url>db/conf/sbcci/sbcci2011.html#RibasSRI11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MarranghelloBRMR11" mdate="2025-05-01">
<author pid="47/10504">Felipe S. Marranghello</author>
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author orcid="0000-0002-1290-3253" pid="27/5846">Francesc Moll</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Transistor sizing in lithography-aware regular fabrics.</title>
<pages>97-102</pages>
<year>2011</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2020876.2020900</ee>
<ee>https://www.wikidata.org/entity/Q61735308</ee>
<crossref>conf/sbcci/2011</crossref>
<url>db/conf/sbcci/sbcci2011.html#MarranghelloBRMR11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/BemBKCRR11" mdate="2025-05-01">
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="05/9120">Carlos Eduardo Klock</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Area impact analysis of via-configurable regular fabric for digital integrated circuit design.</title>
<pages>103-108</pages>
<year>2011</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2020876.2020901</ee>
<crossref>conf/sbcci/2011</crossref>
<url>db/conf/sbcci/sbcci2011.html#BemBKCRR11</url>
</inproceedings>
</r>
<r><article key="journals/jolpe/ButzenBRR10" mdate="2025-05-01">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Leakage Analysis Considering the Effect of Inter-Cell Wire Resistance for Nanoscaled CMOS Circuits.</title>
<pages>192-200</pages>
<year>2010</year>
<volume>6</volume>
<journal>J. Low Power Electron.</journal>
<number>1</number>
<ee>https://doi.org/10.1166/jolpe.2010.1070</ee>
<url>db/journals/jolpe/jolpe6.html#ButzenBRR10</url>
</article>
</r>
<r><article key="journals/mj/ButzenRFRR10" mdate="2021-10-14">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="56/5703">Erasmo J. D. Chiappetta Filho</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits.</title>
<pages>247-255</pages>
<year>2010</year>
<volume>41</volume>
<journal>Microelectron. J.</journal>
<number>4</number>
<ee>https://doi.org/10.1016/j.mejo.2010.03.003</ee>
<url>db/journals/mj/mj41.html#ButzenRFRR10</url>
</article>
</r>
<r><article key="journals/mr/SilvaRR10" mdate="2020-02-22">
<author pid="64/8554">Digeorgia N. da Silva</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Gate delay variability estimation method for parametric yield improvement in nanometer CMOS technology.</title>
<pages>1223-1229</pages>
<year>2010</year>
<volume>50</volume>
<journal>Microelectron. Reliab.</journal>
<number>9-11</number>
<ee>https://doi.org/10.1016/j.microrel.2010.07.071</ee>
<url>db/journals/mr/mr50.html#SilvaRR10</url>
</article>
</r>
<r><article key="journals/mr/ButzenBRR10" mdate="2025-05-01">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author orcid="0009-0004-2945-1777" pid="99/8270">Vin&#237;cius Dal Bem</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Transistor network restructuring against NBTI degradation.</title>
<pages>1298-1303</pages>
<year>2010</year>
<volume>50</volume>
<journal>Microelectron. Reliab.</journal>
<number>9-11</number>
<ee>https://doi.org/10.1016/j.microrel.2010.07.140</ee>
<url>db/journals/mr/mr50.html#ButzenBRR10</url>
</article>
</r>
<r><article key="journals/rbie/KlockRR10" mdate="2024-02-06">
<author pid="05/9120">Carlos Eduardo Klock</author>
<author pid="75/4916">Renato Perez Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Karma: um ambiente para o aprendizado de s&#237;ntese de fun&#231;&#245;es Booleanas.</title>
<pages>33-42</pages>
<year>2010</year>
<volume>18</volume>
<journal>Revista Brasileira de Inform&#225;tica na Educ.</journal>
<number>2</number>
<ee type="oa">https://doi.org/10.5753/rbie.2010.18.02.33</ee>
<url>db/journals/rbie/rbie18.html#KlockRR10</url>
</article>
</r>
<r><inproceedings key="conf/date/MartinelloMRR10" mdate="2022-03-15">
<author pid="54/8189">Osvaldo Martinello</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>KL-Cuts: A new approach for logic synthesis targeting multiple output blocks.</title>
<pages>777-782</pages>
<year>2010</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2010.5456946</ee>
<ee>http://dl.acm.org/citation.cfm?id=1871112</ee>
<crossref>conf/date/2010</crossref>
<url>db/conf/date/date2010.html#MartinelloMRR10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/MartinsRRRR10" mdate="2023-03-23">
<author pid="32/9546">Mayler G. A. Martins</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="89/9639">Anders B. Rasmussen</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Boolean factoring with multi-objective goals.</title>
<pages>229-234</pages>
<year>2010</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2010.5647772</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2010.5647772</ee>
<crossref>conf/iccd/2010</crossref>
<url>db/conf/iccd/iccd2010.html#MartinsRRRR10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CallegaroMKRRR10" mdate="2018-11-06">
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="05/9120">Carlos Eduardo Klock</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>SwitchCraft: a framework for transistor network design.</title>
<pages>49-53</pages>
<year>2010</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1854153.1854167</ee>
<crossref>conf/sbcci/2010</crossref>
<url>db/conf/sbcci/sbcci2010.html#CallegaroMKRRR10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MarquesMRR10" mdate="2022-03-15">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="54/8189">Osvaldo Martinello</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Improvements on the detection of false paths by using unateness and satisfiability.</title>
<pages>192-197</pages>
<year>2010</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1854153.1854201</ee>
<crossref>conf/sbcci/2010</crossref>
<url>db/conf/sbcci/sbcci2010.html#MarquesMRR10</url>
</inproceedings>
</r>
<r><article key="journals/mr/SilvaRR09" mdate="2020-02-22">
<author pid="64/8554">Digeorgia N. da Silva</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>CMOS logic gate performance variability related to transistor network arrangements.</title>
<pages>977-981</pages>
<year>2009</year>
<volume>49</volume>
<journal>Microelectron. Reliab.</journal>
<number>9-11</number>
<ee>https://doi.org/10.1016/j.microrel.2009.07.023</ee>
<url>db/journals/mr/mr49.html#SilvaRR09</url>
</article>
</r>
<r><inproceedings key="conf/iscas/RibasBLR09" mdate="2019-10-15">
<author pid="75/4916">Renato P. Ribas</author>
<author pid="61/9467">Simone Bavaresco</author>
<author pid="22/680">Marcelo Lubaszewski</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Efficient Test Circuit to Qualify Logic Cells.</title>
<pages>2733-2736</pages>
<year>2009</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2009.5118367</ee>
<crossref>conf/iscas/2009</crossref>
<url>db/conf/iscas/iscas2009.html#RibasBLR09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/RosaSRR09" mdate="2023-03-23">
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="82/5578">Felipe Ribeiro Schneider</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Switch level optimization of digital CMOS gate networks.</title>
<pages>324-329</pages>
<year>2009</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2009.4810315</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISQED.2009.4810315</ee>
<crossref>conf/isqed/2009</crossref>
<url>db/conf/isqed/isqed2009.html#RosaSRR09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/ButzenRR09" mdate="2021-10-14">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Routing Resistance Influence in Loading Effect on Leakage Analysis.</title>
<pages>317-325</pages>
<year>2009</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-642-11802-9_36</ee>
<crossref>conf/patmos/2009</crossref>
<url>db/conf/patmos/patmos2009.html#ButzenRR09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/ReisF09" mdate="2018-11-06">
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="19/7554">Roner G. Fabris</author>
<title>What about the IP of your IP?: an introduction to intellectual property law for engineers and scientists.</title>
<year>2009</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1601896.1601898</ee>
<crossref>conf/sbcci/2009</crossref>
<url>db/conf/sbcci/sbcci2009.html#ReisF09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/ButzenRFMRR08" mdate="2021-10-14">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="56/5703">Erasmo J. D. Chiappetta Filho</author>
<author pid="11/2691">Dionatan S. Moura</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Simple and accurate method for fast static currentestimation in cmos complex gates with interaction ofleakage mechanisms.</title>
<pages>407-410</pages>
<year>2008</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1366110.1366207</ee>
<crossref>conf/glvlsi/2008</crossref>
<url>db/conf/glvlsi/glvlsi2008.html#ButzenRFMRR08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/CardosoRMRR08" mdate="2023-03-23">
<author pid="94/6532">Tiago Muller Gil Cardoso</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Speed-Up of ASICs Derived from FPGAs by Transistor Network Synthesis Including Reordering.</title>
<pages>47-52</pages>
<year>2008</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2008.4479696</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISQED.2008.168</ee>
<crossref>conf/isqed/2008</crossref>
<url>db/conf/isqed/isqed2008.html#CardosoRMRR08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/ButzenRKR07" mdate="2021-10-14">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="31/4424">Chris H. Kim</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Modeling and estimating leakage current in series-parallel CMOS networks.</title>
<pages>269-274</pages>
<year>2007</year>
<crossref>conf/glvlsi/2007</crossref>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1228784.1228852</ee>
<url>db/conf/glvlsi/glvlsi2007.html#ButzenRKR07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MarquesRRSR07" mdate="2022-03-15">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="75/4916">Renato P. Ribas</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>DAG based library-free technology mapping.</title>
<pages>293-298</pages>
<year>2007</year>
<crossref>conf/glvlsi/2007</crossref>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1228784.1228857</ee>
<url>db/conf/glvlsi/glvlsi2007.html#MarquesRRSR07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/ButzenRKR07" mdate="2023-03-24">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="31/4424">Chris H. Kim</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Modeling Subthreshold Leakage Current in General Transistor Networks.</title>
<pages>512-513</pages>
<year>2007</year>
<crossref>conf/isvlsi/2007</crossref>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2007.68</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.68</ee>
<url>db/conf/isvlsi/isvlsi2007.html#ButzenRKR07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mse/KlockSGMRR07" mdate="2023-03-24">
<author pid="05/9120">Carlos Eduardo Klock</author>
<author pid="82/5578">Felipe Ribeiro Schneider</author>
<author pid="161/2326">M. V. N. Gomes</author>
<author pid="11/2691">Dionatan S. Moura</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>KARMA: A Didactic Tool for Two-Level Logic Synthesis.</title>
<pages>59-60</pages>
<year>2007</year>
<booktitle>MSE</booktitle>
<ee>https://doi.org/10.1109/MSE.2007.60</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/MSE.2007.60</ee>
<crossref>conf/mse/2007</crossref>
<url>db/conf/mse/mse2007.html#KlockSGMRR07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/ButzenRKR07" mdate="2021-10-14">
<author orcid="0000-0003-1587-7596" pid="93/5285">Paulo F. Butzen</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="31/4424">Chris H. Kim</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Subthreshold Leakage Modeling and Estimation of General CMOS Complex Gates.</title>
<pages>474-484</pages>
<year>2007</year>
<crossref>conf/patmos/2007</crossref>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-540-74442-9_46</ee>
<url>db/conf/patmos/patmos2007.html#ButzenRKR07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/RosaRRMS07" mdate="2018-11-06">
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="82/5578">Felipe Ribeiro Schneider</author>
<title>A comparative study of CMOS gates with minimum transistor stacks.</title>
<pages>93-98</pages>
<year>2007</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1284480.1284511</ee>
<crossref>conf/sbcci/2007</crossref>
<url>db/conf/sbcci/sbcci2007.html#RosaRRMS07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MochoSRR06" mdate="2018-11-06">
<author pid="32/4314">R. U. R. Mocho</author>
<author pid="08/3375">G. H. Sartori</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Asynchronous circuit design on reconfigurable devices.</title>
<pages>20-25</pages>
<year>2006</year>
<crossref>conf/sbcci/2006</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1150343.1150355</ee>
<url>db/conf/sbcci/sbcci2006.html#MochoSRR06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/RosaMCRSR06" mdate="2022-03-15">
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="94/6532">Tiago Muller Gil Cardoso</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Fast disjoint transistor networks from BDDs.</title>
<pages>137-142</pages>
<year>2006</year>
<crossref>conf/sbcci/2006</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1150343.1150381</ee>
<url>db/conf/sbcci/sbcci2006.html#RosaMCRSR06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MarquesRSR05" mdate="2022-03-15">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>A new approach to the use of satisfiability in false path detection.</title>
<pages>308-311</pages>
<year>2005</year>
<crossref>conf/glvlsi/2005</crossref>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1057661.1057735</ee>
<url>db/conf/glvlsi/glvlsi2005.html#MarquesRSR05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/TogniRLR05" mdate="2018-11-06">
<author pid="25/4305">Jo&#227;o Daniel Togni</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="12/5243">Maria L&#250;cia Blanck Lisb&#244;a</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Tool integration using the web-services approach.</title>
<pages>337-340</pages>
<year>2005</year>
<crossref>conf/glvlsi/2005</crossref>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1057661.1057742</ee>
<url>db/conf/glvlsi/glvlsi2005.html#TogniRLR05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/SchneiderRSR05" mdate="2023-03-23">
<author pid="82/5578">Felipe Ribeiro Schneider</author>
<author pid="75/4916">Renato P. Ribas</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Exact lower bound for the number of switches in series to implement a combinational logic cell.</title>
<pages>357-362</pages>
<year>2005</year>
<crossref>conf/iccd/2005</crossref>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2005.51</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2005.51</ee>
<url>db/conf/iccd/iccd2005.html#SchneiderRSR05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/OsorioSRR04" mdate="2018-11-06">
<author pid="88/6285">M&#225;rio C. B. Osorio</author>
<author pid="37/1482">Carlos A. Sampaio</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Enhanced 32-bit carry lookahead adder using multiple output enable-disable CMOS differential logic.</title>
<pages>181-185</pages>
<year>2004</year>
<crossref>conf/sbcci/2004</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1016568.1016619</ee>
<url>db/conf/sbcci/sbcci2004.html#OsorioSRR04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CorreiaR04" mdate="2018-11-06">
<author pid="35/4540">Vin&#237;cius P. Correia</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Advanced technology mapping for standard-cell generators.</title>
<pages>254-259</pages>
<year>2004</year>
<crossref>conf/sbcci/2004</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1016568.1016636</ee>
<url>db/conf/sbcci/sbcci2004.html#CorreiaR04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mse/CorreiaLR03" mdate="2023-03-24">
<author pid="35/4540">Vin&#237;cius P. Correia</author>
<author pid="22/680">Marcelo Lubaszewski</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>SIFU! - A Didactic Stuck-at Fault Simulator.</title>
<pages>93-94</pages>
<year>2003</year>
<crossref>conf/mse/2003</crossref>
<booktitle>MSE</booktitle>
<ee>https://doi.org/10.1109/MSE.2003.1205270</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/MSE.2003.1205270</ee>
<url>db/conf/mse/mse2003.html#CorreiaLR03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/otm/RosaWCCR03" mdate="2017-05-25">
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="r/FlavioRechWagner">Fl&#225;vio Rech Wagner</author>
<author pid="25/5214">Luigi Carro</author>
<author pid="79/6098">Alexandre Carissimi</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Scheduling Policy Costs on a JAVA Microcontroller.</title>
<pages>520-533</pages>
<ee>https://doi.org/10.1007/978-3-540-39962-9_57</ee>
<year>2003</year>
<crossref>conf/otm/2003</crossref>
<booktitle>OTM Workshops</booktitle>
<url>db/conf/otm/otm2003.html#RosaWCCR03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PoliSRR03" mdate="2022-06-17">
<author pid="91/2467">Renato E. B. Poli</author>
<author pid="82/5578">Felipe Ribeiro Schneider</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Unified Theory to Build Cell-Level Transistor Networks from BDDs.</title>
<pages>199-204</pages>
<year>2003</year>
<crossref>conf/sbcci/2003</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2003.1232829</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/SBCCI.2003.1232829</ee>
<ee>https://dl.acm.org/doi/10.5555/942808.943989</ee>
<url>db/conf/sbcci/sbcci2003.html#PoliSRR03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iwls/SchneiderCRR02" mdate="2019-08-04">
<author pid="82/5578">Felipe Ribeiro Schneider</author>
<author pid="35/4540">Vin&#237;cius P. Correia</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Comparing Transistor-Level Implementations of 4-Input Logic Functions.</title>
<pages>361-365</pages>
<year>2002</year>
<crossref>conf/iwls/2002</crossref>
<booktitle>IWLS</booktitle>
<url>db/conf/iwls/iwls2002.html#SchneiderCRR02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/0001CPLR02" mdate="2022-06-10">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="35/4540">Vin&#237;cius P. Correia</author>
<author pid="321/4804">A. Prado</author>
<author pid="22/680">Marcelo Lubaszewski</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Testability Properties of BDDs.</title>
<pages>83-88</pages>
<year>2002</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827246.827388</ee>
<crossref>conf/sbcci/2002</crossref>
<url>db/conf/sbcci/sbcci2002.html#0001CPLR02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/TogniSCRR02" mdate="2022-06-10">
<author pid="25/4305">Jo&#227;o Daniel Togni</author>
<author pid="82/5578">Felipe Ribeiro Schneider</author>
<author pid="35/4540">Vin&#237;cius P. Correia</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Automatic Generation of Digital Cell Libraries.</title>
<pages>265-270</pages>
<year>2002</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827246.827353</ee>
<crossref>conf/sbcci/2002</crossref>
<url>db/conf/sbcci/sbcci2002.html#TogniSCRR02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CorreiaR02" mdate="2022-06-10">
<author pid="35/4540">Vin&#237;cius Pazutti Correia</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Compression and Technology Mapping of Logic Circuits.</title>
<pages>283-288</pages>
<year>2002</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827246.827352</ee>
<crossref>conf/sbcci/2002</crossref>
<url>db/conf/sbcci/sbcci2002.html#CorreiaR02</url>
</inproceedings>
</r>
<r><article key="journals/rita/RibasRL01" mdate="2005-03-03">
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="22/680">Marcelo Lubaszewski</author>
<title>Concep&#231;&#227;o de Circuitos e Sistemas Integrados.</title>
<pages>7-21</pages>
<year>2001</year>
<volume>8</volume>
<journal>RITA</journal>
<number>1</number>
<url>db/journals/rita/rita8.html#RibasRL01</url>
</article>
</r>
<r><inproceedings key="conf/mse/CorreiaR01" mdate="2023-03-24">
<author pid="35/4540">Vin&#237;cius P. Correia</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>A Tutorial Tool for Switch Logic.</title>
<pages>28-29</pages>
<year>2001</year>
<crossref>conf/mse/2001</crossref>
<booktitle>MSE</booktitle>
<ee>https://doi.org/10.1109/MSE.2001.932403</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/MSE.2001.932403</ee>
<url>db/conf/mse/mse2001.html#CorreiaR01</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/ReisPL00" mdate="2022-06-02">
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="321/4804">A. Prado</author>
<author pid="22/680">Marcelo Lubaszewski</author>
<title>Testability Properties of Vertex Precedent BDDs.</title>
<pages>15-20</pages>
<year>2000</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827245.827285</ee>
<crossref>conf/sbcci/2000</crossref>
<url>db/conf/sbcci/sbcci2000.html#ReisPL00</url>
</inproceedings>
</r>
<coauthors n="95" nc="2">
<co c="0"><na f="a/Alegretti:Caio_G=_P=" pid="136/2366">Caio G. P. Alegretti</na></co>
<co c="0"><na f="a/Ammes:Gabriel" pid="308/0803">Gabriel Ammes</na></co>
<co c="0"><na f="b/Baqueta:Jeferson_Jos=eacute=" pid="135/0923">Jeferson Jos&#233; Baqueta</na></co>
<co c="0"><na f="b/Bavaresco:Simone" pid="61/9467">Simone Bavaresco</na></co>
<co c="0"><na f="b/Bem:Vin=iacute=cius_Dal" pid="99/8270">Vin&#237;cius Dal Bem</na></co>
<co c="0"><na f="b/Berndt:Augusto_Andre_Souza" pid="249/8820">Augusto Andre Souza Berndt</na></co>
<co c="0"><na f="b/Bonnot_0001:Philippe" pid="88/2055">Philippe Bonnot 0001</na></co>
<co c="0"><na f="b/Brand=atilde=o:Eduarde_D=" pid="331/7261">Eduarde D. Brand&#227;o</na></co>
<co c="0"><na f="b/Brayton:Robert_K=" pid="b/RobertKBrayton">Robert K. Brayton</na></co>
<co c="0" n="2"><na f="b/Butzen:Paulo_F=" pid="93/5285">Paulo F. Butzen</na><na>Paulo Francisco Butzen</na></co>
<co c="0" n="2"><na f="c/Calazans:Ney_Laert_Vilar" pid="c/NeyLVCalazans">Ney Laert Vilar Calazans</na><na>Ney Calazans</na></co>
<co c="0"><na f="c/Callegaro:Vinicius" pid="49/9119">Vinicius Callegaro</na></co>
<co c="0"><na f="c/Cardoso:Tiago_Muller_Gil" pid="94/6532">Tiago Muller Gil Cardoso</na></co>
<co c="0"><na f="c/Carissimi:Alexandre" pid="79/6098">Alexandre Carissimi</na></co>
<co c="0"><na f="c/Carrabina:Jordi" pid="c/JordiCarrabina">Jordi Carrabina</na></co>
<co c="0"><na f="c/Carro:Luigi" pid="25/5214">Luigi Carro</na></co>
<co c="0"><na f="c/Casanovas:Pompeu" pid="33/1594">Pompeu Casanovas</na></co>
<co c="0" n="2"><na f="c/Corbalan:Miguel" pid="99/7646">Miguel Corbalan</na><na>Miguel Miranda</na></co>
<co c="0" n="2"><na f="c/Correia:Vin=iacute=cius_P=" pid="35/4540">Vin&#237;cius P. Correia</na><na>Vin&#237;cius Pazutti Correia</na></co>
<co c="1"><na f="c/Costa:Alcides_S=" pid="330/4288">Alcides S. Costa</na></co>
<co c="0"><na f="d/Desoli:Giuseppe" pid="34/6291">Giuseppe Desoli</na></co>
<co c="0"><na f="d/Dobrovoln=yacute=:Petr" pid="64/2246">Petr Dobrovoln&#253;</na></co>
<co c="0"><na f="d/Drechsler:Rolf" pid="d/RolfDrechsler">Rolf Drechsler</na></co>
<co c="0"><na f="e/Elh=oslash=j:Martin" pid="129/7574">Martin Elh&#248;j</na></co>
<co c="0"><na f="e/Escobar:Kim_A=" pid="136/2304">Kim A. Escobar</na></co>
<co c="-1"><na f="f/Fabris:Roner_G=" pid="19/7554">Roner G. Fabris</na></co>
<co c="0"><na f="f/Ferrandi:Fabrizio" pid="93/6703">Fabrizio Ferrandi</na></co>
<co c="0"><na f="f/Figueiro:Thiago" pid="76/9611">Thiago Figueiro</na></co>
<co c="0"><na f="f/Filho:Erasmo_J=_D=_Chiappetta" pid="56/5703">Erasmo J. D. Chiappetta Filho</na></co>
<co c="0"><na f="f/Friedman:Joseph_S=" pid="29/11301">Joseph S. Friedman</na></co>
<co c="0"><na f="g/Gaillardon:Pierre=Emmanuel" pid="48/9513">Pierre-Emmanuel Gaillardon</na></co>
<co c="0"><na f="g/Gomes:Iuri_A=_C=" pid="136/2337">Iuri A. C. Gomes</na></co>
<co c="0"><na f="g/Gomes:M=_V=_N=" pid="161/2326">M. V. N. Gomes</na></co>
<co c="0"><na f="g/G=oacute=mez:Sergio" pid="75/6382">Sergio G&#243;mez</na></co>
<co c="0"><na f="g/Grasset:Arnaud" pid="84/6092">Arnaud Grasset</na></co>
<co c="0"><na f="i/Ivanov:Andr=eacute=" pid="i/AndreIvanov">Andr&#233; Ivanov</na></co>
<co c="0"><na f="k/Kastensmidt:Fernanda_Lima" pid="l/FGdLimaKastensmidt">Fernanda Lima Kastensmidt</na></co>
<co c="0"><na f="k/Kim:Chris_H=" pid="31/4424">Chris H. Kim</na></co>
<co c="0"><na f="k/Klock:Carlos_Eduardo" pid="05/9120">Carlos Eduardo Klock</na></co>
<co c="0" n="2"><na f="k/Kolberg:Mariana_Luderitz" pid="99/6576">Mariana Luderitz Kolberg</na><na>Mariana Kolberg</na></co>
<co c="0"><na f="k/Kravets:Victor_N=" pid="55/2821">Victor N. Kravets</na></co>
<co c="0"><na f="l/Lisb=ocirc=a:Maria_L=uacute=cia_Blanck" pid="12/5243">Maria L&#250;cia Blanck Lisb&#244;a</na></co>
<co c="0"><na f="l/Llamas:Manuel" pid="154/0570">Manuel Llamas</na></co>
<co c="0"><na f="l/Lu:Yi=Shan" pid="96/11471">Yi-Shan Lu</na></co>
<co c="0"><na f="l/Lubaszewski:Marcelo" pid="22/680">Marcelo Lubaszewski</na></co>
<co c="0"><na f="m/Machado:Lucas" pid="76/7995">Lucas Machado</na></co>
<co c="0"><na f="m/Manske:Guilherme_B=" pid="280/3786">Guilherme B. Manske</na></co>
<co c="0" n="2"><na f="m/Marques_0001:Felipe_S=" pid="28/3459">Felipe S. Marques 0001</na><na>Felipe de Souza Marques</na></co>
<co c="0"><na f="m/Marranghello:Felipe_S=" pid="47/10504">Felipe S. Marranghello</na></co>
<co c="0"><na f="m/Martinello:Osvaldo" pid="54/8189">Osvaldo Martinello</na></co>
<co c="0"><na f="m/Martins:Mayler_G=_A=" pid="32/9546">Mayler G. A. Martins</na></co>
<co c="0"><na f="m/Mashayekhi:Mohammad" pid="154/0503">Mohammad Mashayekhi</na></co>
<co c="0" n="2"><na f="m/Matos:Jody_Maick" pid="153/1916">Jody Maick Matos</na><na>Jody M. A. Matos</na></co>
<co c="0"><na f="m/Meinhardt:Cristina" pid="38/1116">Cristina Meinhardt</na></co>
<co c="0"><na f="m/Michelsen:Jens" pid="159/9437">Jens Michelsen</na></co>
<co c="0"><na f="m/Mishchenko:Alan" pid="50/976">Alan Mishchenko</na></co>
<co c="0"><na f="m/Mocho:R=_U=_R=" pid="32/4314">R. U. R. Mocho</na></co>
<co c="0"><na f="m/Moll:Francesc" pid="27/5846">Francesc Moll</na></co>
<co c="0"><na f="m/Moreira:Matheus_T=" pid="23/3940">Matheus T. Moreira</na></co>
<co c="0"><na f="m/Moura:Dionatan_S=" pid="11/2691">Dionatan S. Moura</na></co>
<co c="0"><na f="n/Nespolo:Joao_P=" pid="331/6875">Joao P. Nespolo</na></co>
<co c="0"><na f="n/Neto:Walter_Lau" pid="188/8998">Walter Lau Neto</na></co>
<co c="0"><na f="n/Neutzling:Augusto" pid="136/2313">Augusto Neutzling</na></co>
<co c="0"><na f="n/Novales:Sylvain_P=" pid="153/0370">Sylvain P. Novales</na></co>
<co c="0"><na f="n/Nunes:Cicero" pid="136/2289">Cicero Nunes</na></co>
<co c="0"><na f="o/Osorio:M=aacute=rio_C=_B=" pid="88/6285">M&#225;rio C. B. Osorio</na></co>
<co c="0"><na f="p/Pandini:Davide" pid="70/136">Davide Pandini</na></co>
<co c="0"><na f="p/Peralta:Renato_D=" pid="331/7221">Renato D. Peralta</na></co>
<co c="0"><na f="p/Pilato:Christian" pid="28/2305">Christian Pilato</na></co>
<co c="0"><na f="p/Pingali:Keshav" pid="71/5735">Keshav Pingali</na></co>
<co c="0"><na f="p/Poli:Renato_E=_B=" pid="91/2467">Renato E. B. Poli</na></co>
<co c="0" n="2"><na f="p/Possani:Vinicius_N=" pid="121/4474">Vinicius N. Possani</na><na>Vinicius Neves Possani</na></co>
<co c="0"><na f="p/Prado:A=" pid="321/4804">A. Prado</na></co>
<co c="0"><na f="r/Rasmussen:Anders_B=" pid="89/9639">Anders B. Rasmussen</na></co>
<co c="0"><na f="r/Rech:Lucio" pid="159/9389">Lucio Rech</na></co>
<co c="0"><na f="r/Reis:Simone_R=_N=" pid="228/5007">Simone R. N. Reis</na></co>
<co c="0" n="2"><na f="r/Ribas:Renato_P=" pid="75/4916">Renato P. Ribas</na><na>Renato Perez Ribas</na></co>
<co c="0"><na f="r/Ritt:Marcus" pid="86/7006">Marcus Ritt</na></co>
<co c="0" n="2"><na f="r/Rosa_Jr=:Leomar_S=_da" pid="16/5173">Leomar S. da Rosa Jr.</na><na>Leomar Soares da Rosa Jr.</na></co>
<co c="0"><na f="s/Sahakian:Alan_V=" pid="63/1514">Alan V. Sahakian</na></co>
<co c="0"><na f="s/Sampaio:Carlos_A=" pid="37/1482">Carlos A. Sampaio</na></co>
<co c="0"><na f="s/Sapatnekar:Sachin_S=" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</na></co>
<co c="0"><na f="s/Sartori:G=_H=" pid="08/3375">G. H. Sartori</na></co>
<co c="0"><na f="s/Schlinker:Guilherme" pid="129/7260">Guilherme Schlinker</na></co>
<co c="0"><na f="s/Schmitt:Bruno_de_O=" pid="195/4142">Bruno de O. Schmitt</na></co>
<co c="0"><na f="s/Schneider:Felipe_Ribeiro" pid="82/5578">Felipe Ribeiro Schneider</na></co>
<co c="0"><na f="s/Schuch:N=" pid="67/9468">N. Schuch</na></co>
<co c="0"><na f="s/Silva:Digeorgia_N=_da" pid="64/8554">Digeorgia N. da Silva</na></co>
<co c="1"><na f="s/Silveira:Leonardo_Droves" pid="330/4517">Leonardo Droves Silveira</na></co>
<co c="0"><na f="s/Sun:Yuyang" pid="74/10032">Yuyang Sun</na></co>
<co c="0"><na f="t/Togni:Jo=atilde=o_Daniel" pid="25/4305">Jo&#227;o Daniel Togni</na></co>
<co c="0"><na f="v/Valdes:Andres_M=_A=" pid="191/7568">Andres M. A. Valdes</na></co>
<co c="0"><na f="w/Wagner:Fl=aacute=vio_Rech" pid="r/FlavioRechWagner">Fl&#225;vio Rech Wagner</na></co>
<co c="0"><na f="w/Wiltgen:Alberto" pid="136/2374">Alberto Wiltgen</na></co>
<co c="0"><na f="w/Woolaway:Nigel" pid="129/7478">Nigel Woolaway</na></co>
</coauthors>
</dblpperson>

