{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764793312755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764793312756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 17:21:52 2025 " "Processing started: Wed Dec 03 17:21:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764793312756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764793312756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NEANDER -c NEANDER " "Command: quartus_map --read_settings_files=on --write_settings_files=off NEANDER -c NEANDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764793312756 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764793313216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM_teste.vhd" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ROM_teste.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313672 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM_teste.vhd" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ROM_teste.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764793313672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEANDER " "Found entity 1: NEANDER" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764793313677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instruction_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_LOGIC " "Found entity 1: instruction_LOGIC" {  } { { "instruction_LOGIC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/instruction_LOGIC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764793313679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "run_step.bdf 1 1 " "Found 1 design units, including 1 entities, in source file run_step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RUN_STEP " "Found entity 1: RUN_STEP" {  } { { "RUN_STEP.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/RUN_STEP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764793313682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ENCODER_ULA " "Found entity 1: ENCODER_ULA" {  } { { "ENCODER_ULA.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764793313686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NEANDER " "Elaborating entity \"NEANDER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764793313742 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst19 " "Primitive \"GND\" of instance \"inst19\" not used" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 88 160 192 120 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764793313743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ac.bdf 1 1 " "Using design file ac.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "ac.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC AC:inst5 " "Elaborating entity \"AC\" for hierarchy \"AC:inst5\"" {  } { { "NEANDER.bdf" "inst5" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 456 -64 88 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313768 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador AC:inst5\|Multiplexador:inst26 " "Elaborating entity \"Multiplexador\" for hierarchy \"AC:inst5\|Multiplexador:inst26\"" {  } { { "ac.bdf" "inst26" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac.bdf" { { 768 256 352 864 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flaglogic.bdf 1 1 " "Using design file flaglogic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flagLogic " "Found entity 1: flagLogic" {  } { { "flaglogic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/flaglogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagLogic AC:inst5\|flagLogic:inst27 " "Elaborating entity \"flagLogic\" for hierarchy \"AC:inst5\|flagLogic:inst27\"" {  } { { "ac.bdf" "inst27" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac.bdf" { { 776 -176 -80 872 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc.bdf 1 1 " "Using design file uc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:inst4 " "Elaborating entity \"UC\" for hierarchy \"UC:inst4\"" {  } { { "NEANDER.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 728 648 792 1048 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313807 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313808 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313808 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313808 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313808 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313808 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313808 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313808 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313808 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313808 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313808 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313809 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313809 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313809 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313809 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313809 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313809 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313809 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313809 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313809 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313809 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313809 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313809 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313809 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313809 ""}
{ "Warning" "WSGN_SEARCH_FILE" "incpc_logic.bdf 1 1 " "Using design file incpc_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 incPC_logic " "Found entity 1: incPC_logic" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incPC_logic UC:inst4\|incPC_logic:inst14 " "Elaborating entity \"incPC_logic\" for hierarchy \"UC:inst4\|incPC_logic:inst14\"" {  } { { "uc.bdf" "inst14" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313821 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313822 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313822 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 112 56 224 128 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313822 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313822 ""}  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sel_logic.bdf 1 1 " "Using design file sel_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel_LOGIC " "Found entity 1: sel_LOGIC" {  } { { "sel_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sel_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_LOGIC UC:inst4\|sel_LOGIC:inst " "Elaborating entity \"sel_LOGIC\" for hierarchy \"UC:inst4\|sel_LOGIC:inst\"" {  } { { "uc.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 568 696 792 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ac_ch_logic.bdf 1 1 " "Using design file ac_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC_CH_LOGIC " "Found entity 1: AC_CH_LOGIC" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_CH_LOGIC UC:inst4\|AC_CH_LOGIC:inst24 " "Elaborating entity \"AC_CH_LOGIC\" for hierarchy \"UC:inst4\|AC_CH_LOGIC:inst24\"" {  } { { "uc.bdf" "inst24" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313846 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313847 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313847 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313847 ""}  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "go_t0_logic.bdf 1 1 " "Using design file go_t0_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GO_t0_LOGIC " "Found entity 1: GO_t0_LOGIC" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GO_t0_LOGIC UC:inst4\|GO_t0_LOGIC:inst29 " "Elaborating entity \"GO_t0_LOGIC\" for hierarchy \"UC:inst4\|GO_t0_LOGIC:inst29\"" {  } { { "uc.bdf" "inst29" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313859 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313860 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313860 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 40 64 232 56 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313860 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313860 ""}  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313860 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "HLT " "Pin \"HLT\" not connected" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 488 64 232 504 "HLT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764793313861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rem_ch_logic.bdf 1 1 " "Using design file rem_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REM_CH_LOGIC " "Found entity 1: REM_CH_LOGIC" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REM_CH_LOGIC UC:inst4\|REM_CH_LOGIC:inst100 " "Elaborating entity \"REM_CH_LOGIC\" for hierarchy \"UC:inst4\|REM_CH_LOGIC:inst100\"" {  } { { "uc.bdf" "inst100" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313872 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313873 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313873 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 72 56 224 88 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313873 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313873 ""}  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "read_logic.bdf 1 1 " "Using design file read_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 READ_LOGIC " "Found entity 1: READ_LOGIC" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_LOGIC UC:inst4\|READ_LOGIC:inst17 " "Elaborating entity \"READ_LOGIC\" for hierarchy \"UC:inst4\|READ_LOGIC:inst17\"" {  } { { "uc.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313888 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793313889 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313889 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 80 56 224 96 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313889 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313889 ""}  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793313889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod.bdf 1 1 " "Using design file decod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD " "Found entity 1: DECOD" {  } { { "decod.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD DECOD:inst20 " "Elaborating entity \"DECOD\" for hierarchy \"DECOD:inst20\"" {  } { { "NEANDER.bdf" "inst20" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 584 328 448 808 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.bdf 1 1 " "Using design file decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder DECOD:inst20\|Decoder:inst " "Elaborating entity \"Decoder\" for hierarchy \"DECOD:inst20\|Decoder:inst\"" {  } { { "decod.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decod.bdf" { { 16 984 1128 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313944 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst21 " "Block or symbol \"AND4\" of instance \"inst21\" overlaps another block or symbol" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder.bdf" { { 544 976 1040 624 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1764793313944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ri.bdf 1 1 " "Using design file ri.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "ri.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RI RI:inst2 " "Elaborating entity \"RI\" for hierarchy \"RI:inst2\"" {  } { { "NEANDER.bdf" "inst2" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 496 592 736 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUN_STEP RUN_STEP:inst22 " "Elaborating entity \"RUN_STEP\" for hierarchy \"RUN_STEP:inst22\"" {  } { { "NEANDER.bdf" "inst22" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 64 -448 -320 160 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313961 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8bit.bdf 1 1 " "Using design file mux8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8bit " "Found entity 1: Mux8bit" {  } { { "mux8bit.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/mux8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8bit Mux8bit:inst14 " "Elaborating entity \"Mux8bit\" for hierarchy \"Mux8bit:inst14\"" {  } { { "NEANDER.bdf" "inst14" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 424 432 560 520 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mdr.bdf 1 1 " "Using design file mdr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "mdr.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/mdr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793313988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793313988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst7 " "Elaborating entity \"MDR\" for hierarchy \"MDR:inst7\"" {  } { { "NEANDER.bdf" "inst7" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 344 1128 1304 472 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793313989 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "register.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER MDR:inst7\|REGISTER:inst " "Elaborating entity \"REGISTER\" for hierarchy \"MDR:inst7\|REGISTER:inst\"" {  } { { "mdr.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/mdr.bdf" { { 240 392 568 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst25 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst25\"" {  } { { "NEANDER.bdf" "inst25" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 64 1184 1376 144 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314008 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar.bdf 1 1 " "Using design file mar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "mar.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/mar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst8 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst8\"" {  } { { "NEANDER.bdf" "inst8" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 64 672 848 192 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst13 " "Elaborating entity \"PC\" for hierarchy \"PC:inst13\"" {  } { { "NEANDER.bdf" "inst13" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 56 -40 160 152 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314043 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.bdf 1 1 " "Using design file timer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "timer.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst\"" {  } { { "NEANDER.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 952 1168 1288 1080 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3x8.bdf 1 1 " "Using design file decoder3x8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3x8 " "Found entity 1: Decoder3x8" {  } { { "decoder3x8.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 TIMER:inst\|Decoder3x8:inst4 " "Elaborating entity \"Decoder3x8\" for hierarchy \"TIMER:inst\|Decoder3x8:inst4\"" {  } { { "timer.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/timer.bdf" { { 264 1544 1672 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.bdf 1 1 " "Using design file ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst23 " "Elaborating entity \"ula\" for hierarchy \"ula:inst23\"" {  } { { "NEANDER.bdf" "inst23" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 632 -56 80 728 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314090 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "ula.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ula.bdf" { { 384 328 360 416 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764793314091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumcla.bdf 1 1 " "Using design file sumcla.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sumCLA " "Found entity 1: sumCLA" {  } { { "sumcla.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sumcla.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumCLA ula:inst23\|sumCLA:inst8 " "Elaborating entity \"sumCLA\" for hierarchy \"ula:inst23\|sumCLA:inst8\"" {  } { { "ula.bdf" "inst8" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ula.bdf" { { 328 -136 -8 424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clalogic.bdf 1 1 " "Using design file clalogic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLAlogic " "Found entity 1: CLAlogic" {  } { { "clalogic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/clalogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAlogic ula:inst23\|sumCLA:inst8\|CLAlogic:inst4 " "Elaborating entity \"CLAlogic\" for hierarchy \"ula:inst23\|sumCLA:inst8\|CLAlogic:inst4\"" {  } { { "sumcla.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sumcla.bdf" { { 208 624 752 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderunit.bdf 1 1 " "Using design file adderunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adderUnit " "Found entity 1: adderUnit" {  } { { "adderunit.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/adderunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderUnit ula:inst23\|sumCLA:inst8\|adderUnit:inst " "Elaborating entity \"adderUnit\" for hierarchy \"ula:inst23\|sumCLA:inst8\|adderUnit:inst\"" {  } { { "sumcla.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sumcla.bdf" { { 48 320 416 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.bdf 1 1 " "Using design file multiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ula:inst23\|multiplier:inst13 " "Elaborating entity \"multiplier\" for hierarchy \"ula:inst23\|multiplier:inst13\"" {  } { { "ula.bdf" "inst13" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ula.bdf" { { 568 312 440 664 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.bdf 1 1 " "Using design file halfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfadder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder ula:inst23\|multiplier:inst13\|halfAdder:inst1 " "Elaborating entity \"halfAdder\" for hierarchy \"ula:inst23\|multiplier:inst13\|halfAdder:inst1\"" {  } { { "multiplier.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplier.bdf" { { 160 -424 -328 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ula:inst23\|multiplier:inst13\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"ula:inst23\|multiplier:inst13\|FullAdder:inst\"" {  } { { "multiplier.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplier.bdf" { { 160 -240 -144 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENCODER_ULA ENCODER_ULA:inst1 " "Elaborating entity \"ENCODER_ULA\" for hierarchy \"ENCODER_ULA:inst1\"" {  } { { "NEANDER.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 760 -264 -72 920 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pencoder.bdf 1 1 " "Using design file pencoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pencoder " "Found entity 1: Pencoder" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764793314228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pencoder ENCODER_ULA:inst1\|Pencoder:inst " "Elaborating entity \"Pencoder\" for hierarchy \"ENCODER_ULA:inst1\|Pencoder:inst\"" {  } { { "ENCODER_ULA.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ENCODER_ULA.bdf" { { 216 648 776 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314228 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "notA\[6..2\] " "Not all bits in bus \"notA\[6..2\]\" are used" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } { 272 408 496 288 "notA\[4\]" "" } { 288 408 496 304 "notA\[6\]" "" } { 208 408 480 224 "notA\[4\]" "" } { 184 416 488 200 "notA\[6\]" "" } { 440 416 488 456 "notA\[5\]" "" } { 352 416 496 368 "notA\[6\]" "" } { 424 400 496 440 "notA\[4\]" "" } { 488 408 488 504 "notA\[4\]" "" } { 176 272 321 192 "notA\[6\]" "" } { 272 272 319 288 "notA\[5\]" "" } { 328 272 313 344 "notA\[4\]" "" } { 376 269 313 392 "notA\[2\]" "" } { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764793314229 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "notA " "Converted elements in bus name \"notA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[2\] notA2 " "Converted element name(s) from \"notA\[2\]\" to \"notA2\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 272 408 496 288 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 288 408 496 304 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 208 408 480 224 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 184 416 488 200 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 440 416 488 456 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 352 416 496 368 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 424 400 496 440 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 488 408 488 504 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[6\] notA6 " "Converted element name(s) from \"notA\[6\]\" to \"notA6\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 176 272 321 192 "notA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 272 272 319 288 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[4\] notA4 " "Converted element name(s) from \"notA\[4\]\" to \"notA4\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 328 272 313 344 "notA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[2\] notA2 " "Converted element name(s) from \"notA\[2\]\" to \"notA2\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 376 269 313 392 "notA\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "notA\[5\] notA5 " "Converted element name(s) from \"notA\[5\]\" to \"notA5\"" {  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314229 ""}  } { { "pencoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/pencoder.bdf" { { 256 408 496 272 "notA\[2\]" "" } { 272 408 496 288 "notA\[4\]" "" } { 288 408 496 304 "notA\[6\]" "" } { 208 408 480 224 "notA\[4\]" "" } { 184 416 488 200 "notA\[6\]" "" } { 440 416 488 456 "notA\[5\]" "" } { 352 416 496 368 "notA\[6\]" "" } { 424 400 496 440 "notA\[4\]" "" } { 488 408 488 504 "notA\[4\]" "" } { 176 272 321 192 "notA\[6\]" "" } { 272 272 319 288 "notA\[5\]" "" } { 328 272 313 344 "notA\[4\]" "" } { 376 269 313 392 "notA\[2\]" "" } { 528 408 487 544 "notA\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764793314229 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RUN_STEP:inst22\|Multiplexador:inst\|inst5~0 " "Found clock multiplexer RUN_STEP:inst22\|Multiplexador:inst\|inst5~0" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplexador.bdf" { { 128 584 648 176 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1764793314583 "|NEANDER|RUN_STEP:inst22|Multiplexador:inst|inst5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1764793314583 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ROM:inst25\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:inst25\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764793314756 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764793314756 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764793314756 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764793314756 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764793314756 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764793314756 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE NEANDER.NEANDER0.rtl.mif " "Parameter INIT_FILE set to NEANDER.NEANDER0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764793314756 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764793314756 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764793314756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst25\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ROM:inst25\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764793314814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst25\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ROM:inst25\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE NEANDER.NEANDER0.rtl.mif " "Parameter \"INIT_FILE\" = \"NEANDER.NEANDER0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764793314816 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764793314816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmv " "Found entity 1: altsyncram_bmv" {  } { { "db/altsyncram_bmv.tdf" "" { Text "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/db/altsyncram_bmv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764793314893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764793314893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764793315535 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1764793316087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764793316422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764793316422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764793316532 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764793316532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764793316532 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1764793316532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764793316532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764793316561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 17:21:56 2025 " "Processing ended: Wed Dec 03 17:21:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764793316561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764793316561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764793316561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764793316561 ""}
