[
  {
    "name": "SLV_REG0",
    "address": "0x10000",
    "description": "[31:0]: slv_reg0",
    "section": "slv_regs"
  },
  {
    "name": "SLV_REG1",
    "address": "0x11000",
    "description": "[31:0]: slv_reg1",
    "section": "slv_regs"
  },
  {
    "name": "SLV_REG2",
    "address": "0x12000",
    "description": "[31:0]: slv_reg2",
    "section": "slv_regs"
  },
  {
    "name": "SLV_REG3",
    "address": "0x13000",
    "description": "[31:0]: slv_reg3",
    "section": "slv_regs"
  },
  {
    "name": "RAM_REGION",
    "address": "0x14000",
    "description": "[31:0]: ram_data (0x00-0x20)",
    "section": "slv_ram"
  },
  {
    "name": "CONTROL",
    "address": "0x18000",
    "description": "[0]: restart_req - System restart request",
    "section": "acm2108"
  },
  {
    "name": "STATUS",
    "address": "0x18004",
    "description": "[1]: ddr_init, [0]: pll_locked - System status",
    "section": "acm2108"
  },
  {
    "name": "CHANNEL_SEL",
    "address": "0x18008",
    "description": "[7:0]: channel_sel - ADC channel selection",
    "section": "acm2108"
  },
  {
    "name": "DATA_NUM",
    "address": "0x1800C",
    "description": "[31:0]: data_num - Number of data samples",
    "section": "acm2108"
  },
  {
    "name": "ADC_SPEED",
    "address": "0x18010",
    "description": "[31:0]: adc_speed - ADC sampling speed",
    "section": "acm2108"
  },
  {
    "name": "RESTART",
    "address": "0x18014",
    "description": "[0]: restart_req - ADC restart (auto-clear)",
    "section": "acm2108"
  },
  {
    "name": "DDS_CONTROL",
    "address": "0x18018",
    "description": "[0]: dds_restart - DDS restart (auto-clear)",
    "section": "acm2108"
  },
  {
    "name": "DDS_WAVE_SEL",
    "address": "0x1801C",
    "description": "[2:0]: wave_sel - DDS waveform selection",
    "section": "acm2108"
  },
  {
    "name": "DDS_FTW",
    "address": "0x18020",
    "description": "[31:0]: ftw - DDS Frequency Tuning Word",
    "section": "acm2108"
  },
  {
    "name": "DDR_STATUS",
    "address": "0x18024",
    "description": "[0]: ddr_init - DDR3 init status",
    "section": "acm2108"
  },
  {
    "name": "SIG_CONTROL",
    "address": "0x1C000",
    "description": "[0]: enable - Enable signal measurement",
    "section": "signal_measure"
  },
  {
    "name": "SIG_STATUS",
    "address": "0x1C004",
    "description": "[0]: busy, [1]: finish - Measurement status",
    "section": "signal_measure"
  },
  {
    "name": "SIG_PERIOD",
    "address": "0x1C008",
    "description": "[25:0]: period_out - Measured period",
    "section": "signal_measure"
  },
  {
    "name": "SIG_HIGH_TIME",
    "address": "0x1C00C",
    "description": "[19:0]: high_time - Measured high time",
    "section": "signal_measure"
  },
  {
    "name": "BS_CONTROL",
    "address": "0x20000",
    "description": "[0]: sync_enable, [1]: arm_load, [2]: group_start",
    "section": "bitseq"
  },
  {
    "name": "BS_STATUS",
    "address": "0x20004",
    "description": "[7:0]: playing - Channel playing status",
    "section": "bitseq"
  },
  {
    "name": "BS_ARM_MASK",
    "address": "0x20008",
    "description": "[7:0]: arm_mask_in - Channel arm mask",
    "section": "bitseq"
  },
  {
    "name": "BS_START_CH",
    "address": "0x2000C",
    "description": "[7:0]: start_ch_bus - Channel start",
    "section": "bitseq"
  },
  {
    "name": "BS_STOP_CH",
    "address": "0x20010",
    "description": "[7:0]: stop_ch_bus - Channel stop",
    "section": "bitseq"
  },
  {
    "name": "BS_WR_CTRL",
    "address": "0x20014",
    "description": "[2:0]: wr_ch, [7]: wr_en - Write control",
    "section": "bitseq"
  },
  {
    "name": "BS_WR_ADDR",
    "address": "0x20018",
    "description": "[7:0]: wr_addr - Write address",
    "section": "bitseq"
  },
  {
    "name": "BS_WR_DATA",
    "address": "0x2001C",
    "description": "[0]: wr_bit - Write data bit",
    "section": "bitseq"
  },
  {
    "name": "LEN_CH0",
    "address": "0x20020",
    "description": "[31:0]: len - Channel 0 sequence length",
    "section": "bitseq"
  },
  {
    "name": "LEN_CH1",
    "address": "0x20024",
    "description": "[31:0]: len - Channel 1 sequence length",
    "section": "bitseq"
  },
  {
    "name": "LEN_CH2",
    "address": "0x20028",
    "description": "[31:0]: len - Channel 2 sequence length",
    "section": "bitseq"
  },
  {
    "name": "LEN_CH3",
    "address": "0x2002C",
    "description": "[31:0]: len - Channel 3 sequence length",
    "section": "bitseq"
  },
  {
    "name": "LEN_CH4",
    "address": "0x20030",
    "description": "[31:0]: len - Channel 4 sequence length",
    "section": "bitseq"
  },
  {
    "name": "LEN_CH5",
    "address": "0x20034",
    "description": "[31:0]: len - Channel 5 sequence length",
    "section": "bitseq"
  },
  {
    "name": "LEN_CH6",
    "address": "0x20038",
    "description": "[31:0]: len - Channel 6 sequence length",
    "section": "bitseq"
  },
  {
    "name": "LEN_CH7",
    "address": "0x2003C",
    "description": "[31:0]: len - Channel 7 sequence length",
    "section": "bitseq"
  },
  {
    "name": "RATE_DIV_CH0",
    "address": "0x20040",
    "description": "[31:0]: rate_div - Channel 0 rate divider",
    "section": "bitseq"
  },
  {
    "name": "RATE_DIV_CH1",
    "address": "0x20044",
    "description": "[31:0]: rate_div - Channel 1 rate divider",
    "section": "bitseq"
  },
  {
    "name": "RATE_DIV_CH2",
    "address": "0x20048",
    "description": "[31:0]: rate_div - Channel 2 rate divider",
    "section": "bitseq"
  },
  {
    "name": "RATE_DIV_CH3",
    "address": "0x2004C",
    "description": "[31:0]: rate_div - Channel 3 rate divider",
    "section": "bitseq"
  },
  {
    "name": "RATE_DIV_CH4",
    "address": "0x20050",
    "description": "[31:0]: rate_div - Channel 4 rate divider",
    "section": "bitseq"
  },
  {
    "name": "RATE_DIV_CH5",
    "address": "0x20054",
    "description": "[31:0]: rate_div - Channel 5 rate divider",
    "section": "bitseq"
  },
  {
    "name": "RATE_DIV_CH6",
    "address": "0x20058",
    "description": "[31:0]: rate_div - Channel 6 rate divider",
    "section": "bitseq"
  },
  {
    "name": "RATE_DIV_CH7",
    "address": "0x2005C",
    "description": "[31:0]: rate_div - Channel 7 rate divider",
    "section": "bitseq"
  },
  {
    "name": "PHASE_OFF_CH0",
    "address": "0x20060",
    "description": "[31:0]: phase_off - Channel 0 phase offset",
    "section": "bitseq"
  },
  {
    "name": "PHASE_OFF_CH1",
    "address": "0x20064",
    "description": "[31:0]: phase_off - Channel 1 phase offset",
    "section": "bitseq"
  },
  {
    "name": "PHASE_OFF_CH2",
    "address": "0x20068",
    "description": "[31:0]: phase_off - Channel 2 phase offset",
    "section": "bitseq"
  },
  {
    "name": "PHASE_OFF_CH3",
    "address": "0x2006C",
    "description": "[31:0]: phase_off - Channel 3 phase offset",
    "section": "bitseq"
  },
  {
    "name": "PHASE_OFF_CH4",
    "address": "0x20070",
    "description": "[31:0]: phase_off - Channel 4 phase offset",
    "section": "bitseq"
  },
  {
    "name": "PHASE_OFF_CH5",
    "address": "0x20074",
    "description": "[31:0]: phase_off - Channel 5 phase offset",
    "section": "bitseq"
  },
  {
    "name": "PHASE_OFF_CH6",
    "address": "0x20078",
    "description": "[31:0]: phase_off - Channel 6 phase offset",
    "section": "bitseq"
  },
  {
    "name": "PHASE_OFF_CH7",
    "address": "0x2007C",
    "description": "[31:0]: phase_off - Channel 7 phase offset",
    "section": "bitseq"
  },
  {
    "name": "UART_CONFIG",
    "address": "0x24000",
    "description": "[31:0] clk_div for baud rate generation",
    "section": "uart_engine"
  },
  {
    "name": "UART_PARITY_CFG",
    "address": "0x24004",
    "description": "[0] check_en, [2:1] check_type",
    "section": "uart_engine"
  },
  {
    "name": "UART_FRAME_CFG",
    "address": "0x24008",
    "description": "[1:0] data_bit, [3:2] stop_bit",
    "section": "uart_engine"
  },
  {
    "name": "UART_TX_DATA",
    "address": "0x24010",
    "description": "[7:0] Data to be written to TX FIFO",
    "section": "uart_engine"
  },
  {
    "name": "UART_TX_CTRL",
    "address": "0x24014",
    "description": "[0] tx_fifo_wr_en (pulse), [1] tx_start_pulse (pulse)",
    "section": "uart_engine"
  },
  {
    "name": "UART_RX_DATA",
    "address": "0x24020",
    "description": "[7:0] Data read from RX FIFO",
    "section": "uart_engine"
  },
  {
    "name": "UART_RX_CTRL",
    "address": "0x24024",
    "description": "[0] rx_fifo_rd_en (pulse), [1] rx_start_pulse (pulse)",
    "section": "uart_engine"
  },
  {
    "name": "UART_STATUS",
    "address": "0x24030",
    "description": "[0] tx_busy, [1] rx_busy, [2] rx_error",
    "section": "uart_engine"
  },
  {
    "name": "UART_TX_COUNT",
    "address": "0x24034",
    "description": "[15:0] tx_byte_count",
    "section": "uart_engine"
  },
  {
    "name": "UART_RX_COUNT",
    "address": "0x24038",
    "description": "[15:0] rx_byte_count",
    "section": "uart_engine"
  },
  {
    "name": "UART_FIFO_STATUS",
    "address": "0x2403C",
    "description": "[10:0] tx_fifo_data_count, [26:16] rx_fifo_data_count",
    "section": "uart_engine"
  },
  {
    "name": "SPI_CONFIG",
    "address": "0x28000",
    "description": "[31:0] clk_div for SPI clock generation",
    "section": "spi_engine"
  },
  {
    "name": "SPI_CONTROL",
    "address": "0x28004",
    "description": "[0] spi_enable, [2:1] spi_mode, [3] spi_msb_first",
    "section": "spi_engine"
  },
  {
    "name": "SPI_TX_DATA",
    "address": "0x28010",
    "description": "[7:0] Data to be written to TX FIFO",
    "section": "spi_engine"
  },
  {
    "name": "SPI_TX_CTRL",
    "address": "0x28014",
    "description": "[0] tx_fifo_wr_en (pulse), [1] tx_start_pulse (pulse)",
    "section": "spi_engine"
  },
  {
    "name": "SPI_RX_DATA",
    "address": "0x28020",
    "description": "[7:0] Data read from RX FIFO",
    "section": "spi_engine"
  },
  {
    "name": "SPI_RX_CTRL",
    "address": "0x28024",
    "description": "[0] rx_fifo_rd_en (pulse), [1] rx_start_pulse (pulse)",
    "section": "spi_engine"
  },
  {
    "name": "SPI_STATUS",
    "address": "0x28030",
    "description": "[0] spi_busy, [1] spi_mosi_oe",
    "section": "spi_engine"
  },
  {
    "name": "SPI_TX_COUNT",
    "address": "0x28034",
    "description": "[15:0] spi_tx_count",
    "section": "spi_engine"
  },
  {
    "name": "SPI_RX_COUNT",
    "address": "0x28038",
    "description": "[15:0] spi_rx_count",
    "section": "spi_engine"
  },
  {
    "name": "SPI_FIFO_STATUS",
    "address": "0x2803C",
    "description": "[0] tx_fifo_full, [1] rx_fifo_empty, [12:2] tx_fifo_data_count, [23:13] rx_fifo_data_count",
    "section": "spi_engine"
  },
  {
    "name": "SPI_PIN_STATUS",
    "address": "0x28040",
    "description": "[0] spi_sck, [1] spi_mosi, [2] spi_miso, [3] spi_cs",
    "section": "spi_engine"
  },
  {
    "name": "PWM_CONTROL",
    "address": "0x2C000",
    "description": "[0]: pwm_enable, [8:1]: pwm_channel_enable",
    "section": "pwm_engine"
  },
  {
    "name": "PWM_CH_SEL",
    "address": "0x2C004",
    "description": "[2:0]: channel_config (select which channel to configure)",
    "section": "pwm_engine"
  },
  {
    "name": "PWM_HIGH_COUNT",
    "address": "0x2C008",
    "description": "[31:0]: pwm_high_count (for selected channel)",
    "section": "pwm_engine"
  },
  {
    "name": "PWM_LOW_COUNT",
    "address": "0x2C00C",
    "description": "[31:0]: pwm_low_count (for selected channel)",
    "section": "pwm_engine"
  },
  {
    "name": "PWM_CONFIG_SET",
    "address": "0x2C010",
    "description": "[0]: config_set (write 1 to apply, auto-clear)",
    "section": "pwm_engine"
  },
  {
    "name": "PWM_OUTPUT",
    "address": "0x2C014",
    "description": "[7:0]: current PWM output states",
    "section": "pwm_engine"
  },
  {
    "name": "PWM_CH_STATUS",
    "address": "0x2C018",
    "description": "[7:0]: channel enable status",
    "section": "pwm_engine"
  },
  {
    "name": "I2C_CONFIG",
    "address": "0x30000",
    "description": "[31:0] clk_div for SCL generation",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_CONTROL",
    "address": "0x30004",
    "description": "[0] i2c_enable, [1] i2c_master_mode, [2] i2c_10bit_addr, [3] i2c_restart",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_DEV_ADDR",
    "address": "0x30008",
    "description": "[9:0] i2c_dev_addr",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_TRANS_CFG",
    "address": "0x3000C",
    "description": "[7:0] tx_count, [15:8] rx_count, [30] tx_start_pulse, [31] rx_start_pulse",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_TX_DATA",
    "address": "0x30010",
    "description": "[7:0] Data for TX FIFO",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_TX_CTRL",
    "address": "0x30014",
    "description": "[0] tx_fifo_wr_en (pulse)",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_RX_DATA",
    "address": "0x30020",
    "description": "[7:0] Data from RX FIFO",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_RX_CTRL",
    "address": "0x30024",
    "description": "[0] rx_fifo_rd_en (pulse)",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_STATUS",
    "address": "0x30030",
    "description": "[0] busy, [1] done, [2] ack_error",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_CNT_STATUS",
    "address": "0x30034",
    "description": "[7:0] tx_count_rem, [15:8] rx_count_rem",
    "section": "i2c_engine"
  },
  {
    "name": "I2C_FIFO_STATUS",
    "address": "0x30038",
    "description": "[10:0] tx_fifo_data_count, [26:16] rx_fifo_data_count",
    "section": "i2c_engine"
  },
  {
    "name": "DAC_CONTROL",
    "address": "0x34000",
    "description": "[0]: dds_enable",
    "section": "dac_engine"
  },
  {
    "name": "DAC_STATUS",
    "address": "0x34004",
    "description": "[0]: waveform_ready (indicates BRAM is full)",
    "section": "dac_engine"
  },
  {
    "name": "DAC_FREQUENCY",
    "address": "0x34008",
    "description": "[31:0]: frequency control word for DDS",
    "section": "dac_engine"
  },
  {
    "name": "DAC_AMPLITUDE",
    "address": "0x3400C",
    "description": "[7:0]: amplitude scaling factor",
    "section": "dac_engine"
  },
  {
    "name": "DAC_WAVE_DATA",
    "address": "0x34010",
    "description": "[7:0]: data to write into waveform BRAM",
    "section": "dac_engine"
  },
  {
    "name": "DAC_WAVE_WR",
    "address": "0x34014",
    "description": "[0]: write enable pulse to write WAVE_DATA into BRAM",
    "section": "dac_engine"
  },
  {
    "name": "DAC_OUTPUT",
    "address": "0x34018",
    "description": "[7:0]: current live DAC output value",
    "section": "dac_engine"
  }
]
