
*** Running vivado
    with args -log dma_axi_bram_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axi_bram_ctrl_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dma_axi_bram_ctrl_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1069.652 ; gain = 132.086 ; free physical = 2007 ; free virtual = 12598
INFO: [Synth 8-638] synthesizing module 'dma_axi_bram_ctrl_0_0' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_bram_ctrl_0_0/synth/dma_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (4#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (5#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (6#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (7#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-256] done synthesizing module 'dma_axi_bram_ctrl_0_0' (14#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_bram_ctrl_0_0/synth/dma_axi_bram_ctrl_0_0.vhd:108]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1184.125 ; gain = 246.559 ; free physical = 1826 ; free virtual = 12417
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1184.125 ; gain = 246.559 ; free physical = 1832 ; free virtual = 12423
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1455.984 ; gain = 0.004 ; free physical = 1496 ; free virtual = 12085
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1455.984 ; gain = 518.418 ; free physical = 1458 ; free virtual = 12053
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1455.984 ; gain = 518.418 ; free physical = 1458 ; free virtual = 12053
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1455.984 ; gain = 518.418 ; free physical = 1456 ; free virtual = 12051
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1455.984 ; gain = 518.418 ; free physical = 1457 ; free virtual = 12054
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 1455.988 ; gain = 518.422 ; free physical = 1424 ; free virtual = 12024
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 1455.988 ; gain = 518.422 ; free physical = 1390 ; free virtual = 12010
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 1459.980 ; gain = 522.414 ; free physical = 1384 ; free virtual = 12006
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 1475.996 ; gain = 538.430 ; free physical = 1343 ; free virtual = 11980
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1476.000 ; gain = 538.434 ; free physical = 1348 ; free virtual = 11980
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1476.000 ; gain = 538.434 ; free physical = 1348 ; free virtual = 11980
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1476.000 ; gain = 538.434 ; free physical = 1347 ; free virtual = 11979
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1476.000 ; gain = 538.434 ; free physical = 1347 ; free virtual = 11979
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1476.000 ; gain = 538.434 ; free physical = 1346 ; free virtual = 11979
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1476.000 ; gain = 538.434 ; free physical = 1346 ; free virtual = 11979

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     1|
|2     |LUT2    |    21|
|3     |LUT3    |    54|
|4     |LUT4    |    45|
|5     |LUT5    |    36|
|6     |LUT6    |   118|
|7     |MUXCY_L |     3|
|8     |SRL16E  |    12|
|9     |XORCY   |     4|
|10    |FDR     |     1|
|11    |FDRE    |   237|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1476.000 ; gain = 538.434 ; free physical = 1346 ; free virtual = 11979
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1476.004 ; gain = 470.934 ; free physical = 1311 ; free virtual = 11940
