ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB72:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  44:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** UART_HandleTypeDef huart1;
  49:Core/Src/main.c **** UART_HandleTypeDef huart2;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/main.c **** void SystemClock_Config(void);
  57:Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:Core/Src/main.c **** static void MX_I2C1_Init(void);
  59:Core/Src/main.c **** static void MX_I2C2_Init(void);
  60:Core/Src/main.c **** static void MX_SPI1_Init(void);
  61:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  62:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****  * @brief  The application entry point.
  74:Core/Src/main.c ****  * @retval int
  75:Core/Src/main.c ****  */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_I2C1_Init();
 102:Core/Src/main.c ****   MX_I2C2_Init();
 103:Core/Src/main.c ****   MX_SPI1_Init();
 104:Core/Src/main.c ****   MX_USART1_UART_Init();
 105:Core/Src/main.c ****   MX_USART2_UART_Init();
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE END 2 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* Infinite loop */
 111:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 112:Core/Src/main.c ****   while (1)
 113:Core/Src/main.c ****   {
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     // toggle leds
 116:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 117:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 118:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 119:Core/Src/main.c ****     HAL_Delay(300);
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE END WHILE */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 124:Core/Src/main.c ****   }
 125:Core/Src/main.c ****   /* USER CODE END 3 */
 126:Core/Src/main.c **** }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /**
 129:Core/Src/main.c ****  * @brief System Clock Configuration
 130:Core/Src/main.c ****  * @retval None
 131:Core/Src/main.c ****  */
 132:Core/Src/main.c **** void SystemClock_Config(void)
 133:Core/Src/main.c **** {
 134:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 135:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 138:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 139:Core/Src/main.c ****    */
 140:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 147:Core/Src/main.c ****   {
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 4


 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 152:Core/Src/main.c ****    */
 153:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c **** }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /**
 166:Core/Src/main.c ****  * @brief I2C1 Initialization Function
 167:Core/Src/main.c ****  * @param None
 168:Core/Src/main.c ****  * @retval None
 169:Core/Src/main.c ****  */
 170:Core/Src/main.c **** static void MX_I2C1_Init(void)
 171:Core/Src/main.c **** {
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 180:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 181:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 182:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 183:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 184:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 185:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 186:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 187:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 188:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 189:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     Error_Handler();
 192:Core/Src/main.c ****   }
 193:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 196:Core/Src/main.c **** }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /**
 199:Core/Src/main.c ****  * @brief I2C2 Initialization Function
 200:Core/Src/main.c ****  * @param None
 201:Core/Src/main.c ****  * @retval None
 202:Core/Src/main.c ****  */
 203:Core/Src/main.c **** static void MX_I2C2_Init(void)
 204:Core/Src/main.c **** {
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 213:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 214:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 215:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 216:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 217:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 218:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 219:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 220:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 221:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 222:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 229:Core/Src/main.c **** }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** /**
 232:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 233:Core/Src/main.c ****  * @param None
 234:Core/Src/main.c ****  * @retval None
 235:Core/Src/main.c ****  */
 236:Core/Src/main.c **** static void MX_SPI1_Init(void)
 237:Core/Src/main.c **** {
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 246:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 247:Core/Src/main.c ****   hspi1.Instance = SPI1;
 248:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 249:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 250:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 251:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 252:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 253:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 254:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 255:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 256:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 257:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 258:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 259:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 260:Core/Src/main.c ****   {
 261:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 6


 262:Core/Src/main.c ****   }
 263:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 266:Core/Src/main.c **** }
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** /**
 269:Core/Src/main.c ****  * @brief USART1 Initialization Function
 270:Core/Src/main.c ****  * @param None
 271:Core/Src/main.c ****  * @retval None
 272:Core/Src/main.c ****  */
 273:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 274:Core/Src/main.c **** {
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 283:Core/Src/main.c ****   huart1.Instance = USART1;
 284:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 285:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 286:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 287:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 288:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 289:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 290:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 291:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 292:Core/Src/main.c ****   {
 293:Core/Src/main.c ****     Error_Handler();
 294:Core/Src/main.c ****   }
 295:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 298:Core/Src/main.c **** }
 299:Core/Src/main.c **** 
 300:Core/Src/main.c **** /**
 301:Core/Src/main.c ****  * @brief USART2 Initialization Function
 302:Core/Src/main.c ****  * @param None
 303:Core/Src/main.c ****  * @retval None
 304:Core/Src/main.c ****  */
 305:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 306:Core/Src/main.c **** {
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 315:Core/Src/main.c ****   huart2.Instance = USART2;
 316:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 317:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 318:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 7


 319:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 320:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 321:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 322:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 323:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 330:Core/Src/main.c **** }
 331:Core/Src/main.c **** 
 332:Core/Src/main.c **** /**
 333:Core/Src/main.c ****  * @brief GPIO Initialization Function
 334:Core/Src/main.c ****  * @param None
 335:Core/Src/main.c ****  * @retval None
 336:Core/Src/main.c ****  */
 337:Core/Src/main.c **** static void MX_GPIO_Init(void)
 338:Core/Src/main.c **** {
  26              		.loc 1 338 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 32
  33              		.cfi_offset 4, -32
  34              		.cfi_offset 5, -28
  35              		.cfi_offset 6, -24
  36              		.cfi_offset 7, -20
  37              		.cfi_offset 8, -16
  38              		.cfi_offset 9, -12
  39              		.cfi_offset 10, -8
  40              		.cfi_offset 14, -4
  41 0004 88B0     		sub	sp, sp, #32
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 64
 339:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 339 3 view .LVU1
  45              		.loc 1 339 20 is_stmt 0 view .LVU2
  46 0006 04AD     		add	r5, sp, #16
  47 0008 0024     		movs	r4, #0
  48 000a 0494     		str	r4, [sp, #16]
  49 000c 0594     		str	r4, [sp, #20]
  50 000e 0694     		str	r4, [sp, #24]
  51 0010 0794     		str	r4, [sp, #28]
 340:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 345:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 345 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 345 3 view .LVU4
  55              		.loc 1 345 3 view .LVU5
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 8


  56 0012 3C4B     		ldr	r3, .L3
  57 0014 9A69     		ldr	r2, [r3, #24]
  58 0016 42F01002 		orr	r2, r2, #16
  59 001a 9A61     		str	r2, [r3, #24]
  60              		.loc 1 345 3 view .LVU6
  61 001c 9A69     		ldr	r2, [r3, #24]
  62 001e 02F01002 		and	r2, r2, #16
  63 0022 0092     		str	r2, [sp]
  64              		.loc 1 345 3 view .LVU7
  65 0024 009A     		ldr	r2, [sp]
  66              	.LBE4:
  67              		.loc 1 345 3 view .LVU8
 346:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  68              		.loc 1 346 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 346 3 view .LVU10
  71              		.loc 1 346 3 view .LVU11
  72 0026 9A69     		ldr	r2, [r3, #24]
  73 0028 42F02002 		orr	r2, r2, #32
  74 002c 9A61     		str	r2, [r3, #24]
  75              		.loc 1 346 3 view .LVU12
  76 002e 9A69     		ldr	r2, [r3, #24]
  77 0030 02F02002 		and	r2, r2, #32
  78 0034 0192     		str	r2, [sp, #4]
  79              		.loc 1 346 3 view .LVU13
  80 0036 019A     		ldr	r2, [sp, #4]
  81              	.LBE5:
  82              		.loc 1 346 3 view .LVU14
 347:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 347 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 347 3 view .LVU16
  86              		.loc 1 347 3 view .LVU17
  87 0038 9A69     		ldr	r2, [r3, #24]
  88 003a 42F00402 		orr	r2, r2, #4
  89 003e 9A61     		str	r2, [r3, #24]
  90              		.loc 1 347 3 view .LVU18
  91 0040 9A69     		ldr	r2, [r3, #24]
  92 0042 02F00402 		and	r2, r2, #4
  93 0046 0292     		str	r2, [sp, #8]
  94              		.loc 1 347 3 view .LVU19
  95 0048 029A     		ldr	r2, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 347 3 view .LVU20
 348:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 348 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 348 3 view .LVU22
 101              		.loc 1 348 3 view .LVU23
 102 004a 9A69     		ldr	r2, [r3, #24]
 103 004c 42F00802 		orr	r2, r2, #8
 104 0050 9A61     		str	r2, [r3, #24]
 105              		.loc 1 348 3 view .LVU24
 106 0052 9B69     		ldr	r3, [r3, #24]
 107 0054 03F00803 		and	r3, r3, #8
 108 0058 0393     		str	r3, [sp, #12]
 109              		.loc 1 348 3 view .LVU25
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 9


 110 005a 039B     		ldr	r3, [sp, #12]
 111              	.LBE7:
 112              		.loc 1 348 3 view .LVU26
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 351:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, LED1_Pin | LED2_Pin | LED3_Pin, GPIO_PIN_RESET);
 113              		.loc 1 351 3 view .LVU27
 114 005c DFF8A8A0 		ldr	r10, .L3+4
 115 0060 2246     		mov	r2, r4
 116 0062 4FF46041 		mov	r1, #57344
 117 0066 5046     		mov	r0, r10
 118 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 119              	.LVL0:
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 354:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, TC4_CS_Pin | TC3_CS_Pin | DIR_RS485_Pin | PYRO1_Pin | LC_SCLK_Pin | LC_D
 120              		.loc 1 354 3 view .LVU28
 121 006c DFF89C90 		ldr	r9, .L3+8
 122 0070 2246     		mov	r2, r4
 123 0072 41F61311 		movw	r1, #6419
 124 0076 4846     		mov	r0, r9
 125 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 126              	.LVL1:
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 357:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, TC1_CS_Pin | TC2_CS_Pin | S1_Pin | S2_Pin | S3_Pin | S4_Pin, GPIO_PIN_RE
 127              		.loc 1 357 3 view .LVU29
 128 007c 244F     		ldr	r7, .L3+12
 129 007e 2246     		mov	r2, r4
 130 0080 4FF20301 		movw	r1, #61443
 131 0084 3846     		mov	r0, r7
 132 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 133              	.LVL2:
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin */
 360:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED1_Pin | LED2_Pin | LED3_Pin;
 134              		.loc 1 360 3 view .LVU30
 135              		.loc 1 360 23 is_stmt 0 view .LVU31
 136 008a 4FF46043 		mov	r3, #57344
 137 008e 0493     		str	r3, [sp, #16]
 361:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 138              		.loc 1 361 3 is_stmt 1 view .LVU32
 139              		.loc 1 361 24 is_stmt 0 view .LVU33
 140 0090 0126     		movs	r6, #1
 141 0092 0596     		str	r6, [sp, #20]
 362:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 142              		.loc 1 362 3 is_stmt 1 view .LVU34
 143              		.loc 1 362 24 is_stmt 0 view .LVU35
 144 0094 0694     		str	r4, [sp, #24]
 363:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 145              		.loc 1 363 3 is_stmt 1 view .LVU36
 146              		.loc 1 363 25 is_stmt 0 view .LVU37
 147 0096 4FF00208 		mov	r8, #2
 148 009a CDF81C80 		str	r8, [sp, #28]
 364:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 149              		.loc 1 364 3 is_stmt 1 view .LVU38
 150 009e 2946     		mov	r1, r5
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 10


 151 00a0 5046     		mov	r0, r10
 152 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL3:
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /*Configure GPIO pin : K1_Pin */
 367:Core/Src/main.c ****   GPIO_InitStruct.Pin = K1_Pin;
 154              		.loc 1 367 3 view .LVU39
 155              		.loc 1 367 23 is_stmt 0 view .LVU40
 156 00a6 0496     		str	r6, [sp, #16]
 368:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 157              		.loc 1 368 3 is_stmt 1 view .LVU41
 158              		.loc 1 368 24 is_stmt 0 view .LVU42
 159 00a8 0594     		str	r4, [sp, #20]
 369:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 369 3 is_stmt 1 view .LVU43
 161              		.loc 1 369 24 is_stmt 0 view .LVU44
 162 00aa 0694     		str	r4, [sp, #24]
 370:Core/Src/main.c ****   HAL_GPIO_Init(K1_GPIO_Port, &GPIO_InitStruct);
 163              		.loc 1 370 3 is_stmt 1 view .LVU45
 164 00ac 2946     		mov	r1, r5
 165 00ae 1948     		ldr	r0, .L3+16
 166 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL4:
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /*Configure GPIO pins : TC4_CS_Pin TC3_CS_Pin DIR_RS485_Pin PYRO1_Pin
 373:Core/Src/main.c ****                            LC_SCLK_Pin LC_DRDY_DOUT_Pin */
 374:Core/Src/main.c ****   GPIO_InitStruct.Pin = TC4_CS_Pin | TC3_CS_Pin | DIR_RS485_Pin | PYRO1_Pin | LC_SCLK_Pin | LC_DRDY
 168              		.loc 1 374 3 view .LVU46
 169              		.loc 1 374 23 is_stmt 0 view .LVU47
 170 00b4 41F61313 		movw	r3, #6419
 171 00b8 0493     		str	r3, [sp, #16]
 375:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 172              		.loc 1 375 3 is_stmt 1 view .LVU48
 173              		.loc 1 375 24 is_stmt 0 view .LVU49
 174 00ba 0596     		str	r6, [sp, #20]
 376:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 376 3 is_stmt 1 view .LVU50
 176              		.loc 1 376 24 is_stmt 0 view .LVU51
 177 00bc 0694     		str	r4, [sp, #24]
 377:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 178              		.loc 1 377 3 is_stmt 1 view .LVU52
 179              		.loc 1 377 25 is_stmt 0 view .LVU53
 180 00be CDF81C80 		str	r8, [sp, #28]
 378:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 378 3 is_stmt 1 view .LVU54
 182 00c2 2946     		mov	r1, r5
 183 00c4 4846     		mov	r0, r9
 184 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.LVL5:
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /*Configure GPIO pins : TC1_CS_Pin TC2_CS_Pin S1_Pin S2_Pin
 381:Core/Src/main.c ****                            S3_Pin S4_Pin */
 382:Core/Src/main.c ****   GPIO_InitStruct.Pin = TC1_CS_Pin | TC2_CS_Pin | S1_Pin | S2_Pin | S3_Pin | S4_Pin;
 186              		.loc 1 382 3 view .LVU55
 187              		.loc 1 382 23 is_stmt 0 view .LVU56
 188 00ca 4FF20303 		movw	r3, #61443
 189 00ce 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 11


 383:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 190              		.loc 1 383 3 is_stmt 1 view .LVU57
 191              		.loc 1 383 24 is_stmt 0 view .LVU58
 192 00d0 0596     		str	r6, [sp, #20]
 384:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 384 3 is_stmt 1 view .LVU59
 194              		.loc 1 384 24 is_stmt 0 view .LVU60
 195 00d2 0694     		str	r4, [sp, #24]
 385:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 196              		.loc 1 385 3 is_stmt 1 view .LVU61
 197              		.loc 1 385 25 is_stmt 0 view .LVU62
 198 00d4 CDF81C80 		str	r8, [sp, #28]
 386:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 199              		.loc 1 386 3 is_stmt 1 view .LVU63
 200 00d8 2946     		mov	r1, r5
 201 00da 3846     		mov	r0, r7
 202 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL6:
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /*Configure GPIO pin : BW1_Pin */
 389:Core/Src/main.c ****   GPIO_InitStruct.Pin = BW1_Pin;
 204              		.loc 1 389 3 view .LVU64
 205              		.loc 1 389 23 is_stmt 0 view .LVU65
 206 00e0 0423     		movs	r3, #4
 207 00e2 0493     		str	r3, [sp, #16]
 390:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 208              		.loc 1 390 3 is_stmt 1 view .LVU66
 209              		.loc 1 390 24 is_stmt 0 view .LVU67
 210 00e4 0594     		str	r4, [sp, #20]
 391:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 391 3 is_stmt 1 view .LVU68
 212              		.loc 1 391 24 is_stmt 0 view .LVU69
 213 00e6 0694     		str	r4, [sp, #24]
 392:Core/Src/main.c ****   HAL_GPIO_Init(BW1_GPIO_Port, &GPIO_InitStruct);
 214              		.loc 1 392 3 is_stmt 1 view .LVU70
 215 00e8 2946     		mov	r1, r5
 216 00ea 3846     		mov	r0, r7
 217 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 218              	.LVL7:
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /*Configure peripheral I/O remapping */
 395:Core/Src/main.c ****   __HAL_AFIO_REMAP_PD01_ENABLE();
 219              		.loc 1 395 3 view .LVU71
 220              	.LBB8:
 221              		.loc 1 395 3 view .LVU72
 222 00f0 094A     		ldr	r2, .L3+20
 223 00f2 5368     		ldr	r3, [r2, #4]
 224              	.LVL8:
 225              		.loc 1 395 3 view .LVU73
 226              		.loc 1 395 3 view .LVU74
 227 00f4 43F0E063 		orr	r3, r3, #117440512
 228              	.LVL9:
 229              		.loc 1 395 3 is_stmt 0 view .LVU75
 230 00f8 43F40043 		orr	r3, r3, #32768
 231              	.LVL10:
 232              		.loc 1 395 3 is_stmt 1 view .LVU76
 233 00fc 5360     		str	r3, [r2, #4]
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 12


 234              	.LBE8:
 235              		.loc 1 395 3 view .LVU77
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 400:Core/Src/main.c **** }
 236              		.loc 1 400 1 is_stmt 0 view .LVU78
 237 00fe 08B0     		add	sp, sp, #32
 238              	.LCFI2:
 239              		.cfi_def_cfa_offset 32
 240              		@ sp needed
 241 0100 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 242              	.L4:
 243              		.align	2
 244              	.L3:
 245 0104 00100240 		.word	1073876992
 246 0108 00100140 		.word	1073811456
 247 010c 00080140 		.word	1073809408
 248 0110 000C0140 		.word	1073810432
 249 0114 00140140 		.word	1073812480
 250 0118 00000140 		.word	1073807360
 251              		.cfi_endproc
 252              	.LFE72:
 254              		.section	.text.Error_Handler,"ax",%progbits
 255              		.align	1
 256              		.global	Error_Handler
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	Error_Handler:
 262              	.LFB73:
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** /* USER CODE END 4 */
 405:Core/Src/main.c **** 
 406:Core/Src/main.c **** /**
 407:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 408:Core/Src/main.c ****  * @retval None
 409:Core/Src/main.c ****  */
 410:Core/Src/main.c **** void Error_Handler(void)
 411:Core/Src/main.c **** {
 263              		.loc 1 411 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ Volatile: function does not return.
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 412:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 413:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 414:Core/Src/main.c ****   __disable_irq();
 269              		.loc 1 414 3 view .LVU80
 270              	.LBB9:
 271              	.LBI9:
 272              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 13


   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 14


  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 15


 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 273              		.loc 2 140 27 view .LVU81
 274              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 275              		.loc 2 142 3 view .LVU82
 276              		.syntax unified
 277              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 278 0000 72B6     		cpsid i
 279              	@ 0 "" 2
 280              		.thumb
 281              		.syntax unified
 282              	.L6:
 283              	.LBE10:
 284              	.LBE9:
 415:Core/Src/main.c ****   while (1)
 285              		.loc 1 415 3 view .LVU83
 416:Core/Src/main.c ****   {
 417:Core/Src/main.c ****   }
 286              		.loc 1 417 3 view .LVU84
 415:Core/Src/main.c ****   while (1)
 287              		.loc 1 415 9 view .LVU85
 288 0002 FEE7     		b	.L6
 289              		.cfi_endproc
 290              	.LFE73:
 292              		.section	.text.MX_I2C1_Init,"ax",%progbits
 293              		.align	1
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	MX_I2C1_Init:
 299              	.LFB67:
 171:Core/Src/main.c **** 
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 16


 300              		.loc 1 171 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 08B5     		push	{r3, lr}
 305              	.LCFI3:
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 3, -8
 308              		.cfi_offset 14, -4
 180:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 309              		.loc 1 180 3 view .LVU87
 180:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 310              		.loc 1 180 18 is_stmt 0 view .LVU88
 311 0002 0A48     		ldr	r0, .L11
 312 0004 0A4B     		ldr	r3, .L11+4
 313 0006 0360     		str	r3, [r0]
 181:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 314              		.loc 1 181 3 is_stmt 1 view .LVU89
 181:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 315              		.loc 1 181 25 is_stmt 0 view .LVU90
 316 0008 0A4B     		ldr	r3, .L11+8
 317 000a 4360     		str	r3, [r0, #4]
 182:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 318              		.loc 1 182 3 is_stmt 1 view .LVU91
 182:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 319              		.loc 1 182 24 is_stmt 0 view .LVU92
 320 000c 0023     		movs	r3, #0
 321 000e 8360     		str	r3, [r0, #8]
 183:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 322              		.loc 1 183 3 is_stmt 1 view .LVU93
 183:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 323              		.loc 1 183 26 is_stmt 0 view .LVU94
 324 0010 C360     		str	r3, [r0, #12]
 184:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 325              		.loc 1 184 3 is_stmt 1 view .LVU95
 184:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 326              		.loc 1 184 29 is_stmt 0 view .LVU96
 327 0012 4FF48042 		mov	r2, #16384
 328 0016 0261     		str	r2, [r0, #16]
 185:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 329              		.loc 1 185 3 is_stmt 1 view .LVU97
 185:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 330              		.loc 1 185 30 is_stmt 0 view .LVU98
 331 0018 4361     		str	r3, [r0, #20]
 186:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 332              		.loc 1 186 3 is_stmt 1 view .LVU99
 186:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 333              		.loc 1 186 26 is_stmt 0 view .LVU100
 334 001a 8361     		str	r3, [r0, #24]
 187:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 335              		.loc 1 187 3 is_stmt 1 view .LVU101
 187:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 336              		.loc 1 187 30 is_stmt 0 view .LVU102
 337 001c C361     		str	r3, [r0, #28]
 188:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 338              		.loc 1 188 3 is_stmt 1 view .LVU103
 188:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 17


 339              		.loc 1 188 28 is_stmt 0 view .LVU104
 340 001e 0362     		str	r3, [r0, #32]
 189:Core/Src/main.c ****   {
 341              		.loc 1 189 3 is_stmt 1 view .LVU105
 189:Core/Src/main.c ****   {
 342              		.loc 1 189 7 is_stmt 0 view .LVU106
 343 0020 FFF7FEFF 		bl	HAL_I2C_Init
 344              	.LVL11:
 189:Core/Src/main.c ****   {
 345              		.loc 1 189 6 discriminator 1 view .LVU107
 346 0024 00B9     		cbnz	r0, .L10
 196:Core/Src/main.c **** 
 347              		.loc 1 196 1 view .LVU108
 348 0026 08BD     		pop	{r3, pc}
 349              	.L10:
 191:Core/Src/main.c ****   }
 350              		.loc 1 191 5 is_stmt 1 view .LVU109
 351 0028 FFF7FEFF 		bl	Error_Handler
 352              	.LVL12:
 353              	.L12:
 354              		.align	2
 355              	.L11:
 356 002c 00000000 		.word	hi2c1
 357 0030 00540040 		.word	1073763328
 358 0034 A0860100 		.word	100000
 359              		.cfi_endproc
 360              	.LFE67:
 362              		.section	.text.MX_I2C2_Init,"ax",%progbits
 363              		.align	1
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	MX_I2C2_Init:
 369              	.LFB68:
 204:Core/Src/main.c **** 
 370              		.loc 1 204 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374 0000 08B5     		push	{r3, lr}
 375              	.LCFI4:
 376              		.cfi_def_cfa_offset 8
 377              		.cfi_offset 3, -8
 378              		.cfi_offset 14, -4
 213:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 379              		.loc 1 213 3 view .LVU111
 213:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 380              		.loc 1 213 18 is_stmt 0 view .LVU112
 381 0002 0A48     		ldr	r0, .L17
 382 0004 0A4B     		ldr	r3, .L17+4
 383 0006 0360     		str	r3, [r0]
 214:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 384              		.loc 1 214 3 is_stmt 1 view .LVU113
 214:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 385              		.loc 1 214 25 is_stmt 0 view .LVU114
 386 0008 0A4B     		ldr	r3, .L17+8
 387 000a 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 18


 215:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 388              		.loc 1 215 3 is_stmt 1 view .LVU115
 215:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 389              		.loc 1 215 24 is_stmt 0 view .LVU116
 390 000c 0023     		movs	r3, #0
 391 000e 8360     		str	r3, [r0, #8]
 216:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 392              		.loc 1 216 3 is_stmt 1 view .LVU117
 216:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 393              		.loc 1 216 26 is_stmt 0 view .LVU118
 394 0010 C360     		str	r3, [r0, #12]
 217:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 395              		.loc 1 217 3 is_stmt 1 view .LVU119
 217:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 396              		.loc 1 217 29 is_stmt 0 view .LVU120
 397 0012 4FF48042 		mov	r2, #16384
 398 0016 0261     		str	r2, [r0, #16]
 218:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 399              		.loc 1 218 3 is_stmt 1 view .LVU121
 218:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 400              		.loc 1 218 30 is_stmt 0 view .LVU122
 401 0018 4361     		str	r3, [r0, #20]
 219:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 402              		.loc 1 219 3 is_stmt 1 view .LVU123
 219:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 403              		.loc 1 219 26 is_stmt 0 view .LVU124
 404 001a 8361     		str	r3, [r0, #24]
 220:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 405              		.loc 1 220 3 is_stmt 1 view .LVU125
 220:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 406              		.loc 1 220 30 is_stmt 0 view .LVU126
 407 001c C361     		str	r3, [r0, #28]
 221:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 408              		.loc 1 221 3 is_stmt 1 view .LVU127
 221:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 409              		.loc 1 221 28 is_stmt 0 view .LVU128
 410 001e 0362     		str	r3, [r0, #32]
 222:Core/Src/main.c ****   {
 411              		.loc 1 222 3 is_stmt 1 view .LVU129
 222:Core/Src/main.c ****   {
 412              		.loc 1 222 7 is_stmt 0 view .LVU130
 413 0020 FFF7FEFF 		bl	HAL_I2C_Init
 414              	.LVL13:
 222:Core/Src/main.c ****   {
 415              		.loc 1 222 6 discriminator 1 view .LVU131
 416 0024 00B9     		cbnz	r0, .L16
 229:Core/Src/main.c **** 
 417              		.loc 1 229 1 view .LVU132
 418 0026 08BD     		pop	{r3, pc}
 419              	.L16:
 224:Core/Src/main.c ****   }
 420              		.loc 1 224 5 is_stmt 1 view .LVU133
 421 0028 FFF7FEFF 		bl	Error_Handler
 422              	.LVL14:
 423              	.L18:
 424              		.align	2
 425              	.L17:
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 19


 426 002c 00000000 		.word	hi2c2
 427 0030 00580040 		.word	1073764352
 428 0034 A0860100 		.word	100000
 429              		.cfi_endproc
 430              	.LFE68:
 432              		.section	.text.MX_SPI1_Init,"ax",%progbits
 433              		.align	1
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 438              	MX_SPI1_Init:
 439              	.LFB69:
 237:Core/Src/main.c **** 
 440              		.loc 1 237 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444 0000 08B5     		push	{r3, lr}
 445              	.LCFI5:
 446              		.cfi_def_cfa_offset 8
 447              		.cfi_offset 3, -8
 448              		.cfi_offset 14, -4
 247:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 449              		.loc 1 247 3 view .LVU135
 247:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 450              		.loc 1 247 18 is_stmt 0 view .LVU136
 451 0002 0D48     		ldr	r0, .L23
 452 0004 0D4B     		ldr	r3, .L23+4
 453 0006 0360     		str	r3, [r0]
 248:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 454              		.loc 1 248 3 is_stmt 1 view .LVU137
 248:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 455              		.loc 1 248 19 is_stmt 0 view .LVU138
 456 0008 4FF48273 		mov	r3, #260
 457 000c 4360     		str	r3, [r0, #4]
 249:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 458              		.loc 1 249 3 is_stmt 1 view .LVU139
 249:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 459              		.loc 1 249 24 is_stmt 0 view .LVU140
 460 000e 0023     		movs	r3, #0
 461 0010 8360     		str	r3, [r0, #8]
 250:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 462              		.loc 1 250 3 is_stmt 1 view .LVU141
 250:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 463              		.loc 1 250 23 is_stmt 0 view .LVU142
 464 0012 C360     		str	r3, [r0, #12]
 251:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 465              		.loc 1 251 3 is_stmt 1 view .LVU143
 251:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 466              		.loc 1 251 26 is_stmt 0 view .LVU144
 467 0014 0361     		str	r3, [r0, #16]
 252:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 468              		.loc 1 252 3 is_stmt 1 view .LVU145
 252:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 469              		.loc 1 252 23 is_stmt 0 view .LVU146
 470 0016 4361     		str	r3, [r0, #20]
 253:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 20


 471              		.loc 1 253 3 is_stmt 1 view .LVU147
 253:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 472              		.loc 1 253 18 is_stmt 0 view .LVU148
 473 0018 4FF40072 		mov	r2, #512
 474 001c 8261     		str	r2, [r0, #24]
 254:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 475              		.loc 1 254 3 is_stmt 1 view .LVU149
 254:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 476              		.loc 1 254 32 is_stmt 0 view .LVU150
 477 001e C361     		str	r3, [r0, #28]
 255:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 478              		.loc 1 255 3 is_stmt 1 view .LVU151
 255:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 479              		.loc 1 255 23 is_stmt 0 view .LVU152
 480 0020 0362     		str	r3, [r0, #32]
 256:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 481              		.loc 1 256 3 is_stmt 1 view .LVU153
 256:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 482              		.loc 1 256 21 is_stmt 0 view .LVU154
 483 0022 4362     		str	r3, [r0, #36]
 257:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 484              		.loc 1 257 3 is_stmt 1 view .LVU155
 257:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 485              		.loc 1 257 29 is_stmt 0 view .LVU156
 486 0024 8362     		str	r3, [r0, #40]
 258:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 487              		.loc 1 258 3 is_stmt 1 view .LVU157
 258:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 488              		.loc 1 258 28 is_stmt 0 view .LVU158
 489 0026 0A23     		movs	r3, #10
 490 0028 C362     		str	r3, [r0, #44]
 259:Core/Src/main.c ****   {
 491              		.loc 1 259 3 is_stmt 1 view .LVU159
 259:Core/Src/main.c ****   {
 492              		.loc 1 259 7 is_stmt 0 view .LVU160
 493 002a FFF7FEFF 		bl	HAL_SPI_Init
 494              	.LVL15:
 259:Core/Src/main.c ****   {
 495              		.loc 1 259 6 discriminator 1 view .LVU161
 496 002e 00B9     		cbnz	r0, .L22
 266:Core/Src/main.c **** 
 497              		.loc 1 266 1 view .LVU162
 498 0030 08BD     		pop	{r3, pc}
 499              	.L22:
 261:Core/Src/main.c ****   }
 500              		.loc 1 261 5 is_stmt 1 view .LVU163
 501 0032 FFF7FEFF 		bl	Error_Handler
 502              	.LVL16:
 503              	.L24:
 504 0036 00BF     		.align	2
 505              	.L23:
 506 0038 00000000 		.word	hspi1
 507 003c 00300140 		.word	1073819648
 508              		.cfi_endproc
 509              	.LFE69:
 511              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 512              		.align	1
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 21


 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	MX_USART1_UART_Init:
 518              	.LFB70:
 274:Core/Src/main.c **** 
 519              		.loc 1 274 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523 0000 08B5     		push	{r3, lr}
 524              	.LCFI6:
 525              		.cfi_def_cfa_offset 8
 526              		.cfi_offset 3, -8
 527              		.cfi_offset 14, -4
 283:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 528              		.loc 1 283 3 view .LVU165
 283:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 529              		.loc 1 283 19 is_stmt 0 view .LVU166
 530 0002 0A48     		ldr	r0, .L29
 531 0004 0A4B     		ldr	r3, .L29+4
 532 0006 0360     		str	r3, [r0]
 284:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 533              		.loc 1 284 3 is_stmt 1 view .LVU167
 284:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 534              		.loc 1 284 24 is_stmt 0 view .LVU168
 535 0008 4FF4E133 		mov	r3, #115200
 536 000c 4360     		str	r3, [r0, #4]
 285:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 537              		.loc 1 285 3 is_stmt 1 view .LVU169
 285:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 538              		.loc 1 285 26 is_stmt 0 view .LVU170
 539 000e 0023     		movs	r3, #0
 540 0010 8360     		str	r3, [r0, #8]
 286:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 541              		.loc 1 286 3 is_stmt 1 view .LVU171
 286:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 542              		.loc 1 286 24 is_stmt 0 view .LVU172
 543 0012 C360     		str	r3, [r0, #12]
 287:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 544              		.loc 1 287 3 is_stmt 1 view .LVU173
 287:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 545              		.loc 1 287 22 is_stmt 0 view .LVU174
 546 0014 0361     		str	r3, [r0, #16]
 288:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 547              		.loc 1 288 3 is_stmt 1 view .LVU175
 288:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 548              		.loc 1 288 20 is_stmt 0 view .LVU176
 549 0016 0C22     		movs	r2, #12
 550 0018 4261     		str	r2, [r0, #20]
 289:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 551              		.loc 1 289 3 is_stmt 1 view .LVU177
 289:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 552              		.loc 1 289 25 is_stmt 0 view .LVU178
 553 001a 8361     		str	r3, [r0, #24]
 290:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 554              		.loc 1 290 3 is_stmt 1 view .LVU179
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 22


 290:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 555              		.loc 1 290 28 is_stmt 0 view .LVU180
 556 001c C361     		str	r3, [r0, #28]
 291:Core/Src/main.c ****   {
 557              		.loc 1 291 3 is_stmt 1 view .LVU181
 291:Core/Src/main.c ****   {
 558              		.loc 1 291 7 is_stmt 0 view .LVU182
 559 001e FFF7FEFF 		bl	HAL_UART_Init
 560              	.LVL17:
 291:Core/Src/main.c ****   {
 561              		.loc 1 291 6 discriminator 1 view .LVU183
 562 0022 00B9     		cbnz	r0, .L28
 298:Core/Src/main.c **** 
 563              		.loc 1 298 1 view .LVU184
 564 0024 08BD     		pop	{r3, pc}
 565              	.L28:
 293:Core/Src/main.c ****   }
 566              		.loc 1 293 5 is_stmt 1 view .LVU185
 567 0026 FFF7FEFF 		bl	Error_Handler
 568              	.LVL18:
 569              	.L30:
 570 002a 00BF     		.align	2
 571              	.L29:
 572 002c 00000000 		.word	huart1
 573 0030 00380140 		.word	1073821696
 574              		.cfi_endproc
 575              	.LFE70:
 577              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 578              		.align	1
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 583              	MX_USART2_UART_Init:
 584              	.LFB71:
 306:Core/Src/main.c **** 
 585              		.loc 1 306 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589 0000 08B5     		push	{r3, lr}
 590              	.LCFI7:
 591              		.cfi_def_cfa_offset 8
 592              		.cfi_offset 3, -8
 593              		.cfi_offset 14, -4
 315:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 594              		.loc 1 315 3 view .LVU187
 315:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 595              		.loc 1 315 19 is_stmt 0 view .LVU188
 596 0002 0A48     		ldr	r0, .L35
 597 0004 0A4B     		ldr	r3, .L35+4
 598 0006 0360     		str	r3, [r0]
 316:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 599              		.loc 1 316 3 is_stmt 1 view .LVU189
 316:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 600              		.loc 1 316 24 is_stmt 0 view .LVU190
 601 0008 4FF4E133 		mov	r3, #115200
 602 000c 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 23


 317:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 603              		.loc 1 317 3 is_stmt 1 view .LVU191
 317:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 604              		.loc 1 317 26 is_stmt 0 view .LVU192
 605 000e 0023     		movs	r3, #0
 606 0010 8360     		str	r3, [r0, #8]
 318:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 607              		.loc 1 318 3 is_stmt 1 view .LVU193
 318:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 608              		.loc 1 318 24 is_stmt 0 view .LVU194
 609 0012 C360     		str	r3, [r0, #12]
 319:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 610              		.loc 1 319 3 is_stmt 1 view .LVU195
 319:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 611              		.loc 1 319 22 is_stmt 0 view .LVU196
 612 0014 0361     		str	r3, [r0, #16]
 320:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 613              		.loc 1 320 3 is_stmt 1 view .LVU197
 320:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 614              		.loc 1 320 20 is_stmt 0 view .LVU198
 615 0016 0C22     		movs	r2, #12
 616 0018 4261     		str	r2, [r0, #20]
 321:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 617              		.loc 1 321 3 is_stmt 1 view .LVU199
 321:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 618              		.loc 1 321 25 is_stmt 0 view .LVU200
 619 001a 8361     		str	r3, [r0, #24]
 322:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 620              		.loc 1 322 3 is_stmt 1 view .LVU201
 322:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 621              		.loc 1 322 28 is_stmt 0 view .LVU202
 622 001c C361     		str	r3, [r0, #28]
 323:Core/Src/main.c ****   {
 623              		.loc 1 323 3 is_stmt 1 view .LVU203
 323:Core/Src/main.c ****   {
 624              		.loc 1 323 7 is_stmt 0 view .LVU204
 625 001e FFF7FEFF 		bl	HAL_UART_Init
 626              	.LVL19:
 323:Core/Src/main.c ****   {
 627              		.loc 1 323 6 discriminator 1 view .LVU205
 628 0022 00B9     		cbnz	r0, .L34
 330:Core/Src/main.c **** 
 629              		.loc 1 330 1 view .LVU206
 630 0024 08BD     		pop	{r3, pc}
 631              	.L34:
 325:Core/Src/main.c ****   }
 632              		.loc 1 325 5 is_stmt 1 view .LVU207
 633 0026 FFF7FEFF 		bl	Error_Handler
 634              	.LVL20:
 635              	.L36:
 636 002a 00BF     		.align	2
 637              	.L35:
 638 002c 00000000 		.word	huart2
 639 0030 00440040 		.word	1073759232
 640              		.cfi_endproc
 641              	.LFE71:
 643              		.section	.text.SystemClock_Config,"ax",%progbits
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 24


 644              		.align	1
 645              		.global	SystemClock_Config
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 650              	SystemClock_Config:
 651              	.LFB66:
 133:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 652              		.loc 1 133 1 view -0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 64
 655              		@ frame_needed = 0, uses_anonymous_args = 0
 656 0000 10B5     		push	{r4, lr}
 657              	.LCFI8:
 658              		.cfi_def_cfa_offset 8
 659              		.cfi_offset 4, -8
 660              		.cfi_offset 14, -4
 661 0002 90B0     		sub	sp, sp, #64
 662              	.LCFI9:
 663              		.cfi_def_cfa_offset 72
 134:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 664              		.loc 1 134 3 view .LVU209
 134:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 665              		.loc 1 134 22 is_stmt 0 view .LVU210
 666 0004 06AC     		add	r4, sp, #24
 667 0006 2822     		movs	r2, #40
 668 0008 0021     		movs	r1, #0
 669 000a 2046     		mov	r0, r4
 670 000c FFF7FEFF 		bl	memset
 671              	.LVL21:
 135:Core/Src/main.c **** 
 672              		.loc 1 135 3 is_stmt 1 view .LVU211
 135:Core/Src/main.c **** 
 673              		.loc 1 135 22 is_stmt 0 view .LVU212
 674 0010 0023     		movs	r3, #0
 675 0012 0193     		str	r3, [sp, #4]
 676 0014 0293     		str	r3, [sp, #8]
 677 0016 0393     		str	r3, [sp, #12]
 678 0018 0493     		str	r3, [sp, #16]
 679 001a 0593     		str	r3, [sp, #20]
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 680              		.loc 1 140 3 is_stmt 1 view .LVU213
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 681              		.loc 1 140 36 is_stmt 0 view .LVU214
 682 001c 0223     		movs	r3, #2
 683 001e 0693     		str	r3, [sp, #24]
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 684              		.loc 1 141 3 is_stmt 1 view .LVU215
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 685              		.loc 1 141 30 is_stmt 0 view .LVU216
 686 0020 0122     		movs	r2, #1
 687 0022 0A92     		str	r2, [sp, #40]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 688              		.loc 1 142 3 is_stmt 1 view .LVU217
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 689              		.loc 1 142 41 is_stmt 0 view .LVU218
 690 0024 1022     		movs	r2, #16
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 25


 691 0026 0B92     		str	r2, [sp, #44]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 692              		.loc 1 143 3 is_stmt 1 view .LVU219
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 693              		.loc 1 143 34 is_stmt 0 view .LVU220
 694 0028 0D93     		str	r3, [sp, #52]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 695              		.loc 1 144 3 is_stmt 1 view .LVU221
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 696              		.loc 1 145 3 view .LVU222
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 697              		.loc 1 145 32 is_stmt 0 view .LVU223
 698 002a 4FF46013 		mov	r3, #3670016
 699 002e 0F93     		str	r3, [sp, #60]
 146:Core/Src/main.c ****   {
 700              		.loc 1 146 3 is_stmt 1 view .LVU224
 146:Core/Src/main.c ****   {
 701              		.loc 1 146 7 is_stmt 0 view .LVU225
 702 0030 2046     		mov	r0, r4
 703 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 704              	.LVL22:
 146:Core/Src/main.c ****   {
 705              		.loc 1 146 6 discriminator 1 view .LVU226
 706 0036 78B9     		cbnz	r0, .L41
 153:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 707              		.loc 1 153 3 is_stmt 1 view .LVU227
 153:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 708              		.loc 1 153 31 is_stmt 0 view .LVU228
 709 0038 0F23     		movs	r3, #15
 710 003a 0193     		str	r3, [sp, #4]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 711              		.loc 1 154 3 is_stmt 1 view .LVU229
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 712              		.loc 1 154 34 is_stmt 0 view .LVU230
 713 003c 0221     		movs	r1, #2
 714 003e 0291     		str	r1, [sp, #8]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 715              		.loc 1 155 3 is_stmt 1 view .LVU231
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 716              		.loc 1 155 35 is_stmt 0 view .LVU232
 717 0040 0023     		movs	r3, #0
 718 0042 0393     		str	r3, [sp, #12]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 719              		.loc 1 156 3 is_stmt 1 view .LVU233
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 720              		.loc 1 156 36 is_stmt 0 view .LVU234
 721 0044 4FF48062 		mov	r2, #1024
 722 0048 0492     		str	r2, [sp, #16]
 157:Core/Src/main.c **** 
 723              		.loc 1 157 3 is_stmt 1 view .LVU235
 157:Core/Src/main.c **** 
 724              		.loc 1 157 36 is_stmt 0 view .LVU236
 725 004a 0593     		str	r3, [sp, #20]
 159:Core/Src/main.c ****   {
 726              		.loc 1 159 3 is_stmt 1 view .LVU237
 159:Core/Src/main.c ****   {
 727              		.loc 1 159 7 is_stmt 0 view .LVU238
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 26


 728 004c 01A8     		add	r0, sp, #4
 729 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 730              	.LVL23:
 159:Core/Src/main.c ****   {
 731              		.loc 1 159 6 discriminator 1 view .LVU239
 732 0052 18B9     		cbnz	r0, .L42
 163:Core/Src/main.c **** 
 733              		.loc 1 163 1 view .LVU240
 734 0054 10B0     		add	sp, sp, #64
 735              	.LCFI10:
 736              		.cfi_remember_state
 737              		.cfi_def_cfa_offset 8
 738              		@ sp needed
 739 0056 10BD     		pop	{r4, pc}
 740              	.L41:
 741              	.LCFI11:
 742              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 743              		.loc 1 148 5 is_stmt 1 view .LVU241
 744 0058 FFF7FEFF 		bl	Error_Handler
 745              	.LVL24:
 746              	.L42:
 161:Core/Src/main.c ****   }
 747              		.loc 1 161 5 view .LVU242
 748 005c FFF7FEFF 		bl	Error_Handler
 749              	.LVL25:
 750              		.cfi_endproc
 751              	.LFE66:
 753              		.section	.text.main,"ax",%progbits
 754              		.align	1
 755              		.global	main
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 760              	main:
 761              	.LFB65:
  77:Core/Src/main.c **** 
 762              		.loc 1 77 1 view -0
 763              		.cfi_startproc
 764              		@ Volatile: function does not return.
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767 0000 08B5     		push	{r3, lr}
 768              	.LCFI12:
 769              		.cfi_def_cfa_offset 8
 770              		.cfi_offset 3, -8
 771              		.cfi_offset 14, -4
  86:Core/Src/main.c **** 
 772              		.loc 1 86 3 view .LVU244
 773 0002 FFF7FEFF 		bl	HAL_Init
 774              	.LVL26:
  93:Core/Src/main.c **** 
 775              		.loc 1 93 3 view .LVU245
 776 0006 FFF7FEFF 		bl	SystemClock_Config
 777              	.LVL27:
 100:Core/Src/main.c ****   MX_I2C1_Init();
 778              		.loc 1 100 3 view .LVU246
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 27


 779 000a FFF7FEFF 		bl	MX_GPIO_Init
 780              	.LVL28:
 101:Core/Src/main.c ****   MX_I2C2_Init();
 781              		.loc 1 101 3 view .LVU247
 782 000e FFF7FEFF 		bl	MX_I2C1_Init
 783              	.LVL29:
 102:Core/Src/main.c ****   MX_SPI1_Init();
 784              		.loc 1 102 3 view .LVU248
 785 0012 FFF7FEFF 		bl	MX_I2C2_Init
 786              	.LVL30:
 103:Core/Src/main.c ****   MX_USART1_UART_Init();
 787              		.loc 1 103 3 view .LVU249
 788 0016 FFF7FEFF 		bl	MX_SPI1_Init
 789              	.LVL31:
 104:Core/Src/main.c ****   MX_USART2_UART_Init();
 790              		.loc 1 104 3 view .LVU250
 791 001a FFF7FEFF 		bl	MX_USART1_UART_Init
 792              	.LVL32:
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 793              		.loc 1 105 3 view .LVU251
 794 001e FFF7FEFF 		bl	MX_USART2_UART_Init
 795              	.LVL33:
 796              	.L44:
 112:Core/Src/main.c ****   {
 797              		.loc 1 112 3 view .LVU252
 116:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 798              		.loc 1 116 5 view .LVU253
 799 0022 0A4C     		ldr	r4, .L46
 800 0024 4FF40051 		mov	r1, #8192
 801 0028 2046     		mov	r0, r4
 802 002a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 803              	.LVL34:
 117:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 804              		.loc 1 117 5 view .LVU254
 805 002e 4FF48041 		mov	r1, #16384
 806 0032 2046     		mov	r0, r4
 807 0034 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 808              	.LVL35:
 118:Core/Src/main.c ****     HAL_Delay(300);
 809              		.loc 1 118 5 view .LVU255
 810 0038 4FF40041 		mov	r1, #32768
 811 003c 2046     		mov	r0, r4
 812 003e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 813              	.LVL36:
 119:Core/Src/main.c **** 
 814              		.loc 1 119 5 discriminator 1 view .LVU256
 815 0042 4FF49670 		mov	r0, #300
 816 0046 FFF7FEFF 		bl	HAL_Delay
 817              	.LVL37:
 112:Core/Src/main.c ****   {
 818              		.loc 1 112 9 view .LVU257
 819 004a EAE7     		b	.L44
 820              	.L47:
 821              		.align	2
 822              	.L46:
 823 004c 00100140 		.word	1073811456
 824              		.cfi_endproc
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 28


 825              	.LFE65:
 827              		.global	huart2
 828              		.section	.bss.huart2,"aw",%nobits
 829              		.align	2
 832              	huart2:
 833 0000 00000000 		.space	72
 833      00000000 
 833      00000000 
 833      00000000 
 833      00000000 
 834              		.global	huart1
 835              		.section	.bss.huart1,"aw",%nobits
 836              		.align	2
 839              	huart1:
 840 0000 00000000 		.space	72
 840      00000000 
 840      00000000 
 840      00000000 
 840      00000000 
 841              		.global	hspi1
 842              		.section	.bss.hspi1,"aw",%nobits
 843              		.align	2
 846              	hspi1:
 847 0000 00000000 		.space	88
 847      00000000 
 847      00000000 
 847      00000000 
 847      00000000 
 848              		.global	hi2c2
 849              		.section	.bss.hi2c2,"aw",%nobits
 850              		.align	2
 853              	hi2c2:
 854 0000 00000000 		.space	84
 854      00000000 
 854      00000000 
 854      00000000 
 854      00000000 
 855              		.global	hi2c1
 856              		.section	.bss.hi2c1,"aw",%nobits
 857              		.align	2
 860              	hi2c1:
 861 0000 00000000 		.space	84
 861      00000000 
 861      00000000 
 861      00000000 
 861      00000000 
 862              		.text
 863              	.Letext0:
 864              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 865              		.file 4 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 866              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 867              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 868              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 869              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 870              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 871              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 872              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 29


 873              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 874              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 875              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 876              		.file 15 "<built-in>"
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:19     .text.MX_GPIO_Init:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:245    .text.MX_GPIO_Init:00000104 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:255    .text.Error_Handler:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:261    .text.Error_Handler:00000000 Error_Handler
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:293    .text.MX_I2C1_Init:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:298    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:356    .text.MX_I2C1_Init:0000002c $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:860    .bss.hi2c1:00000000 hi2c1
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:363    .text.MX_I2C2_Init:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:368    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:426    .text.MX_I2C2_Init:0000002c $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:853    .bss.hi2c2:00000000 hi2c2
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:433    .text.MX_SPI1_Init:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:438    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:506    .text.MX_SPI1_Init:00000038 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:846    .bss.hspi1:00000000 hspi1
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:512    .text.MX_USART1_UART_Init:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:517    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:572    .text.MX_USART1_UART_Init:0000002c $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:839    .bss.huart1:00000000 huart1
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:578    .text.MX_USART2_UART_Init:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:583    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:638    .text.MX_USART2_UART_Init:0000002c $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:832    .bss.huart2:00000000 huart2
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:644    .text.SystemClock_Config:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:650    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:754    .text.main:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:760    .text.main:00000000 main
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:823    .text.main:0000004c $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:829    .bss.huart2:00000000 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:836    .bss.huart1:00000000 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:843    .bss.hspi1:00000000 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:850    .bss.hi2c2:00000000 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//ccLjP9y5.s:857    .bss.hi2c1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_SPI_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
