Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 10 15:55:08 2025
| Host         : Bruno-Komp-MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sodar19_wrapper_timing_summary_routed.rpt -pb sodar19_wrapper_timing_summary_routed.pb -rpx sodar19_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sodar19_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.488        0.000                      0                 4026        0.057        0.000                      0                 4026        4.020        0.000                       0                  1866  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.488        0.000                      0                 4026        0.057        0.000                      0                 4026        4.020        0.000                       0                  1866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.314ns (29.208%)  route 5.609ns (70.792%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          1.035    10.867    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y62         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.536    12.715    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y62         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[4]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y62         FDRE (Setup_fdre_C_R)       -0.335    12.355    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.314ns (29.208%)  route 5.609ns (70.792%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          1.035    10.867    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y62         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.536    12.715    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y62         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[5]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y62         FDRE (Setup_fdre_C_R)       -0.335    12.355    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.314ns (29.208%)  route 5.609ns (70.792%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          1.035    10.867    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y62         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.536    12.715    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y62         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[6]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y62         FDRE (Setup_fdre_C_R)       -0.335    12.355    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.314ns (29.208%)  route 5.609ns (70.792%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          1.035    10.867    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y62         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.536    12.715    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y62         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[7]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y62         FDRE (Setup_fdre_C_R)       -0.335    12.355    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 2.314ns (29.273%)  route 5.591ns (70.727%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          1.017    10.849    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y68         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.530    12.709    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y68         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[28]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X63Y68         FDRE (Setup_fdre_C_R)       -0.335    12.349    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 2.314ns (29.273%)  route 5.591ns (70.727%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          1.017    10.849    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y68         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.530    12.709    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y68         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[29]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X63Y68         FDRE (Setup_fdre_C_R)       -0.335    12.349    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 2.314ns (29.273%)  route 5.591ns (70.727%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          1.017    10.849    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y68         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.530    12.709    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y68         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[30]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X63Y68         FDRE (Setup_fdre_C_R)       -0.335    12.349    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 2.314ns (29.273%)  route 5.591ns (70.727%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          1.017    10.849    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y68         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.530    12.709    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y68         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[31]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X63Y68         FDRE (Setup_fdre_C_R)       -0.335    12.349    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 2.314ns (29.723%)  route 5.471ns (70.277%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          0.897    10.729    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y61         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.537    12.716    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y61         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.335    12.356    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 2.314ns (29.723%)  route 5.471ns (70.277%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.650     2.944    sodar19_i/myip_sodar19_0/U0/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  sodar19_i/myip_sodar19_0/U0/reg_period_reg[20]/Q
                         net (fo=95, routed)          3.756     7.218    sodar19_i/pwm_top_0/period[20]
    SLICE_X66Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.342 r  sodar19_i/pwm_top_0/counter[0]_i_57__12/O
                         net (fo=1, routed)           0.000     7.342    sodar19_i/pwm_top_0/counter[0]_i_57__12_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.718 r  sodar19_i/pwm_top_0/counter_reg[0]_i_34__11/CO[3]
                         net (fo=1, routed)           0.000     7.718    sodar19_i/pwm_top_0/counter_reg[0]_i_34__11_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sodar19_i/pwm_top_0/counter_reg[0]_i_24__11/CO[3]
                         net (fo=1, routed)           0.000     7.835    sodar19_i/pwm_top_0/counter_reg[0]_i_24__11_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.158 r  sodar19_i/pwm_top_0/counter_reg[0]_i_23__11/O[1]
                         net (fo=2, routed)           0.818     8.976    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/minusOp_27[25]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.306     9.282 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11/O
                         net (fo=1, routed)           0.000     9.282    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter[0]_i_10__11_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.832 r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[0]_i_1__11/CO[3]
                         net (fo=32, routed)          0.897    10.729    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clear
    SLICE_X63Y61         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        1.537    12.716    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/clk
    SLICE_X63Y61         FDRE                                         r  sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[1]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.335    12.356    sodar19_i/pwm_top_0/U0/gen_pwm[12].pwm_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.557     0.893    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y99         FDRE                                         r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.115     1.149    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X38Y97         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.825     1.191    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y97         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.558     0.894    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y96         FDRE                                         r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.056     1.090    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y96         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.825     1.191    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.572     0.908    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.120     1.156    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y92         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.843     1.209    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.075    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.928%)  route 0.227ns (58.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.639     0.975    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y101        FDRE                                         r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.227     1.366    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X38Y98         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.825     1.191    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y98         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.423%)  route 0.246ns (63.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.639     0.975    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y101        FDRE                                         r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.246     1.362    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X32Y98         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.826     1.192    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.012%)  route 0.262ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.639     0.975    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y101        FDRE                                         r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.262     1.378    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y97         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.826     1.192    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.137%)  route 0.226ns (54.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.638     0.974    sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/Q
                         net (fo=1, routed)           0.226     1.341    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[42]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.386 r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.000     1.386    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X36Y98         FDRE                                         r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.825     1.191    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y98         FDRE                                         r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.120     1.276    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.575     0.911    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.101     1.153    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y92         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.843     1.209    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.879%)  route 0.188ns (57.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.557     0.893    sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y97         FDRE                                         r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  sodar19_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.188     1.221    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y96         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.825     1.191    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sodar19_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.800%)  route 0.317ns (69.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.633     0.969    sodar19_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X52Y109        FDRE                                         r  sodar19_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  sodar19_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[15]/Q
                         net (fo=1, routed)           0.317     1.427    sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[16]
    SLICE_X44Y102        FDRE                                         r  sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar19_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1866, routed)        0.911     1.277    sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y102        FDRE                                         r  sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.066     1.304    sodar19_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sodar19_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0       sodar19_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sodar19_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X39Y60    sodar19_i/myip_sodar19_0/U0/myip_sodar19_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X32Y68    sodar19_i/myip_sodar19_0/U0/myip_sodar19_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X31Y68    sodar19_i/myip_sodar19_0/U0/myip_sodar19_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y68    sodar19_i/myip_sodar19_0/U0/myip_sodar19_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y95    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y91    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y91    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y94    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y70    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y70    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y70    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y70    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y60    sodar19_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y100   sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    sodar19_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



