Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 19 15:57:17 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.249    -2859.306                   1513                14578        0.022        0.000                      0                14578        3.000        0.000                       0                  2664  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -38.249    -2802.031                   1426                13716        0.022        0.000                      0                13716        3.750        0.000                       0                  2370  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          1.075        0.000                      0                  575        0.075        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -0.991      -57.275                     87                  862        0.055        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1426  Failing Endpoints,  Worst Slack      -38.249ns,  Total Violation    -2802.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.249ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.564ns  (logic 15.851ns (34.789%)  route 29.713ns (65.211%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.222 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.649    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.641    45.038    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.564 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.564    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X41Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                4.813     7.315    
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                         -45.564    
  -------------------------------------------------------------------
                         slack                                -38.249    

Slack (VIOLATED) :        -38.019ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.578ns  (logic 15.865ns (34.809%)  route 29.713ns (65.191%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.222 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.649    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.641    45.038    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y89         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.578 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.578    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X41Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -45.578    
  -------------------------------------------------------------------
                         slack                                -38.019    

Slack (VIOLATED) :        -37.944ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.503ns  (logic 15.790ns (34.701%)  route 29.713ns (65.299%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.222 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.649    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.641    45.038    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.503 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.503    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X41Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -45.503    
  -------------------------------------------------------------------
                         slack                                -37.944    

Slack (VIOLATED) :        -37.858ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.417ns  (logic 15.704ns (34.578%)  route 29.713ns (65.422%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.222 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.649    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.641    45.038    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y89         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.417 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.417    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X41Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -45.417    
  -------------------------------------------------------------------
                         slack                                -37.858    

Slack (VIOLATED) :        -36.853ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.411ns  (logic 15.339ns (34.539%)  route 29.072ns (65.461%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.222 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.649    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.411 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.411    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X40Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -44.411    
  -------------------------------------------------------------------
                         slack                                -36.853    

Slack (VIOLATED) :        -36.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.336ns  (logic 15.264ns (34.428%)  route 29.072ns (65.572%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.222 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.649    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.336 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.336    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X40Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -44.336    
  -------------------------------------------------------------------
                         slack                                -36.778    

Slack (VIOLATED) :        -36.747ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.397ns  (logic 15.325ns (34.518%)  route 29.072ns (65.482%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.222 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.649    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.397 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.397    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X40Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.149     7.650    
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                         -44.397    
  -------------------------------------------------------------------
                         slack                                -36.747    

Slack (VIOLATED) :        -36.692ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.250ns  (logic 15.178ns (34.301%)  route 29.072ns (65.699%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.222 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.649    43.871    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.250 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.250    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X40Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -44.250    
  -------------------------------------------------------------------
                         slack                                -36.692    

Slack (VIOLATED) :        -35.680ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.236ns  (logic 14.813ns (34.261%)  route 28.423ns (65.739%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.236 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.236    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X40Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -43.236    
  -------------------------------------------------------------------
                         slack                                -35.680    

Slack (VIOLATED) :        -35.605ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.161ns  (logic 14.738ns (34.147%)  route 28.423ns (65.853%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.785     3.079    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.203 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.361    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.485 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.162     3.647    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.771 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.062    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.335    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.459 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     4.742    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.866 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.017    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.469     5.610    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.734 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.283     6.017    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.141 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.290    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.414 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.568    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.692 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.600     7.292    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.574    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.698 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.982    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.106 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.260    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.384 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     8.671    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.795 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.282     9.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.201 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.631 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.780    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.904 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.199    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.323 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.623    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    10.905    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.029 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.191    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.315 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.614    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.738 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.503    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.627 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.159    12.786    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.910 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    13.210    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.334 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.626    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.750 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    13.899    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.023 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.312    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.436 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    14.736    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.860 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.012    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.136 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.290    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.414 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.308    15.722    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.846 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    16.142    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.266 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.565    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.689 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.851    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.975 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.266    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.390 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    17.682    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.806 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.373    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.497 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.302    18.798    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.922 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.071    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.195 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.349    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    19.782    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.906 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.067    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.191 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    20.534    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.658 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.305    20.963    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.087 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    21.392    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.816    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.940 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.314    22.254    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.378 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.539    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.663 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    23.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.230 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.955    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.079 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.370    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.494 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.648    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.772 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.488    25.260    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.384 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    25.673    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    25.797 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.949    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124    26.073 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    26.374    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.498 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.652    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.776 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.495    27.271    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.821 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.643    28.464    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.990 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.648    29.637    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.163 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.802    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.328 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    32.108    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.634 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.644    33.278    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.804 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.636    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.162 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.941    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.467 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.296    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.822 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    38.611    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.137 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.920    40.058    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.608 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.234    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.760 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.935    42.696    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.161 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.161    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X40Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.474     2.653    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.653    
                         clock uncertainty           -0.154     2.499    
                         time borrowed                5.057     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -43.161    
  -------------------------------------------------------------------
                         slack                                -35.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.290%)  route 0.170ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.170     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.087%)  route 0.229ns (61.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.229     1.365    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.172     1.226    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.534%)  route 0.176ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.176     1.226    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.345%)  route 0.169ns (44.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.169     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[4]
    SLICE_X29Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.370 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.907    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.078     0.985    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.300     0.907    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.076     0.983    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.300     0.907    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.075     0.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X41Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.823     1.189    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.891    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.075     0.966    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.309%)  route 0.183ns (52.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.339    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y97    design_1_i/top_0/inst/challengeQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y98    design_1_i/top_0/inst/challengeQ_reg[100]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y98    design_1_i/top_0/inst/challengeQ_reg[101]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y97    design_1_i/top_0/inst/challengeQ_reg[102]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y96    design_1_i/top_0/inst/challengeQ_reg[103]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y98    design_1_i/top_0/inst/challengeQ_reg[104]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    design_1_i/top_0/inst/challengeQ_reg[105]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    design_1_i/top_0/inst/challengeQ_reg[106]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    design_1_i/top_0/inst/challengeQ_reg[107]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y68    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y68    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y68    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y68    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/top_0/inst/ram1/ram_reg_9216_9471_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_9472_9727_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_9472_9727_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y89    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y89    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y89    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y61    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y61    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y61    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 2.203ns (25.552%)  route 6.419ns (74.448%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X52Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[44]/Q
                         net (fo=4, routed)           1.840     3.942    design_1_i/top_0/inst/virusEnQ[44]
    SLICE_X49Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.066 r  design_1_i/top_0/inst/virusEnQ[127]_i_113/O
                         net (fo=1, routed)           0.000     4.066    design_1_i/top_0/inst/virusEnQ[127]_i_113_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.464 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.464    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.578    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     4.692    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.376 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=253, routed)         3.936     9.312    design_1_i/top_0/inst/virusEnD1
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.313     9.625 r  design_1_i/top_0/inst/virusEnQ[1]_i_1/O
                         net (fo=1, routed)           0.643    10.268    design_1_i/top_0/inst/virusEnQ[1]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X44Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
                         clock pessimism              0.014    11.498    
                         clock uncertainty           -0.074    11.423    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.081    11.342    design_1_i/top_0/inst/virusEnQ_reg[1]
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.203ns (25.716%)  route 6.364ns (74.284%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X52Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[44]/Q
                         net (fo=4, routed)           1.840     3.942    design_1_i/top_0/inst/virusEnQ[44]
    SLICE_X49Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.066 r  design_1_i/top_0/inst/virusEnQ[127]_i_113/O
                         net (fo=1, routed)           0.000     4.066    design_1_i/top_0/inst/virusEnQ[127]_i_113_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.464 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.464    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.578    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     4.692    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.376 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=253, routed)         3.928     9.305    design_1_i/top_0/inst/virusEnD1
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.313     9.618 r  design_1_i/top_0/inst/virusEnQ[2]_rep_i_1/O
                         net (fo=1, routed)           0.595    10.213    design_1_i/top_0/inst/virusEnQ[2]_rep_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X44Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/C
                         clock pessimism              0.014    11.498    
                         clock uncertainty           -0.074    11.423    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.061    11.362    design_1_i/top_0/inst/virusEnQ_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.832ns (34.209%)  route 5.447ns (65.791%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=4, routed)           1.198     3.311    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X48Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.435 r  design_1_i/top_0/inst/virusEnQ[127]_i_192/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_0/inst/virusEnQ[127]_i_192_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.967 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.967    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.081    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.195    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.309    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.001     4.424    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.538    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.652    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.880 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.880    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.994    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.336    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.450    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.107     6.671    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.140     9.936    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X46Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X46Y94         FDRE (Setup_fdre_C_CE)      -0.169    11.355    design_1_i/top_0/inst/virusEnQ_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.832ns (34.209%)  route 5.447ns (65.791%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=4, routed)           1.198     3.311    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X48Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.435 r  design_1_i/top_0/inst/virusEnQ[127]_i_192/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_0/inst/virusEnQ[127]_i_192_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.967 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.967    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.081    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.195    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.309    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.001     4.424    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.538    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.652    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.880 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.880    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.994    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.336    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.450    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.107     6.671    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.140     9.936    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X46Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X46Y94         FDRE (Setup_fdre_C_CE)      -0.169    11.355    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.832ns (34.209%)  route 5.447ns (65.791%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=4, routed)           1.198     3.311    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X48Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.435 r  design_1_i/top_0/inst/virusEnQ[127]_i_192/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_0/inst/virusEnQ[127]_i_192_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.967 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.967    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.081    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.195    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.309    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.001     4.424    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.538    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.652    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.880 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.880    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.994    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.336    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.450    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.107     6.671    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.140     9.936    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X46Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]_rep/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X46Y94         FDRE (Setup_fdre_C_CE)      -0.169    11.355    design_1_i/top_0/inst/virusEnQ_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.832ns (34.209%)  route 5.447ns (65.791%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=4, routed)           1.198     3.311    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X48Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.435 r  design_1_i/top_0/inst/virusEnQ[127]_i_192/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_0/inst/virusEnQ[127]_i_192_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.967 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.967    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.081    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.195    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.309    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.001     4.424    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.538    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.652    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.880 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.880    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.994    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.336    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.450    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.107     6.671    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.140     9.936    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X46Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X46Y94         FDRE (Setup_fdre_C_CE)      -0.169    11.355    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[14]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.832ns (34.363%)  route 5.409ns (65.637%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=4, routed)           1.198     3.311    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X48Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.435 r  design_1_i/top_0/inst/virusEnQ[127]_i_192/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_0/inst/virusEnQ[127]_i_192_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.967 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.967    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.081    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.195    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.309    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.001     4.424    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.538    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.652    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.880 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.880    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.994    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.336    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.450    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.107     6.671    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.103     9.898    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]_rep/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X43Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.832ns (34.363%)  route 5.409ns (65.637%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=4, routed)           1.198     3.311    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X48Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.435 r  design_1_i/top_0/inst/virusEnQ[127]_i_192/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_0/inst/virusEnQ[127]_i_192_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.967 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.967    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.081    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.195    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.309    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.001     4.424    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.538    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.652    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.880 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.880    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.994    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.336    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.450    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.107     6.671    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.103     9.898    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X43Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[3]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.832ns (34.363%)  route 5.409ns (65.637%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=4, routed)           1.198     3.311    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X48Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.435 r  design_1_i/top_0/inst/virusEnQ[127]_i_192/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/top_0/inst/virusEnQ[127]_i_192_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.967 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.967    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.081    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.195    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.309    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.001     4.424    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.538 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.538    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.652 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.652    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.766 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.880 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.880    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.994    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.336    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.450    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.107     6.671    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.103     9.898    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]_rep/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X43Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 2.203ns (26.538%)  route 6.098ns (73.462%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X52Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[44]/Q
                         net (fo=4, routed)           1.840     3.942    design_1_i/top_0/inst/virusEnQ[44]
    SLICE_X49Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.066 r  design_1_i/top_0/inst/virusEnQ[127]_i_113/O
                         net (fo=1, routed)           0.000     4.066    design_1_i/top_0/inst/virusEnQ[127]_i_113_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.464 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.464    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.578    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     4.692    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.376 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=253, routed)         3.402     8.778    design_1_i/top_0/inst/virusEnD1
    SLICE_X46Y96         LUT6 (Prop_lut6_I0_O)        0.313     9.091 r  design_1_i/top_0/inst/virusEnQ[17]_i_1/O
                         net (fo=1, routed)           0.856     9.947    design_1_i/top_0/inst/virusEnQ[17]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
                         clock pessimism              0.014    11.498    
                         clock uncertainty           -0.074    11.423    
    SLICE_X46Y96         FDRE (Setup_fdre_C_D)       -0.045    11.378    design_1_i/top_0/inst/virusEnQ_reg[17]
  -------------------------------------------------------------------
                         required time                         11.378    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[20]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.244%)  route 0.224ns (51.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusEnQ_reg[19]/Q
                         net (fo=257, routed)         0.224     0.944    design_1_i/top_0/inst/virusEnQ[19]
    SLICE_X47Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  design_1_i/top_0/inst/virusEnQ[20]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.989    design_1_i/top_0/inst/virusEnQ[20]_rep_i_1_n_0
    SLICE_X47Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X47Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]_rep/C
                         clock pessimism             -0.005     0.823    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.091     0.914    design_1_i/top_0/inst/virusEnQ_reg[20]_rep
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[84]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.639     0.641    design_1_i/top_0/inst/clk2
    SLICE_X43Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/top_0/inst/virusEnQ_reg[84]_rep/Q
                         net (fo=257, routed)         0.066     0.848    design_1_i/top_0/inst/virusEnQ_reg[84]_rep_n_0
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.893 r  design_1_i/top_0/inst/virusEnQ[85]_i_1/O
                         net (fo=1, routed)           0.000     0.893    design_1_i/top_0/inst/virusEnQ[85]_i_1_n_0
    SLICE_X42Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X42Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/C
                         clock pessimism             -0.259     0.654    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.121     0.775    design_1_i/top_0/inst/virusEnQ_reg[85]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[30]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.227ns (41.654%)  route 0.318ns (58.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X53Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=257, routed)         0.196     0.881    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.099     0.980 r  design_1_i/top_0/inst/virusEnQ[30]_rep_i_1/O
                         net (fo=1, routed)           0.122     1.102    design_1_i/top_0/inst/virusEnQ[30]_rep_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]_rep/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.075     0.981    design_1_i/top_0/inst/virusEnQ_reg[30]_rep
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[32]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.968%)  route 0.378ns (67.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/top_0/inst/virusEnQ_reg[31]/Q
                         net (fo=257, routed)         0.261     0.958    design_1_i/top_0/inst/virusEnQ[31]
    SLICE_X51Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.003 r  design_1_i/top_0/inst/virusEnQ[32]_rep_i_1/O
                         net (fo=1, routed)           0.117     1.121    design_1_i/top_0/inst/virusEnQ[32]_rep_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]_rep/C
                         clock pessimism             -0.005     0.906    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075     0.981    design_1_i/top_0/inst/virusEnQ_reg[32]_rep
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[11]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[10]/Q
                         net (fo=4, routed)           0.099     0.800    design_1_i/top_0/inst/virusEnQ[10]
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.845 r  design_1_i/top_0/inst/virusEnQ[11]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.845    design_1_i/top_0/inst/virusEnQ[11]_rep_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X46Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]_rep/C
                         clock pessimism             -0.255     0.573    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.120     0.693    design_1_i/top_0/inst/virusEnQ_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[49]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.090%)  route 0.329ns (63.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/top_0/inst/virusEnQ_reg[48]/Q
                         net (fo=4, routed)           0.329     1.109    design_1_i/top_0/inst/virusEnQ[48]
    SLICE_X47Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.154 r  design_1_i/top_0/inst/virusEnQ[49]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.154    design_1_i/top_0/inst/virusEnQ[49]_rep_i_1_n_0
    SLICE_X47Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]_rep/C
                         clock pessimism             -0.009     0.906    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.091     0.997    design_1_i/top_0/inst/virusEnQ_reg[49]_rep
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.057%)  route 0.303ns (61.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X47Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[60]/Q
                         net (fo=5, routed)           0.202     0.985    design_1_i/top_0/inst/virusEnQ[60]
    SLICE_X51Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.030 r  design_1_i/top_0/inst/virusEnQ[61]_i_1/O
                         net (fo=1, routed)           0.101     1.131    design_1_i/top_0/inst/virusEnQ[61]_i_1_n_0
    SLICE_X52Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X52Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[61]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.066     0.967    design_1_i/top_0/inst/virusEnQ_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.036%)  route 0.062ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X46Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  design_1_i/top_0/inst/virusEnQ_reg[13]_rep/Q
                         net (fo=4, routed)           0.062     0.786    design_1_i/top_0/inst/virusEnQ_reg[13]_rep_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.831 r  design_1_i/top_0/inst/virusEnQ[14]_i_1/O
                         net (fo=1, routed)           0.000     0.831    design_1_i/top_0/inst/virusEnQ[14]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.092     0.665    design_1_i/top_0/inst/virusEnQ_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[25]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.922%)  route 0.362ns (66.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[24]/Q
                         net (fo=4, routed)           0.362     1.063    design_1_i/top_0/inst/virusEnQ[24]
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.108 r  design_1_i/top_0/inst/virusEnQ[25]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.108    design_1_i/top_0/inst/virusEnQ[25]_rep_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]_rep/C
                         clock pessimism             -0.005     0.820    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.120     0.940    design_1_i/top_0/inst/virusEnQ_reg[25]_rep
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[78]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.639%)  route 0.336ns (64.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.638     0.640    design_1_i/top_0/inst/clk2
    SLICE_X48Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/top_0/inst/virusEnQ_reg[78]_rep/Q
                         net (fo=257, routed)         0.336     1.117    design_1_i/top_0/inst/virusEnQ_reg[78]_rep_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.162 r  design_1_i/top_0/inst/virusEnQ[79]_i_1/O
                         net (fo=1, routed)           0.000     1.162    design_1_i/top_0/inst/virusEnQ[79]_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.092     0.993    design_1_i/top_0/inst/virusEnQ_reg[79]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y97     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y95     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y95     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y97     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y97     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y98     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y98     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y97     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y107    design_1_i/top_0/inst/virusEnQ_reg[100]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusEnQ_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusEnQ_reg[102]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusEnQ_reg[103]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y108    design_1_i/top_0/inst/virusEnQ_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y108    design_1_i/top_0/inst/virusEnQ_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y108    design_1_i/top_0/inst/virusEnQ_reg[106]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y108    design_1_i/top_0/inst/virusEnQ_reg[111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y108    design_1_i/top_0/inst/virusEnQ_reg[112]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y109    design_1_i/top_0/inst/virusEnQ_reg[112]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y95     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y95     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y98     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y98     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y97     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y98     design_1_i/top_0/inst/virusCounterQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           87  Failing Endpoints,  Worst Slack       -0.991ns,  Total Violation      -57.275ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 0.952ns (10.794%)  route 7.867ns (89.206%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.542    12.005    design_1_i/top_0/inst/virusCounterD
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.483    11.486    design_1_i/top_0/inst/clk2
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.266    11.220    
    SLICE_X41Y97         FDRE (Setup_fdre_C_CE)      -0.205    11.015    design_1_i/top_0/inst/virusCounterQ_reg[12]
  -------------------------------------------------------------------
                         required time                         11.015    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 0.952ns (10.794%)  route 7.867ns (89.206%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.542    12.005    design_1_i/top_0/inst/virusCounterD
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.483    11.486    design_1_i/top_0/inst/clk2
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.266    11.220    
    SLICE_X41Y97         FDRE (Setup_fdre_C_CE)      -0.205    11.015    design_1_i/top_0/inst/virusCounterQ_reg[13]
  -------------------------------------------------------------------
                         required time                         11.015    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 0.952ns (10.794%)  route 7.867ns (89.206%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.542    12.005    design_1_i/top_0/inst/virusCounterD
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.483    11.486    design_1_i/top_0/inst/clk2
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.266    11.220    
    SLICE_X41Y97         FDRE (Setup_fdre_C_CE)      -0.205    11.015    design_1_i/top_0/inst/virusCounterQ_reg[4]
  -------------------------------------------------------------------
                         required time                         11.015    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 0.952ns (10.794%)  route 7.867ns (89.206%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.542    12.005    design_1_i/top_0/inst/virusCounterD
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.483    11.486    design_1_i/top_0/inst/clk2
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.266    11.220    
    SLICE_X41Y97         FDRE (Setup_fdre_C_CE)      -0.205    11.015    design_1_i/top_0/inst/virusCounterQ_reg[6]
  -------------------------------------------------------------------
                         required time                         11.015    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 0.952ns (10.794%)  route 7.867ns (89.206%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.542    12.005    design_1_i/top_0/inst/virusCounterD
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.483    11.486    design_1_i/top_0/inst/clk2
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.266    11.220    
    SLICE_X41Y97         FDRE (Setup_fdre_C_CE)      -0.205    11.015    design_1_i/top_0/inst/virusCounterQ_reg[8]
  -------------------------------------------------------------------
                         required time                         11.015    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 0.952ns (10.794%)  route 7.867ns (89.206%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.542    12.005    design_1_i/top_0/inst/virusCounterD
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.483    11.486    design_1_i/top_0/inst/clk2
    SLICE_X41Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.266    11.220    
    SLICE_X41Y97         FDRE (Setup_fdre_C_CE)      -0.205    11.015    design_1_i/top_0/inst/virusCounterQ_reg[9]
  -------------------------------------------------------------------
                         required time                         11.015    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.977ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.952ns (10.813%)  route 7.852ns (89.187%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.527    11.990    design_1_i/top_0/inst/virusCounterD
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[7]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                 -0.977    

Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 0.952ns (10.821%)  route 7.846ns (89.179%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.520    11.984    design_1_i/top_0/inst/virusCounterD
    SLICE_X39Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X39Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[10]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                 -0.970    

Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 0.952ns (10.821%)  route 7.846ns (89.179%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.520    11.984    design_1_i/top_0/inst/virusCounterD
    SLICE_X39Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X39Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[11]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                 -0.970    

Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 0.952ns (10.821%)  route 7.846ns (89.179%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=3, routed)           1.163     4.805    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X28Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.864     5.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr_0_sn_1
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=116, routed)         4.953    10.870    design_1_i/top_0/inst/AxiSupporter1/S_AXI_AWADDR[2]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.994 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=8, routed)           0.346    11.340    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    11.464 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.520    11.984    design_1_i/top_0/inst/virusCounterD
    SLICE_X39Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X39Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[3]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                 -0.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.954%)  route 0.194ns (51.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[60]/Q
                         net (fo=5, routed)           0.194     1.309    design_1_i/top_0/inst/virusMaskQ[60]
    SLICE_X42Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.354 r  design_1_i/top_0/inst/virusEnQ[60]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/top_0/inst/virusEnQ[60]_rep_i_1_n_0
    SLICE_X42Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X42Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]_rep/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.266     1.179    
    SLICE_X42Y107        FDRE (Hold_fdre_C_D)         0.120     1.299    design_1_i/top_0/inst/virusEnQ_reg[60]_rep
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.239%)  route 0.177ns (48.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y94         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[7]/Q
                         net (fo=5, routed)           0.177     1.210    design_1_i/top_0/inst/virusMaskQ[7]
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.255 r  design_1_i/top_0/inst/virusEnQ[7]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/top_0/inst/virusEnQ[7]_rep_i_1_n_0
    SLICE_X49Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X49Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]_rep/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.266     1.094    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.092     1.186    design_1_i/top_0/inst/virusEnQ_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[67]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.901%)  route 0.179ns (49.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y101        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[67]/Q
                         net (fo=5, routed)           0.179     1.295    design_1_i/top_0/inst/virusMaskQ[67]
    SLICE_X45Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.340 r  design_1_i/top_0/inst/virusEnQ[67]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/top_0/inst/virusEnQ[67]_rep_i_1_n_0
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]_rep/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X45Y103        FDRE (Hold_fdre_C_D)         0.091     1.271    design_1_i/top_0/inst/virusEnQ_reg[67]_rep
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[63]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.307%)  route 0.184ns (49.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.634     0.970    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X52Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/top_0/inst/virusMaskQ_reg[63]/Q
                         net (fo=5, routed)           0.184     1.295    design_1_i/top_0/inst/virusMaskQ[63]
    SLICE_X51Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.340 r  design_1_i/top_0/inst/virusEnQ[63]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/top_0/inst/virusEnQ[63]_rep_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]_rep/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/top_0/inst/virusEnQ_reg[63]_rep
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.648%)  route 0.189ns (50.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[54]/Q
                         net (fo=5, routed)           0.189     1.304    design_1_i/top_0/inst/virusMaskQ[54]
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.349 r  design_1_i/top_0/inst/virusEnQ[54]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/top_0/inst/virusEnQ[54]_i_1_n_0
    SLICE_X47Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/top_0/inst/virusEnQ_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[55]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.058%)  route 0.171ns (44.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X42Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[55]/Q
                         net (fo=5, routed)           0.171     1.309    design_1_i/top_0/inst/virusMaskQ[55]
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.354 r  design_1_i/top_0/inst/virusEnQ[55]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/top_0/inst/virusEnQ[55]_rep_i_1_n_0
    SLICE_X47Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]_rep/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/top_0/inst/virusEnQ_reg[55]_rep
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.740%)  route 0.221ns (54.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[99]/Q
                         net (fo=5, routed)           0.221     1.336    design_1_i/top_0/inst/virusMaskQ[99]
    SLICE_X46Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.381 r  design_1_i/top_0/inst/virusEnQ[99]_i_1/O
                         net (fo=1, routed)           0.000     1.381    design_1_i/top_0/inst/virusEnQ[99]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X46Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[99]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.266     1.179    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.121     1.300    design_1_i/top_0/inst/virusEnQ_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[69]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.067%)  route 0.171ns (44.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[69]/Q
                         net (fo=5, routed)           0.171     1.309    design_1_i/top_0/inst/virusMaskQ[69]
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.354 r  design_1_i/top_0/inst/virusEnQ[69]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/top_0/inst/virusEnQ[69]_rep_i_1_n_0
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]_rep/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.092     1.272    design_1_i/top_0/inst/virusEnQ_reg[69]_rep
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.058%)  route 0.193ns (50.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[60]/Q
                         net (fo=5, routed)           0.193     1.308    design_1_i/top_0/inst/virusMaskQ[60]
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.353 r  design_1_i/top_0/inst/virusEnQ[60]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/top_0/inst/virusEnQ[60]_i_1_n_0
    SLICE_X47Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X47Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.091     1.271    design_1_i/top_0/inst/virusEnQ_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[46]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.397%)  route 0.198ns (51.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.634     0.970    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X52Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/top_0/inst/virusMaskQ_reg[46]/Q
                         net (fo=5, routed)           0.198     1.309    design_1_i/top_0/inst/virusMaskQ[46]
    SLICE_X53Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.354 r  design_1_i/top_0/inst/virusEnQ[46]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/top_0/inst/virusEnQ[46]_rep_i_1_n_0
    SLICE_X53Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2374, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X53Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]_rep/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X53Y103        FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/top_0/inst/virusEnQ_reg[46]_rep
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.086    





