INFO-FLOW: Workspace C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1 opened at Thu Apr 04 12:36:51 -0500 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.196 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.134 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.337 sec.
Command     ap_source done; 0.345 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.827 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.074 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.834 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'lenet_cnn_hls/lenet_cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling lenet_cnn_hls/lenet_cnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted lenet_cnn_hls/lenet_cnn.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "lenet_cnn_hls/lenet_cnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E lenet_cnn_hls/lenet_cnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp
Command       clang done; 1.546 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp"  -o "C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 1.294 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp std=gnu++98 -directive=C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp std=gnu++98 -directive=C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.lenet_cnn.pp.0.cpp.diag.yml C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.lenet_cnn.pp.0.cpp.out.log 2> C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.lenet_cnn.pp.0.cpp.err.log 
Command       ap_eval done; 0.135 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/tidy-3.1.lenet_cnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/tidy-3.1.lenet_cnn.pp.0.cpp.out.log 2> C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/tidy-3.1.lenet_cnn.pp.0.cpp.err.log 
Command         ap_eval done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.lenet_cnn.pp.0.cpp.out.log 2> C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.lenet_cnn.pp.0.cpp.err.log 
Command         ap_eval done; 0.167 sec.
Command       tidy_31 done; 0.381 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.bc
Command       clang done; 1.21 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.g.bc -hls-opt -except-internalize lenet_cnn -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.262 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 185.223 ; gain = 94.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 185.223 ; gain = 94.770
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.pp.bc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.556 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lenet_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 13.778 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 185.223 ; gain = 94.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'relu' into 'convolution1' (lenet_cnn_hls/lenet_cnn.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'max_pooling2' (lenet_cnn_hls/lenet_cnn.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'convolution3' (lenet_cnn_hls/lenet_cnn.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'max_pooling4' (lenet_cnn_hls/lenet_cnn.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'convolution5' (lenet_cnn_hls/lenet_cnn.cpp:113) automatically.
Command         transform done; 29.459 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 185.223 ; gain = 94.770
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (lenet_cnn_hls/lenet_cnn.cpp:104) in function 'convolution5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:57) in function 'convolution3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:11) in function 'convolution1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:106) in function 'convolution5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:107) in function 'convolution5' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:59) in function 'convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:60) in function 'convolution3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:61) in function 'convolution3' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:13) in function 'convolution1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:14) in function 'convolution1' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'output.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights.0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights' (lenet_cnn_hls/lenet_cnn.cpp:137) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc6_weights' (lenet_cnn_hls/lenet_cnn.cpp:143) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv5_output' (lenet_cnn_hls/lenet_cnn.cpp:152) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc6_weights.0' (lenet_cnn_hls/lenet_cnn.cpp:143) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv5_output.0' (lenet_cnn_hls/lenet_cnn.cpp:152) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'convolution1' (lenet_cnn_hls/lenet_cnn.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'max_pooling2' (lenet_cnn_hls/lenet_cnn.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'convolution3' (lenet_cnn_hls/lenet_cnn.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'max_pooling4' (lenet_cnn_hls/lenet_cnn.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'convolution5' (lenet_cnn_hls/lenet_cnn.cpp:113) automatically.
Command         transform done; 20.882 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lenet_cnn_hls/lenet_cnn.cpp:84:34) to (lenet_cnn_hls/lenet_cnn.cpp:92:7) in function 'max_pooling4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lenet_cnn_hls/lenet_cnn.cpp:36:48) to (lenet_cnn_hls/lenet_cnn.cpp:44:22) in function 'max_pooling2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lenet_cnn_hls/lenet_cnn.cpp:123:32) to (lenet_cnn_hls/lenet_cnn.cpp:123:26) in function 'fc6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lenet_cnn_hls/lenet_cnn.cpp:104:43) to (lenet_cnn_hls/lenet_cnn.cpp:112:6) in function 'convolution5'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fc6' into 'lenet_cnn' (lenet_cnn_hls/lenet_cnn.cpp:176) automatically.
Command         transform done; 0.625 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 202.535 ; gain = 112.082
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:83:30) in function 'max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:82:26) in function 'max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet_cnn_hls/lenet_cnn.cpp:81:22) in function 'max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet_cnn_hls/lenet_cnn.cpp:80:18) in function 'max_pooling4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:35:30) in function 'max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (lenet_cnn_hls/lenet_cnn.cpp:34:26) in function 'max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet_cnn_hls/lenet_cnn.cpp:33:22) in function 'max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet_cnn_hls/lenet_cnn.cpp:32:18) in function 'max_pooling2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-9' (lenet_cnn_hls/lenet_cnn.cpp:122:15) in function 'lenet_cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet_cnn_hls/lenet_cnn.cpp:103:16) in function 'convolution5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet_cnn_hls/lenet_cnn.cpp:56:16) in function 'convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet_cnn_hls/lenet_cnn.cpp:55:16) in function 'convolution3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (lenet_cnn_hls/lenet_cnn.cpp:10:23) in function 'convolution1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (lenet_cnn_hls/lenet_cnn.cpp:9:20) in function 'convolution1'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10 on port 'DATA_PARAMETERS' (lenet_cnn_hls/lenet_cnn.cpp:164:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 120 on port 'DATA_PARAMETERS' (lenet_cnn_hls/lenet_cnn.cpp:161:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1200 on port 'DATA_PARAMETERS' (lenet_cnn_hls/lenet_cnn.cpp:163:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 150 on port 'DATA_PARAMETERS' (lenet_cnn_hls/lenet_cnn.cpp:154:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'DATA_PARAMETERS' (lenet_cnn_hls/lenet_cnn.cpp:158:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2400 on port 'DATA_PARAMETERS' (lenet_cnn_hls/lenet_cnn.cpp:157:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 48000 on port 'DATA_PARAMETERS' (lenet_cnn_hls/lenet_cnn.cpp:160:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'DATA_PARAMETERS' (lenet_cnn_hls/lenet_cnn.cpp:155:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'DATA_FC6_OUTPUT' (lenet_cnn_hls/lenet_cnn.cpp:178:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 17.952 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:33 . Memory (MB): peak = 260.844 ; gain = 170.391
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 83.416 sec.
Command     elaborate done; 90.797 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lenet_cnn' ...
Execute       ap_set_top_model lenet_cnn 
Execute       get_model_list lenet_cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lenet_cnn 
Execute       preproc_iomode -model convolution5 
Execute       preproc_iomode -model max_pooling4 
Execute       preproc_iomode -model convolution3 
Execute       preproc_iomode -model max_pooling2 
Execute       preproc_iomode -model convolution1 
Execute       get_model_list lenet_cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn
INFO-FLOW: Configuring Module : convolution1 ...
Execute       set_default_model convolution1 
Execute       apply_spec_resource_limit convolution1 
INFO-FLOW: Configuring Module : max_pooling2 ...
Execute       set_default_model max_pooling2 
Execute       apply_spec_resource_limit max_pooling2 
INFO-FLOW: Configuring Module : convolution3 ...
Execute       set_default_model convolution3 
Execute       apply_spec_resource_limit convolution3 
INFO-FLOW: Configuring Module : max_pooling4 ...
Execute       set_default_model max_pooling4 
Execute       apply_spec_resource_limit max_pooling4 
INFO-FLOW: Configuring Module : convolution5 ...
Execute       set_default_model convolution5 
Execute       apply_spec_resource_limit convolution5 
INFO-FLOW: Configuring Module : lenet_cnn ...
Execute       set_default_model lenet_cnn 
Execute       apply_spec_resource_limit lenet_cnn 
INFO-FLOW: Model list for preprocess: convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn
INFO-FLOW: Preprocessing Module: convolution1 ...
Execute       set_default_model convolution1 
Execute       cdfg_preprocess -model convolution1 
Execute       rtl_gen_preprocess convolution1 
INFO-FLOW: Preprocessing Module: max_pooling2 ...
Execute       set_default_model max_pooling2 
Execute       cdfg_preprocess -model max_pooling2 
Execute       rtl_gen_preprocess max_pooling2 
INFO-FLOW: Preprocessing Module: convolution3 ...
Execute       set_default_model convolution3 
Execute       cdfg_preprocess -model convolution3 
Execute       rtl_gen_preprocess convolution3 
INFO-FLOW: Preprocessing Module: max_pooling4 ...
Execute       set_default_model max_pooling4 
Execute       cdfg_preprocess -model max_pooling4 
Execute       rtl_gen_preprocess max_pooling4 
INFO-FLOW: Preprocessing Module: convolution5 ...
Execute       set_default_model convolution5 
Execute       cdfg_preprocess -model convolution5 
Execute       rtl_gen_preprocess convolution5 
INFO-FLOW: Preprocessing Module: lenet_cnn ...
Execute       set_default_model lenet_cnn 
Execute       cdfg_preprocess -model lenet_cnn 
Execute       rtl_gen_preprocess lenet_cnn 
WARNING: [SYN 201-107] Renaming port name 'lenet_cnn/image' to 'lenet_cnn/image_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution1 
Execute       schedule -model convolution1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'input_r' (lenet_cnn_hls/lenet_cnn.cpp:18) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 145.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.361 sec.
INFO: [HLS 200-111]  Elapsed time: 94.953 seconds; current allocated memory: 203.696 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.verbose.sched.rpt 
Command       syn_report done; 0.641 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.sched.adb -f 
Command       db_write done; 0.188 sec.
INFO-FLOW: Finish scheduling convolution1.
Execute       set_default_model convolution1 
Execute       bind -model convolution1 
BIND OPTION: model=convolution1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.286 sec.
INFO: [HLS 200-111]  Elapsed time: 1.198 seconds; current allocated memory: 206.061 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.verbose.bind.rpt 
Command       syn_report done; 0.584 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.bind.adb -f 
Command       db_write done; 0.233 sec.
INFO-FLOW: Finish binding convolution1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling2 
Execute       schedule -model max_pooling2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pooling2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('max_value_4_write_ln44', lenet_cnn_hls/lenet_cnn.cpp:44) of variable 'max_value', lenet_cnn_hls/lenet_cnn.cpp:41 on local variable 'input' and 'load' operation ('max_value_4_load', lenet_cnn_hls/lenet_cnn.cpp:38) on local variable 'input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.275 sec.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 206.593 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.verbose.sched.rpt 
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling2.
Execute       set_default_model max_pooling2 
Execute       bind -model max_pooling2 
BIND OPTION: model=max_pooling2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.211 sec.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 207.166 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.verbose.bind.rpt 
Command       syn_report done; 0.187 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.bind.adb -f 
INFO-FLOW: Finish binding max_pooling2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution3 
Execute       schedule -model convolution3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_load_81', lenet_cnn_hls/lenet_cnn.cpp:65) on array 'weights' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 75, Depth = 764.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.302 sec.
INFO: [HLS 200-111]  Elapsed time: 8.681 seconds; current allocated memory: 212.651 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.verbose.sched.rpt 
Command       syn_report done; 2.51 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.sched.adb -f 
Command       db_write done; 0.762 sec.
INFO-FLOW: Finish scheduling convolution3.
Execute       set_default_model convolution3 
Execute       bind -model convolution3 
BIND OPTION: model=convolution3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.809 sec.
INFO: [HLS 200-111]  Elapsed time: 5.183 seconds; current allocated memory: 222.968 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.verbose.bind.rpt 
Command       syn_report done; 2.722 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.bind.adb -f 
Command       db_write done; 1.07 sec.
INFO-FLOW: Finish binding convolution3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling4 
Execute       schedule -model max_pooling4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pooling4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('max_value_4_write_ln92', lenet_cnn_hls/lenet_cnn.cpp:92) of variable 'max_value', lenet_cnn_hls/lenet_cnn.cpp:89 on local variable 'input' and 'load' operation ('max_value_4_load', lenet_cnn_hls/lenet_cnn.cpp:86) on local variable 'input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.225 sec.
INFO: [HLS 200-111]  Elapsed time: 4.265 seconds; current allocated memory: 223.746 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.verbose.sched.rpt 
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling4.
Execute       set_default_model max_pooling4 
Execute       bind -model max_pooling4 
BIND OPTION: model=max_pooling4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 224.304 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.verbose.bind.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.bind.adb -f 
INFO-FLOW: Finish binding max_pooling4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution5 
Execute       schedule -model convolution5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
WARNING: [SCHED 204-68] The II Violation in module 'convolution5' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation ('sum_1_write_ln112', lenet_cnn_hls/lenet_cnn.cpp:112) of variable 'input', lenet_cnn_hls/lenet_cnn.cpp:110 on local variable 'input' and 'load' operation ('sum_1_load', lenet_cnn_hls/lenet_cnn.cpp:108) on local variable 'input'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.571 sec.
INFO: [HLS 200-111]  Elapsed time: 2.992 seconds; current allocated memory: 227.344 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Command       syn_report done; 2.216 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.sched.adb -f 
Command       db_write done; 0.57 sec.
INFO-FLOW: Finish scheduling convolution5.
Execute       set_default_model convolution5 
Execute       bind -model convolution5 
BIND OPTION: model=convolution5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.379 sec.
INFO: [HLS 200-111]  Elapsed time: 3.232 seconds; current allocated memory: 231.786 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.verbose.bind.rpt 
Command       syn_report done; 0.755 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.bind.adb -f 
Command       db_write done; 0.323 sec.
INFO-FLOW: Finish binding convolution5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_cnn 
Execute       schedule -model lenet_cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv1_weights.parameters'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv1_bias.parameters'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv3_weights.parameters'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv3_bias.parameters'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv5_weights.parameters'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv5_bias.parameters'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc6_weights.parameters'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc6_bias.parameters'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc6_output.fc6_output_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.493 sec.
INFO: [HLS 200-111]  Elapsed time: 1.669 seconds; current allocated memory: 232.852 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.verbose.sched.rpt 
Command       syn_report done; 0.213 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_cnn.
Execute       set_default_model lenet_cnn 
Execute       bind -model lenet_cnn 
BIND OPTION: model=lenet_cnn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.386 sec.
INFO: [HLS 200-111]  Elapsed time: 1.726 seconds; current allocated memory: 235.371 MB.
Execute       syn_report -verbosereport -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.verbose.bind.rpt 
Command       syn_report done; 0.889 sec.
Execute       db_write -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.bind.adb -f 
INFO-FLOW: Finish binding lenet_cnn.
Execute       get_model_list lenet_cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess convolution1 
Execute       rtl_gen_preprocess max_pooling2 
Execute       rtl_gen_preprocess convolution3 
Execute       rtl_gen_preprocess max_pooling4 
Execute       rtl_gen_preprocess convolution5 
Execute       rtl_gen_preprocess lenet_cnn 
INFO-FLOW: Model list for RTL generation: convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution1 -vendor xilinx -mg_file C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenet_cnn_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fmul_32ns_32ns_32_4_max_dsp_1' to 'lenet_cnn_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fcmp_32ns_32ns_1_2_1' to 'lenet_cnn_fcmp_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1'.
Command       create_rtl_model done; 0.288 sec.
INFO: [HLS 200-111]  Elapsed time: 1.371 seconds; current allocated memory: 239.567 MB.
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/systemc/convolution1 -synmodules convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn 
Execute       gen_rtl convolution1 -style xilinx -f -lang vhdl -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/vhdl/convolution1 
Execute       gen_rtl convolution1 -style xilinx -f -lang vlog -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/verilog/convolution1 
Execute       syn_report -csynth -model convolution1 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/convolution1_csynth.rpt 
Execute       syn_report -rtlxml -model convolution1 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/convolution1_csynth.xml 
Execute       syn_report -verbosereport -model convolution1 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.verbose.rpt 
Command       syn_report done; 0.395 sec.
Execute       db_write -model convolution1 -f -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.adb 
Command       db_write done; 0.252 sec.
Execute       gen_tb_info convolution1 -p C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling2 -vendor xilinx -mg_file C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2'.
INFO: [HLS 200-111]  Elapsed time: 1.254 seconds; current allocated memory: 241.372 MB.
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/systemc/max_pooling2 -synmodules convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn 
Execute       gen_rtl max_pooling2 -style xilinx -f -lang vhdl -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/vhdl/max_pooling2 
Execute       gen_rtl max_pooling2 -style xilinx -f -lang vlog -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/verilog/max_pooling2 
Execute       syn_report -csynth -model max_pooling2 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/max_pooling2_csynth.rpt 
Execute       syn_report -rtlxml -model max_pooling2 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/max_pooling2_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling2 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.verbose.rpt 
Command       syn_report done; 0.151 sec.
Execute       db_write -model max_pooling2 -f -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.adb 
Command       db_write done; 0.135 sec.
Execute       gen_tb_info max_pooling2 -p C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution3 -vendor xilinx -mg_file C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_mul_mul_6ns_13s_13_1_1' to 'lenet_cnn_mul_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3'.
Command       create_rtl_model done; 0.959 sec.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 252.853 MB.
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/systemc/convolution3 -synmodules convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn 
Execute       gen_rtl convolution3 -style xilinx -f -lang vhdl -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/vhdl/convolution3 
Execute       gen_rtl convolution3 -style xilinx -f -lang vlog -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/verilog/convolution3 
Execute       syn_report -csynth -model convolution3 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/convolution3_csynth.rpt 
Command       syn_report done; 0.293 sec.
Execute       syn_report -rtlxml -model convolution3 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/convolution3_csynth.xml 
Command       syn_report done; 0.173 sec.
Execute       syn_report -verbosereport -model convolution3 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.verbose.rpt 
Command       syn_report done; 1.57 sec.
Execute       db_write -model convolution3 -f -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.adb 
Command       db_write done; 0.99 sec.
Execute       gen_tb_info convolution3 -p C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling4 -vendor xilinx -mg_file C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling4'.
INFO: [HLS 200-111]  Elapsed time: 4.536 seconds; current allocated memory: 255.681 MB.
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/systemc/max_pooling4 -synmodules convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn 
Execute       gen_rtl max_pooling4 -style xilinx -f -lang vhdl -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/vhdl/max_pooling4 
Execute       gen_rtl max_pooling4 -style xilinx -f -lang vlog -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/verilog/max_pooling4 
Execute       syn_report -csynth -model max_pooling4 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/max_pooling4_csynth.rpt 
Execute       syn_report -rtlxml -model max_pooling4 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/max_pooling4_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling4 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.verbose.rpt 
Command       syn_report done; 0.138 sec.
Execute       db_write -model max_pooling4 -f -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.adb 
Command       db_write done; 0.204 sec.
Execute       gen_tb_info max_pooling4 -p C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution5 -vendor xilinx -mg_file C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fcmp_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution5'.
Command       create_rtl_model done; 0.978 sec.
INFO: [HLS 200-111]  Elapsed time: 1.659 seconds; current allocated memory: 264.515 MB.
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/systemc/convolution5 -synmodules convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn 
Execute       gen_rtl convolution5 -style xilinx -f -lang vhdl -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/vhdl/convolution5 
Execute       gen_rtl convolution5 -style xilinx -f -lang vlog -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/verilog/convolution5 
Execute       syn_report -csynth -model convolution5 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/convolution5_csynth.rpt 
Command       syn_report done; 0.167 sec.
Execute       syn_report -rtlxml -model convolution5 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/convolution5_csynth.xml 
Execute       syn_report -verbosereport -model convolution5 -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.verbose.rpt 
Command       syn_report done; 0.931 sec.
Execute       db_write -model convolution5 -f -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.adb 
Command       db_write done; 0.648 sec.
Execute       gen_tb_info convolution5 -p C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lenet_cnn -vendor xilinx -mg_file C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/DATA_IMAGE' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/DATA_PARAMETERS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/DATA_FC6_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/parameters' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_cnn/fc6_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_cnn' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'image_r', 'parameters' and 'fc6_output' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_weights_0' to 'lenet_cnn_conv1_wfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_bias' to 'lenet_cnn_conv1_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv3_weights' to 'lenet_cnn_conv3_whbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv3_bias' to 'lenet_cnn_conv3_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv5_weights' to 'lenet_cnn_conv5_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv5_bias' to 'lenet_cnn_conv5_bkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_fc6_weights_0_0' to 'lenet_cnn_fc6_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_output_assign' to 'lenet_cnn_output_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv1_output' to 'lenet_cnn_conv1_oncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool2_output' to 'lenet_cnn_pool2_oocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv3_output' to 'lenet_cnn_conv3_opcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_pool4_output' to 'lenet_cnn_pool4_oqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_conv5_output_0_0' to 'lenet_cnn_conv5_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_cnn_urem_5ns_4ns_5_9_1' to 'lenet_cnn_urem_5nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_cnn_urem_5nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_cnn'.
Command       create_rtl_model done; 1.32 sec.
INFO: [HLS 200-111]  Elapsed time: 4.079 seconds; current allocated memory: 269.204 MB.
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_cnn -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/systemc/lenet_cnn -synmodules convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn 
Execute       gen_rtl lenet_cnn -istop -style xilinx -f -lang vhdl -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/vhdl/lenet_cnn 
Command       gen_rtl done; 0.178 sec.
Execute       gen_rtl lenet_cnn -istop -style xilinx -f -lang vlog -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/verilog/lenet_cnn 
Command       gen_rtl done; 0.102 sec.
Execute       syn_report -csynth -model lenet_cnn -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/lenet_cnn_csynth.rpt 
Execute       syn_report -rtlxml -model lenet_cnn -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/syn/report/lenet_cnn_csynth.xml 
Execute       syn_report -verbosereport -model lenet_cnn -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.verbose.rpt 
Command       syn_report done; 1.671 sec.
Execute       db_write -model lenet_cnn -f -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.adb 
Command       db_write done; 0.591 sec.
Execute       gen_tb_info lenet_cnn -p C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn 
Execute       export_constraint_db -f -tool general -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.constraint.tcl 
Execute       syn_report -designview -model lenet_cnn -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.design.xml 
Command       syn_report done; 1.253 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model lenet_cnn -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lenet_cnn -o C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks lenet_cnn 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain lenet_cnn 
INFO-FLOW: Model list for RTL component generation: convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn
INFO-FLOW: Handling components in module [convolution1] ... 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
INFO-FLOW: Found component lenet_cnn_fadd_32bkb.
INFO-FLOW: Append model lenet_cnn_fadd_32bkb
INFO-FLOW: Found component lenet_cnn_fmul_32cud.
INFO-FLOW: Append model lenet_cnn_fmul_32cud
INFO-FLOW: Found component lenet_cnn_fcmp_32dEe.
INFO-FLOW: Append model lenet_cnn_fcmp_32dEe
INFO-FLOW: Handling components in module [max_pooling2] ... 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
INFO-FLOW: Handling components in module [convolution3] ... 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
INFO-FLOW: Found component lenet_cnn_mul_muleOg.
INFO-FLOW: Append model lenet_cnn_mul_muleOg
INFO-FLOW: Handling components in module [max_pooling4] ... 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
INFO-FLOW: Handling components in module [convolution5] ... 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
INFO-FLOW: Handling components in module [lenet_cnn] ... 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
INFO-FLOW: Found component lenet_cnn_urem_5nsc4.
INFO-FLOW: Append model lenet_cnn_urem_5nsc4
INFO-FLOW: Found component lenet_cnn_conv1_wfYi.
INFO-FLOW: Append model lenet_cnn_conv1_wfYi
INFO-FLOW: Found component lenet_cnn_conv1_bg8j.
INFO-FLOW: Append model lenet_cnn_conv1_bg8j
INFO-FLOW: Found component lenet_cnn_conv3_whbi.
INFO-FLOW: Append model lenet_cnn_conv3_whbi
INFO-FLOW: Found component lenet_cnn_conv3_bibs.
INFO-FLOW: Append model lenet_cnn_conv3_bibs
INFO-FLOW: Found component lenet_cnn_conv5_wjbC.
INFO-FLOW: Append model lenet_cnn_conv5_wjbC
INFO-FLOW: Found component lenet_cnn_conv5_bkbM.
INFO-FLOW: Append model lenet_cnn_conv5_bkbM
INFO-FLOW: Found component lenet_cnn_fc6_weilbW.
INFO-FLOW: Append model lenet_cnn_fc6_weilbW
INFO-FLOW: Found component lenet_cnn_fc6_bias.
INFO-FLOW: Append model lenet_cnn_fc6_bias
INFO-FLOW: Found component lenet_cnn_output_mb6.
INFO-FLOW: Append model lenet_cnn_output_mb6
INFO-FLOW: Found component lenet_cnn_conv1_oncg.
INFO-FLOW: Append model lenet_cnn_conv1_oncg
INFO-FLOW: Found component lenet_cnn_pool2_oocq.
INFO-FLOW: Append model lenet_cnn_pool2_oocq
INFO-FLOW: Found component lenet_cnn_conv3_opcA.
INFO-FLOW: Append model lenet_cnn_conv3_opcA
INFO-FLOW: Found component lenet_cnn_pool4_oqcK.
INFO-FLOW: Append model lenet_cnn_pool4_oqcK
INFO-FLOW: Found component lenet_cnn_CTL_s_axi.
INFO-FLOW: Append model lenet_cnn_CTL_s_axi
INFO-FLOW: Found component lenet_cnn_DATA_IMAGE_m_axi.
INFO-FLOW: Append model lenet_cnn_DATA_IMAGE_m_axi
INFO-FLOW: Found component lenet_cnn_DATA_PARAMETERS_m_axi.
INFO-FLOW: Append model lenet_cnn_DATA_PARAMETERS_m_axi
INFO-FLOW: Found component lenet_cnn_DATA_FC6_OUTPUT_m_axi.
INFO-FLOW: Append model lenet_cnn_DATA_FC6_OUTPUT_m_axi
INFO-FLOW: Append model convolution1
INFO-FLOW: Append model max_pooling2
INFO-FLOW: Append model convolution3
INFO-FLOW: Append model max_pooling4
INFO-FLOW: Append model convolution5
INFO-FLOW: Append model lenet_cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lenet_cnn_fadd_32bkb lenet_cnn_fmul_32cud lenet_cnn_fcmp_32dEe lenet_cnn_mul_muleOg lenet_cnn_urem_5nsc4 lenet_cnn_conv1_wfYi lenet_cnn_conv1_bg8j lenet_cnn_conv3_whbi lenet_cnn_conv3_bibs lenet_cnn_conv5_wjbC lenet_cnn_conv5_bkbM lenet_cnn_fc6_weilbW lenet_cnn_fc6_bias lenet_cnn_output_mb6 lenet_cnn_conv1_oncg lenet_cnn_pool2_oocq lenet_cnn_conv3_opcA lenet_cnn_pool4_oqcK lenet_cnn_CTL_s_axi lenet_cnn_DATA_IMAGE_m_axi lenet_cnn_DATA_PARAMETERS_m_axi lenet_cnn_DATA_FC6_OUTPUT_m_axi convolution1 max_pooling2 convolution3 max_pooling4 convolution5 lenet_cnn
INFO-FLOW: To file: write model lenet_cnn_fadd_32bkb
INFO-FLOW: To file: write model lenet_cnn_fmul_32cud
INFO-FLOW: To file: write model lenet_cnn_fcmp_32dEe
INFO-FLOW: To file: write model lenet_cnn_mul_muleOg
INFO-FLOW: To file: write model lenet_cnn_urem_5nsc4
INFO-FLOW: To file: write model lenet_cnn_conv1_wfYi
INFO-FLOW: To file: write model lenet_cnn_conv1_bg8j
INFO-FLOW: To file: write model lenet_cnn_conv3_whbi
INFO-FLOW: To file: write model lenet_cnn_conv3_bibs
INFO-FLOW: To file: write model lenet_cnn_conv5_wjbC
INFO-FLOW: To file: write model lenet_cnn_conv5_bkbM
INFO-FLOW: To file: write model lenet_cnn_fc6_weilbW
INFO-FLOW: To file: write model lenet_cnn_fc6_bias
INFO-FLOW: To file: write model lenet_cnn_output_mb6
INFO-FLOW: To file: write model lenet_cnn_conv1_oncg
INFO-FLOW: To file: write model lenet_cnn_pool2_oocq
INFO-FLOW: To file: write model lenet_cnn_conv3_opcA
INFO-FLOW: To file: write model lenet_cnn_pool4_oqcK
INFO-FLOW: To file: write model lenet_cnn_CTL_s_axi
INFO-FLOW: To file: write model lenet_cnn_DATA_IMAGE_m_axi
INFO-FLOW: To file: write model lenet_cnn_DATA_PARAMETERS_m_axi
INFO-FLOW: To file: write model lenet_cnn_DATA_FC6_OUTPUT_m_axi
INFO-FLOW: To file: write model convolution1
INFO-FLOW: To file: write model max_pooling2
INFO-FLOW: To file: write model convolution3
INFO-FLOW: To file: write model max_pooling4
INFO-FLOW: To file: write model convolution5
INFO-FLOW: To file: write model lenet_cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.159 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.247 sec.
Command       ap_source done; 0.247 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.396 sec.
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'lenet_cnn_urem_5nsc4_div'
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_wfYi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_bg8j_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv3_whbi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv3_bibs_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv5_wjbC_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv5_bkbM_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_fc6_weilbW_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_fc6_bias_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_output_mb6_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv1_oncg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool2_oocq_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_conv3_opcA_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_cnn_pool4_oqcK_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CTL.slave.tcl 
Command         ap_source done; 0.144 sec.
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 1.346 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.157 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.248 sec.
Command       ap_source done; 0.249 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lenet_cnn xml_exists=0
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.142 sec.
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.constraint.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=28 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.dataonly.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.dataonly.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.dataonly.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.constraint.tcl 
Execute       sc_get_clocks lenet_cnn 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/impl/misc/lenet_cnn_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/impl/misc/lenet_cnn_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/impl/misc/lenet_cnn_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.tbgen.tcl 
Execute       source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:02:32 . Memory (MB): peak = 406.793 ; gain = 316.340
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_cnn.
Command     autosyn done; 58.268 sec.
Command   csynth_design done; 149.075 sec.
Command ap_source done; 151.161 sec.
Execute cleanup_all 
Command cleanup_all done; 0.175 sec.
INFO-FLOW: Workspace C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1 opened at Thu Apr 04 12:43:24 -0500 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.157 sec.
Command     ap_source done; 0.158 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.836 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.101 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 1.399 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.108 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.156 sec.
Command     ap_source done; 0.156 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lenet_cnn xml_exists=1
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution1.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling2.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution3.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/max_pooling4.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/convolution5.compgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.constraint.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.dataonly.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.compgen.dataonly.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lenet_cnn
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lenet_cnn
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.rtl_wrap.cfg.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.constraint.tcl 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/lenet_cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1/impl/ip/pack.bat
Command   export_design done; 42.235 sec.
Command ap_source done; 43.658 sec.
Execute cleanup_all 
