<module name="IVA2_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RM_RSTCTRL_IVA2" acronym="RM_RSTCTRL_IVA2" offset="0x50" width="32" description="This register controls the release of the IVA2 sub-system resets.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RST3_IVA2" width="1" begin="2" end="2" resetval="0x1" description="Video sequencer reset control" range="" rwaccess="RW">
      <bitenum value="0" token="RST3_IVA2_0" description="Video sequencer reset is cleared"/>
      <bitenum value="1" token="RST3_IVA2_1" description="Resets video sequencer"/>
    </bitfield>
    <bitfield id="RST2_IVA2" width="1" begin="1" end="1" resetval="0x1" description="IVA2 - MMU reset control and Video Sequencer hardware accelerator reset control" range="" rwaccess="RW">
      <bitenum value="0" token="RST2_IVA2_0" description="IVA2 - MMU reset and Video Sequencer hardware accelerator reset are cleared"/>
      <bitenum value="1" token="RST2_IVA2_1" description="Resets IVA2 - MMU and Video Sequencer hardware accelerator"/>
    </bitfield>
    <bitfield id="RST1_IVA2" width="1" begin="0" end="0" resetval="0x1" description="IVA2 - DSP reset control" range="" rwaccess="RW">
      <bitenum value="0" token="RST1_IVA2_0" description="IVA2 - DSP reset is cleared"/>
      <bitenum value="1" token="RST1_IVA2_1" description="Resets IVA2 - DSP"/>
    </bitfield>
  </register>
  <register id="RM_RSTST_IVA2" acronym="RM_RSTST_IVA2" offset="0x58" width="32" description="This register logs the different reset sources of the IVA2 domain. Each bit is set upon release of the domain reset signal. Must be cleared by software.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EMULATION_SEQ_RST" width="1" begin="13" end="13" resetval="0x0" description="Emulation reset" range="" rwaccess="RW">
      <bitenum value="0" token="EMULATION_SEQ_RST_0_r" description="No emulation reset."/>
      <bitenum value="0" token="EMULATION_SEQ_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EMULATION_SEQ_RST_1_r" description="Video Sequencer has been reset upon an emulation reset"/>
      <bitenum value="1" token="EMULATION_SEQ_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="EMULATION_VIDEO_HWA_RST" width="1" begin="12" end="12" resetval="0x0" description="Emulation reset" range="" rwaccess="RW">
      <bitenum value="0" token="EMULATION_VIDEO_HWA_RST_0_r" description="No emulation reset."/>
      <bitenum value="0" token="EMULATION_VIDEO_HWA_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EMULATION_VIDEO_HWA_RST_1_r" description="Video Sequencer hardware accelerator has been reset upon an emulation reset"/>
      <bitenum value="1" token="EMULATION_VIDEO_HWA_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="EMULATION_IVA2_RST" width="1" begin="11" end="11" resetval="0x0" description="Emulation reset" range="" rwaccess="RW">
      <bitenum value="0" token="EMULATION_IVA2_RST_0_r" description="No emulation reset."/>
      <bitenum value="0" token="EMULATION_IVA2_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EMULATION_IVA2_RST_1_r" description="IVA2 (DSP) has been reset upon an emulation reset"/>
      <bitenum value="1" token="EMULATION_IVA2_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="IVA2_SW_RST3" width="1" begin="10" end="10" resetval="0x0" description="IVA2-Video Sequencer software reset" range="" rwaccess="RW">
      <bitenum value="0" token="IVA2_SW_RST3_0_r" description="No IVA2-Video Sequencer software reset occured."/>
      <bitenum value="0" token="IVA2_SW_RST3_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="IVA2_SW_RST3_1_r" description="IVA2 domain has been reset upon IVA2-Video Sequencer software reset."/>
      <bitenum value="1" token="IVA2_SW_RST3_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="IVA2_SW_RST2" width="1" begin="9" end="9" resetval="0x0" description="IVA2-MMU software reset" range="" rwaccess="RW">
      <bitenum value="0" token="IVA2_SW_RST2_0_r" description="No IVA2-MMU software reset occured."/>
      <bitenum value="0" token="IVA2_SW_RST2_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="IVA2_SW_RST2_1_r" description="IVA2 domain has been reset upon IVA2-MMU software reset."/>
      <bitenum value="1" token="IVA2_SW_RST2_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="IVA2_SW_RST1" width="1" begin="8" end="8" resetval="0x0" description="IVA2 - DSP software reset" range="" rwaccess="RW">
      <bitenum value="0" token="IVA2_SW_RST1_0_r" description="No IVA2-DSP software reset occured."/>
      <bitenum value="0" token="IVA2_SW_RST1_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="IVA2_SW_RST1_1_r" description="IVA2 domain has been reset upon IVA2-DSP software reset."/>
      <bitenum value="1" token="IVA2_SW_RST1_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="COREDOMAINWKUP_RST" width="1" begin="3" end="3" resetval="0x0" description="CORE domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="COREDOMAINWKUP_RST_0_r" description="No power domain wake-up reset."/>
      <bitenum value="0" token="COREDOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="COREDOMAINWKUP_RST_1_r" description="IVA2 domain has been reset following a CORE power domain wake-up from OFF to ON."/>
      <bitenum value="1" token="COREDOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="DOMAINWKUP_RST" width="1" begin="2" end="2" resetval="0x0" description="Power domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="DOMAINWKUP_RST_0_r" description="No DSP domain wake-up."/>
      <bitenum value="0" token="DOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_r" description="IVA2 domain has been reset following an IVA2 domain wake-up."/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALWARM_RST" width="1" begin="1" end="1" resetval="0x0" description="Global warm reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALWARM_RST_0_r" description="No Global warm reset."/>
      <bitenum value="0" token="GLOBALWARM_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_r" description="IVA2 domain has been reset upon global warm reset."/>
      <bitenum value="1" token="GLOBALWARM_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALCOLD_RST" width="1" begin="0" end="0" resetval="0x1" description="Global cold reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALCOLD_RST_0_r" description="No global cold reset."/>
      <bitenum value="0" token="GLOBALCOLD_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_r" description="IVA2 domain has been reset upon a global cold reset"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PM_WKDEP_IVA2" acronym="PM_WKDEP_IVA2" offset="0xC8" width="32" description="This register allows enabling or disabling the wake-up of the IVA2 domain upon another domain wakeup events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_PER" width="1" begin="7" end="7" resetval="0x1" description="PER domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_PER_0" description="IVA2 domain is independent of PER domain wake-up event."/>
      <bitenum value="1" token="EN_PER_1" description="IVA2 domain is woken-up upon PER domain wake-up event."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_DSS" width="1" begin="5" end="5" resetval="0x1" description="WAKEUP domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_DSS_0" description="IVA2 domain is independent of DSS domain wake-up event."/>
      <bitenum value="1" token="EN_DSS_1" description="IVA2 domain is woken-up upon DSS domain wake-up event."/>
    </bitfield>
    <bitfield id="EN_WKUP" width="1" begin="4" end="4" resetval="0x1" description="WAKEUP domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_WKUP_0" description="IVA2 domain is independent of WKUP domain wake-up event."/>
      <bitenum value="1" token="EN_WKUP_1" description="IVA2 domain is woken-up upon WKUP domain wake-up event."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_MPU" width="1" begin="1" end="1" resetval="0x1" description="MPU domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_0" description="IVA2 domain is independent of MPU domain wake-up event."/>
      <bitenum value="1" token="EN_MPU_1" description="IVA2 domain is woken-up upon MPU domain wake-up event."/>
    </bitfield>
    <bitfield id="EN_CORE" width="1" begin="0" end="0" resetval="0x1" description="CORE domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_CORE_0" description="IVA2 domain is independent of CORE domain wake-up event."/>
      <bitenum value="1" token="EN_CORE_1" description="IVA2 domain is is woken-up upon CORE domain wake-up event."/>
    </bitfield>
  </register>
  <register id="PM_PWSTCTRL_IVA2" acronym="PM_PWSTCTRL_IVA2" offset="0xE0" width="32" description="This register controls the IVA2 domain power state transition.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="L2FLATMEMONSTATE" width="2" begin="23" end="22" resetval="0x3" description="L2 Flat memory state when domain is ON; Other enums: Reserved" range="" rwaccess="R">
      <bitenum value="0" token="L2FLATMEMONSTATE_0" description="Reserved"/>
      <bitenum value="1" token="L2FLATMEMONSTATE_1" description="Reserved"/>
      <bitenum value="2" token="L2FLATMEMONSTATE_2" description="Reserved"/>
      <bitenum value="3" token="L2FLATMEMONSTATE_3" description="L2 Flat memory is always ON when domain is ON."/>
    </bitfield>
    <bitfield id="SHAREDL2CACHEFLATONSTATE" width="2" begin="21" end="20" resetval="0x3" description="Shared L2 Cache and Flat memory state when domain is ON" range="" rwaccess="RW">
      <bitenum value="0" token="SHAREDL2CACHEFLATONSTATE_0" description="Shared L2 Cache and Flat memory is OFF when domain is ON."/>
      <bitenum value="1" token="SHAREDL2CACHEFLATONSTATE_1" description="Reserved"/>
      <bitenum value="2" token="SHAREDL2CACHEFLATONSTATE_2" description="Reserved"/>
      <bitenum value="3" token="SHAREDL2CACHEFLATONSTATE_3" description="Shared L2 Cache and Flat memory is ON when domain is ON."/>
    </bitfield>
    <bitfield id="L1FLATMEMONSTATE" width="2" begin="19" end="18" resetval="0x3" description="L1 Flat memory state when domain is ON; Other enums: Reserved" range="" rwaccess="R">
      <bitenum value="0" token="L1FLATMEMONSTATE_0" description="Reserved"/>
      <bitenum value="1" token="L1FLATMEMONSTATE_1" description="Reserved"/>
      <bitenum value="2" token="L1FLATMEMONSTATE_2" description="Reserved"/>
      <bitenum value="3" token="L1FLATMEMONSTATE_3" description="L1 Flat memory is always ON when domain is ON."/>
    </bitfield>
    <bitfield id="SHAREDL1CACHEFLATONSTATE" width="2" begin="17" end="16" resetval="0x3" description="Shared L1 Cache and Flat memory state when domain is ON" range="" rwaccess="R">
      <bitenum value="0" token="SHAREDL1CACHEFLATONSTATE_0" description="Reserved"/>
      <bitenum value="1" token="SHAREDL1CACHEFLATONSTATE_1" description="Reserved"/>
      <bitenum value="2" token="SHAREDL1CACHEFLATONSTATE_2" description="Reserved"/>
      <bitenum value="3" token="SHAREDL1CACHEFLATONSTATE_3" description="Shared L1 Cache and Flat memory is always ON when domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="L2FLATMEMRETSTATE" width="1" begin="11" end="11" resetval="0x1" description="L2 Flat memory state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="L2FLATMEMRETSTATE_0" description="L2 Flat memory is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="L2FLATMEMRETSTATE_1" description="L2 Flat memory is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="SHAREDL2CACHEFLATRETSTATE" width="1" begin="10" end="10" resetval="0x1" description="Shared L2 Cache and Flat memory state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="SHAREDL2CACHEFLATRETSTATE_0" description="Shared L2 Cache and Flat memory is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="SHAREDL2CACHEFLATRETSTATE_1" description="Shared L2 Cache and Flat memory is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="L1FLATMEMRETSTATE" width="1" begin="9" end="9" resetval="0x1" description="L1 Flat memory state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="L1FLATMEMRETSTATE_0" description="L1 Flat memory is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="L1FLATMEMRETSTATE_1" description="L1 Flat memory is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="SHAREDL1CACHEFLATRETSTATE" width="1" begin="8" end="8" resetval="0x1" description="Shared L1 Cache and Flat memory state when domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="SHAREDL1CACHEFLATRETSTATE_0" description="Shared L1 Cache and Flat memory is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="SHAREDL1CACHEFLATRETSTATE_1" description="Shared L1 Cache and Flat memory is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MEMORYCHANGE" width="1" begin="3" end="3" resetval="0x0" description="Memory change control in ON state" range="" rwaccess="RW">
      <bitenum value="0" token="MEMORYCHANGE_0" description="Disable memory change"/>
      <bitenum value="1" token="MEMORYCHANGE_1" description="Enable memory change state in ON state. This bit is automaticaly cleared when memory state is effectively changed."/>
    </bitfield>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="0x1" description="Logic state when RETENTION" range="" rwaccess="RW">
      <bitenum value="0" token="LOGICRETSTATE_0" description="Logic is OFF when domain is in RETENTION state."/>
      <bitenum value="1" token="LOGICRETSTATE_1" description="Logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" token="POWERSTATE_0" description="OFF state"/>
      <bitenum value="1" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" token="POWERSTATE_2" description="Reserved"/>
      <bitenum value="3" token="POWERSTATE_3" description="ON state"/>
    </bitfield>
  </register>
  <register id="PM_PWSTST_IVA2" acronym="PM_PWSTST_IVA2" offset="0xE4" width="32" description="This register provides a status on the power state transition of the IVA2 domain.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" token="INTRANSITION_0" description="No transition"/>
      <bitenum value="1" token="INTRANSITION_1" description="IVA2 power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="L2FLATMEMSTATEST" width="2" begin="11" end="10" resetval="0x3" description="L2 Flat memory state status" range="" rwaccess="R">
      <bitenum value="0" token="L2FLATMEMSTATEST_0" description="L2 Flat memory is OFF"/>
      <bitenum value="1" token="L2FLATMEMSTATEST_1" description="L2 Flat memory is in RETENTION"/>
      <bitenum value="2" token="L2FLATMEMSTATEST_2" description="Reserved"/>
      <bitenum value="3" token="L2FLATMEMSTATEST_3" description="L2 Flat memory is ON"/>
    </bitfield>
    <bitfield id="SHAREDL2CACHEFLATSTATEST" width="2" begin="9" end="8" resetval="0x3" description="Shared L2 Cache and Flat memory state status" range="" rwaccess="R">
      <bitenum value="0" token="SHAREDL2CACHEFLATSTATEST_0" description="Shared L2 Cache and Flat memory is OFF"/>
      <bitenum value="1" token="SHAREDL2CACHEFLATSTATEST_1" description="Shared L2 Cache and Flat memory is in RETENTION"/>
      <bitenum value="2" token="SHAREDL2CACHEFLATSTATEST_2" description="Reserved"/>
      <bitenum value="3" token="SHAREDL2CACHEFLATSTATEST_3" description="Shared L2 Cache and Flat memory is ON"/>
    </bitfield>
    <bitfield id="L1FLATMEMSTATEST" width="2" begin="7" end="6" resetval="0x3" description="L1 Flat memory state status" range="" rwaccess="R">
      <bitenum value="0" token="L1FLATMEMSTATEST_0" description="L1 Flat memory is OFF"/>
      <bitenum value="1" token="L1FLATMEMSTATEST_1" description="L1 Flat memory is in RETENTION"/>
      <bitenum value="2" token="L1FLATMEMSTATEST_2" description="Reserved"/>
      <bitenum value="3" token="L1FLATMEMSTATEST_3" description="L1 Flat memory is ON"/>
    </bitfield>
    <bitfield id="SHAREDL1CACHEFLATSTATEST" width="2" begin="5" end="4" resetval="0x3" description="Shared L1 Cache and Flat memory state status" range="" rwaccess="R">
      <bitenum value="0" token="SHAREDL1CACHEFLATSTATEST_0" description="Shared L1 Cache and Flat memory is OFF"/>
      <bitenum value="1" token="SHAREDL1CACHEFLATSTATEST_1" description="Shared L1 Cache and Flat memory is in RETENTION"/>
      <bitenum value="2" token="SHAREDL1CACHEFLATSTATEST_2" description="Reserved"/>
      <bitenum value="3" token="SHAREDL1CACHEFLATSTATEST_3" description="Shared L1 Cache and Flat memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="0x1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" token="LOGICSTATEST_0" description="IVA2 domain logic is OFF"/>
      <bitenum value="1" token="LOGICSTATEST_1" description="IVA2 domain logic is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" token="POWERSTATEST_0" description="Power domain is OFF"/>
      <bitenum value="1" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" token="POWERSTATEST_2" description="Power domain is INACTIVE"/>
      <bitenum value="3" token="POWERSTATEST_3" description="Power domain is ON"/>
    </bitfield>
  </register>
  <register id="PM_PREPWSTST_IVA2" acronym="PM_PREPWSTST_IVA2" offset="0xE8" width="32" description="This register provides a status on the IVA2 domain previous power state. It indicates the state entered during the last sleep transition.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LASTL2FLATMEMSTATEENTERED" width="2" begin="11" end="10" resetval="0x0" description="Last L2 Flat memory state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTL2FLATMEMSTATEENTERED_0" description="L2 Flat memory was previously OFF"/>
      <bitenum value="1" token="LASTL2FLATMEMSTATEENTERED_1" description="L2 Flat memory was previously in RETENTION"/>
      <bitenum value="2" token="LASTL2FLATMEMSTATEENTERED_2" description="Reserved"/>
      <bitenum value="3" token="LASTL2FLATMEMSTATEENTERED_3" description="L2 Flat memory was previously ON"/>
    </bitfield>
    <bitfield id="LASTSHAREDL2CACHEFLATSTATEENTERED" width="2" begin="9" end="8" resetval="0x0" description="Shared L2 Cache and Flat memory last state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTSHAREDL2CACHEFLATSTATEENTERED_0" description="Shared L2 Cache and Flat memory was previously OFF"/>
      <bitenum value="1" token="LASTSHAREDL2CACHEFLATSTATEENTERED_1" description="Shared L2 Cache and Flat memory was previously in RETENTION"/>
      <bitenum value="2" token="LASTSHAREDL2CACHEFLATSTATEENTERED_2" description="Reserved"/>
      <bitenum value="3" token="LASTSHAREDL2CACHEFLATSTATEENTERED_3" description="Shared L2 Cache and Flat memory was previously ON"/>
    </bitfield>
    <bitfield id="LASTL1FLATMEMSTATEENTERED" width="2" begin="7" end="6" resetval="0x0" description="Last L1 Flat memory state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTL1FLATMEMSTATEENTERED_0" description="L1 Flat memory was previously OFF"/>
      <bitenum value="1" token="LASTL1FLATMEMSTATEENTERED_1" description="L1 Flat memory was previously in RETENTION"/>
      <bitenum value="2" token="LASTL1FLATMEMSTATEENTERED_2" description="Reserved"/>
      <bitenum value="3" token="LASTL1FLATMEMSTATEENTERED_3" description="L1 Flat memory was previously ON"/>
    </bitfield>
    <bitfield id="LASTSHAREDL1CACHEFLATSTATEENTERED" width="2" begin="5" end="4" resetval="0x0" description="Shared L1 Cache and Flat memory last state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTSHAREDL1CACHEFLATSTATEENTERED_0" description="Shared L1 Cache and Flat memory was previously OFF"/>
      <bitenum value="1" token="LASTSHAREDL1CACHEFLATSTATEENTERED_1" description="Shared L1 Cache and Flat memory was previously in RETENTION"/>
      <bitenum value="2" token="LASTSHAREDL1CACHEFLATSTATEENTERED_2" description="Reserved"/>
      <bitenum value="3" token="LASTSHAREDL1CACHEFLATSTATEENTERED_3" description="Shared L1 Cache and Flat memory was previously ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LASTLOGICSTATEENTERED" width="1" begin="2" end="2" resetval="0x0" description="Last logic state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTLOGICSTATEENTERED_0" description="IVA2 domain logic was previously OFF"/>
      <bitenum value="1" token="LASTLOGICSTATEENTERED_1" description="IVA2 domain logic was previously ON"/>
    </bitfield>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="1" end="0" resetval="0x0" description="Last power state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTPOWERSTATEENTERED_0" description="IVA2 domain was previously OFF"/>
      <bitenum value="1" token="LASTPOWERSTATEENTERED_1" description="IVA2 domain was previously in RETENTION"/>
      <bitenum value="2" token="LASTPOWERSTATEENTERED_2" description="IVA2 domain was previously INACTIVE"/>
      <bitenum value="3" token="LASTPOWERSTATEENTERED_3" description="IVA2 domain was previously ON"/>
    </bitfield>
  </register>
  <register id="PRM_IRQSTATUS_IVA2" acronym="PRM_IRQSTATUS_IVA2" offset="0xF8" width="32" description="This interrupt status register regroups all the status of the module internal events that can generate an interrupt. Write 1 to a given bit resets this bit. This register applies on the interrupt line 1 mapped to the IVA2 interrupt controller.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="IVA2_DPLL_ST" width="1" begin="2" end="2" resetval="0x0" description="DPLL2 recalibration event status" range="" rwaccess="RW">
      <bitenum value="0" token="IVA2_DPLL_ST_0_r" description="DPLL2 recalibration event is false"/>
      <bitenum value="0" token="IVA2_DPLL_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="IVA2_DPLL_ST_1_r" description="DPLL2 recalibration event is true (pending)"/>
      <bitenum value="1" token="IVA2_DPLL_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="FORCEWKUP_ST" width="1" begin="1" end="1" resetval="0x0" description="Force wake-up IVA2 domain transition completed event status" range="" rwaccess="RW">
      <bitenum value="0" token="FORCEWKUP_ST_0_r" description="Wake-up event is false"/>
      <bitenum value="0" token="FORCEWKUP_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="FORCEWKUP_ST_1_r" description="Wake-up event is true (pending)"/>
      <bitenum value="1" token="FORCEWKUP_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="WKUP_ST" width="1" begin="0" end="0" resetval="0x0" description="IVA2 peripherals group wake-up event status" range="" rwaccess="RW">
      <bitenum value="0" token="WKUP_ST_0_r" description="Wake-up event is false"/>
      <bitenum value="0" token="WKUP_ST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="WKUP_ST_1_r" description="Wake-up event is true (pending)"/>
      <bitenum value="1" token="WKUP_ST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PRM_IRQENABLE_IVA2" acronym="PRM_IRQENABLE_IVA2" offset="0xFC" width="32" description="The interrupt enable register allows masking/unmasking the module internal sources of interrupt, on a event-by-event basis. This registers applies on the interrupt line 0 mapped to the IVA2 Wake-Up Generator.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="IVA2_DPLL_RECAL_EN" width="1" begin="2" end="2" resetval="0x0" description="DPLL2 recalibration mask" range="" rwaccess="RW">
      <bitenum value="0" token="IVA2_DPLL_RECAL_EN_0" description="DPLL2 recalibration event is masked"/>
      <bitenum value="1" token="IVA2_DPLL_RECAL_EN_1" description="DPLL2 recalibration event generates an interrupt"/>
    </bitfield>
    <bitfield id="FORCEWKUP_EN" width="1" begin="1" end="1" resetval="0x0" description="Force wake-up IVA2 domain transition completed event mask" range="" rwaccess="RW">
      <bitenum value="0" token="FORCEWKUP_EN_0" description="Force wake-up IVA2 domain transition completed event is masked"/>
      <bitenum value="1" token="FORCEWKUP_EN_1" description="Force wake-up IVA2 domain transition completed event generates an interrupt"/>
    </bitfield>
    <bitfield id="WKUP_EN" width="1" begin="0" end="0" resetval="0x0" description="IVA2 peripherals group wake-up event mask" range="" rwaccess="RW">
      <bitenum value="0" token="WKUP_EN_0" description="IVA2 peripherals group wake-up event is masked"/>
      <bitenum value="1" token="WKUP_EN_1" description="IVA2 peripherals group wake-up event generates an interrupt"/>
    </bitfield>
  </register>
</module>
