<dec f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='130' type='bool llvm::VirtRegMap::hasKnownPreference(unsigned int VirtReg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='127'>/// returns true if VirtReg has a known preferred register.
    /// This returns false if VirtReg has a preference that is a virtual
    /// register that hasn&apos;t been assigned yet.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='739' u='c' c='_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE'/>
<def f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='111' ll='118' type='bool llvm::VirtRegMap::hasKnownPreference(unsigned int VirtReg)'/>
