{
  "schedule": {
    "Monday": [
      {
        "subject": "Mathematics",
        "code": "MATH101",
        "faculty": "Dr. Smith",
        "timing": "09:00-10:00",
        "units": ["Unit 1", "Unit 2", "Unit 3"],
        "topics": [
          ["Topic A", "Subtopic A1"],
          ["Topic B", "Subtopic B1"],
          ["Topic C", "Subtopic C1"]
        ]
      },
      {
        "subject": "Physics",
        "code": "PHYS101",
        "faculty": "Dr. Brown",
        "timing": "10:15-11:15",
        "units": ["Unit 1", "Unit 2"],
        "topics": [
          ["Topic X", "Subtopic X1"],
          ["Topic Y", "Subtopic Y1"]
        ]
      }
    ],
    "Tuesday": [
      {
        "subject": "Chemistry",
        "code": "CHEM101",
        "faculty": "Dr. Green",
        "timing": "09:00-10:00",
        "units": ["Unit 1", "Unit 2"],
        "topics": [
          ["Topic P", "Subtopic P1"],
          ["Topic Q", "Subtopic Q1"]
        ]
      }
    ],
    "Thursday": [
      {
        "subject": "Digital Electronics for Engineering",
        "code": "DEE101",
        "faculty": "Dr. Green",
        "timing": "18:00-21:49",
        "units": ["Unit 1", "Unit 2"],
        "topics": [
          [
            "Number Systems and Boolean Algebra",
            "Binary, Octal, Decimal, and Hexadecimal number systems.",
            "Complements of numbers (1’s complement, 2’s complement).",
            "Weighted and Non-weighted codes (BCD, Gray code, Excess-3 code).",
            "Basic theorems and properties of Boolean Algebra.",
            "Switching functions: Canonical (SOP, POS) and Standard forms.",
            "Algebraic simplification of Boolean expressions.",
            "Digital Logic Gates: AND, OR, NOT, NAND, NOR, XOR, XNOR gates.",
            "Universal gates (NAND, NOR).",
            "Multilevel NAND/NOR realizations."
          ],
          [
            "Minimization of Boolean Functions and Combinational Circuits",
            "Karnaugh Map (K-map) method for up to four variables.",
            "Don’t care conditions in K-maps.",
            "Tabular method (Quine-McCluskey method).",
            "Combinational Logic Circuits: Adders (Half Adder, Full Adder), Subtractors (Half Subtractor, Full Subtractor).",
            "Comparators, Multiplexers, Demultiplexers.",
            "Encoders, Decoders, Code Converters.",
            "Hazards and Hazard-free relations."
          ]
        ]
      },
      {
        "subject": "Digital Electronics for Engineering",
        "code": "DEE102",
        "faculty": "Dr. Green",
        "timing": "21:50-21:51",
        "units": ["Unit 3", "Unit 4"],
        "topics": [
          [
            "Sequential Circuits Fundamentals",
            "Differences between combinational and sequential circuits.",
            "Latches and Flip-Flops: SR Latch, SR Flip-Flop, JK Flip-Flop, JK Master-Slave Flip-Flop, D Flip-Flop, T Flip-Flop.",
            "Excitation tables for all flip-flops.",
            "Shift Registers: Basics of shift registers (SISO, SIPO, PISO, PIPO).",
            "Counters: Ripple counters, Decade counters."
          ],
          [
            "Realization of Logic Gates Using Diodes & Transistors",
            "Diode and Transistor-Based Logic Gates: AND, OR, NOT gates using diodes and transistors.",
            "Logic Families: DCTL, RTL, DTL, TTL, CML, CMOS.",
            "Comparison of logic families.",
            "TTL Characteristics: Standard TTL NAND gate analysis, Open-collector outputs, Tristate TTL.",
            "MOS and CMOS: Open-drain and tristate outputs, CMOS transmission gate."
          ]
        ]
      }
    ]
  },
  "breaks": {
    "lunch": "12:40-13:30",
    "short": ["11:30-11:40"]
  }
}
