

================================================================
== Vivado HLS Report for 'ItoZero'
================================================================
* Date:           Sun Feb 10 20:21:39 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.43|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   15|   15|   16|   16| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     144|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|      16|      20|
|Multiplexer      |        -|      -|       -|     426|
|Register         |        -|      -|     439|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     455|     590|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |data_reg_q_V_U  |ItoZero_data_reg_bkb  |        1|  16|  20|    16|   16|     1|          256|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        1|  16|  20|    16|   16|     1|          256|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state15                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state15_io               |    and   |      0|  0|   8|           1|           1|
    |ap_block_state16_io               |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3                   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_252                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op128_read_state15   |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op77_read_state3     |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_146_p4           |    and   |      0|  0|   8|           1|           0|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state16                  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 144|          20|          17|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  85|         17|    1|         17|
    |ap_phi_mux_data_valid_reg_V_new_1_phi_fu_202_p6  |   9|          2|   24|         48|
    |currentwrState                                   |   9|          2|    1|          2|
    |data_reg_q_V_address0                            |  47|         10|    4|         40|
    |data_reg_q_V_address1                            |  44|          9|    4|         36|
    |data_reg_q_V_d0                                  |  44|          9|   16|        144|
    |data_reg_q_V_d1                                  |  44|          9|   16|        144|
    |data_valid_reg_V_new_1_reg_199                   |  15|          3|   24|         72|
    |grp_fu_210_p1                                    |  15|          3|   24|         72|
    |i_data_TDATA_blk_n                               |   9|          2|    1|          2|
    |o_data_TDATA_blk_n                               |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_in                        |  15|          3|   32|         96|
    |o_data_V_data_V_1_data_out                       |   9|          2|   32|         64|
    |o_data_V_data_V_1_state                          |  15|          3|    2|          6|
    |o_data_V_last_V_1_data_in                        |  15|          3|    1|          3|
    |o_data_V_last_V_1_data_out                       |   9|          2|    1|          2|
    |o_data_V_last_V_1_state                          |  15|          3|    2|          6|
    |reg_227                                          |   9|          2|   16|         32|
    |reg_239                                          |   9|          2|   16|         32|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 426|         88|  218|        820|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  16|   0|   16|          0|
    |currentState                    |   1|   0|    1|          0|
    |currentState_load_reg_466       |   1|   0|    1|          0|
    |currentwrState                  |   1|   0|    1|          0|
    |currentwrState_load_reg_443     |   1|   0|    1|          0|
    |data_reg_i_V_12                 |   0|   0|    1|          1|
    |data_reg_q_V_load_10_reg_519    |  16|   0|   16|          0|
    |data_reg_q_V_load_11_reg_524    |  16|   0|   16|          0|
    |data_reg_q_V_load_12_reg_529    |  16|   0|   16|          0|
    |data_reg_q_V_load_13_reg_534    |  16|   0|   16|          0|
    |data_reg_q_V_load_3_reg_484     |  16|   0|   16|          0|
    |data_reg_q_V_load_4_reg_489     |  16|   0|   16|          0|
    |data_reg_q_V_load_5_reg_494     |  16|   0|   16|          0|
    |data_reg_q_V_load_6_reg_499     |  16|   0|   16|          0|
    |data_reg_q_V_load_7_reg_504     |  16|   0|   16|          0|
    |data_reg_q_V_load_8_reg_509     |  16|   0|   16|          0|
    |data_reg_q_V_load_9_reg_514     |  16|   0|   16|          0|
    |data_valid_reg_V                |  24|   0|   24|          0|
    |data_valid_reg_V_new_1_reg_199  |  24|   0|   24|          0|
    |o_data_V_data_V_1_payload_A     |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B     |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd        |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr        |   1|   0|    1|          0|
    |o_data_V_data_V_1_state         |   2|   0|    2|          0|
    |o_data_V_last_V_1_payload_A     |   1|   0|    1|          0|
    |o_data_V_last_V_1_payload_B     |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_rd        |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_wr        |   1|   0|    1|          0|
    |o_data_V_last_V_1_state         |   2|   0|    2|          0|
    |p_Result_3_reg_461              |  24|   0|   24|          0|
    |p_Val2_s_reg_447                |  24|   0|   24|          0|
    |reg_227                         |  16|   0|   16|          0|
    |reg_239                         |  16|   0|   16|          0|
    |start_V_read_reg_439            |   1|   0|    1|          0|
    |tmp_4_reg_456                   |  23|   0|   23|          0|
    |tmp_5_reg_549                   |  16|   0|   16|          0|
    |tmp_reg_470                     |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 439|   0|  440|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |     ItoZero     | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |     ItoZero     | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

