.ALIASES
V_V13           V13(+=N11552 -=0 ) CN @TEST8.SCHEMATIC1(sch_1):INS11362@SOURCE.VDC.Normal(chips)
V_V14           V14(+=IN -=0 ) CN @TEST8.SCHEMATIC1(sch_1):INS14015@SOURCE.VPWL.Normal(chips)
R_R7            R7(1=0 2=N10412 ) CN @TEST8.SCHEMATIC1(sch_1):INS10167@ANALOG.R.Normal(chips)
V_V12           V12(+=N11195 -=0 ) CN @TEST8.SCHEMATIC1(sch_1):INS11150@SOURCE.VDC.Normal(chips)
R_R9            R9(1=IN 2=N10758 ) CN @TEST8.SCHEMATIC1(sch_1):INS10687@ANALOG.R.Normal(chips)
X_U1C           U1C(+=N10412 -=N10758 V+=N11552 V-=N11195 OUT=OUT ) CN @TEST8.SCHEMATIC1(sch_1):INS10216@OPAMP.LM324.Normal(chips)
R_R8            R8(1=N10412 2=OUT ) CN @TEST8.SCHEMATIC1(sch_1):INS10276@ANALOG.R.Normal(chips)
_    _(in=IN)
_    _(out=OUT)
.ENDALIASES
