FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2001-2002 Pavel Machek <pavel@suse.cz>
 * Based on code
 * Copyright 2001 Patrick Mochel <mochel@osdl.org>
/* bench 5349.2.0 00f330592a2d */
/* bench 5349.2.1 f01fa6060b2e */
/* bench 5349.2.2 18049c91ed67 */
/* bench 5349.2.3 3ac8277d0ace */
/* bench 5349.2.4 4ddbfd2b344a */
/* bench 5349.2.5 2e400f4c809a */
/* bench 5349.2.6 1ddad17bfdee */
/* bench 5349.2.7 a81e6d03d28f */
/* bench 5349.2.8 d5a9754f0f95 */
/* bench 5349.2.9 ab30d81c1797 */
#define _ASM_X86_SUSPEND_32_H

#include <asm/desc.h>
#include <asm/fpu/api.h>

/* image of the saved processor state */
struct saved_context {
	/*
	 * On x86_32, all segment registers, with the possible exception of
	 * gs, are saved at kernel entry in pt_regs.
	 */
#ifdef CONFIG_X86_32_LAZY_GS
	u16 gs;
#endif
	unsigned long cr0, cr2, cr3, cr4;
	u64 misc_enable;
	bool misc_enable_saved;
	struct saved_msrs saved_msrs;
	struct desc_ptr gdt_desc;
	struct desc_ptr idt;
	u16 ldt;
	u16 tss;
	unsigned long tr;
	unsigned long safety;
	unsigned long return_address;
/* bench 12115.1.0 c80204623884 */
/* bench 12115.1.1 3913a23fc34d */
/* bench 12115.1.2 a2beb31f5e97 */
/* bench 12115.1.3 97be77ed2dd9 */
/* bench 12115.1.4 e64375b64ef5 */
/* bench 12115.1.5 b1b21238dc41 */
/* bench 12115.1.6 22d13edafc17 */

/* routines for saving/restoring kernel state */
extern char core_restore_code[];
extern char restore_registers[];

#endif /* _ASM_X86_SUSPEND_32_H */
