// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v73_0_address0,
        v73_0_ce0,
        v73_0_q0,
        v73_1_address0,
        v73_1_ce0,
        v73_1_q0,
        v73_2_address0,
        v73_2_ce0,
        v73_2_q0,
        v73_3_address0,
        v73_3_ce0,
        v73_3_q0,
        v73_4_address0,
        v73_4_ce0,
        v73_4_q0,
        v73_5_address0,
        v73_5_ce0,
        v73_5_q0,
        v73_6_address0,
        v73_6_ce0,
        v73_6_q0,
        v73_7_address0,
        v73_7_ce0,
        v73_7_q0,
        v73_8_address0,
        v73_8_ce0,
        v73_8_q0,
        v73_9_address0,
        v73_9_ce0,
        v73_9_q0,
        v73_10_address0,
        v73_10_ce0,
        v73_10_q0,
        v73_11_address0,
        v73_11_ce0,
        v73_11_q0,
        V_h_address0,
        V_h_ce0,
        V_h_we0,
        V_h_d0,
        V_h_1_address0,
        V_h_1_ce0,
        V_h_1_we0,
        V_h_1_d0,
        V_h_2_address0,
        V_h_2_ce0,
        V_h_2_we0,
        V_h_2_d0,
        V_h_3_address0,
        V_h_3_ce0,
        V_h_3_we0,
        V_h_3_d0,
        Q_h_address0,
        Q_h_ce0,
        Q_h_we0,
        Q_h_d0,
        Q_h_1_address0,
        Q_h_1_ce0,
        Q_h_1_we0,
        Q_h_1_d0,
        Q_h_2_address0,
        Q_h_2_ce0,
        Q_h_2_we0,
        Q_h_2_d0,
        Q_h_3_address0,
        Q_h_3_ce0,
        Q_h_3_we0,
        Q_h_3_d0,
        K_h_address0,
        K_h_ce0,
        K_h_we0,
        K_h_d0,
        K_h_1_address0,
        K_h_1_ce0,
        K_h_1_we0,
        K_h_1_d0,
        K_h_2_address0,
        K_h_2_ce0,
        K_h_2_we0,
        K_h_2_d0,
        K_h_3_address0,
        K_h_3_ce0,
        K_h_3_we0,
        K_h_3_d0,
        tmp,
        v71_0_address0,
        v71_0_ce0,
        v71_0_q0,
        v71_1_address0,
        v71_1_ce0,
        v71_1_q0,
        v71_2_address0,
        v71_2_ce0,
        v71_2_q0,
        v71_3_address0,
        v71_3_ce0,
        v71_3_q0,
        v71_4_address0,
        v71_4_ce0,
        v71_4_q0,
        v71_5_address0,
        v71_5_ce0,
        v71_5_q0,
        v71_6_address0,
        v71_6_ce0,
        v71_6_q0,
        v71_7_address0,
        v71_7_ce0,
        v71_7_q0,
        v71_8_address0,
        v71_8_ce0,
        v71_8_q0,
        v71_9_address0,
        v71_9_ce0,
        v71_9_q0,
        v71_10_address0,
        v71_10_ce0,
        v71_10_q0,
        v71_11_address0,
        v71_11_ce0,
        v71_11_q0,
        v72_0_address0,
        v72_0_ce0,
        v72_0_q0,
        v72_1_address0,
        v72_1_ce0,
        v72_1_q0,
        v72_2_address0,
        v72_2_ce0,
        v72_2_q0,
        v72_3_address0,
        v72_3_ce0,
        v72_3_q0,
        v72_4_address0,
        v72_4_ce0,
        v72_4_q0,
        v72_5_address0,
        v72_5_ce0,
        v72_5_q0,
        v72_6_address0,
        v72_6_ce0,
        v72_6_q0,
        v72_7_address0,
        v72_7_ce0,
        v72_7_q0,
        v72_8_address0,
        v72_8_ce0,
        v72_8_q0,
        v72_9_address0,
        v72_9_ce0,
        v72_9_q0,
        v72_10_address0,
        v72_10_ce0,
        v72_10_q0,
        v72_11_address0,
        v72_11_ce0,
        v72_11_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] v73_0_address0;
output   v73_0_ce0;
input  [31:0] v73_0_q0;
output  [9:0] v73_1_address0;
output   v73_1_ce0;
input  [31:0] v73_1_q0;
output  [9:0] v73_2_address0;
output   v73_2_ce0;
input  [31:0] v73_2_q0;
output  [9:0] v73_3_address0;
output   v73_3_ce0;
input  [31:0] v73_3_q0;
output  [9:0] v73_4_address0;
output   v73_4_ce0;
input  [31:0] v73_4_q0;
output  [9:0] v73_5_address0;
output   v73_5_ce0;
input  [31:0] v73_5_q0;
output  [9:0] v73_6_address0;
output   v73_6_ce0;
input  [31:0] v73_6_q0;
output  [9:0] v73_7_address0;
output   v73_7_ce0;
input  [31:0] v73_7_q0;
output  [9:0] v73_8_address0;
output   v73_8_ce0;
input  [31:0] v73_8_q0;
output  [9:0] v73_9_address0;
output   v73_9_ce0;
input  [31:0] v73_9_q0;
output  [9:0] v73_10_address0;
output   v73_10_ce0;
input  [31:0] v73_10_q0;
output  [9:0] v73_11_address0;
output   v73_11_ce0;
input  [31:0] v73_11_q0;
output  [7:0] V_h_address0;
output   V_h_ce0;
output   V_h_we0;
output  [31:0] V_h_d0;
output  [7:0] V_h_1_address0;
output   V_h_1_ce0;
output   V_h_1_we0;
output  [31:0] V_h_1_d0;
output  [7:0] V_h_2_address0;
output   V_h_2_ce0;
output   V_h_2_we0;
output  [31:0] V_h_2_d0;
output  [7:0] V_h_3_address0;
output   V_h_3_ce0;
output   V_h_3_we0;
output  [31:0] V_h_3_d0;
output  [7:0] Q_h_address0;
output   Q_h_ce0;
output   Q_h_we0;
output  [31:0] Q_h_d0;
output  [7:0] Q_h_1_address0;
output   Q_h_1_ce0;
output   Q_h_1_we0;
output  [31:0] Q_h_1_d0;
output  [7:0] Q_h_2_address0;
output   Q_h_2_ce0;
output   Q_h_2_we0;
output  [31:0] Q_h_2_d0;
output  [7:0] Q_h_3_address0;
output   Q_h_3_ce0;
output   Q_h_3_we0;
output  [31:0] Q_h_3_d0;
output  [7:0] K_h_address0;
output   K_h_ce0;
output   K_h_we0;
output  [31:0] K_h_d0;
output  [7:0] K_h_1_address0;
output   K_h_1_ce0;
output   K_h_1_we0;
output  [31:0] K_h_1_d0;
output  [7:0] K_h_2_address0;
output   K_h_2_ce0;
output   K_h_2_we0;
output  [31:0] K_h_2_d0;
output  [7:0] K_h_3_address0;
output   K_h_3_ce0;
output   K_h_3_we0;
output  [31:0] K_h_3_d0;
input  [9:0] tmp;
output  [9:0] v71_0_address0;
output   v71_0_ce0;
input  [31:0] v71_0_q0;
output  [9:0] v71_1_address0;
output   v71_1_ce0;
input  [31:0] v71_1_q0;
output  [9:0] v71_2_address0;
output   v71_2_ce0;
input  [31:0] v71_2_q0;
output  [9:0] v71_3_address0;
output   v71_3_ce0;
input  [31:0] v71_3_q0;
output  [9:0] v71_4_address0;
output   v71_4_ce0;
input  [31:0] v71_4_q0;
output  [9:0] v71_5_address0;
output   v71_5_ce0;
input  [31:0] v71_5_q0;
output  [9:0] v71_6_address0;
output   v71_6_ce0;
input  [31:0] v71_6_q0;
output  [9:0] v71_7_address0;
output   v71_7_ce0;
input  [31:0] v71_7_q0;
output  [9:0] v71_8_address0;
output   v71_8_ce0;
input  [31:0] v71_8_q0;
output  [9:0] v71_9_address0;
output   v71_9_ce0;
input  [31:0] v71_9_q0;
output  [9:0] v71_10_address0;
output   v71_10_ce0;
input  [31:0] v71_10_q0;
output  [9:0] v71_11_address0;
output   v71_11_ce0;
input  [31:0] v71_11_q0;
output  [9:0] v72_0_address0;
output   v72_0_ce0;
input  [31:0] v72_0_q0;
output  [9:0] v72_1_address0;
output   v72_1_ce0;
input  [31:0] v72_1_q0;
output  [9:0] v72_2_address0;
output   v72_2_ce0;
input  [31:0] v72_2_q0;
output  [9:0] v72_3_address0;
output   v72_3_ce0;
input  [31:0] v72_3_q0;
output  [9:0] v72_4_address0;
output   v72_4_ce0;
input  [31:0] v72_4_q0;
output  [9:0] v72_5_address0;
output   v72_5_ce0;
input  [31:0] v72_5_q0;
output  [9:0] v72_6_address0;
output   v72_6_ce0;
input  [31:0] v72_6_q0;
output  [9:0] v72_7_address0;
output   v72_7_ce0;
input  [31:0] v72_7_q0;
output  [9:0] v72_8_address0;
output   v72_8_ce0;
input  [31:0] v72_8_q0;
output  [9:0] v72_9_address0;
output   v72_9_ce0;
input  [31:0] v72_9_q0;
output  [9:0] v72_10_address0;
output   v72_10_ce0;
input  [31:0] v72_10_q0;
output  [9:0] v72_11_address0;
output   v72_11_ce0;
input  [31:0] v72_11_q0;

reg ap_idle;
reg v73_0_ce0;
reg v73_1_ce0;
reg v73_2_ce0;
reg v73_3_ce0;
reg v73_4_ce0;
reg v73_5_ce0;
reg v73_6_ce0;
reg v73_7_ce0;
reg v73_8_ce0;
reg v73_9_ce0;
reg v73_10_ce0;
reg v73_11_ce0;
reg V_h_ce0;
reg V_h_we0;
reg V_h_1_ce0;
reg V_h_1_we0;
reg V_h_2_ce0;
reg V_h_2_we0;
reg V_h_3_ce0;
reg V_h_3_we0;
reg Q_h_ce0;
reg Q_h_we0;
reg Q_h_1_ce0;
reg Q_h_1_we0;
reg Q_h_2_ce0;
reg Q_h_2_we0;
reg Q_h_3_ce0;
reg Q_h_3_we0;
reg K_h_ce0;
reg K_h_we0;
reg K_h_1_ce0;
reg K_h_1_we0;
reg K_h_2_ce0;
reg K_h_2_we0;
reg K_h_3_ce0;
reg K_h_3_we0;
reg v71_0_ce0;
reg v71_1_ce0;
reg v71_2_ce0;
reg v71_3_ce0;
reg v71_4_ce0;
reg v71_5_ce0;
reg v71_6_ce0;
reg v71_7_ce0;
reg v71_8_ce0;
reg v71_9_ce0;
reg v71_10_ce0;
reg v71_11_ce0;
reg v72_0_ce0;
reg v72_1_ce0;
reg v72_2_ce0;
reg v72_3_ce0;
reg v72_4_ce0;
reg v72_5_ce0;
reg v72_6_ce0;
reg v72_7_ce0;
reg v72_8_ce0;
reg v72_9_ce0;
reg v72_10_ce0;
reg v72_11_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln130_fu_820_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln131_fu_835_p2;
reg   [0:0] icmp_ln131_reg_1123;
reg   [0:0] icmp_ln131_reg_1123_pp0_iter1_reg;
wire   [6:0] select_ln130_fu_841_p3;
reg   [6:0] select_ln130_reg_1128;
reg   [6:0] select_ln130_reg_1128_pp0_iter1_reg;
reg   [6:0] select_ln130_reg_1128_pp0_iter2_reg;
wire   [1:0] trunc_ln138_fu_913_p1;
reg   [1:0] trunc_ln138_reg_1316;
reg   [1:0] trunc_ln138_reg_1316_pp0_iter2_reg;
wire   [3:0] select_ln130_1_fu_925_p3;
reg   [3:0] select_ln130_1_reg_1320;
reg   [1:0] p_cast_mid2_v_reg_1325;
wire   [1:0] trunc_ln130_fu_942_p1;
reg   [1:0] trunc_ln130_reg_1330;
wire   [31:0] v81_fu_946_p14;
reg   [31:0] v81_reg_1334;
wire   [31:0] v82_fu_976_p14;
reg   [31:0] v82_reg_1342;
wire   [31:0] v83_fu_1006_p14;
reg   [31:0] v83_reg_1350;
wire   [63:0] zext_ln133_fu_873_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln134_1_fu_1057_p1;
wire   [63:0] zext_ln138_fu_1085_p1;
reg   [6:0] j_s_fu_160;
wire   [6:0] add_ln131_fu_849_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_s_load;
reg   [3:0] i_s_fu_164;
reg   [9:0] indvar_flatten_fu_168;
wire   [9:0] add_ln130_1_fu_826_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [9:0] zext_ln131_fu_865_p1;
wire   [9:0] add_ln133_fu_868_p2;
wire   [3:0] add_ln130_fu_919_p2;
wire   [7:0] tmp_s_fu_1041_p3;
wire   [7:0] zext_ln134_fu_1048_p1;
wire   [7:0] add_ln134_fu_1051_p2;
wire   [3:0] lshr_ln_fu_1069_p4;
wire   [7:0] tmp_29_fu_1078_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_mux_124_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_124_32_1_1_U2388(
    .din0(v71_0_q0),
    .din1(v71_1_q0),
    .din2(v71_2_q0),
    .din3(v71_3_q0),
    .din4(v71_4_q0),
    .din5(v71_5_q0),
    .din6(v71_6_q0),
    .din7(v71_7_q0),
    .din8(v71_8_q0),
    .din9(v71_9_q0),
    .din10(v71_10_q0),
    .din11(v71_11_q0),
    .din12(select_ln130_1_fu_925_p3),
    .dout(v81_fu_946_p14)
);

Bert_layer_mux_124_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_124_32_1_1_U2389(
    .din0(v72_0_q0),
    .din1(v72_1_q0),
    .din2(v72_2_q0),
    .din3(v72_3_q0),
    .din4(v72_4_q0),
    .din5(v72_5_q0),
    .din6(v72_6_q0),
    .din7(v72_7_q0),
    .din8(v72_8_q0),
    .din9(v72_9_q0),
    .din10(v72_10_q0),
    .din11(v72_11_q0),
    .din12(select_ln130_1_fu_925_p3),
    .dout(v82_fu_976_p14)
);

Bert_layer_mux_124_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_124_32_1_1_U2390(
    .din0(v73_0_q0),
    .din1(v73_1_q0),
    .din2(v73_2_q0),
    .din3(v73_3_q0),
    .din4(v73_4_q0),
    .din5(v73_5_q0),
    .din6(v73_6_q0),
    .din7(v73_7_q0),
    .din8(v73_8_q0),
    .din9(v73_9_q0),
    .din10(v73_10_q0),
    .din11(v73_11_q0),
    .din12(select_ln130_1_fu_925_p3),
    .dout(v83_fu_1006_p14)
);

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_s_fu_164 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            i_s_fu_164 <= select_ln130_1_fu_925_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln130_fu_820_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_168 <= add_ln130_1_fu_826_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_168 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln130_fu_820_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_s_fu_160 <= add_ln131_fu_849_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_s_fu_160 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln131_reg_1123_pp0_iter1_reg <= icmp_ln131_reg_1123;
        select_ln130_reg_1128_pp0_iter1_reg <= select_ln130_reg_1128;
        trunc_ln138_reg_1316 <= trunc_ln138_fu_913_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_fu_820_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln131_reg_1123 <= icmp_ln131_fu_835_p2;
        select_ln130_reg_1128 <= select_ln130_fu_841_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        p_cast_mid2_v_reg_1325 <= {{select_ln130_1_fu_925_p3[3:2]}};
        select_ln130_1_reg_1320 <= select_ln130_1_fu_925_p3;
        select_ln130_reg_1128_pp0_iter2_reg <= select_ln130_reg_1128_pp0_iter1_reg;
        trunc_ln130_reg_1330 <= trunc_ln130_fu_942_p1;
        trunc_ln138_reg_1316_pp0_iter2_reg <= trunc_ln138_reg_1316;
        v81_reg_1334 <= v81_fu_946_p14;
        v82_reg_1342 <= v82_fu_976_p14;
        v83_reg_1350 <= v83_fu_1006_p14;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        K_h_1_ce0 = 1'b1;
    end else begin
        K_h_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln130_reg_1330 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        K_h_1_we0 = 1'b1;
    end else begin
        K_h_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        K_h_2_ce0 = 1'b1;
    end else begin
        K_h_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln130_reg_1330 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        K_h_2_we0 = 1'b1;
    end else begin
        K_h_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        K_h_3_ce0 = 1'b1;
    end else begin
        K_h_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln130_reg_1330 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        K_h_3_we0 = 1'b1;
    end else begin
        K_h_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        K_h_ce0 = 1'b1;
    end else begin
        K_h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln130_reg_1330 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        K_h_we0 = 1'b1;
    end else begin
        K_h_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        Q_h_1_ce0 = 1'b1;
    end else begin
        Q_h_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln130_reg_1330 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        Q_h_1_we0 = 1'b1;
    end else begin
        Q_h_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        Q_h_2_ce0 = 1'b1;
    end else begin
        Q_h_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln130_reg_1330 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        Q_h_2_we0 = 1'b1;
    end else begin
        Q_h_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        Q_h_3_ce0 = 1'b1;
    end else begin
        Q_h_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln130_reg_1330 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        Q_h_3_we0 = 1'b1;
    end else begin
        Q_h_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        Q_h_ce0 = 1'b1;
    end else begin
        Q_h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln130_reg_1330 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        Q_h_we0 = 1'b1;
    end else begin
        Q_h_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        V_h_1_ce0 = 1'b1;
    end else begin
        V_h_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln138_reg_1316_pp0_iter2_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        V_h_1_we0 = 1'b1;
    end else begin
        V_h_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        V_h_2_ce0 = 1'b1;
    end else begin
        V_h_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln138_reg_1316_pp0_iter2_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        V_h_2_we0 = 1'b1;
    end else begin
        V_h_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        V_h_3_ce0 = 1'b1;
    end else begin
        V_h_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln138_reg_1316_pp0_iter2_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        V_h_3_we0 = 1'b1;
    end else begin
        V_h_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        V_h_ce0 = 1'b1;
    end else begin
        V_h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln138_reg_1316_pp0_iter2_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        V_h_we0 = 1'b1;
    end else begin
        V_h_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln130_fu_820_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_168;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_s_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_s_load = j_s_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_0_ce0 = 1'b1;
    end else begin
        v71_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_10_ce0 = 1'b1;
    end else begin
        v71_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_11_ce0 = 1'b1;
    end else begin
        v71_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_1_ce0 = 1'b1;
    end else begin
        v71_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_2_ce0 = 1'b1;
    end else begin
        v71_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_3_ce0 = 1'b1;
    end else begin
        v71_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_4_ce0 = 1'b1;
    end else begin
        v71_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_5_ce0 = 1'b1;
    end else begin
        v71_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_6_ce0 = 1'b1;
    end else begin
        v71_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_7_ce0 = 1'b1;
    end else begin
        v71_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_8_ce0 = 1'b1;
    end else begin
        v71_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v71_9_ce0 = 1'b1;
    end else begin
        v71_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_0_ce0 = 1'b1;
    end else begin
        v72_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_10_ce0 = 1'b1;
    end else begin
        v72_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_11_ce0 = 1'b1;
    end else begin
        v72_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_1_ce0 = 1'b1;
    end else begin
        v72_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_2_ce0 = 1'b1;
    end else begin
        v72_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_3_ce0 = 1'b1;
    end else begin
        v72_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_4_ce0 = 1'b1;
    end else begin
        v72_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_5_ce0 = 1'b1;
    end else begin
        v72_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_6_ce0 = 1'b1;
    end else begin
        v72_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_7_ce0 = 1'b1;
    end else begin
        v72_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_8_ce0 = 1'b1;
    end else begin
        v72_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v72_9_ce0 = 1'b1;
    end else begin
        v72_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_0_ce0 = 1'b1;
    end else begin
        v73_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_10_ce0 = 1'b1;
    end else begin
        v73_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_11_ce0 = 1'b1;
    end else begin
        v73_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_1_ce0 = 1'b1;
    end else begin
        v73_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_2_ce0 = 1'b1;
    end else begin
        v73_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_3_ce0 = 1'b1;
    end else begin
        v73_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_4_ce0 = 1'b1;
    end else begin
        v73_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_5_ce0 = 1'b1;
    end else begin
        v73_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_6_ce0 = 1'b1;
    end else begin
        v73_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_7_ce0 = 1'b1;
    end else begin
        v73_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_8_ce0 = 1'b1;
    end else begin
        v73_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v73_9_ce0 = 1'b1;
    end else begin
        v73_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign K_h_1_address0 = zext_ln134_1_fu_1057_p1;

assign K_h_1_d0 = v82_reg_1342;

assign K_h_2_address0 = zext_ln134_1_fu_1057_p1;

assign K_h_2_d0 = v82_reg_1342;

assign K_h_3_address0 = zext_ln134_1_fu_1057_p1;

assign K_h_3_d0 = v82_reg_1342;

assign K_h_address0 = zext_ln134_1_fu_1057_p1;

assign K_h_d0 = v82_reg_1342;

assign Q_h_1_address0 = zext_ln134_1_fu_1057_p1;

assign Q_h_1_d0 = v81_reg_1334;

assign Q_h_2_address0 = zext_ln134_1_fu_1057_p1;

assign Q_h_2_d0 = v81_reg_1334;

assign Q_h_3_address0 = zext_ln134_1_fu_1057_p1;

assign Q_h_3_d0 = v81_reg_1334;

assign Q_h_address0 = zext_ln134_1_fu_1057_p1;

assign Q_h_d0 = v81_reg_1334;

assign V_h_1_address0 = zext_ln138_fu_1085_p1;

assign V_h_1_d0 = v83_reg_1350;

assign V_h_2_address0 = zext_ln138_fu_1085_p1;

assign V_h_2_d0 = v83_reg_1350;

assign V_h_3_address0 = zext_ln138_fu_1085_p1;

assign V_h_3_d0 = v83_reg_1350;

assign V_h_address0 = zext_ln138_fu_1085_p1;

assign V_h_d0 = v83_reg_1350;

assign add_ln130_1_fu_826_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln130_fu_919_p2 = (i_s_fu_164 + 4'd1);

assign add_ln131_fu_849_p2 = (select_ln130_fu_841_p3 + 7'd1);

assign add_ln133_fu_868_p2 = (tmp + zext_ln131_fu_865_p1);

assign add_ln134_fu_1051_p2 = (tmp_s_fu_1041_p3 + zext_ln134_fu_1048_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln130_fu_820_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln131_fu_835_p2 = ((ap_sig_allocacmp_j_s_load == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1069_p4 = {{select_ln130_reg_1128_pp0_iter2_reg[5:2]}};

assign select_ln130_1_fu_925_p3 = ((icmp_ln131_reg_1123_pp0_iter1_reg[0:0] == 1'b1) ? add_ln130_fu_919_p2 : i_s_fu_164);

assign select_ln130_fu_841_p3 = ((icmp_ln131_fu_835_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_s_load);

assign tmp_29_fu_1078_p3 = {{select_ln130_1_reg_1320}, {lshr_ln_fu_1069_p4}};

assign tmp_s_fu_1041_p3 = {{p_cast_mid2_v_reg_1325}, {6'd0}};

assign trunc_ln130_fu_942_p1 = select_ln130_1_fu_925_p3[1:0];

assign trunc_ln138_fu_913_p1 = select_ln130_reg_1128[1:0];

assign v71_0_address0 = zext_ln133_fu_873_p1;

assign v71_10_address0 = zext_ln133_fu_873_p1;

assign v71_11_address0 = zext_ln133_fu_873_p1;

assign v71_1_address0 = zext_ln133_fu_873_p1;

assign v71_2_address0 = zext_ln133_fu_873_p1;

assign v71_3_address0 = zext_ln133_fu_873_p1;

assign v71_4_address0 = zext_ln133_fu_873_p1;

assign v71_5_address0 = zext_ln133_fu_873_p1;

assign v71_6_address0 = zext_ln133_fu_873_p1;

assign v71_7_address0 = zext_ln133_fu_873_p1;

assign v71_8_address0 = zext_ln133_fu_873_p1;

assign v71_9_address0 = zext_ln133_fu_873_p1;

assign v72_0_address0 = zext_ln133_fu_873_p1;

assign v72_10_address0 = zext_ln133_fu_873_p1;

assign v72_11_address0 = zext_ln133_fu_873_p1;

assign v72_1_address0 = zext_ln133_fu_873_p1;

assign v72_2_address0 = zext_ln133_fu_873_p1;

assign v72_3_address0 = zext_ln133_fu_873_p1;

assign v72_4_address0 = zext_ln133_fu_873_p1;

assign v72_5_address0 = zext_ln133_fu_873_p1;

assign v72_6_address0 = zext_ln133_fu_873_p1;

assign v72_7_address0 = zext_ln133_fu_873_p1;

assign v72_8_address0 = zext_ln133_fu_873_p1;

assign v72_9_address0 = zext_ln133_fu_873_p1;

assign v73_0_address0 = zext_ln133_fu_873_p1;

assign v73_10_address0 = zext_ln133_fu_873_p1;

assign v73_11_address0 = zext_ln133_fu_873_p1;

assign v73_1_address0 = zext_ln133_fu_873_p1;

assign v73_2_address0 = zext_ln133_fu_873_p1;

assign v73_3_address0 = zext_ln133_fu_873_p1;

assign v73_4_address0 = zext_ln133_fu_873_p1;

assign v73_5_address0 = zext_ln133_fu_873_p1;

assign v73_6_address0 = zext_ln133_fu_873_p1;

assign v73_7_address0 = zext_ln133_fu_873_p1;

assign v73_8_address0 = zext_ln133_fu_873_p1;

assign v73_9_address0 = zext_ln133_fu_873_p1;

assign zext_ln131_fu_865_p1 = select_ln130_reg_1128;

assign zext_ln133_fu_873_p1 = add_ln133_fu_868_p2;

assign zext_ln134_1_fu_1057_p1 = add_ln134_fu_1051_p2;

assign zext_ln134_fu_1048_p1 = select_ln130_reg_1128_pp0_iter2_reg;

assign zext_ln138_fu_1085_p1 = tmp_29_fu_1078_p3;

endmodule //Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
