
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.335423                       # Number of seconds simulated
sim_ticks                                335422922000                       # Number of ticks simulated
final_tick                               335422922000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  14677                       # Simulator instruction rate (inst/s)
host_op_rate                                    29732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7440647                       # Simulator tick rate (ticks/s)
host_mem_usage                                 654084                       # Number of bytes of host memory used
host_seconds                                 45079.80                       # Real time elapsed on the host
sim_insts                                   661623002                       # Number of instructions simulated
sim_ops                                    1340304989                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            45760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            17408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               63168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        45760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          45760                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               715                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               272                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  987                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              136425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               51899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 188323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         136425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            136425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             136425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              51899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                188323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          987                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   63168                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    63168                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 92                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                78                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   335422845000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    987                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      545                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      308                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      102                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       24                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          205                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     302.204878                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    191.234740                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    297.875183                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            68     33.17%     33.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           44     21.46%     54.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           35     17.07%     71.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           16      7.80%     79.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           10      4.88%     84.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      2.44%     86.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      2.44%     89.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      3.90%     93.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           14      6.83%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           205                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      16189250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 34695500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4935000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16402.48                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35152.48                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       775                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   339840775.08                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.52                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    771120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    398475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3512880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6389130                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                222240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         16407450                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          6128640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       80486086140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             80525447835                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.071392                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          335408095250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        323500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2346000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  335356390500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     15959500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       11932750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     35969750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3534300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6565830                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                368640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         23578620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          6020640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       80482747080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             80531312850                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.088878                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          335407527750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        661500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3132000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  335340176000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     15676500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11554000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     51722000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               366433477                       # Number of BP lookups
system.cpu.branchPred.condPredicted         366433477                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          29180246                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            275488130                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 9897185                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                152                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       275488130                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          267052583                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          8435547                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      1501347                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   182734425                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    94773292                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           149                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            87                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    69159895                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           134                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        670845845                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           75138044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1484519868                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   366433477                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          276949768                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     566480809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                58360636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           436                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  69159814                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               3347424                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          670799800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.452406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.302695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                110056115     16.41%     16.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                135020255     20.13%     36.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 23696580      3.53%     40.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1255979      0.19%     40.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 15802536      2.36%     42.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                102802907     15.33%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1532095      0.23%     58.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 30992237      4.62%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                249641096     37.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            670799800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.546226                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.212908                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 87169055                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             107682469                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 412715193                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              34052765                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               29180318                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             2808220217                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               29180318                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                112585224                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               107707976                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1518                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 403870721                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              17454043                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             2660359841                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     94                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   9819                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          3350265711                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            6124605300                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       3550793558                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1440                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1673520501                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               1676745210                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 30                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 126213055                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            223348378                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           120215582                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                58                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              119                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2331111533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 177                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2090772198                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          13164520                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       990806720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    997818467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            165                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     670799800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.116835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.867314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           265360148     39.56%     39.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16681260      2.49%     42.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21233157      3.17%     45.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            45605273      6.80%     52.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            32006487      4.77%     56.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            85854373     12.80%     69.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6           112842657     16.82%     86.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            69276510     10.33%     96.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            21939935      3.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       670799800                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                79668983     99.51%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    10      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    835      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                390897      0.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 3      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               18      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          17471071      0.84%      0.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1776158327     84.95%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    46      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 384      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            195351424      9.34%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           101790389      4.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              78      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            458      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2090772198                       # Type of FU issued
system.cpu.iq.rate                           3.116621                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    80060746                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038292                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         4945567503                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        3321917190                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1974677956                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1959                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1264                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          914                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2153360885                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     988                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           814556                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     90876091                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     54691341                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               29180318                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               108269813                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1707                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2331111710                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1462629                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             223348378                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            120215582                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 77                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1693                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       20723719                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     15660408                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             36384127                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1999014727                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             182734416                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          91757471                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    277507705                       # number of memory reference insts executed
system.cpu.iew.exec_branches                223687645                       # Number of branches executed
system.cpu.iew.exec_stores                   94773289                       # Number of stores executed
system.cpu.iew.exec_rate                     2.979842                       # Inst execution rate
system.cpu.iew.wb_sent                     1987537129                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1974678870                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1465788848                       # num instructions producing a value
system.cpu.iew.wb_consumers                1934280243                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.943566                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.757795                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       990806730                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          29180303                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    533350950                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.512989                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.950879                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    223913409     41.98%     41.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     53349467     10.00%     51.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     40436724      7.58%     59.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     74646172     14.00%     73.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15884319      2.98%     76.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     10843717      2.03%     78.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     16986766      3.18%     81.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     15855907      2.97%     84.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     81434469     15.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    533350950                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            661623002                       # Number of instructions committed
system.cpu.commit.committedOps             1340304989                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      197996528                       # Number of memory references committed
system.cpu.commit.loads                     132472287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  168839638                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        830                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1331089088                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4675050                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      9215598      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1133092459     84.54%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              18      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               42      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            344      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       132472233      9.88%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       65523843      4.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           54      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          398      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1340304989                       # Class of committed instruction
system.cpu.commit.bw_lim_events              81434469                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   2783028200                       # The number of ROB reads
system.cpu.rob.rob_writes                  4800722916                       # The number of ROB writes
system.cpu.timesIdled                             407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   661623002                       # Number of Instructions Simulated
system.cpu.committedOps                    1340304989                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.013940                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.013940                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.986252                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.986252                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2558954681                       # number of integer regfile reads
system.cpu.int_regfile_writes              1652192254                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1220                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      405                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1034608528                       # number of cc regfile reads
system.cpu.cc_regfile_writes                868289595                       # number of cc regfile writes
system.cpu.misc_regfile_reads               784704026                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.985012                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           247443587                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               275                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          899794.861818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.985012                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.249985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.249985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.267578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         494888225                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        494888225                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    181919497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       181919497                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     65524090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       65524090                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     247443587                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        247443587                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    247443587                       # number of overall hits
system.cpu.dcache.overall_hits::total       247443587                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            388                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          388                       # number of overall misses
system.cpu.dcache.overall_misses::total           388                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19880500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19880500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     12177999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12177999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     32058499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32058499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     32058499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32058499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    181919733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    181919733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     65524242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     65524242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    247443975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    247443975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    247443975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    247443975                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 84239.406780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84239.406780                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80118.414474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80118.414474                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 82624.997423                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82624.997423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 82624.997423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82624.997423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          126                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          275                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11869999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11869999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     23228999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23228999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     23228999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23228999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 90150.793651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90150.793651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79664.422819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79664.422819                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84469.087273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84469.087273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84469.087273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84469.087273                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               592                       # number of replacements
system.cpu.icache.tags.tagsinuse           253.991374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            69158683                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          81747.852246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   253.991374                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.992154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         138320472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        138320472                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     69158683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        69158683                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      69158683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         69158683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     69158683                       # number of overall hits
system.cpu.icache.overall_hits::total        69158683                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1130                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1130                       # number of overall misses
system.cpu.icache.overall_misses::total          1130                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     75400498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75400498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     75400498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75400498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     75400498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75400498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     69159813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     69159813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     69159813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     69159813                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     69159813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     69159813                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66726.104425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66726.104425                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66726.104425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66726.104425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66726.104425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66726.104425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1102                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          283                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          283                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          283                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          283                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          283                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          283                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          847                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          847                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          847                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          847                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     59749998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59749998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     59749998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59749998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     59749998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59749998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70543.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70543.090909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70543.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70543.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70543.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70543.090909                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           1715                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 972                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               592                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                149                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               149                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            973                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2285                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          551                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2836                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        54144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        17664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    71808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1122                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.005348                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.072964                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1116     99.47%     99.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1122                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               858500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1269000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              412999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              927.885531                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    722                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  987                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.731510                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   673.900288                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   253.985243                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.164526                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.062008                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.226535                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          987                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          928                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.240967                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14675                       # Number of tag accesses
system.l2cache.tags.data_accesses               14675                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst          131                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          133                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              131                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 133                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             131                       # number of overall hits
system.l2cache.overall_hits::cpu.data               2                       # number of overall hits
system.l2cache.overall_hits::total                133                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          149                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            149                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          716                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          124                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          840                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            716                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            273                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               989                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           716                       # number of overall misses
system.l2cache.overall_misses::cpu.data           273                       # number of overall misses
system.l2cache.overall_misses::total              989                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     11645500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     11645500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     57100500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     11141500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     68242000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     57100500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     22787000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     79887500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     57100500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     22787000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     79887500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          149                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          847                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          126                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          973                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          847                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          275                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1122                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          847                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          275                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1122                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.845336                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.984127                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.863309                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.845336                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.992727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.881462                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.845336                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.992727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.881462                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 78157.718121                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 78157.718121                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 79749.301676                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 89850.806452                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81240.476190                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 79749.301676                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 83468.864469                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80776.036400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 79749.301676                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 83468.864469                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80776.036400                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data          149                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          149                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          716                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          839                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          716                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          272                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          988                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          716                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          272                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          988                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     10155500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     10155500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     49950500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      9843500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     59794000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     49950500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     19999000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     69949500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     49950500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     19999000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     69949500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.845336                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.976190                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.862282                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.845336                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.989091                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.880570                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.845336                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.989091                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.880570                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68157.718121                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68157.718121                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 69763.268156                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80028.455285                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71268.176400                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69763.268156                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 73525.735294                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70799.089069                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69763.268156                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 73525.735294                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70799.089069                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           987                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 335422922000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                838                       # Transaction distribution
system.membus.trans_dist::ReadExReq               149                       # Transaction distribution
system.membus.trans_dist::ReadExResp              149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           838                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        63168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        63168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               987                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 987                       # Request fanout histogram
system.membus.reqLayer2.occupancy              493500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2683000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
