

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Thu Jan  9 15:59:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        matrix_mul_orig
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2193|  2193|  2193|  2193|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2192|  2192|       274|          -|          -|     8|    no    |
        | + Loop 1.1      |   272|   272|        34|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |    32|    32|         4|          -|          -|     8|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      3|      0|   177|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    77|
|Register         |        -|      -|    173|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      3|    173|   254|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      7|      1|     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_212_p2      |     *    |      3|  0|  21|          32|          32|
    |i_1_fu_120_p2        |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_144_p2        |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_170_p2        |     +    |      0|  0|  13|           4|           1|
    |tmp_3_fu_154_p2      |     +    |      0|  0|  15|           8|           8|
    |tmp_6_fu_216_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_7_fu_180_p2      |     +    |      0|  0|  15|           8|           8|
    |tmp_s_fu_202_p2      |     +    |      0|  0|  15|           8|           8|
    |exitcond1_fu_138_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond2_fu_114_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_164_p2   |   icmp   |      0|  0|  11|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 177|         112|         106|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_load_reg_90  |   9|          2|   32|         64|
    |i_reg_68       |   9|          2|    4|          8|
    |j_reg_79       |   9|          2|    4|          8|
    |k_reg_103      |   9|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          |  77|         16|   45|         96|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_load_reg_271      |  32|   0|   32|          0|
    |ap_CS_fsm           |   7|   0|    7|          0|
    |b_load_reg_276      |  32|   0|   32|          0|
    |c_addr_reg_248      |   6|   0|    6|          0|
    |c_load_reg_90       |  32|   0|   32|          0|
    |i_1_reg_224         |   4|   0|    4|          0|
    |i_reg_68            |   4|   0|    4|          0|
    |j_1_reg_238         |   4|   0|    4|          0|
    |j_reg_79            |   4|   0|    4|          0|
    |k_1_reg_256         |   4|   0|    4|          0|
    |k_reg_103           |   4|   0|    4|          0|
    |tmp_1_cast_reg_229  |   4|   0|    8|          4|
    |tmp_2_cast_reg_243  |   4|   0|    8|          4|
    |tmp_5_reg_281       |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 173|   0|  181|          8|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|a_address0  | out |    6|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    6|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    6|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_we0       | out |    1|  ap_memory |       c      |     array    |
|c_d0        | out |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

