/* Generated by Yosys 0.52 (git sha1 fee39a3284c90249e1d9684cf6944ffbbcbb8f90) */

module ref8(clk, reset, a, b, t, c);
  wire [1:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire [1:0] _12_;
  wire _13_;
  wire [1:0] _14_;
  wire [1:0] _15_;
  wire [1:0] _16_;
  wire [7:0] _17_;
  wire [7:0] _18_;
  wire [3:0] _19_;
  wire [1:0] _20_;
  wire [3:0] _21_;
  wire [3:0] _22_;
  wire [3:0] _23_;
  wire _24_;
  wire _25_;
  input a;
  wire a;
  input b;
  wire b;
  output c;
  wire c;
  input clk;
  wire clk;
  wire [1:0] ns;
  input reset;
  wire reset;
  reg [1:0] s;
  output t;
  wire t;
  always @(posedge clk)
    if (reset) s[0] <= #1 1'h0;
    else if (_05_) s[0] <= #1 ns[0];
  always @(posedge clk)
    if (reset) s[1] <= #1 1'h0;
    else if (_05_) s[1] <= #1 ns[1];
  assign _06_ = ~s[0];
  assign _09_ = ~s[1];
  assign _12_[0] = _01_ & _02_;
  assign _12_[1] = _03_ & _04_;
  assign _05_ = _12_[0] & _12_[1];
  assign _13_ = a | b;
  assign _01_ = _13_ | _08_;
  assign _02_ = _13_ | _10_;
  assign _10_ = _06_ | _09_;
  assign _11_ = s[0] | _09_;
  assign _07_ = _06_ | s[1];
  assign _03_ = _13_ | _11_;
  assign _04_ = _13_ | _07_;
  assign _14_[1] = _18_[5] | _18_[7];
  assign _20_[1] = _14_[0] | _14_[1];
  assign _14_[0] = _18_[1] | _18_[3];
  assign _15_[1] = _18_[4] | _18_[6];
  assign _20_[0] = _14_[0] | _15_[1];
  assign _16_[1] = _19_[2] | _19_[3];
  assign _25_ = _16_[0] | _16_[1];
  assign _24_ = _23_[0] | _23_[1];
  assign _16_[0] = _19_[0] | _19_[1];
  assign _08_ = s[0] | s[1];
  assign _19_[3] = ~_08_;
  assign _19_[0] = ~_10_;
  assign _19_[1] = ~_11_;
  assign _19_[2] = ~_07_;
  assign _17_[1] = b ? 1'h0 : _00_[1];
  assign _22_[0] = b ? 1'h1 : a;
  assign _00_[1] = a ? 1'h0 : 1'hx;
  assign _17_[7] = b ? 1'h1 : _00_[1];
  assign _17_[5] = b ? 1'h1 : _00_[0];
  assign _00_[0] = a ? 1'h1 : 1'hx;
  assign _17_[6] = b ? 1'h0 : _00_[0];
  assign ns[0] = _25_ ? _20_[0] : 1'hx;
  assign ns[1] = _25_ ? _20_[1] : 1'hx;
  assign c = _25_ ? _21_[0] : 1'hx;
  assign t = _25_ ? _24_ : 1'hx;
  assign _18_[6] = _17_[6] & _19_[3];
  assign _18_[7] = _17_[7] & _19_[3];
  assign _18_[4] = _17_[7] & _19_[2];
  assign _18_[5] = _17_[5] & _19_[2];
  assign _18_[3] = _17_[6] & _19_[1];
  assign _18_[1] = _17_[1] & _19_[0];
  assign _21_[0] = b & _19_[0];
  assign _23_[1] = b & _19_[1];
  assign _23_[0] = _22_[0] & _19_[0];
  assign _15_[0] = _14_[0];
  assign { _17_[4:2], _17_[0] } = { _17_[7:6], _17_[6], _17_[1] };
  assign { _18_[2], _18_[0] } = { _18_[3], _18_[1] };
  assign _21_[3:1] = 3'h0;
  assign _22_[3:1] = { 2'h0, b };
  assign _23_[3:2] = 2'h0;
endmodule
