Classic Timing Analyzer report for data_mem_rv32i
Wed Nov 05 11:54:11 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                          ; To                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.127 ns                                       ; cu_storetype[0]                                                               ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.397 ns                                       ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[25]                                                                  ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.699 ns                                      ; dmem_addr[0]                                                                  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a31~porta_memory_reg0  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                               ;                                                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                          ; To                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a5~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a6~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a8~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a9~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a10~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a11~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a12~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a13~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a14~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a15~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a17~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a18~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a19~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a20~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a21~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a22~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a23~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a24~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a25~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a26~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a27~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a28~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a29~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a30~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a31~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From            ; To                                                                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 5.127 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; 5.116 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; 5.113 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; 5.102 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; 5.088 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; 5.087 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; 5.078 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; 5.038 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; 5.037 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; 5.024 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; 4.999 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; 4.991 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; 4.975 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.968 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.964 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; 4.913 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; 4.912 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; 4.861 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; 4.569 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; 4.519 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; 4.477 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; 4.427 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; 4.396 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; 4.338 ns   ; rs2[10]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; 4.337 ns   ; rs2[7]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 4.304 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; 4.289 ns   ; rs2[5]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.259 ns   ; rs2[11]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.247 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.240 ns   ; rs2[5]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; 4.240 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.237 ns   ; rs2[30]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; 4.229 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.227 ns   ; rs2[24]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; 4.226 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.221 ns   ; rs2[5]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; 4.215 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.208 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.206 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.180 ns   ; rs2[20]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.180 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.164 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.158 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.155 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.147 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.134 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.129 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.128 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.123 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.106 ns   ; rs2[5]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.093 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.091 ns   ; rs2[25]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; 4.082 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.079 ns   ; rs2[0]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; 4.064 ns   ; rs2[7]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; 4.063 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.061 ns   ; rs2[2]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; 4.060 ns   ; rs2[7]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.056 ns   ; rs2[1]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; 4.046 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; 4.040 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; 4.037 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 4.033 ns   ; rs2[2]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.032 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.007 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.002 ns   ; rs2[26]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; 3.997 ns   ; rs2[3]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 3.982 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 3.974 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; 3.960 ns   ; rs2[28]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; 3.931 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; 3.924 ns   ; rs2[3]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; 3.922 ns   ; rs2[21]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; 3.922 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 3.917 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; 3.915 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg1  ; clock    ;
; N/A                                     ; None                                                ; 3.907 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; 3.899 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg1   ; clock    ;
; N/A                                     ; None                                                ; 3.899 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 3.891 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; 3.879 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 3.877 ns   ; rs2[12]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; 3.870 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 3.863 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg1   ; clock    ;
; N/A                                     ; None                                                ; 3.861 ns   ; rs2[18]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 3.860 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg1  ; clock    ;
; N/A                                     ; None                                                ; 3.858 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; 3.858 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 3.854 ns   ; rs2[6]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; 3.854 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; 3.848 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; 3.844 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; 3.839 ns   ; rs2[6]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; 3.839 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; 3.838 ns   ; rs2[29]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; 3.836 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; 3.828 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 3.824 ns   ; rs2[6]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 3.820 ns   ; rs2[0]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 3.813 ns   ; rs2[3]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; 3.807 ns   ; rs2[27]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; 3.798 ns   ; rs2[7]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; 3.795 ns   ; rs2[10]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; 3.795 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg1   ; clock    ;
; N/A                                     ; None                                                ; 3.794 ns   ; rs2[9]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; 3.761 ns   ; rs2[31]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; 3.756 ns   ; rs2[2]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; 3.751 ns   ; rs2[3]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; 3.743 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; 3.742 ns   ; rs2[15]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; 3.742 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; 3.733 ns   ; rs2[16]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; 3.726 ns   ; rs2[22]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; 3.720 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg1  ; clock    ;
; N/A                                     ; None                                                ; 3.698 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; 3.678 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; 3.675 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; 3.674 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; 3.674 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; 3.664 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 3.656 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; 3.655 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg0   ; clock    ;
; N/A                                     ; None                                                ; 3.652 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; 3.650 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; 3.649 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 3.646 ns   ; rs2[13]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; 3.641 ns   ; rs2[19]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; 3.641 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; 3.638 ns   ; rs2[14]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; 3.636 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; 3.627 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; 3.620 ns   ; rs2[1]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 3.607 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; 3.606 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; 3.604 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; 3.599 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; 3.594 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; 3.590 ns   ; rs2[0]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; 3.584 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; 3.572 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; 3.562 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; 3.558 ns   ; rs2[9]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; 3.548 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; 3.546 ns   ; rs2[1]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; 3.544 ns   ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; 3.533 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; 3.530 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; 3.527 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 3.526 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; 3.513 ns   ; rs2[0]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; 3.504 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; 3.494 ns   ; rs2[2]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; 3.484 ns   ; rs2[11]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; 3.480 ns   ; rs2[15]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; 3.474 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg0   ; clock    ;
; N/A                                     ; None                                                ; 3.466 ns   ; rs2[17]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; 3.451 ns   ; rs2[4]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; 3.443 ns   ; rs2[4]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; 3.438 ns   ; rs2[8]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; 3.403 ns   ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; 3.377 ns   ; rs2[1]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; 3.347 ns   ; rs2[23]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; 3.312 ns   ; rs2[6]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; 3.308 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg0   ; clock    ;
; N/A                                     ; None                                                ; 3.206 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; 3.200 ns   ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; 3.154 ns   ; rs2[8]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; 3.142 ns   ; dmem_addr[4]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; 3.135 ns   ; rs2[4]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; 3.114 ns   ; rs2[12]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; 3.110 ns   ; dmem_addr[4]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; 3.078 ns   ; rs2[14]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; 3.038 ns   ; rs2[4]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; 2.981 ns   ; rs2[13]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; 2.858 ns   ; dmem_addr[6]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; 2.828 ns   ; cu_store        ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 2.802 ns   ; dmem_addr[9]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; 2.678 ns   ; dmem_addr[2]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; 2.677 ns   ; dmem_addr[2]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; 2.674 ns   ; dmem_addr[8]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; 2.659 ns   ; dmem_addr[7]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 2.633 ns   ; dmem_addr[7]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; clock    ;
; N/A                                     ; None                                                ; 2.629 ns   ; dmem_addr[5]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; 2.606 ns   ; cu_store        ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; 2.603 ns   ; dmem_addr[6]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; 2.597 ns   ; dmem_addr[5]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; 2.591 ns   ; dmem_addr[3]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 2.578 ns   ; dmem_addr[9]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; clock    ;
; N/A                                     ; None                                                ; 2.576 ns   ; dmem_addr[3]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; 2.418 ns   ; dmem_addr[8]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; clock    ;
; N/A                                     ; None                                                ; 2.386 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; 2.369 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; 2.310 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; 2.209 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; 2.204 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; 2.202 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; 1.911 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; 1.819 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; 1.696 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg0  ; clock    ;
; N/A                                     ; None                                                ; 1.680 ns   ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                 ;                                                                               ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                          ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------+--------------+------------+
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.397 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[25] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.274 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[21] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.251 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[18] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.248 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[11] ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.216 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[2]  ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.207 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[17] ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.144 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.085 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[16] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 8.038 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[22] ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.934 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.851 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[15] ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.785 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.784 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[7]  ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.750 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[12] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.699 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[29] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.676 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[10] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.663 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[13] ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.633 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[1]  ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.584 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[31] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.578 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[20] ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.569 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; dmem_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.471 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; dmem_out[27] ; clock      ;
; N/A                                     ; None                                                ; 7.433 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; dmem_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 7.433 ns   ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; dmem_out[6]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                               ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------+--------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+-------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From            ; To                                                                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+-------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -0.699 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -0.736 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; -0.772 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg1   ; clock    ;
; N/A                                     ; None                                                ; -0.782 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; -0.828 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; -0.829 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; -0.923 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg0   ; clock    ;
; N/A                                     ; None                                                ; -0.984 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg1  ; clock    ;
; N/A                                     ; None                                                ; -1.071 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -1.107 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; -1.110 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; -1.111 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; -1.116 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; -1.119 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; -1.120 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; -1.122 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; -1.127 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; -1.128 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; -1.140 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; -1.183 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; -1.301 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -1.312 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -1.329 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -1.414 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -1.414 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -1.435 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -1.455 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -1.471 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg0  ; clock    ;
; N/A                                     ; None                                                ; -1.594 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; -1.686 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; -1.977 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; -1.979 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; -1.984 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; -2.085 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; -2.144 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; -2.161 ns ; dmem_addr[0]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; -2.193 ns ; dmem_addr[8]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg6 ; clock    ;
; N/A                                     ; None                                                ; -2.351 ns ; dmem_addr[3]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -2.353 ns ; dmem_addr[9]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg7 ; clock    ;
; N/A                                     ; None                                                ; -2.366 ns ; dmem_addr[3]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -2.372 ns ; dmem_addr[5]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -2.378 ns ; dmem_addr[6]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -2.381 ns ; cu_store        ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg       ; clock    ;
; N/A                                     ; None                                                ; -2.404 ns ; dmem_addr[5]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -2.408 ns ; dmem_addr[7]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg5 ; clock    ;
; N/A                                     ; None                                                ; -2.434 ns ; dmem_addr[7]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -2.449 ns ; dmem_addr[8]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; -2.452 ns ; dmem_addr[2]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -2.453 ns ; dmem_addr[2]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -2.577 ns ; dmem_addr[9]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -2.603 ns ; cu_store        ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_we_reg        ; clock    ;
; N/A                                     ; None                                                ; -2.633 ns ; dmem_addr[6]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -2.756 ns ; rs2[13]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; -2.813 ns ; rs2[4]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; -2.853 ns ; rs2[14]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; -2.885 ns ; dmem_addr[4]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -2.889 ns ; rs2[12]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; -2.910 ns ; rs2[4]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; -2.917 ns ; dmem_addr[4]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -2.929 ns ; rs2[8]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; -2.975 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; -2.981 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.083 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.087 ns ; rs2[6]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; -3.122 ns ; rs2[23]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.152 ns ; rs2[1]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.178 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.213 ns ; rs2[8]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.218 ns ; rs2[4]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; -3.226 ns ; rs2[4]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.241 ns ; rs2[17]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.249 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.255 ns ; rs2[15]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; -3.259 ns ; rs2[11]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; -3.269 ns ; rs2[2]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.279 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; -3.288 ns ; rs2[0]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.301 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.302 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; -3.305 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; -3.308 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.319 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.321 ns ; rs2[1]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; -3.323 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.333 ns ; rs2[9]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; -3.337 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; -3.347 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; -3.359 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.365 ns ; rs2[0]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.369 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; -3.374 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.379 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.381 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; -3.382 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; -3.395 ns ; rs2[1]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.402 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; -3.411 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.413 ns ; rs2[14]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; -3.416 ns ; rs2[19]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.416 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.421 ns ; rs2[13]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; -3.424 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; -3.425 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; -3.427 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.430 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.431 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.439 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; -3.449 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; -3.449 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; -3.450 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; -3.453 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; -3.473 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg9   ; clock    ;
; N/A                                     ; None                                                ; -3.495 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.501 ns ; rs2[22]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.508 ns ; rs2[16]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.517 ns ; rs2[15]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; -3.517 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg14  ; clock    ;
; N/A                                     ; None                                                ; -3.518 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; -3.526 ns ; rs2[3]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; -3.531 ns ; rs2[2]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.536 ns ; rs2[31]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; -3.569 ns ; rs2[9]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; -3.570 ns ; rs2[10]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.570 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.573 ns ; rs2[7]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg15  ; clock    ;
; N/A                                     ; None                                                ; -3.582 ns ; rs2[27]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; -3.588 ns ; rs2[3]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.595 ns ; rs2[0]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.599 ns ; rs2[6]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.603 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A                                     ; None                                                ; -3.611 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; -3.613 ns ; rs2[29]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; -3.614 ns ; rs2[6]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A                                     ; None                                                ; -3.614 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.619 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; -3.623 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.629 ns ; rs2[6]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; -3.629 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; -3.633 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.633 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.635 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.636 ns ; rs2[18]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.638 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.645 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.652 ns ; rs2[12]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; -3.654 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.666 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; -3.674 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_bytena_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.674 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.682 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg12  ; clock    ;
; N/A                                     ; None                                                ; -3.690 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.692 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; -3.697 ns ; rs2[21]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.697 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.699 ns ; rs2[3]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg11 ; clock    ;
; N/A                                     ; None                                                ; -3.706 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.735 ns ; rs2[28]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 ; clock    ;
; N/A                                     ; None                                                ; -3.749 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg11  ; clock    ;
; N/A                                     ; None                                                ; -3.757 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.772 ns ; rs2[3]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.777 ns ; rs2[26]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.782 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.807 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A                                     ; None                                                ; -3.808 ns ; rs2[2]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.812 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A                                     ; None                                                ; -3.815 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.821 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.831 ns ; rs2[1]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; -3.835 ns ; rs2[7]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.836 ns ; rs2[2]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.838 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.839 ns ; rs2[7]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg15 ; clock    ;
; N/A                                     ; None                                                ; -3.850 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; -3.854 ns ; rs2[0]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.857 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.866 ns ; rs2[25]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg9  ; clock    ;
; N/A                                     ; None                                                ; -3.868 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.881 ns ; rs2[5]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.898 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.903 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.904 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_bytena_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.909 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.922 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.930 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.933 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.939 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.953 ns ; cu_storetype[0] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; -3.955 ns ; rs2[20]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.955 ns ; dmem_addr[1]    ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.981 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.983 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.990 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.996 ns ; rs2[5]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg13  ; clock    ;
; N/A                                     ; None                                                ; -4.001 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg0  ; clock    ;
; N/A                                     ; None                                                ; -4.002 ns ; rs2[24]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg8  ; clock    ;
; N/A                                     ; None                                                ; -4.004 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg4  ; clock    ;
; N/A                                     ; None                                                ; -4.012 ns ; rs2[30]         ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg14 ; clock    ;
; N/A                                     ; None                                                ; -4.015 ns ; rs2[5]          ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg13 ; clock    ;
; N/A                                     ; None                                                ; -4.015 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg6  ; clock    ;
; N/A                                     ; None                                                ; -4.022 ns ; cu_storetype[1] ; altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg1  ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                 ;                                                                               ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+-------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 05 11:54:11 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off data_mem_rv32i -c data_mem_rv32i --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source memory "altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X32_Y10; Fanout = 0; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.623 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.341 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.472 ns) = 2.341 ns; Loc. = M4K_X32_Y10; Fanout = 0; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.326 ns ( 56.64 % )
                Info: Total interconnect delay = 1.015 ns ( 43.36 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.350 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.335 ns ( 56.81 % )
                Info: Total interconnect delay = 1.015 ns ( 43.19 % )
        Info: + Micro clock to output delay of source is 0.136 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12" (data pin = "cu_storetype[0]", clock pin = "clock") is 5.127 ns
    Info: + Longest pin to memory delay is 7.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 31; PIN Node = 'cu_storetype[0]'
        Info: 2: + IC(4.351 ns) + CELL(0.346 ns) = 5.514 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 8; COMB Node = 'Mux1~1'
        Info: 3: + IC(0.642 ns) + CELL(0.378 ns) = 6.534 ns; Loc. = LCCOMB_X34_Y10_N24; Fanout = 1; COMB Node = 'Mux7~0'
        Info: 4: + IC(0.817 ns) + CELL(0.096 ns) = 7.447 ns; Loc. = M4K_X32_Y8; Fanout = 1; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12'
        Info: Total cell delay = 1.637 ns ( 21.98 % )
        Info: Total interconnect delay = 5.810 ns ( 78.02 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.342 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.481 ns) = 2.342 ns; Loc. = M4K_X32_Y8; Fanout = 1; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12'
        Info: Total cell delay = 1.335 ns ( 57.00 % )
        Info: Total interconnect delay = 1.007 ns ( 43.00 % )
Info: tco from clock "clock" to destination pin "dmem_out[25]" through memory "altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg" is 8.397 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.342 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.481 ns) = 2.342 ns; Loc. = M4K_X32_Y8; Fanout = 16; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg'
        Info: Total cell delay = 1.335 ns ( 57.00 % )
        Info: Total interconnect delay = 1.007 ns ( 43.00 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 5.919 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y8; Fanout = 16; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y8; Fanout = 1; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25]'
        Info: 3: + IC(1.935 ns) + CELL(2.134 ns) = 5.919 ns; Loc. = PIN_P19; Fanout = 0; PIN Node = 'dmem_out[25]'
        Info: Total cell delay = 3.984 ns ( 67.31 % )
        Info: Total interconnect delay = 1.935 ns ( 32.69 % )
Info: th for memory "altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0" (data pin = "dmem_addr[0]", clock pin = "clock") is -0.699 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 1.335 ns ( 56.81 % )
        Info: Total interconnect delay = 1.015 ns ( 43.19 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 3.252 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 29; PIN Node = 'dmem_addr[0]'
        Info: 2: + IC(1.549 ns) + CELL(0.228 ns) = 2.641 ns; Loc. = LCCOMB_X34_Y10_N18; Fanout = 1; COMB Node = 'Mux35~0'
        Info: 3: + IC(0.515 ns) + CELL(0.096 ns) = 3.252 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 1.188 ns ( 36.53 % )
        Info: Total interconnect delay = 2.064 ns ( 63.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Nov 05 11:54:11 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


