==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.633 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.633 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 123.688 ; gain = 67.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 135.543 ; gain = 79.328
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'classify' (../src/mlp.cpp:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sigmoid_activation_L2' (../src/mlp.cpp:148).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mvprod_layer_2' (../src/mlp.cpp:93).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_bias_pre_L2' (../src/mlp.cpp:60).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sigmoid_activation_L1' (../src/mlp.cpp:116).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_bias_pre_L1' (../src/mlp.cpp:49).
INFO: [XFORM 203-501] Unrolling loop 'argmax' (../src/mlp.cpp:36) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L2' completely.
INFO: [XFORM 203-501] Unrolling loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2' completely.
INFO: [XFORM 203-501] Unrolling loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L1' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1' completely.
INFO: [XFORM 203-102] Partitioning array 'L1_activ.V' (../src/mlp.cpp:8) automatically.
INFO: [XFORM 203-102] Partitioning array 'L2_bias_added.V' (../src/mlp.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'L2_out.V' (../src/mlp.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'L2_out_activ.V' (../src/mlp.cpp:11) automatically.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
INFO: [XFORM 203==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.461 ; gain = 46.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.461 ; gain = 46.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 123.602 ; gain = 67.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'add_bias_pre_L1' into 'mlp' (../src/mlp.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'add_bias_pre_L2' into 'mlp' (../src/mlp.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'classify' into 'mlp' (../src/mlp.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 136.016 ; gain = 79.625
INFO: [XFORM 203-602] Inlining function 'add_bias_pre_L1' into 'mlp' (../src/mlp.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'add_bias_pre_L2' into 'mlp' (../src/mlp.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'classify' into 'mlp' (../src/mlp.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'sigmoid_activation_L1' into 'mlp' (../src/mlp.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'sigmoid_activation_L2' into 'mlp' (../src/mlp.cpp:20) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 168.633 ; gain = 112.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 184.414 ; gain = 128.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.621 seconds; current allocated memory: 140.189 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 140.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 140.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 140.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 141.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 141.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 142.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 142.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 143.485 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 198.742 ; gain = 142.352
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 26.743 seconds; peak allocated memory: 143.485 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.480 ; gain = 46.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.480 ; gain = 46.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 123.910 ; gain = 68.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 135.926 ; gain = 80.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 175.328 ; gain = 119.738
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 286.730 ; gain = 231.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.523 seconds; current allocated memory: 236.154 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 236.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:83) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 201, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.469 seconds; current allocated memory: 249.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.416 seconds; current allocated memory: 269.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.529 seconds; current allocated memory: 270.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 270.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 270.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 270.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:105) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 271.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 272.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 272.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 272.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 273.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 273.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 273.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 273.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 273.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 273.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 273.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.123 seconds; current allocated memory: 274.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.317 seconds; current allocated memory: 275.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_36s_37_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_37s_38_3_1' to 'mlp_mac_muladd_18dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_38_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 398 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.936 seconds; current allocated memory: 308.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 20.419 seconds; current allocated memory: 313.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 313.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18hbi': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 315.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.762 seconds; current allocated memory: 316.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 316.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 316.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 316.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 317.790 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:02:14 . Memory (MB): peak = 463.051 ; gain = 407.461
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 134.639 seconds; peak allocated memory: 317.790 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.516 ; gain = 46.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.516 ; gain = 46.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.086 ; gain = 68.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 135.969 ; gain = 79.984
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L1_no_activ.V' (../src/mlp.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_bias_added.V' (../src/mlp.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'L2_out.V' (../src/mlp.cpp:10) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias_added.V' (../src/mlp.cpp:6) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop3.preheader1119_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.465 ; gain = 46.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.465 ; gain = 46.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 123.723 ; gain = 67.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 136.043 ; gain = 80.281
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block__proc'
	 '__../src/mlp.cpp_line24_proc'.
WARNING: [XFORM 203-124] Array  'bias_added' : The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'L1_activ' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'L2_bias_added' : The entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'L2_out_activ.V': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 175.125 ; gain = 119.363
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 284.453 ; gain = 228.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.425 seconds; current allocated memory: 233.833 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 233.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:83) and fifo read on port 'input_V' (../src/mlp.cpp:83).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.029 seconds; current allocated memory: 247.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.949 seconds; current allocated memory: 263.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.992 seconds; current allocated memory: 264.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 264.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 264.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 264.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:105) and fifo read on port 'input_V' (../src/mlp.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:105) and fifo read on port 'input_V' (../src/mlp.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:105) and fifo read on port 'input_V' (../src/mlp.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:105) and fifo read on port 'input_V' (../src/mlp.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:105) and fifo read on port 'input_V' (../src/mlp.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:105) and fifo read on port 'input_V' (../src/mlp.cpp:105).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between fifo read on port 'input_V' (../src/mlp.cpp:105) and fifo read on port 'input_V' (../src/mlp.cpp:105).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 26, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.578 seconds; current allocated memory: 265.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 266.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 267.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 267.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 267.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 267.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 267.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 267.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 267.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 267.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 267.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.726 seconds; current allocated memory: 269.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.194 seconds; current allocated memory: 269.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_36s_37_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_37s_38_3_1' to 'mlp_mac_muladd_18dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_38_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 398 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 9.312 seconds; current allocated memory: 309.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 18.704 seconds; current allocated memory: 314.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 314.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18hbi': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 316.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.678 seconds; current allocated memory: 317.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 317.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 317.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 317.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_sigmoid_activation_L_1_U0' to 'start_for_sigmoidjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_add_bias_pre_L2_U0' to 'start_for_add_biakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_sigmoid_activation_L_U0' to 'start_for_sigmoidlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_classify_U0' to 'start_for_classifmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 318.414 MB.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_channel_U(fifo_w18_d401_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'L1_no_activ_channel_U(fifo_w18_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_channel_U(fifo_w18_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_channe_U(fifo_w18_d26_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_V_U(fifo_w18_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_V_U(fifo_w18_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoidjbC_U(start_for_sigmoidjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_biakbM_U(start_for_add_biakbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoidlbW_U(start_for_sigmoidlbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_classifmb6_U(start_for_classifmb6)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:02:03 . Memory (MB): peak = 451.895 ; gain = 396.133
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 122.879 seconds; peak allocated memory: 318.414 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.578 ; gain = 46.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.578 ; gain = 46.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 124.012 ; gain = 68.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.527 ; gain = 80.891
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 175.781 ; gain = 120.145
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L.1'.
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [XFORM 203-531] Rewinding loop 'argmax' (../src/mlp.cpp:36) in function 'classify'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 286.820 ; gain = 231.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:56) of variable 'input_V_load', ../src/mlp.cpp:56 on array 'result_V' and 'store' operation (../src/mlp.cpp:53) of constant 65536 on array 'result_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.895 seconds; current allocated memory: 236.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 236.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:83) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 201, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.537 seconds; current allocated memory: 249.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.495 seconds; current allocated memory: 269.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.566 seconds; current allocated memory: 270.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 270.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:67) of variable 'input_V_load', ../src/mlp.cpp:67 on array 'result_V' and 'store' operation (../src/mlp.cpp:64) of constant 65536 on array 'result_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 270.852 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 270.955 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:105) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 272.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 273.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 273.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 273.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'argmax'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 273.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 273.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 273.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 273.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 273.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 273.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 273.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.167 seconds; current allocated memory: 275.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.333 seconds; current allocated memory: 275.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_36s_37_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_37s_38_3_1' to 'mlp_mac_muladd_18dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_38_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 398 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 308.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 20.561 seconds; current allocated memory: 314.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 314.352 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18hbi': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 316.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.774 seconds; current allocated memory: 317.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 317.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 317.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 317.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 318.720 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:02:16 . Memory (MB): peak = 463.516 ; gain = 407.879
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 135.982 seconds; peak allocated memory: 318.720 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.645 ; gain = 46.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.645 ; gain = 46.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.543 ; gain = 68.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.914 ; gain = 81.066
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L2.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[16].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[16].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[17].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[17].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[18].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[18].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[19].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[19].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[20].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[20].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[21].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[21].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[22].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[22].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[23].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[23].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[24].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[24].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[0].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[1].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[2].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[3].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[4].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[5].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[6].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[7].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[8].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[9].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 202.676 ; gain = ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.504 ; gain = 46.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.504 ; gain = 46.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 123.813 ; gain = 67.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 136.355 ; gain = 80.473
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L2.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[16].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[16].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[17].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[17].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[18].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[18].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[19].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[19].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[20].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[20].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[21].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[21].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[22].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[22].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[23].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[23].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[24].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[24].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[0].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[1].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[2].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[3].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[4].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[5].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[6].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[7].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[8].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[9].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 177.004 ; gain = 121.121
INFO: [XFORM 203-541] Flattening a loop nest 'outer' (../src/mlp.cpp:77:3) in function 'mvprod_layer_1'.
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader19_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer_inner' in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 269.727 ; gain = 213.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.538 seconds; current allocated memory: 222.431 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 224.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 224.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 224.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 225.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 225.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 225.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 225.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matrix_0_V_load_2') on array 'matrix_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.818 seconds; current allocated memory: 227.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.439 seconds; current allocated memory: 230.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.417 seconds; current allocated memory: 230.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 230.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 230.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 230.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 230.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 230.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 230.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 230.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 231.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 232.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_4009_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 235.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_255_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 236.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 237.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 237.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_104_18_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 240.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 2.246 seconds; current allocated memory: 240.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 240.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 241.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 241.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_32_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_33_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_34_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_35_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_36_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_37_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_38_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_39_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_40_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_41_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_42_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_43_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_44_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_45_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_46_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_47_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_48_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_49_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_50_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_51_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_52_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_53_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_54_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_55_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_56_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_57_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_58_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_59_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_60_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_61_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_62_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_63_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_64_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_65_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_66_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_67_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_68_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_69_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_70_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_71_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_72_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_73_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_74_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_75_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_76_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_77_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_78_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_79_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_80_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_81_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_82_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_83_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_84_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_85_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_86_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_87_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_88_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_89_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_90_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_91_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_92_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_93_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_94_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_95_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_96_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_97_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_98_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_99_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_100_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_101_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_102_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_103_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_104_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_105_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_106_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_107_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_108_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_109_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_110_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_111_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_112_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_113_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_114_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_115_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_116_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_117_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_118_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_119_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_120_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_121_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_122_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_123_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_124_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_125_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_126_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_127_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_128_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_129_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_130_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_131_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_132_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_133_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_134_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_135_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_136_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_137_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_138_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_139_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_140_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_141_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_142_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_143_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_144_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_145_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_146_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_147_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_148_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_149_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_150_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_151_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_152_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_153_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_154_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_155_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_156_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_157_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_158_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_159_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_160_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_161_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_162_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_163_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_164_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_165_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_166_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_167_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_168_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_169_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_170_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_171_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_172_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_173_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_174_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_175_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_176_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_177_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_178_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_179_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_180_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_181_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_182_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_183_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_184_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_185_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_186_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_187_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_188_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_189_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_190_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_191_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_192_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_193_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_194_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_195_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_196_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_197_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_198_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_199_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_200_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_201_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_202_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_203_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_204_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_205_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_206_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_207_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_208_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_209_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_210_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_211_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_212_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_213_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_214_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_215_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_216_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_217_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_218_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_219_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_220_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_221_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_222_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_223_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_224_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_225_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_226_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_227_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_228_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_229_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_230_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_231_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_232_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_233_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_234_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_235_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_236_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_237_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_238_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_239_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_240_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_241_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_242_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_243_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_244_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_245_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_246_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_247_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_248_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_249_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_250_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_251_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_252_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_253_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_254_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_255_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_256_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_257_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_258_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_259_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_260_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_261_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_262_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_263_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_264_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_265_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_266_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_267_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_268_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_269_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_270_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_271_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_272_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_273_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_274_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_275_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_276_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_277_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_278_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_279_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_280_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_281_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_282_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_283_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_284_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_285_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_286_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_287_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_288_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_289_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_290_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_291_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_292_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_293_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_294_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_295_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_296_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_297_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_298_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_299_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_300_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_301_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_302_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_303_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_304_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_305_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_306_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_307_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_308_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_309_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_310_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_311_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_312_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_313_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_314_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_315_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_316_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_317_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_318_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_319_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_320_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_321_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_322_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_323_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_324_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_325_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_326_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_327_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_328_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_329_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_330_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_331_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_332_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_333_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_334_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_335_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_336_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_337_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_338_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_339_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_340_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_341_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_342_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_343_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_344_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_345_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_346_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_347_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_348_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_349_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_350_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_351_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_352_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_353_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_354_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_355_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_356_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_357_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_358_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_359_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_360_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_361_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_362_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_363_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_364_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_365_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_366_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_367_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_368_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_369_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_370_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_371_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_372_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_373_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_374_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_375_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_376_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_377_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_378_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_379_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_380_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_381_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_382_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_383_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_384_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_385_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_386_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_387_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_388_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_389_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_390_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_391_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_392_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_393_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_394_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_395_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_396_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_397_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_398_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_399_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 6.549 seconds; current allocated memory: 245.159 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_104_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:25 . Memory (MB): peak = 352.848 ; gain = 296.965
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 85.461 seconds; peak allocated memory: 245.159 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.871 ; gain = 47.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.871 ; gain = 47.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.059 ; gain = 68.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.324 ; gain = 80.598
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L2.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[16].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[16].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[17].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[17].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[18].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[18].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[19].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[19].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[20].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[20].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[21].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[21].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[22].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[22].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[23].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[23].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[24].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[24].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[0].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[1].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[2].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[3].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[4].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[5].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[6].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[7].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[8].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[9].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 203.004 ; gain = 147.277
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader19_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 429.238 ; gain = 373.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 219.135 seconds; current allocated memory: 357.513 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 359.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matrix_0_V_load_27') on array 'matrix_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 201, Depth = 408.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 965.325 seconds; current allocated memory: 405.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [BIND 205-201] The memory core 'RAM' has insufficient ports, for array 'input_V' in function 'mvprod_layer_1'
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 86.926 seconds; current allocated memory: 445.355 MB.
INFO: [HLS 200-112] Total elapsed time: 1272.67 seconds; peak allocated memory: 445.355 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.449 ; gain = 46.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.449 ; gain = 46.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 123.930 ; gain = 68.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 136.078 ; gain = 80.289
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 170.816 ; gain = 115.027
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 261.121 ; gain = 205.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.977 seconds; current allocated memory: 212.806 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 212.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 215.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 217.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 218.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 218.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 218.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 218.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:105) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 219.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 220.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 220.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 221.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 221.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 221.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 221.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 221.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 221.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 221.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 221.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.209 seconds; current allocated memory: 222.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 222.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 227.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 228.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 228.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 230.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.341 seconds; current allocated memory: 231.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 231.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 231.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 231.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 232.844 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 308.148 ; gain = 252.359
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 42.531 seconds; peak allocated memory: 232.844 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.473 ; gain = 46.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.473 ; gain = 46.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 123.973 ; gain = 68.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.234 ; gain = 80.313
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 169.434 ; gain = 113.512
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'outer' (../src/mlp.cpp:77:3) in function 'mvprod_layer_1' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 254.074 ; gain = 198.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.97 seconds; current allocated memory: 207.939 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 208.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 208.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 208.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 208.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 208.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 208.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 208.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:105) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 209.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 211.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 211.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 211.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 211.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 211.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 211.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 211.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 211.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 211.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 211.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 211.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 212.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 212.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 212.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 213.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 215.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.267 seconds; current allocated memory: 215.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 216.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 216.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 216.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 217.335 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 279.246 ; gain = 223.324
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 33.587 seconds; peak allocated memory: 217.335 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.543 ; gain = 47.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.543 ; gain = 47.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 123.793 ; gain = 68.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 135.793 ; gain = 80.316
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 169.617 ; gain = 114.141
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 253.762 ; gain = 198.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.923 seconds; current allocated memory: 207.877 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 207.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 208.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 208.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 208.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 208.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 208.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 208.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:105) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 209.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 211.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 211.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 211.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 211.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 211.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 211.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 211.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 211.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 211.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 211.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 211.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 212.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 212.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 212.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 213.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 215.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.261 seconds; current allocated memory: 215.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 216.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 216.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 216.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 217.320 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 279.676 ; gain = 224.199
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 33.479 seconds; peak allocated memory: 217.320 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.738 ; gain = 47.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.738 ; gain = 47.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 123.949 ; gain = 68.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 135.836 ; gain = 80.250
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 169.074 ; gain = 113.488
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 254.371 ; gain = 198.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.049 seconds; current allocated memory: 207.894 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 207.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 208.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 208.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 208.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 208.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 208.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 208.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:105) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 209.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 211.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 211.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 211.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 211.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 211.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 211.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 211.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 211.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 211.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 211.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 211.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 212.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 212.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 212.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 213.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 215.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.281 seconds; current allocated memory: 215.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 216.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 216.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 216.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 217.321 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 279.840 ; gain = 224.254
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 33.851 seconds; peak allocated memory: 217.321 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.402 ; gain = 46.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.402 ; gain = 46.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 124.344 ; gain = 68.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.465 ; gain = 80.516
ERROR: [XFORM 203-313] Conflicting pipeline and dataflow directives found in function 'mlp' (../src/mlp.cpp:6:1)
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.879 ; gain = 46.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.879 ; gain = 46.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.020 ; gain = 67.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'add_bias_pre_L1' into 'mlp' (../src/mlp.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'add_bias_pre_L2' into 'mlp' (../src/mlp.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'classify' into 'mlp' (../src/mlp.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.035 ; gain = 79.973
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'classify' (../src/mlp.cpp:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sigmoid_activation_L2' (../src/mlp.cpp:148).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mvprod_layer_2' (../src/mlp.cpp:93).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'outer' (../src/mlp.cpp:99) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_bias_pre_L2' (../src/mlp.cpp:60).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sigmoid_activation_L1' (../src/mlp.cpp:116).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mvprod_layer_1' (../src/mlp.cpp:71).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'outer' (../src/mlp.cpp:77) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_bias_pre_L1' (../src/mlp.cpp:49).
INFO: [XFORM 203-501] Unrolling loop 'argmax' (../src/mlp.cpp:36) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L2' completely.
INFO: [XFORM 203-501] Unrolling loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2' completely.
INFO: [XFORM 203-501] Unrolling loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L1' completely.
INFO: [XFORM 203-501] Unrolling loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.508 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.508 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.176 ; gain = 67.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 136.313 ; gain = 80.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L2.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[16].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[16].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[17].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[17].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[18].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[18].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[19].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[19].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[20].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[20].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[21].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[21].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[22].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[22].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[23].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[23].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[24].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[24].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[0].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[1].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[2].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[3].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[4].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[5].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[6].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[7].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[8].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[9].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 203.352 ; gain = ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.563 ; gain = 46.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.563 ; gain = 46.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.102 ; gain = 68.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.141 ; gain = 80.387
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L2.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'bias_added.V' (../src/mlp.cpp:6) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[16].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[16].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[17].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[17].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[18].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[18].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[19].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[19].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[20].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[20].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[21].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[21].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[22].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[22].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[23].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[23].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[24].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[24].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[0].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[1].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[2].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[3].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[4].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[5].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[6].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[7].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[8].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[9].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.484 ; gain = 45.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.484 ; gain = 45.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 124.164 ; gain = 67.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 135.965 ; gain = 79.469
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L2.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[16].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[16].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[17].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[17].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[18].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[18].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[19].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[19].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[20].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[20].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[21].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[21].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[22].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[22].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[23].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[23].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[24].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[24].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[0].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[1].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[2].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[3].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[4].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[5].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[6].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[7].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[8].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[9].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 176.180 ; gain = 119.684
INFO: [XFORM 203-541] Flattening a loop nest 'outer' (../src/mlp.cpp:77:3) in function 'mvprod_layer_1'.
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader19_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer_inner' in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 270.824 ; gain = 214.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.292 seconds; current allocated memory: 222.400 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 224.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 224.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 224.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 225.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 225.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 225.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 225.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matrix_0_V_load_2') on array 'matrix_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.812 seconds; current allocated memory: 227.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 230.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.373 seconds; current allocated memory: 230.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 230.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 230.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 230.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 230.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 230.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 230.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 230.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 231.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 232.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_4009_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.902 seconds; current allocated memory: 235.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_255_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 236.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 237.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 237.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_35_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_35ns_35_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_104_18_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 240.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 2.207 seconds; current allocated memory: 240.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 240.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 241.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 241.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_32_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_33_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_34_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_35_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_36_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_37_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_38_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_39_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_40_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_41_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_42_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_43_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_44_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_45_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_46_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_47_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_48_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_49_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_50_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_51_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_52_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_53_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_54_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_55_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_56_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_57_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_58_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_59_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_60_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_61_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_62_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_63_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_64_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_65_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_66_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_67_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_68_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_69_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_70_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_71_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_72_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_73_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_74_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_75_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_76_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_77_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_78_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_79_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_80_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_81_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_82_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_83_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_84_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_85_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_86_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_87_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_88_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_89_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_90_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_91_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_92_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_93_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_94_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_95_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_96_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_97_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_98_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_99_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_100_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_101_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_102_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_103_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_104_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_105_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_106_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_107_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_108_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_109_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_110_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_111_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_112_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_113_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_114_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_115_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_116_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_117_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_118_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_119_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_120_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_121_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_122_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_123_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_124_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_125_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_126_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_127_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_128_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_129_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_130_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_131_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_132_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_133_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_134_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_135_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_136_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_137_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_138_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_139_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_140_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_141_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_142_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_143_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_144_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_145_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_146_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_147_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_148_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_149_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_150_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_151_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_152_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_153_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_154_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_155_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_156_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_157_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_158_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_159_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_160_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_161_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_162_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_163_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_164_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_165_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_166_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_167_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_168_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_169_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_170_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_171_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_172_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_173_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_174_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_175_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_176_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_177_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_178_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_179_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_180_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_181_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_182_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_183_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_184_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_185_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_186_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_187_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_188_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_189_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_190_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_191_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_192_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_193_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_194_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_195_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_196_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_197_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_198_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_199_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_200_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_201_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_202_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_203_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_204_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_205_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_206_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_207_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_208_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_209_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_210_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_211_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_212_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_213_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_214_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_215_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_216_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_217_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_218_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_219_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_220_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_221_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_222_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_223_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_224_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_225_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_226_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_227_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_228_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_229_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_230_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_231_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_232_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_233_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_234_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_235_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_236_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_237_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_238_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_239_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_240_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_241_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_242_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_243_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_244_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_245_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_246_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_247_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_248_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_249_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_250_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_251_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_252_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_253_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_254_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_255_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_256_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_257_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_258_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_259_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_260_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_261_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_262_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_263_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_264_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_265_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_266_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_267_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_268_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_269_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_270_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_271_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_272_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_273_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_274_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_275_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_276_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_277_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_278_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_279_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_280_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_281_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_282_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_283_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_284_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_285_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_286_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_287_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_288_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_289_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_290_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_291_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_292_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_293_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_294_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_295_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_296_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_297_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_298_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_299_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_300_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_301_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_302_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_303_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_304_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_305_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_306_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_307_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_308_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_309_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_310_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_311_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_312_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_313_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_314_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_315_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_316_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_317_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_318_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_319_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_320_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_321_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_322_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_323_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_324_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_325_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_326_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_327_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_328_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_329_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_330_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_331_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_332_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_333_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_334_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_335_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_336_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_337_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_338_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_339_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_340_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_341_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_342_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_343_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_344_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_345_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_346_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_347_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_348_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_349_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_350_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_351_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_352_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_353_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_354_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_355_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_356_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_357_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_358_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_359_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_360_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_361_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_362_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_363_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_364_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_365_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_366_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_367_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_368_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_369_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_370_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_371_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_372_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_373_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_374_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_375_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_376_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_377_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_378_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_379_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_380_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_381_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_382_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_383_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_384_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_385_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_386_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_387_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_388_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_389_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_390_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_391_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_392_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_393_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_394_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_395_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_396_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_397_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_398_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_399_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 6.514 seconds; current allocated memory: 245.143 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_104_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:35 . Memory (MB): peak = 352.707 ; gain = 296.211
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 95.47 seconds; peak allocated memory: 245.143 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.613 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.613 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 124.254 ; gain = 67.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 136.250 ; gain = 79.961
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L2.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias_added.V' (../src/mlp.cpp:6) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:83:11), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[16].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[16].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[17].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[17].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[18].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[18].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[19].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[19].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[20].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[20].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[21].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[21].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[22].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[22].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[23].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[23].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[24].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[24].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[0].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[1].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[2].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[3].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[4].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[5].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[6].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[7].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[8].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[9].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.293 ; gain = 46.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.293 ; gain = 46.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 124.020 ; gain = 68.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 135.641 ; gain = 80.090
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L2.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 10 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L2.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 10 elements.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 176.621 ; gain = 121.070
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader19_proc' to 'Block_arrayctor.loop' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 265.027 ; gain = 209.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.675 seconds; current allocated memory: 217.705 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 219.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 219.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 219.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 219.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 220.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 220.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 220.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 220.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 220.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 220.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 220.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 221.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 221.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 221.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 221.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 221.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 223.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_4009_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 225.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 226.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 227.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 227.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 227.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 228.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 228.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 228.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 228.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_32_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_33_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_34_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_35_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_36_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_37_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_38_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_39_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_40_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_41_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_42_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_43_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_44_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_45_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_46_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_47_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_48_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_49_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_50_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_51_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_52_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_53_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_54_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_55_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_56_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_57_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_58_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_59_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_60_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_61_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_62_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_63_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_64_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_65_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_66_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_67_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_68_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_69_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_70_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_71_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_72_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_73_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_74_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_75_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_76_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_77_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_78_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_79_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_80_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_81_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_82_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_83_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_84_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_85_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_86_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_87_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_88_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_89_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_90_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_91_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_92_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_93_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_94_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_95_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_96_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_97_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_98_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_99_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_100_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_101_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_102_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_103_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_104_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_105_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_106_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_107_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_108_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_109_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_110_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_111_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_112_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_113_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_114_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_115_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_116_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_117_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_118_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_119_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_120_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_121_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_122_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_123_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_124_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_125_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_126_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_127_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_128_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_129_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_130_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_131_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_132_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_133_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_134_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_135_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_136_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_137_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_138_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_139_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_140_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_141_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_142_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_143_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_144_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_145_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_146_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_147_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_148_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_149_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_150_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_151_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_152_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_153_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_154_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_155_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_156_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_157_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_158_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_159_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_160_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_161_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_162_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_163_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_164_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_165_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_166_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_167_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_168_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_169_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_170_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_171_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_172_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_173_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_174_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_175_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_176_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_177_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_178_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_179_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_180_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_181_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_182_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_183_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_184_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_185_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_186_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_187_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_188_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_189_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_190_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_191_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_192_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_193_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_194_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_195_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_196_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_197_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_198_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_199_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_200_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_201_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_202_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_203_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_204_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_205_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_206_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_207_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_208_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_209_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_210_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_211_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_212_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_213_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_214_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_215_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_216_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_217_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_218_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_219_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_220_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_221_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_222_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_223_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_224_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_225_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_226_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_227_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_228_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_229_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_230_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_231_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_232_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_233_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_234_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_235_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_236_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_237_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_238_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_239_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_240_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_241_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_242_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_243_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_244_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_245_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_246_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_247_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_248_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_249_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_250_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_251_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_252_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_253_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_254_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_255_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_256_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_257_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_258_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_259_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_260_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_261_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_262_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_263_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_264_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_265_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_266_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_267_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_268_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_269_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_270_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_271_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_272_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_273_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_274_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_275_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_276_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_277_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_278_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_279_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_280_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_281_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_282_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_283_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_284_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_285_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_286_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_287_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_288_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_289_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_290_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_291_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_292_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_293_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_294_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_295_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_296_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_297_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_298_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_299_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_300_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_301_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_302_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_303_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_304_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_305_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_306_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_307_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_308_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_309_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_310_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_311_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_312_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_313_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_314_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_315_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_316_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_317_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_318_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_319_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_320_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_321_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_322_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_323_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_324_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_325_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_326_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_327_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_328_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_329_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_330_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_331_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_332_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_333_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_334_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_335_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_336_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_337_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_338_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_339_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_340_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_341_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_342_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_343_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_344_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_345_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_346_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_347_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_348_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_349_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_350_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_351_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_352_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_353_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_354_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_355_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_356_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_357_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_358_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_359_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_360_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_361_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_362_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_363_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_364_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_365_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_366_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_367_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_368_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_369_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_370_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_371_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_372_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_373_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_374_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_375_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_376_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_377_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_378_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_379_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_380_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_381_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_382_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_383_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_384_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_385_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_386_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_387_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_388_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_389_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_390_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_391_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_392_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_393_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_394_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_395_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_396_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_397_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_398_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_399_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 5.163 seconds; current allocated memory: 231.333 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 317.652 ; gain = 262.102
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 64.064 seconds; peak allocated memory: 231.333 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.395 ; gain = 46.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.395 ; gain = 46.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 124.027 ; gain = 67.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 136.438 ; gain = 80.379
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L2.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 10 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L2.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 10 elements.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 176.266 ; gain = 120.207
INFO: [XFORM 203-541] Flattening a loop nest 'outer' (../src/mlp.cpp:77:3) in function 'mvprod_layer_1'.
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader19_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer_inner' in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 265.070 ; gain = 209.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.809 seconds; current allocated memory: 217.765 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 219.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 219.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 219.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 220.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 220.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 220.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 220.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 220.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 220.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 220.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 221.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 221.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 221.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 221.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 221.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 221.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 221.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 221.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 223.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_4009_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 225.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_5ns_10ns_9ns_14_3_1' to 'mlp_mac_muladd_5nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_5nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 227.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 227.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 227.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 227.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 228.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 228.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 228.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 228.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_32_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_33_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_34_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_35_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_36_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_37_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_38_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_39_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_40_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_41_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_42_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_43_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_44_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_45_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_46_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_47_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_48_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_49_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_50_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_51_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_52_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_53_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_54_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_55_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_56_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_57_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_58_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_59_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_60_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_61_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_62_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_63_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_64_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_65_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_66_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_67_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_68_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_69_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_70_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_71_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_72_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_73_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_74_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_75_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_76_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_77_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_78_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_79_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_80_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_81_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_82_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_83_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_84_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_85_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_86_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_87_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_88_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_89_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_90_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_91_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_92_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_93_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_94_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_95_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_96_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_97_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_98_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_99_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_100_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_101_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_102_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_103_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_104_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_105_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_106_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_107_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_108_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_109_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_110_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_111_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_112_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_113_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_114_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_115_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_116_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_117_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_118_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_119_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_120_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_121_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_122_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_123_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_124_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_125_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_126_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_127_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_128_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_129_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_130_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_131_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_132_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_133_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_134_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_135_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_136_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_137_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_138_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_139_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_140_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_141_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_142_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_143_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_144_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_145_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_146_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_147_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_148_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_149_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_150_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_151_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_152_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_153_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_154_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_155_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_156_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_157_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_158_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_159_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_160_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_161_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_162_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_163_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_164_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_165_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_166_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_167_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_168_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_169_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_170_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_171_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_172_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_173_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_174_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_175_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_176_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_177_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_178_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_179_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_180_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_181_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_182_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_183_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_184_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_185_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_186_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_187_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_188_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_189_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_190_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_191_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_192_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_193_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_194_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_195_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_196_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_197_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_198_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_199_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_200_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_201_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_202_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_203_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_204_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_205_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_206_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_207_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_208_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_209_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_210_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_211_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_212_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_213_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_214_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_215_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_216_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_217_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_218_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_219_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_220_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_221_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_222_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_223_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_224_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_225_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_226_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_227_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_228_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_229_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_230_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_231_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_232_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_233_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_234_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_235_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_236_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_237_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_238_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_239_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_240_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_241_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_242_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_243_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_244_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_245_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_246_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_247_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_248_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_249_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_250_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_251_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_252_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_253_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_254_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_255_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_256_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_257_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_258_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_259_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_260_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_261_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_262_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_263_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_264_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_265_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_266_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_267_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_268_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_269_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_270_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_271_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_272_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_273_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_274_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_275_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_276_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_277_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_278_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_279_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_280_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_281_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_282_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_283_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_284_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_285_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_286_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_287_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_288_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_289_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_290_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_291_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_292_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_293_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_294_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_295_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_296_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_297_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_298_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_299_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_300_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_301_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_302_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_303_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_304_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_305_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_306_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_307_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_308_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_309_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_310_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_311_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_312_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_313_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_314_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_315_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_316_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_317_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_318_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_319_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_320_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_321_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_322_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_323_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_324_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_325_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_326_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_327_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_328_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_329_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_330_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_331_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_332_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_333_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_334_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_335_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_336_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_337_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_338_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_339_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_340_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_341_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_342_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_343_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_344_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_345_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_346_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_347_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_348_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_349_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_350_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_351_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_352_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_353_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_354_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_355_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_356_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_357_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_358_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_359_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_360_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_361_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_362_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_363_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_364_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_365_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_366_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_367_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_368_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_369_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_370_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_371_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_372_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_373_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_374_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_375_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_376_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_377_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_378_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_379_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_380_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_381_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_382_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_383_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_384_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_385_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_386_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_387_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_388_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_389_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_390_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_391_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_392_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_393_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_394_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_395_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_396_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_397_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_398_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_399_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 5.295 seconds; current allocated memory: 231.681 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 318.699 ; gain = 262.641
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 64.409 seconds; peak allocated memory: 231.681 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.840 ; gain = 47.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.840 ; gain = 47.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 123.887 ; gain = 68.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.184 ; gain = 80.645
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L2.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 10 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L2.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 10 elements.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 184.930 ; gain = 129.391
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader19_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 299.563 ; gain = 244.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.881 seconds; current allocated memory: 247.688 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 249.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:83) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 201, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.295 seconds; current allocated memory: 262.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.437 seconds; current allocated memory: 282.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.45 seconds; current allocated memory: 283.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 283.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 283.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 283.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 283.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 284.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 284.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 284.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 284.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 284.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 284.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 284.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 284.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 284.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 285.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.844 seconds; current allocated memory: 287.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_4009_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.884 seconds; current allocated memory: 290.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_36s_37_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_37s_38_3_1' to 'mlp_mac_muladd_18dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_38_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 398 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 3.559 seconds; current allocated memory: 323.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 23.585 seconds; current allocated memory: 329.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 329.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 329.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 329.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 330.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 330.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 330.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_32_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_33_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_34_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_35_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_36_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_37_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_38_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_39_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_40_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_41_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_42_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_43_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_44_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_45_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_46_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_47_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_48_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_49_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_50_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_51_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_52_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_53_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_54_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_55_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_56_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_57_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_58_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_59_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_60_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_61_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_62_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_63_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_64_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_65_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_66_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_67_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_68_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_69_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_70_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_71_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_72_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_73_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_74_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_75_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_76_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_77_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_78_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_79_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_80_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_81_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_82_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_83_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_84_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_85_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_86_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_87_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_88_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_89_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_90_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_91_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_92_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_93_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_94_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_95_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_96_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_97_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_98_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_99_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_100_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_101_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_102_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_103_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_104_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_105_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_106_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_107_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_108_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_109_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_110_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_111_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_112_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_113_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_114_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_115_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_116_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_117_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_118_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_119_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_120_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_121_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_122_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_123_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_124_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_125_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_126_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_127_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_128_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_129_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_130_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_131_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_132_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_133_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_134_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_135_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_136_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_137_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_138_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_139_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_140_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_141_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_142_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_143_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_144_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_145_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_146_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_147_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_148_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_149_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_150_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_151_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_152_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_153_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_154_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_155_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_156_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_157_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_158_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_159_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_160_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_161_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_162_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_163_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_164_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_165_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_166_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_167_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_168_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_169_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_170_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_171_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_172_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_173_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_174_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_175_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_176_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_177_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_178_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_179_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_180_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_181_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_182_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_183_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_184_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_185_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_186_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_187_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_188_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_189_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_190_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_191_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_192_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_193_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_194_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_195_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_196_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_197_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_198_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_199_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_200_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_201_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_202_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_203_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_204_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_205_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_206_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_207_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_208_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_209_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_210_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_211_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_212_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_213_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_214_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_215_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_216_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_217_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_218_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_219_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_220_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_221_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_222_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_223_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_224_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_225_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_226_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_227_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_228_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_229_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_230_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_231_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_232_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_233_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_234_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_235_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_236_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_237_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_238_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_239_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_240_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_241_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_242_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_243_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_244_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_245_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_246_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_247_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_248_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_249_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_250_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_251_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_252_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_253_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_254_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_255_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_256_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_257_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_258_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_259_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_260_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_261_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_262_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_263_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_264_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_265_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_266_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_267_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_268_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_269_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_270_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_271_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_272_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_273_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_274_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_275_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_276_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_277_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_278_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_279_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_280_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_281_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_282_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_283_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_284_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_285_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_286_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_287_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_288_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_289_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_290_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_291_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_292_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_293_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_294_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_295_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_296_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_297_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_298_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_299_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_300_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_301_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_302_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_303_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_304_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_305_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_306_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_307_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_308_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_309_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_310_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_311_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_312_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_313_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_314_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_315_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_316_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_317_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_318_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_319_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_320_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_321_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_322_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_323_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_324_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_325_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_326_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_327_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_328_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_329_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_330_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_331_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_332_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_333_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_334_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_335_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_336_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_337_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_338_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_339_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_340_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_341_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_342_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_343_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_344_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_345_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_346_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_347_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_348_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_349_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_350_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_351_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_352_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_353_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_354_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_355_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_356_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_357_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_358_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_359_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_360_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_361_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_362_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_363_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_364_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_365_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_366_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_367_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_368_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_369_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_370_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_371_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_372_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_373_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_374_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_375_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_376_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_377_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_378_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_379_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_380_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_381_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_382_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_383_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_384_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_385_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_386_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_387_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_388_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_389_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_390_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_391_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_392_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_393_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_394_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_395_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_396_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_397_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_398_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_399_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 5.764 seconds; current allocated memory: 333.257 MB.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:16 ; elapsed = 00:02:55 . Memory (MB): peak = 495.145 ; gain = 439.605
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 175.401 seconds; peak allocated memory: 333.257 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.570 ; gain = 46.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.570 ; gain = 46.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 123.887 ; gain = 68.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 135.906 ; gain = 80.250
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 5.
INFO: [XFORM 203-101] Partitioning array 'weights_L2.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 5.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (../src/mlp.cpp:4) accessed through non-constant indices on dimension 1 (../src/mlp.cpp:56:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[0].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[1].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[2].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[3].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2[4].V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 188.102 ; gain = 132.445
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader19_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 323.012 ; gain = 267.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.414 seconds; current allocated memory: 267.607 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 269.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matrix_0_V_load_2') on array 'matrix_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 201, Depth = 409.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.225 seconds; current allocated memory: 288.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.038 seconds; current allocated memory: 322.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.307 seconds; current allocated memory: 322.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 322.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 323.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 323.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 323.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 323.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 323.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 323.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 323.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 323.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 323.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 323.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 323.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 324.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 324.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.774 seconds; current allocated memory: 327.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_4009_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 2.162 seconds; current allocated memory: 330.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_36s_37_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_37s_38_3_1' to 'mlp_mac_muladd_18dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_38_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 398 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_532_18_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 7.202 seconds; current allocated memory: 373.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 30.603 seconds; current allocated memory: 379.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 380.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_532_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 380.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 380.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 381.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 381.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 381.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_32_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_33_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_34_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_35_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_36_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_37_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_38_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_39_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_40_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_41_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_42_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_43_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_44_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_45_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_46_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_47_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_48_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_49_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_50_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_51_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_52_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_53_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_54_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_55_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_56_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_57_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_58_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_59_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_60_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_61_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_62_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_63_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_64_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_65_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_66_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_67_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_68_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_69_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_70_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_71_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_72_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_73_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_74_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_75_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_76_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_77_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_78_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_79_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_80_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_81_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_82_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_83_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_84_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_85_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_86_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_87_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_88_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_89_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_90_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_91_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_92_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_93_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_94_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_95_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_96_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_97_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_98_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_99_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_100_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_101_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_102_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_103_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_104_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_105_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_106_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_107_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_108_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_109_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_110_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_111_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_112_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_113_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_114_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_115_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_116_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_117_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_118_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_119_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_120_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_121_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_122_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_123_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_124_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_125_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_126_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_127_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_128_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_129_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_130_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_131_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_132_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_133_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_134_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_135_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_136_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_137_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_138_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_139_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_140_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_141_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_142_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_143_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_144_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_145_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_146_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_147_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_148_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_149_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_150_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_151_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_152_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_153_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_154_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_155_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_156_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_157_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_158_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_159_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_160_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_161_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_162_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_163_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_164_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_165_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_166_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_167_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_168_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_169_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_170_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_171_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_172_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_173_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_174_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_175_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_176_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_177_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_178_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_179_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_180_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_181_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_182_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_183_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_184_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_185_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_186_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_187_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_188_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_189_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_190_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_191_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_192_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_193_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_194_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_195_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_196_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_197_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_198_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_199_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_200_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_201_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_202_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_203_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_204_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_205_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_206_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_207_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_208_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_209_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_210_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_211_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_212_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_213_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_214_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_215_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_216_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_217_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_218_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_219_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_220_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_221_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_222_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_223_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_224_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_225_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_226_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_227_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_228_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_229_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_230_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_231_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_232_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_233_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_234_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_235_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_236_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_237_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_238_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_239_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_240_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_241_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_242_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_243_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_244_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_245_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_246_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_247_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_248_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_249_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_250_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_251_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_252_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_253_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_254_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_255_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_256_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_257_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_258_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_259_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_260_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_261_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_262_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_263_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_264_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_265_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_266_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_267_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_268_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_269_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_270_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_271_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_272_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_273_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_274_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_275_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_276_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_277_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_278_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_279_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_280_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_281_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_282_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_283_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_284_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_285_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_286_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_287_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_288_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_289_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_290_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_291_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_292_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_293_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_294_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_295_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_296_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_297_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_298_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_299_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_300_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_301_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_302_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_303_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_304_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_305_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_306_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_307_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_308_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_309_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_310_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_311_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_312_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_313_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_314_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_315_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_316_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_317_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_318_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_319_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_320_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_321_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_322_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_323_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_324_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_325_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_326_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_327_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_328_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_329_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_330_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_331_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_332_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_333_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_334_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_335_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_336_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_337_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_338_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_339_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_340_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_341_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_342_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_343_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_344_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_345_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_346_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_347_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_348_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_349_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_350_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_351_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_352_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_353_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_354_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_355_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_356_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_357_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_358_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_359_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_360_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_361_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_362_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_363_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_364_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_365_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_366_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_367_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_368_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_369_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_370_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_371_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_372_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_373_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_374_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_375_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_376_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_377_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_378_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_379_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_380_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_381_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_382_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_383_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_384_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_385_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_386_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_387_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_388_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_389_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_390_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_391_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_392_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_393_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_394_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_395_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_396_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_397_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_398_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_399_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 6.074 seconds; current allocated memory: 384.492 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_532_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:33 ; elapsed = 00:06:16 . Memory (MB): peak = 600.285 ; gain = 544.629
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 376.143 seconds; peak allocated memory: 384.492 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.516 ; gain = 46.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.516 ; gain = 46.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.066 ; gain = 68.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 135.730 ; gain = 79.770
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a cyclic factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 308.031 ; gain = 252.070
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:02:42 . Memory (MB): peak = 407.902 ; gain = 351.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing fun==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.555 ; gain = 46.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.555 ; gain = 46.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 123.953 ; gain = 68.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 135.598 ; gain = 79.785
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a cyclic factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:79:4) to (../src/mlp.cpp:85:4) in function 'mvprod_layer_1'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 169.281 ; gain = 113.469
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 253.805 ; gain = 197.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.775 seconds; current allocated memory: 207.434 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 207.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 208.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 208.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 208.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 209.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 209.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 209.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 209.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 209.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 209.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 209.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 209.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 209.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 209.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 210.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 210.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 210.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 210.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 210.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 211.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 212.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 212.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 212.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 213.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 213.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 213.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 213.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 215.825 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_1_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 279.949 ; gain = 224.137
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 36.391 seconds; peak allocated memory: 215.825 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.621 ; gain = 46.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.621 ; gain = 46.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 123.992 ; gain = 67.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 136.250 ; gain = 80.238
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a cyclic factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:79:4) to (../src/mlp.cpp:85:4) in function 'mvprod_layer_1'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 170.383 ; gain = 114.371
INFO: [XFORM 203-541] Flattening a loop nest 'outer' (../src/mlp.cpp:77:3) in function 'mvprod_layer_1'.
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer_inner' in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 253.652 ; gain = 197.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.107 seconds; current allocated memory: 207.572 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 207.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 208.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 208.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 209.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 209.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 209.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 209.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 209.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 209.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 209.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 209.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 210.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 210.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 210.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 210.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 210.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 210.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 210.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 210.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 211.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_10ns_2ns_9ns_11_3_1' to 'mlp_mac_muladd_10bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_10bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 212.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 212.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 212.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 213.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 213.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 213.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 214.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 216.198 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_1_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 280.320 ; gain = 224.309
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 37.196 seconds; peak allocated memory: 216.198 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.613 ; gain = 46.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.613 ; gain = 46.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.000 ; gain = 68.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.125 ; gain = 80.191
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a cyclic factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process f==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.617 ; gain = 46.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.617 ; gain = 46.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.047 ; gain = 67.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 135.977 ; gain = 79.852
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a cyclic factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:27 . Memory (MB): peak = 306.891 ; gain = 250.766
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:02:43 . Memory (MB): peak = 408.477 ; gain = 352.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing fun==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.887 ; gain = 46.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.887 ; gain = 46.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 123.871 ; gain = 67.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 136.039 ; gain = 79.625
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a cyclic factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:79:4) to (../src/mlp.cpp:85:4) in function 'mvprod_layer_1'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 169.082 ; gain = 112.668
INFO: [XFORM 203-541] Flattening a loop nest 'outer' (../src/mlp.cpp:77:3) in function 'mvprod_layer_1'.
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer_inner' in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 253.500 ; gain = 197.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.257 seconds; current allocated memory: 207.572 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 207.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 208.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 208.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 209.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 209.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 209.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 209.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 209.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 209.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 209.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 209.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 210.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 210.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 210.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 210.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 210.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 210.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 210.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 210.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 211.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_10ns_2ns_9ns_11_3_1' to 'mlp_mac_muladd_10bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_10bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 212.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 212.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 212.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 213.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 213.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 213.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 214.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 216.198 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_1_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 280.363 ; gain = 223.949
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 37.211 seconds; peak allocated memory: 216.198 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.461 ; gain = 46.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.461 ; gain = 46.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.039 ; gain = 68.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.184 ; gain = 80.383
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a cyclic factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 307.211 ; gain = 251.410
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:21 ; elapsed = 00:02:40 . Memory (MB): peak = 407.820 ; gain = 352.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 424.143 seconds; current allocated memory: 337.302 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 337.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matrix_6_V_load_2', ../src/mlp.cpp:83) on array 'matrix_6_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_6_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 201, Depth = 408.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 915.951 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 64.318 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.042 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.235 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 2.309 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_36s_37_3_1' to 'mlp_mac_muladd_18cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_37s_38_3_1' to 'mlp_mac_muladd_18dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_38_3_1' to 'mlp_mac_muladd_18eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mvprod_layer_1' is 7146, found 8 HDL expressions with this fanout: (tmp_3_reg_59123 == 3'd7), (tmp_3_reg_59123 == 3'd3), (tmp_3_reg_59123 == 3'd0), (tmp_3_reg_59123 == 3'd4), (tmp_3_reg_59123 == 3'd6), (tmp_3_reg_59123 == 3'd5), (tmp_3_reg_59123 == 3'd2), (tmp_3_reg_59123 == 3'd1)
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18eOg': 398 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 15.088 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 60.064 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.232 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.192 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 2.767 seconds; current allocated memory: 1.135 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_1_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:24:38 ; elapsed = 00:25:43 . Memory (MB): peak = 1564.844 ; gain = 1509.043
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 1543.47 seconds; peak allocated memory: 1.135 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.766 ; gain = 46.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.766 ; gain = 46.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 123.852 ; gain = 67.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.523 ; gain = 80.379
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 8.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop1.preheader19_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 169.246 ; gain = 113.102
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader19_proc' to 'Block_arrayctor.loop' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 252.559 ; gain = 196.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.428 seconds; current allocated memory: 206.641 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 206.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 207.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 207.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 207.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 207.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 207.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 207.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 207.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 208.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 208.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 208.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 208.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 208.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 208.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 208.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 208.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 208.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 208.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 208.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 209.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 209.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 210.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 210.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 210.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 210.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 211.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 211.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 211.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 212.571 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 272.383 ; gain = 216.238
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 32.645 seconds; peak allocated memory: 212.571 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.512 ; gain = 46.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.512 ; gain = 46.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.234 ; gain = 68.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.012 ; gain = 80.465
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a block factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:79:4) to (../src/mlp.cpp:85:4) in function 'mvprod_layer_1'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 169.297 ; gain = 113.750
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 253.172 ; gain = 197.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.591 seconds; current allocated memory: 207.471 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 207.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 208.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 208.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 208.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 208.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 208.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 208.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 209.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 209.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 209.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 209.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 209.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 209.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 209.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 209.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 209.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 209.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 209.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 210.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_urem_9ns_7ns_9_13_seq_1' to 'mlp_urem_9ns_7ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_9ns_11ns_20_3_1' to 'mlp_mul_mul_9ns_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_9ns_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_urem_9ns_7ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 210.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 211.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 211.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 212.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 212.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 212.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 213.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 213.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 213.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 215.202 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_urem_9ns_7ns_bkb_div'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_7_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 276.652 ; gain = 221.105
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 37.516 seconds; peak allocated memory: 215.202 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.512 ; gain = 46.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.512 ; gain = 46.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 123.934 ; gain = 68.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.078 ; gain = 80.426
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 8 on dimension 1, which has 25 elements.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a block factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_no_activ.V' should be updated in process function 'mvprod_layer_1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out.V' should be updated in process function 'mvprod_layer_2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:79:4) to (../src/mlp.cpp:85:4) in function 'mvprod_layer_1'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 169.008 ; gain = 113.355
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 253.258 ; gain = 197.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.622 seconds; current allocated memory: 207.471 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 207.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 208.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 208.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 208.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 208.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 208.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 208.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 209.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 209.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 209.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 209.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 209.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 209.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 209.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 209.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 209.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 209.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 209.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 210.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_urem_9ns_7ns_9_13_seq_1' to 'mlp_urem_9ns_7ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_9ns_11ns_20_3_1' to 'mlp_mul_mul_9ns_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_9ns_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_urem_9ns_7ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 210.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_18s_18s_38ns_39_3_1' to 'mlp_mac_muladd_18dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_18dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 211.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 211.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 212.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 212.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 212.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 213.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 213.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 213.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 215.186 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_urem_9ns_7ns_bkb_div'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_7_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 277.063 ; gain = 221.410
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 34.407 seconds; peak allocated memory: 215.186 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.594 ; gain = 46.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.594 ; gain = 46.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.176 ; gain = 68.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.324 ; gain = 80.621
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a block factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 176.531 ; gain = 120.828
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 283.648 ; gain = 227.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:56) of variable 'tmp_4' on array 'result_0_V' and 'store' operation (../src/mlp.cpp:53) of constant 65536 on array 'result_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.884 seconds; current allocated memory: 233.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 233.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 51, Final II = 51, Depth = 206.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.589 seconds; current allocated memory: 250.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.337 seconds; current allocated memory: 266.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.987 seconds; current allocated memory: 267.637 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 267.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 267.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 267.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 26, Final II = 26, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 269.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 270.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 270.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 270.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 270.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 270.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 270.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 270.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 271.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 271.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 271.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.527 seconds; current allocated memory: 272.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_urem_9ns_7ns_9_13_1' to 'mlp_urem_9ns_7ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_9ns_11ns_20_3_1' to 'mlp_mul_mul_9ns_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_9ns_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_urem_9ns_7ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.323 seconds; current allocated memory: 273.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_36_2_1' to 'mlp_mul_18s_18s_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3dEe': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.113 seconds; current allocated memory: 294.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 15.675 seconds; current allocated memory: 299.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 299.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_35_2_1' to 'mlp_mul_18s_18s_3fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 301.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.749 seconds; current allocated memory: 302.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 302.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 302.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 302.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 304.888 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_urem_9ns_7ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3fYi_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_7_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:11 ; elapsed = 00:01:48 . Memory (MB): peak = 438.844 ; gain = 383.141
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 108.477 seconds; peak allocated memory: 304.888 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
