head	1.2;
access;
symbols
	OPENBSD_3_5:1.1.1.2.0.8
	OPENBSD_3_5_BASE:1.1.1.2
	OPENBSD_3_4:1.1.1.2.0.6
	OPENBSD_3_4_BASE:1.1.1.2
	OPENBSD_3_3:1.1.1.2.0.4
	OPENBSD_3_3_BASE:1.1.1.2
	OPENBSD_3_2:1.1.1.2.0.2
	OPENBSD_3_2_BASE:1.1.1.2
	binutils-2_11_2:1.1.1.2
	OPENBSD_3_1:1.1.1.1.0.8
	OPENBSD_3_1_BASE:1.1.1.1
	OPENBSD_3_0:1.1.1.1.0.6
	OPENBSD_3_0_BASE:1.1.1.1
	BINUTILS-2_10_1:1.1.1.1
	OPENBSD_2_9:1.1.1.1.0.4
	OPENBSD_2_9_BASE:1.1.1.1
	OPENBSD_2_8:1.1.1.1.0.2
	OPENBSD_2_8_BASE:1.1.1.1
	BINUTILS-2_10:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@# @;


1.2
date	2004.05.17.21.54.33;	author drahn;	state dead;
branches;
next	1.1;

1.1
date	2000.09.12.14.46.39;	author espie;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2000.09.12.14.46.39;	author espie;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2002.05.13.13.39.02;	author fgsch;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Resolve merge conflicts, adjust method of W^X handing (.sh files)
remove testsuites (not useable) remove mmalloc (not part of new binutils).
@
text
@#objdump: -dr
#name: j

# Test the j insn.

.*: +file format elf32-.*arc

Disassembly of section .text:
00000000 <text_label> 38000000	j r0
00000004 <text_label\+4> 38000020	j.d r0
00000008 <text_label\+8> 38000040	j.jd r0
0000000c <text_label\+c> 38000000	j r0
00000010 <text_label\+10> 38008000	j r1
00000014 <text_label\+14> 38008020	j.d r1
00000018 <text_label\+18> 38008040	j.jd r1
0000001c <text_label\+1c> 38008000	j r1
00000020 <text_label\+20> 381f0000	j 0
		RELOC: 00000024 R_ARC_32 .text
00000028 <text_label\+28> 381f0000	j 0
		RELOC: 0000002c R_ARC_32 .text
00000030 <text_label\+30> 381f0000	j 0
		RELOC: 00000034 R_ARC_32 .text
00000038 <text_label\+38> 381f0001	jeq 0
		RELOC: 0000003c R_ARC_32 .text
00000040 <text_label\+40> 381f0001	jeq 0
		RELOC: 00000044 R_ARC_32 .text
00000048 <text_label\+48> 381f0002	jne 0
		RELOC: 0000004c R_ARC_32 .text
00000050 <text_label\+50> 381f0002	jne 0
		RELOC: 00000054 R_ARC_32 .text
00000058 <text_label\+58> 381f0003	jp 0
		RELOC: 0000005c R_ARC_32 .text
00000060 <text_label\+60> 381f0003	jp 0
		RELOC: 00000064 R_ARC_32 .text
00000068 <text_label\+68> 381f0004	jn 0
		RELOC: 0000006c R_ARC_32 .text
00000070 <text_label\+70> 381f0004	jn 0
		RELOC: 00000074 R_ARC_32 .text
00000078 <text_label\+78> 381f0005	jc 0
		RELOC: 0000007c R_ARC_32 .text
00000080 <text_label\+80> 381f0005	jc 0
		RELOC: 00000084 R_ARC_32 .text
00000088 <text_label\+88> 381f0005	jc 0
		RELOC: 0000008c R_ARC_32 .text
00000090 <text_label\+90> 381f0006	jnc 0
		RELOC: 00000094 R_ARC_32 .text
00000098 <text_label\+98> 381f0006	jnc 0
		RELOC: 0000009c R_ARC_32 .text
000000a0 <text_label\+a0> 381f0006	jnc 0
		RELOC: 000000a4 R_ARC_32 .text
000000a8 <text_label\+a8> 381f0007	jv 0
		RELOC: 000000ac R_ARC_32 .text
000000b0 <text_label\+b0> 381f0007	jv 0
		RELOC: 000000b4 R_ARC_32 .text
000000b8 <text_label\+b8> 381f0008	jnv 0
		RELOC: 000000bc R_ARC_32 .text
000000c0 <text_label\+c0> 381f0008	jnv 0
		RELOC: 000000c4 R_ARC_32 .text
000000c8 <text_label\+c8> 381f0009	jgt 0
		RELOC: 000000cc R_ARC_32 .text
000000d0 <text_label\+d0> 381f000a	jge 0
		RELOC: 000000d4 R_ARC_32 .text
000000d8 <text_label\+d8> 381f000b	jlt 0
		RELOC: 000000dc R_ARC_32 .text
000000e0 <text_label\+e0> 381f000c	jle 0
		RELOC: 000000e4 R_ARC_32 .text
000000e8 <text_label\+e8> 381f000d	jhi 0
		RELOC: 000000ec R_ARC_32 .text
000000f0 <text_label\+f0> 381f000e	jls 0
		RELOC: 000000f4 R_ARC_32 .text
000000f8 <text_label\+f8> 381f000f	jpnz 0
		RELOC: 000000fc R_ARC_32 .text
00000100 <text_label\+100> 381f0000	j 0
		RELOC: 00000104 R_ARC_32 external_text_label
00000108 <text_label\+108> 381f0000	j 0
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@@


1.1.1.2
log
@Import binutils-2.11.2
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d1 4
a4 2
#as: -EL
#objdump: -dr -EL
d9 67
a75 121

00000000 <text_label>:
   0:	00 00 1f 38 	381f0000     j          0 <text_label>

   4:	00 00 00 00 
			4: R_ARC_B26	.text
   8:	00 00 1f 38 	381f0000     j          0 <text_label>

   c:	00 00 00 00 
			c: R_ARC_B26	.text
  10:	00 00 1f 38 	381f0000     j          0 <text_label>

  14:	00 00 00 00 
			14: R_ARC_B26	.text
  18:	01 00 1f 38 	381f0001     jz         0 <text_label>

  1c:	00 00 00 00 
			1c: R_ARC_B26	.text
  20:	01 00 1f 38 	381f0001     jz         0 <text_label>

  24:	00 00 00 00 
			24: R_ARC_B26	.text
  28:	02 00 1f 38 	381f0002     jnz        0 <text_label>

  2c:	00 00 00 00 
			2c: R_ARC_B26	.text
  30:	02 00 1f 38 	381f0002     jnz        0 <text_label>

  34:	00 00 00 00 
			34: R_ARC_B26	.text
  38:	03 00 1f 38 	381f0003     jp         0 <text_label>

  3c:	00 00 00 00 
			3c: R_ARC_B26	.text
  40:	03 00 1f 38 	381f0003     jp         0 <text_label>

  44:	00 00 00 00 
			44: R_ARC_B26	.text
  48:	04 00 1f 38 	381f0004     jn         0 <text_label>

  4c:	00 00 00 00 
			4c: R_ARC_B26	.text
  50:	04 00 1f 38 	381f0004     jn         0 <text_label>

  54:	00 00 00 00 
			54: R_ARC_B26	.text
  58:	05 00 1f 38 	381f0005     jc         0 <text_label>

  5c:	00 00 00 00 
			5c: R_ARC_B26	.text
  60:	05 00 1f 38 	381f0005     jc         0 <text_label>

  64:	00 00 00 00 
			64: R_ARC_B26	.text
  68:	05 00 1f 38 	381f0005     jc         0 <text_label>

  6c:	00 00 00 00 
			6c: R_ARC_B26	.text
  70:	06 00 1f 38 	381f0006     jnc        0 <text_label>

  74:	00 00 00 00 
			74: R_ARC_B26	.text
  78:	06 00 1f 38 	381f0006     jnc        0 <text_label>

  7c:	00 00 00 00 
			7c: R_ARC_B26	.text
  80:	06 00 1f 38 	381f0006     jnc        0 <text_label>

  84:	00 00 00 00 
			84: R_ARC_B26	.text
  88:	07 00 1f 38 	381f0007     jv         0 <text_label>

  8c:	00 00 00 00 
			8c: R_ARC_B26	.text
  90:	07 00 1f 38 	381f0007     jv         0 <text_label>

  94:	00 00 00 00 
			94: R_ARC_B26	.text
  98:	08 00 1f 38 	381f0008     jnv        0 <text_label>

  9c:	00 00 00 00 
			9c: R_ARC_B26	.text
  a0:	08 00 1f 38 	381f0008     jnv        0 <text_label>

  a4:	00 00 00 00 
			a4: R_ARC_B26	.text
  a8:	09 00 1f 38 	381f0009     jgt        0 <text_label>

  ac:	00 00 00 00 
			ac: R_ARC_B26	.text
  b0:	0a 00 1f 38 	381f000a     jge        0 <text_label>

  b4:	00 00 00 00 
			b4: R_ARC_B26	.text
  b8:	0b 00 1f 38 	381f000b     jlt        0 <text_label>

  bc:	00 00 00 00 
			bc: R_ARC_B26	.text
  c0:	0c 00 1f 38 	381f000c     jle        0 <text_label>

  c4:	00 00 00 00 
			c4: R_ARC_B26	.text
  c8:	0d 00 1f 38 	381f000d     jhi        0 <text_label>

  cc:	00 00 00 00 
			cc: R_ARC_B26	.text
  d0:	0e 00 1f 38 	381f000e     jls        0 <text_label>

  d4:	00 00 00 00 
			d4: R_ARC_B26	.text
  d8:	0f 00 1f 38 	381f000f     jpnz       0 <text_label>

  dc:	00 00 00 00 
			dc: R_ARC_B26	.text
  e0:	00 00 1f 38 	381f0000     j          0 <text_label>

  e4:	00 00 00 00 
			e4: R_ARC_B26	external_text_label
  e8:	00 00 1f 38 	381f0000     j          0 <text_label>

  ec:	00 00 00 00 
@

