<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4930" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4930{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4930{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4930{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4930{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4930{left:423px;bottom:998px;letter-spacing:-0.12px;}
#t6_4930{left:424px;bottom:976px;letter-spacing:-0.12px;}
#t7_4930{left:424px;bottom:956px;letter-spacing:-0.12px;}
#t8_4930{left:189px;bottom:932px;letter-spacing:-0.12px;}
#t9_4930{left:424px;bottom:932px;letter-spacing:-0.12px;}
#ta_4930{left:189px;bottom:907px;letter-spacing:-0.14px;}
#tb_4930{left:423px;bottom:907px;letter-spacing:-0.11px;}
#tc_4930{left:424px;bottom:886px;letter-spacing:-0.12px;}
#td_4930{left:189px;bottom:862px;letter-spacing:-0.15px;}
#te_4930{left:423px;bottom:862px;letter-spacing:-0.12px;}
#tf_4930{left:424px;bottom:840px;letter-spacing:-0.13px;}
#tg_4930{left:424px;bottom:820px;letter-spacing:-0.13px;}
#th_4930{left:424px;bottom:800px;letter-spacing:-0.12px;}
#ti_4930{left:189px;bottom:776px;letter-spacing:-0.12px;}
#tj_4930{left:424px;bottom:776px;letter-spacing:-0.12px;}
#tk_4930{left:189px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tl_4930{left:423px;bottom:752px;letter-spacing:-0.11px;}
#tm_4930{left:424px;bottom:730px;letter-spacing:-0.12px;}
#tn_4930{left:189px;bottom:706px;letter-spacing:-0.14px;}
#to_4930{left:424px;bottom:706px;letter-spacing:-0.11px;}
#tp_4930{left:85px;bottom:681px;letter-spacing:-0.17px;}
#tq_4930{left:146px;bottom:681px;letter-spacing:-0.12px;}
#tr_4930{left:189px;bottom:681px;letter-spacing:-0.16px;}
#ts_4930{left:424px;bottom:681px;letter-spacing:-0.12px;}
#tt_4930{left:423px;bottom:660px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#tu_4930{left:423px;bottom:643px;letter-spacing:-0.11px;}
#tv_4930{left:423px;bottom:622px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tw_4930{left:423px;bottom:600px;}
#tx_4930{left:440px;bottom:600px;letter-spacing:-0.12px;}
#ty_4930{left:423px;bottom:585px;}
#tz_4930{left:440px;bottom:585px;letter-spacing:-0.11px;}
#t10_4930{left:440px;bottom:570px;letter-spacing:-0.12px;}
#t11_4930{left:85px;bottom:545px;letter-spacing:-0.17px;}
#t12_4930{left:146px;bottom:545px;letter-spacing:-0.12px;}
#t13_4930{left:189px;bottom:545px;letter-spacing:-0.16px;}
#t14_4930{left:424px;bottom:545px;letter-spacing:-0.12px;}
#t15_4930{left:423px;bottom:524px;letter-spacing:-0.13px;}
#t16_4930{left:85px;bottom:499px;letter-spacing:-0.17px;}
#t17_4930{left:146px;bottom:499px;letter-spacing:-0.12px;}
#t18_4930{left:189px;bottom:499px;letter-spacing:-0.16px;}
#t19_4930{left:424px;bottom:499px;letter-spacing:-0.12px;}
#t1a_4930{left:423px;bottom:478px;letter-spacing:-0.12px;}
#t1b_4930{left:85px;bottom:454px;letter-spacing:-0.17px;}
#t1c_4930{left:146px;bottom:454px;letter-spacing:-0.12px;}
#t1d_4930{left:189px;bottom:454px;letter-spacing:-0.16px;}
#t1e_4930{left:424px;bottom:454px;letter-spacing:-0.12px;}
#t1f_4930{left:423px;bottom:432px;letter-spacing:-0.13px;}
#t1g_4930{left:85px;bottom:408px;letter-spacing:-0.17px;}
#t1h_4930{left:146px;bottom:408px;letter-spacing:-0.12px;}
#t1i_4930{left:189px;bottom:408px;letter-spacing:-0.16px;}
#t1j_4930{left:424px;bottom:408px;letter-spacing:-0.12px;}
#t1k_4930{left:423px;bottom:386px;letter-spacing:-0.13px;}
#t1l_4930{left:85px;bottom:362px;letter-spacing:-0.17px;}
#t1m_4930{left:146px;bottom:362px;letter-spacing:-0.12px;}
#t1n_4930{left:189px;bottom:362px;letter-spacing:-0.16px;}
#t1o_4930{left:424px;bottom:362px;letter-spacing:-0.12px;}
#t1p_4930{left:423px;bottom:341px;letter-spacing:-0.12px;}
#t1q_4930{left:85px;bottom:316px;letter-spacing:-0.17px;}
#t1r_4930{left:146px;bottom:316px;letter-spacing:-0.12px;}
#t1s_4930{left:189px;bottom:316px;letter-spacing:-0.16px;}
#t1t_4930{left:424px;bottom:316px;letter-spacing:-0.12px;}
#t1u_4930{left:423px;bottom:295px;letter-spacing:-0.12px;}
#t1v_4930{left:85px;bottom:270px;letter-spacing:-0.17px;}
#t1w_4930{left:146px;bottom:270px;letter-spacing:-0.12px;}
#t1x_4930{left:189px;bottom:270px;letter-spacing:-0.16px;}
#t1y_4930{left:424px;bottom:270px;letter-spacing:-0.12px;}
#t1z_4930{left:423px;bottom:249px;letter-spacing:-0.12px;}
#t20_4930{left:81px;bottom:224px;letter-spacing:-0.17px;}
#t21_4930{left:142px;bottom:224px;letter-spacing:-0.17px;}
#t22_4930{left:189px;bottom:224px;letter-spacing:-0.14px;}
#t23_4930{left:424px;bottom:224px;letter-spacing:-0.12px;}
#t24_4930{left:423px;bottom:203px;letter-spacing:-0.12px;}
#t25_4930{left:423px;bottom:186px;letter-spacing:-0.12px;}
#t26_4930{left:189px;bottom:162px;letter-spacing:-0.13px;}
#t27_4930{left:424px;bottom:162px;letter-spacing:-0.13px;}
#t28_4930{left:81px;bottom:137px;letter-spacing:-0.16px;}
#t29_4930{left:142px;bottom:137px;letter-spacing:-0.18px;}
#t2a_4930{left:189px;bottom:137px;letter-spacing:-0.14px;}
#t2b_4930{left:424px;bottom:137px;letter-spacing:-0.11px;}
#t2c_4930{left:423px;bottom:116px;letter-spacing:-0.11px;}
#t2d_4930{left:283px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2e_4930{left:369px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2f_4930{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2g_4930{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_4930{left:219px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2i_4930{left:588px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2j_4930{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2k_4930{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4930{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4930{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4930{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4930{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4930{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4930" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4930Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4930" style="-webkit-user-select: none;"><object width="935" height="1210" data="4930/4930.svg" type="image/svg+xml" id="pdf4930" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4930" class="t s1_4930">2-408 </span><span id="t2_4930" class="t s1_4930">Vol. 4 </span>
<span id="t3_4930" class="t s2_4930">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4930" class="t s3_4930">14 </span><span id="t5_4930" class="t s3_4930">1 MByte Power on Reset Vector (R/O) </span>
<span id="t6_4930" class="t s3_4930">1 = 1 MByte; 0 = 4 GBytes </span>
<span id="t7_4930" class="t s3_4930">Always 0 on the Pentium M processor. </span>
<span id="t8_4930" class="t s3_4930">15 </span><span id="t9_4930" class="t s3_4930">Reserved </span>
<span id="ta_4930" class="t s3_4930">17:16 </span><span id="tb_4930" class="t s3_4930">APIC Cluster ID (R/O) </span>
<span id="tc_4930" class="t s3_4930">Always 00B on the Pentium M processor. </span>
<span id="td_4930" class="t s3_4930">18 </span><span id="te_4930" class="t s3_4930">System Bus Frequency (R/O) </span>
<span id="tf_4930" class="t s3_4930">0 = 100 MHz </span>
<span id="tg_4930" class="t s3_4930">1 = Reserved </span>
<span id="th_4930" class="t s3_4930">Always 0 on the Pentium M processor. </span>
<span id="ti_4930" class="t s3_4930">19 </span><span id="tj_4930" class="t s3_4930">Reserved </span>
<span id="tk_4930" class="t s3_4930">21: 20 </span><span id="tl_4930" class="t s3_4930">Symmetric Arbitration ID (R/O) </span>
<span id="tm_4930" class="t s3_4930">Always 00B on the Pentium M processor. </span>
<span id="tn_4930" class="t s3_4930">26:22 </span><span id="to_4930" class="t s3_4930">Clock Frequency Ratio (R/O) </span>
<span id="tp_4930" class="t s3_4930">40H </span><span id="tq_4930" class="t s3_4930">64 </span><span id="tr_4930" class="t s3_4930">MSR_LASTBRANCH_0 </span><span id="ts_4930" class="t s3_4930">Last Branch Record 0 (R/W) </span>
<span id="tt_4930" class="t s3_4930">One of 8 last branch record registers on the last branch record stack: bits </span>
<span id="tu_4930" class="t s3_4930">31-0 hold the ‘from’ address and bits 63-32 hold the to address. </span>
<span id="tv_4930" class="t s3_4930">See also: </span>
<span id="tw_4930" class="t s3_4930">• </span><span id="tx_4930" class="t s3_4930">Last Branch Record Stack TOS at 1C9H. </span>
<span id="ty_4930" class="t s3_4930">• </span><span id="tz_4930" class="t s3_4930">Section 18.15, “Last Branch, Interrupt, and Exception Recording </span>
<span id="t10_4930" class="t s3_4930">(Pentium M Processors).” </span>
<span id="t11_4930" class="t s3_4930">41H </span><span id="t12_4930" class="t s3_4930">65 </span><span id="t13_4930" class="t s3_4930">MSR_LASTBRANCH_1 </span><span id="t14_4930" class="t s3_4930">Last Branch Record 1 (R/W) </span>
<span id="t15_4930" class="t s3_4930">See description of MSR_LASTBRANCH_0. </span>
<span id="t16_4930" class="t s3_4930">42H </span><span id="t17_4930" class="t s3_4930">66 </span><span id="t18_4930" class="t s3_4930">MSR_LASTBRANCH_2 </span><span id="t19_4930" class="t s3_4930">Last Branch Record 2 (R/W) </span>
<span id="t1a_4930" class="t s3_4930">See description of MSR_LASTBRANCH_0. </span>
<span id="t1b_4930" class="t s3_4930">43H </span><span id="t1c_4930" class="t s3_4930">67 </span><span id="t1d_4930" class="t s3_4930">MSR_LASTBRANCH_3 </span><span id="t1e_4930" class="t s3_4930">Last Branch Record 3 (R/W) </span>
<span id="t1f_4930" class="t s3_4930">See description of MSR_LASTBRANCH_0. </span>
<span id="t1g_4930" class="t s3_4930">44H </span><span id="t1h_4930" class="t s3_4930">68 </span><span id="t1i_4930" class="t s3_4930">MSR_LASTBRANCH_4 </span><span id="t1j_4930" class="t s3_4930">Last Branch Record 4 (R/W) </span>
<span id="t1k_4930" class="t s3_4930">See description of MSR_LASTBRANCH_0. </span>
<span id="t1l_4930" class="t s3_4930">45H </span><span id="t1m_4930" class="t s3_4930">69 </span><span id="t1n_4930" class="t s3_4930">MSR_LASTBRANCH_5 </span><span id="t1o_4930" class="t s3_4930">Last Branch Record 5 (R/W) </span>
<span id="t1p_4930" class="t s3_4930">See description of MSR_LASTBRANCH_0. </span>
<span id="t1q_4930" class="t s3_4930">46H </span><span id="t1r_4930" class="t s3_4930">70 </span><span id="t1s_4930" class="t s3_4930">MSR_LASTBRANCH_6 </span><span id="t1t_4930" class="t s3_4930">Last Branch Record 6 (R/W) </span>
<span id="t1u_4930" class="t s3_4930">See description of MSR_LASTBRANCH_0. </span>
<span id="t1v_4930" class="t s3_4930">47H </span><span id="t1w_4930" class="t s3_4930">71 </span><span id="t1x_4930" class="t s3_4930">MSR_LASTBRANCH_7 </span><span id="t1y_4930" class="t s3_4930">Last Branch Record 7 (R/W) </span>
<span id="t1z_4930" class="t s3_4930">See description of MSR_LASTBRANCH_0. </span>
<span id="t20_4930" class="t s3_4930">119H </span><span id="t21_4930" class="t s3_4930">281 </span><span id="t22_4930" class="t s3_4930">MSR_BBL_CR_CTL </span><span id="t23_4930" class="t s3_4930">Control Register </span>
<span id="t24_4930" class="t s3_4930">Used to program L2 commands to be issued via cache configuration </span>
<span id="t25_4930" class="t s3_4930">accesses mechanism. Also receives L2 lookup response. </span>
<span id="t26_4930" class="t s3_4930">63:0 </span><span id="t27_4930" class="t s3_4930">Reserved </span>
<span id="t28_4930" class="t s3_4930">11EH </span><span id="t29_4930" class="t s3_4930">281 </span><span id="t2a_4930" class="t s3_4930">MSR_BBL_CR_CTL3 </span><span id="t2b_4930" class="t s3_4930">Control register 3 </span>
<span id="t2c_4930" class="t s3_4930">Used to configure the L2 Cache. </span>
<span id="t2d_4930" class="t s4_4930">Table 2-59. </span><span id="t2e_4930" class="t s4_4930">MSRs in Pentium M Processors (Contd.) </span>
<span id="t2f_4930" class="t s5_4930">Register </span>
<span id="t2g_4930" class="t s5_4930">Address </span><span id="t2h_4930" class="t s5_4930">Register Name / Bit Fields </span>
<span id="t2i_4930" class="t s5_4930">Bit Description </span>
<span id="t2j_4930" class="t s5_4930">Hex </span><span id="t2k_4930" class="t s5_4930">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
