
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: /home/athieka/gowin/SynplifyPro
OS: Ubuntu 16.04.6 LTS
Hostname: gowin-vm
max virtual memory: unlimited (bytes)
max user processes: 15449
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Sun Sep 22 21:13:36 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                Requested     Requested     Clock        Clock                     Clock
Level     Clock                Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
0 -       PSRAM_RDFIFO|Clk     126.9 MHz     7.878         inferred     Autoconstr_clkgroup_0     87   
=======================================================================================================


Clock Load Summary
******************

                     Clock     Source        Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                Load      Pin           Seq Example                       Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------
PSRAM_RDFIFO|Clk     87        Clk(port)     fifo_sc_inst.raddr_dly[9:0].C     -                 -            
==============================================================================================================
