#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f1ddbe0260 .scope module, "tb_" "tb_" 2 6;
 .timescale -9 -9;
v0x55f1ddc134c0_0 .var "a_tb", 2 0;
v0x55f1ddc135a0_0 .var "b_tb", 2 0;
o0x7f8a0c9ed888 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f1ddc136b0_0 .net "ci", 0 0, o0x7f8a0c9ed888;  0 drivers
v0x55f1ddc137a0_0 .var "ci_tb", 0 0;
S_0x55f1ddbaecf0 .scope module, "uut" "top_module" 2 14, 3 4 0, S_0x55f1ddbe0260;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 7 "SSeg";
    .port_info 4 /OUTPUT 4 "an";
    .port_info 5 /OUTPUT 1 "co";
L_0x55f1ddc14cb0 .functor BUFZ 1, L_0x55f1ddc147a0, C4<0>, C4<0>, C4<0>;
v0x55f1ddc12cf0_0 .net "SSeg", 0 6, v0x55f1ddc105b0_0;  1 drivers
v0x55f1ddc12dd0_0 .net *"_ivl_6", 0 0, L_0x55f1ddc14cb0;  1 drivers
v0x55f1ddc12e90_0 .net "a", 2 0, v0x55f1ddc134c0_0;  1 drivers
L_0x7f8a0c9a4060 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x55f1ddc12f60_0 .net "an", 3 0, L_0x7f8a0c9a4060;  1 drivers
v0x55f1ddc13030_0 .net "b", 2 0, v0x55f1ddc135a0_0;  1 drivers
v0x55f1ddc13120_0 .net "c_out", 0 0, L_0x55f1ddc147a0;  1 drivers
v0x55f1ddc13210_0 .net "ci", 0 0, o0x7f8a0c9ed888;  alias, 0 drivers
o0x7f8a0c9eda08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f1ddc132b0_0 .net "co", 0 0, o0x7f8a0c9eda08;  0 drivers
v0x55f1ddc13350_0 .net "sum", 3 0, L_0x55f1ddc14b70;  1 drivers
L_0x55f1ddc14b70 .concat8 [ 3 1 0 0], L_0x55f1ddc149e0, L_0x55f1ddc14cb0;
S_0x55f1ddbaef70 .scope module, "conversor" "BCDtoSSeg" 3 29, 4 1 0, S_0x55f1ddbaecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /OUTPUT 7 "SSeg";
    .port_info 2 /OUTPUT 4 "an";
v0x55f1ddbf1f80_0 .net "BCD", 3 0, L_0x55f1ddc14b70;  alias, 1 drivers
v0x55f1ddc105b0_0 .var "SSeg", 0 6;
v0x55f1ddc10690_0 .net "an", 3 0, L_0x7f8a0c9a4060;  alias, 1 drivers
E_0x55f1ddbecf40 .event edge, v0x55f1ddbf1f80_0;
S_0x55f1ddc107d0 .scope module, "sumador" "sum3b" 3 17, 5 4 0, S_0x55f1ddbaecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 3 "s";
    .port_info 4 /OUTPUT 1 "co";
v0x55f1ddc12640_0 .net "C1", 0 0, L_0x55f1ddc13bf0;  1 drivers
v0x55f1ddc12750_0 .net "C2", 0 0, L_0x55f1ddc14150;  1 drivers
v0x55f1ddc12860_0 .net "a", 2 0, v0x55f1ddc134c0_0;  alias, 1 drivers
v0x55f1ddc12900_0 .net "b", 2 0, v0x55f1ddc135a0_0;  alias, 1 drivers
v0x55f1ddc129e0_0 .net "ci", 0 0, o0x7f8a0c9ed888;  alias, 0 drivers
v0x55f1ddc12af0_0 .net "co", 0 0, L_0x55f1ddc147a0;  alias, 1 drivers
v0x55f1ddc12b90_0 .net "s", 2 0, L_0x55f1ddc149e0;  1 drivers
L_0x55f1ddc13d00 .part v0x55f1ddc134c0_0, 0, 1;
L_0x55f1ddc13da0 .part v0x55f1ddc135a0_0, 0, 1;
L_0x55f1ddc14210 .part v0x55f1ddc134c0_0, 1, 1;
L_0x55f1ddc14340 .part v0x55f1ddc135a0_0, 1, 1;
L_0x55f1ddc14860 .part v0x55f1ddc134c0_0, 2, 1;
L_0x55f1ddc14900 .part v0x55f1ddc135a0_0, 2, 1;
L_0x55f1ddc149e0 .concat8 [ 1 1 1 0], L_0x55f1ddc13b00, L_0x55f1ddc140b0, L_0x55f1ddc14700;
S_0x55f1ddc10a30 .scope module, "sum0" "lab001" 5 14, 6 2 0, S_0x55f1ddc107d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x55f1ddc13840 .functor XOR 1, L_0x55f1ddc13d00, L_0x55f1ddc13da0, C4<0>, C4<0>;
L_0x55f1ddc13900 .functor AND 1, L_0x55f1ddc13d00, L_0x55f1ddc13da0, C4<1>, C4<1>;
L_0x7f8a0c9a4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55f1ddc13a40 .functor AND 1, L_0x55f1ddc13840, L_0x7f8a0c9a4018, C4<1>, C4<1>;
L_0x55f1ddc13b00 .functor XOR 1, L_0x55f1ddc13840, L_0x7f8a0c9a4018, C4<0>, C4<0>;
L_0x55f1ddc13bf0 .functor OR 1, L_0x55f1ddc13900, L_0x55f1ddc13a40, C4<0>, C4<0>;
v0x55f1ddc10c90_0 .net "A", 0 0, L_0x55f1ddc13d00;  1 drivers
v0x55f1ddc10d70_0 .net "B", 0 0, L_0x55f1ddc13da0;  1 drivers
v0x55f1ddc10e30_0 .net "Ci", 0 0, L_0x7f8a0c9a4018;  1 drivers
v0x55f1ddc10ed0_0 .net "Co", 0 0, L_0x55f1ddc13bf0;  alias, 1 drivers
v0x55f1ddc10f90_0 .net "S", 0 0, L_0x55f1ddc13b00;  1 drivers
v0x55f1ddc110a0_0 .net "and_1", 0 0, L_0x55f1ddc13900;  1 drivers
v0x55f1ddc11160_0 .net "and_2", 0 0, L_0x55f1ddc13a40;  1 drivers
v0x55f1ddc11220_0 .net "xor_1", 0 0, L_0x55f1ddc13840;  1 drivers
S_0x55f1ddc11380 .scope module, "sum1" "lab001" 5 15, 6 2 0, S_0x55f1ddc107d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x55f1ddc13e40 .functor XOR 1, L_0x55f1ddc14210, L_0x55f1ddc14340, C4<0>, C4<0>;
L_0x55f1ddc13eb0 .functor AND 1, L_0x55f1ddc14210, L_0x55f1ddc14340, C4<1>, C4<1>;
L_0x55f1ddc13ff0 .functor AND 1, L_0x55f1ddc13e40, L_0x55f1ddc13bf0, C4<1>, C4<1>;
L_0x55f1ddc140b0 .functor XOR 1, L_0x55f1ddc13e40, L_0x55f1ddc13bf0, C4<0>, C4<0>;
L_0x55f1ddc14150 .functor OR 1, L_0x55f1ddc13eb0, L_0x55f1ddc13ff0, C4<0>, C4<0>;
v0x55f1ddc11600_0 .net "A", 0 0, L_0x55f1ddc14210;  1 drivers
v0x55f1ddc116c0_0 .net "B", 0 0, L_0x55f1ddc14340;  1 drivers
v0x55f1ddc11780_0 .net "Ci", 0 0, L_0x55f1ddc13bf0;  alias, 1 drivers
v0x55f1ddc11850_0 .net "Co", 0 0, L_0x55f1ddc14150;  alias, 1 drivers
v0x55f1ddc118f0_0 .net "S", 0 0, L_0x55f1ddc140b0;  1 drivers
v0x55f1ddc119e0_0 .net "and_1", 0 0, L_0x55f1ddc13eb0;  1 drivers
v0x55f1ddc11aa0_0 .net "and_2", 0 0, L_0x55f1ddc13ff0;  1 drivers
v0x55f1ddc11b60_0 .net "xor_1", 0 0, L_0x55f1ddc13e40;  1 drivers
S_0x55f1ddc11cc0 .scope module, "sum2" "lab001" 5 16, 6 2 0, S_0x55f1ddc107d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x55f1ddc144a0 .functor XOR 1, L_0x55f1ddc14860, L_0x55f1ddc14900, C4<0>, C4<0>;
L_0x55f1ddc14510 .functor AND 1, L_0x55f1ddc14860, L_0x55f1ddc14900, C4<1>, C4<1>;
L_0x55f1ddc145b0 .functor AND 1, L_0x55f1ddc144a0, L_0x55f1ddc14150, C4<1>, C4<1>;
L_0x55f1ddc14700 .functor XOR 1, L_0x55f1ddc144a0, L_0x55f1ddc14150, C4<0>, C4<0>;
L_0x55f1ddc147a0 .functor OR 1, L_0x55f1ddc14510, L_0x55f1ddc145b0, C4<0>, C4<0>;
v0x55f1ddc11f50_0 .net "A", 0 0, L_0x55f1ddc14860;  1 drivers
v0x55f1ddc12010_0 .net "B", 0 0, L_0x55f1ddc14900;  1 drivers
v0x55f1ddc120d0_0 .net "Ci", 0 0, L_0x55f1ddc14150;  alias, 1 drivers
v0x55f1ddc121d0_0 .net "Co", 0 0, L_0x55f1ddc147a0;  alias, 1 drivers
v0x55f1ddc12270_0 .net "S", 0 0, L_0x55f1ddc14700;  1 drivers
v0x55f1ddc12360_0 .net "and_1", 0 0, L_0x55f1ddc14510;  1 drivers
v0x55f1ddc12420_0 .net "and_2", 0 0, L_0x55f1ddc145b0;  1 drivers
v0x55f1ddc124e0_0 .net "xor_1", 0 0, L_0x55f1ddc144a0;  1 drivers
    .scope S_0x55f1ddbaef70;
T_0 ;
    %wait E_0x55f1ddbecf40;
    %load/vec4 v0x55f1ddbf1f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x55f1ddc105b0_0, 0, 7;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f1ddbe0260;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f1ddc134c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f1ddc135a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1ddc137a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f1ddc134c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f1ddc135a0_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f1ddc134c0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f1ddc135a0_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55f1ddc134c0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f1ddc135a0_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55f1ddc134c0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55f1ddc135a0_0, 0, 3;
    %delay 2, 0;
    %end;
    .thread T_1;
    .scope S_0x55f1ddbe0260;
T_2 ;
    %vpi_call 2 50 "$dumpfile", "tbsimul.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55f1ddbaecf0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./topmodule.v";
    "./conversor.v";
    "./sumador3bits.v";
    "././lab001.v";
