/*
 * Realtek RTD1295 SoC
 *
 * Copyright (c) 2016-2017 Andreas FÃ¤rber
 *
 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 */

#include "rtd129x.dtsi"
#include "rtd129x-sata.dtsi"

/ {
	compatible = "realtek,rtd1295";

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0x9801aa44>;
			next-level-cache = <&l2>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x1>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0x9801aa44>;
			next-level-cache = <&l2>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x2>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0x9801aa44>;
			next-level-cache = <&l2>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0 0x3>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0x9801aa44>;
			next-level-cache = <&l2>;
		};

		l2: l2-cache {
			compatible = "cache";
		};
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		tee@10100000 {
			reg = <0x10100000 0xf00000>;
			no-map;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13
			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14
			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11
			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10
			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>;
	};

	mali_opp_table: gpu-opp-table {
		compatible = "operating-points-v2";

		opp@620000000 {
			opp-hz = /bits/ 64 <620000000>;
			opp-microvolt = <1100000>;
		};

		opp@600000000 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <1100000>;
		};

		opp@580000000 {
			opp-hz = /bits/ 64 <580000000>;
			opp-microvolt = <1075000>;
		};

		opp@560000000 {
			opp-hz = /bits/ 64 <560000000>;
			opp-microvolt = <1075000>;
		};

		opp@540000000 {
			opp-hz = /bits/ 64 <540000000>;
			opp-microvolt = <1050000>;
		};

		opp@520000000 {
			opp-hz = /bits/ 64 <520000000>;
			opp-microvolt = <1025000>;
		};

		opp@500000000 {
			opp-hz = /bits/ 64 <500000000>;
			opp-microvolt = <1000000>;
		};

		opp@460000000 {
			opp-hz = /bits/ 64 <460000000>;
			opp-microvolt = <1000000>;
		};

		opp@440000000 {
			opp-hz = /bits/ 64 <440000000>;
			opp-microvolt = <1000000>;
		};

		opp@400000000 {
			opp-hz = /bits/ 64 <400000000>;
			opp-microvolt = <1000000>;
		};

		opp@380000000 {
			opp-hz = /bits/ 64 <380000000>;
			opp-microvolt = <975000>;
		};

		opp@340000000 {
			opp-hz = /bits/ 64 <340000000>;
			opp-microvolt = <975000>;
		};

		opp@300000000 {
			opp-hz = /bits/ 64 <300000000>;
			opp-microvolt = <900000>;
		};
	};

	soc {
		test_vo: vo@98005000 {
			compatible = "realtek,rtd1295-test-vo";
			reg = <0x98005000 0x1000>;
			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
		};

		hdmitx@9800d000 {
			compatible = "realtek,rtd1295-hdmitx";
			reg = <0x9800d000 0x560>;
			interrupt-parent = <&iso_gpio>;
			interrupts = <6>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			scdc-rr@98007200 {
				reg = <0x98007200 0x4>;
				interrupt-parent = <&iso_irq_mux>;
				interrupts = <31>;
			};
		};

		hdcptx@9800d000 {
			compatible = "realtek,rtd1295-hdcptx";
			reg = <0x9800d000 0x400>;
			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
		};

		lsadc: adc@98012800 {
			compatible = "realtek,rtd1295-lsadc";
			reg = <0x98012800 0x200>;
			interrupt-parent = <&misc_irq_mux>;
			interrupts = <21>, <22>;
			status = "disabled";
		};

		usb@98013200 {
			compatible = "realtek,rtd1295-dwc3";
			reg = <0x98013200 0x200>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			usb@98020000 {
				compatible = "snps,dwc3";
				reg = <0x98020000 0x9000>;
				interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		gmac: ethernet@98016000 {
			compatible = "realtek,r8168";
			pinctrl-names = "default";
			pinctrl-0 = <&rgmii0_pins>, <&etn_led_pins>;
			reg = <0x98016000 0x1000>,
			      <0x9800705c 0x8>,
			      <0x98007fc0 0x4>;
			clocks = <&iso_clkc RTD1295_ISO_CLK_EN_ETN_SYS>,
				 <&iso_clkc RTD1295_ISO_CLK_EN_ETN_250M>;
			clock-names = "sys", "250m";
			resets = <&iso_reset RTD1295_ISO_RSTN_GMAC>,
				 <&iso_reset RTD1295_ISO_RSTN_GPHY>;
			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		sb1@9801c000 {
			compatible = "realtek,rtd1295-sb1";
			reg = <0x9801c000 0x18>;
		};

		sb3@9801c200 {
			compatible = "realtek,rtd1295-sb3";
			reg = <0x9801c200 0x18>;
		};

		sb0@9801c400 {
			compatible = "realtek,rtd1295-sb0";
			reg = <0x9801c400 0x10>;
		};

		sb4@9801c600 {
			compatible = "realtek,rtd1295-sb4";
			reg = <0x9801c600 0x18>;
		};

		thermal@9801d100 {
			compatible = "realtek,rtd1295-thermal";
			reg = <0x9801d100 0x70>;
		};

		hdmirx@98034000 {
			compatible = "realtek,rtd1295-mipi-top";
			reg = <0x98034000 0xf54>;
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
		};

		cec@98037800 {
			compatible = "realtek,rtd1295-cec";
			reg = <0x98037800 0xe0>;
			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
		};

		pcie2: pci@9803b000 {
			compatible = "realtek,rtd1295-pcie";
			reg = <0x9803b000 0x1000>,
			      <0x9803c000 0x1000>;
		};

		mali: gpu@98050000 {
			compatible = "realtek,rtd1295-mali", "arm,mali-t820";
			reg = <0x98050000 0x10000>;
			clocks = <&clkc RTD1295_CLK_EN_GPU>;
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "gpu", "job", "mmu";
			operating-points-v2 = <&mali_opp_table>;
		};

		hwnat: nat@98060000 {
			compatible = "realtek,rtd1295-hwnat";
			reg = <0x98060000 0x170000>;
			interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
		};
	};
};

&arm_pmu {
	interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
};
