INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/takuy/Documents/vivado_projects/clock_divide_select_4ch/clock_divide_select_4ch.srcs/sources_1/imports/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/takuy/Documents/vivado_projects/clock_divide_select_4ch/clock_divide_select_4ch.srcs/sim_1/imports/src/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
