\hypertarget{struct_c_r_y_p___type_def}{}\section{C\+R\+Y\+P\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_y_p___type_def}\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}


Crypto Processor.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}{SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1}{DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}{D\+O\+UT}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}{D\+M\+A\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}{I\+M\+S\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}{R\+I\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}{M\+I\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}{K0\+LR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}{K0\+RR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}{K1\+LR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}{K1\+RR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}{K2\+LR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}{K2\+RR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}{K3\+LR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}{K3\+RR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}{I\+V0\+LR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}{I\+V0\+RR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}{I\+V1\+LR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}{I\+V1\+RR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Crypto Processor. 

\subsection{Member Data Documentation}
\index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}{}\label{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}
C\+R\+YP control register, Address offset\+: 0x00 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!D\+M\+A\+CR@{D\+M\+A\+CR}}
\index{D\+M\+A\+CR@{D\+M\+A\+CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+A\+CR}{DMACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+D\+M\+A\+CR}\hypertarget{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}{}\label{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}
C\+R\+YP D\+MA control register, Address offset\+: 0x10 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!D\+O\+UT@{D\+O\+UT}}
\index{D\+O\+UT@{D\+O\+UT}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+UT}{DOUT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+D\+O\+UT}\hypertarget{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}{}\label{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}
C\+R\+YP data output register, Address offset\+: 0x0C \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1}{}\label{struct_c_r_y_p___type_def_ab478a4717a3fa209b9c060ecaf70c9a1}
C\+R\+YP data input register, Address offset\+: 0x08 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+M\+S\+CR@{I\+M\+S\+CR}}
\index{I\+M\+S\+CR@{I\+M\+S\+CR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+M\+S\+CR}{IMSCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+I\+M\+S\+CR}\hypertarget{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}{}\label{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}
C\+R\+YP interrupt mask set/clear register, Address offset\+: 0x14 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V0\+LR@{I\+V0\+LR}}
\index{I\+V0\+LR@{I\+V0\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+V0\+LR}{IV0LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+I\+V0\+LR}\hypertarget{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}{}\label{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}
C\+R\+YP initialization vector left-\/word register 0, Address offset\+: 0x40 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V0\+RR@{I\+V0\+RR}}
\index{I\+V0\+RR@{I\+V0\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+V0\+RR}{IV0RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+I\+V0\+RR}\hypertarget{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}{}\label{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}
C\+R\+YP initialization vector right-\/word register 0, Address offset\+: 0x44 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V1\+LR@{I\+V1\+LR}}
\index{I\+V1\+LR@{I\+V1\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+V1\+LR}{IV1LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+I\+V1\+LR}\hypertarget{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}{}\label{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}
C\+R\+YP initialization vector left-\/word register 1, Address offset\+: 0x48 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!I\+V1\+RR@{I\+V1\+RR}}
\index{I\+V1\+RR@{I\+V1\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+V1\+RR}{IV1RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+I\+V1\+RR}\hypertarget{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}{}\label{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}
C\+R\+YP initialization vector right-\/word register 1, Address offset\+: 0x4C \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K0\+LR@{K0\+LR}}
\index{K0\+LR@{K0\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K0\+LR}{K0LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+K0\+LR}\hypertarget{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}{}\label{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}
C\+R\+YP key left register 0, Address offset\+: 0x20 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K0\+RR@{K0\+RR}}
\index{K0\+RR@{K0\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K0\+RR}{K0RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+K0\+RR}\hypertarget{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}{}\label{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}
C\+R\+YP key right register 0, Address offset\+: 0x24 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K1\+LR@{K1\+LR}}
\index{K1\+LR@{K1\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K1\+LR}{K1LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+K1\+LR}\hypertarget{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}{}\label{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}
C\+R\+YP key left register 1, Address offset\+: 0x28 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K1\+RR@{K1\+RR}}
\index{K1\+RR@{K1\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K1\+RR}{K1RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+K1\+RR}\hypertarget{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}{}\label{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}
C\+R\+YP key right register 1, Address offset\+: 0x2C \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K2\+LR@{K2\+LR}}
\index{K2\+LR@{K2\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K2\+LR}{K2LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+K2\+LR}\hypertarget{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}{}\label{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}
C\+R\+YP key left register 2, Address offset\+: 0x30 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K2\+RR@{K2\+RR}}
\index{K2\+RR@{K2\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K2\+RR}{K2RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+K2\+RR}\hypertarget{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}{}\label{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}
C\+R\+YP key right register 2, Address offset\+: 0x34 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K3\+LR@{K3\+LR}}
\index{K3\+LR@{K3\+LR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K3\+LR}{K3LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+K3\+LR}\hypertarget{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}{}\label{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}
C\+R\+YP key left register 3, Address offset\+: 0x38 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!K3\+RR@{K3\+RR}}
\index{K3\+RR@{K3\+RR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{K3\+RR}{K3RR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+K3\+RR}\hypertarget{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}{}\label{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}
C\+R\+YP key right register 3, Address offset\+: 0x3C \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!M\+I\+SR@{M\+I\+SR}}
\index{M\+I\+SR@{M\+I\+SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+I\+SR}{MISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+M\+I\+SR}\hypertarget{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}{}\label{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}
C\+R\+YP masked interrupt status register, Address offset\+: 0x1C \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!R\+I\+SR@{R\+I\+SR}}
\index{R\+I\+SR@{R\+I\+SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+I\+SR}{RISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+R\+I\+SR}\hypertarget{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}{}\label{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}
C\+R\+YP raw interrupt status register, Address offset\+: 0x18 \index{C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!C\+R\+Y\+P\+\_\+\+Type\+Def@{C\+R\+Y\+P\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+Y\+P\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}{}\label{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}
C\+R\+YP status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
