// Seed: 2320780157
module module_0 (
    input wor id_0,
    input wor id_1
);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7,
    input tri id_8,
    input uwire id_9,
    input tri1 id_10,
    output wand id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1
    , id_15,
    input wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input wor id_8,
    input uwire id_9,
    input tri1 id_10,
    input wor id_11,
    input supply0 id_12,
    output wand id_13
);
  wire id_16;
  tri0 id_17 = 1;
  assign id_13 = 1;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
