{
	"author": ["Saibal Mukhopadhyay", "Swarup Bhunia", "Kaushik Roy"],
	"booktitle": "Proceedings of the Ninth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2005",
	"dblpkey": "conf/date/MukhopadhyayBR05",
	"doi": "10.1109/DATE.2005.210",
	"isbn": "0-7695-2288-2",
	"pages": "224-229",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["model", "and", "analysi", "of", "load", "effect", "in", "leakag", "of", "nano", "scale", "bulk", "cmos", "logic", "circuit"],
	"tag": ["analysis", "logic", "modelling"],
	"title": "Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2005
}