INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab3/Counter/Counter.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab3/Counter/Counter.srcs/sim_1/imports/Vivado/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab3/Counter/Counter.srcs/sim_1/new/Counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_tb
