// Seed: 1100763350
module module_0;
  tri0 id_1;
  assign id_1 = -1;
  assign id_1 = id_1++ << -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1'b0] = id_2;
endmodule
module module_2 #(
    parameter id_2 = 32'd98
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output logic [7:0] id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  wire id_9;
  assign id_5[1] = id_1;
  wire id_10;
  assign id_4[id_2] = -1;
  wire [-1 : -1] id_11;
endmodule
