{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 17:22:53 2018 " "Info: Processing started: Wed Apr 25 17:22:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock50 -c clock50 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock50 -c clock50 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock50.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock50-dataflow " "Info: Found design unit 1: clock50-dataflow" {  } { { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock50 " "Info: Found entity 1: clock50" {  } { { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_counter-SYN " "Info: Found design unit 1: my_counter-SYN" {  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Info: Found entity 1: my_counter" {  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock50 " "Info: Elaborating entity \"clock50\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter my_counter:clkdiv " "Info: Elaborating entity \"my_counter\" for hierarchy \"my_counter:clkdiv\"" {  } { { "clock50.vhd" "clkdiv" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter my_counter:clkdiv\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"my_counter:clkdiv\|lpm_counter:lpm_counter_component\"" {  } { { "my_counter.vhd" "lpm_counter_component" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "my_counter:clkdiv\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"my_counter:clkdiv\|lpm_counter:lpm_counter_component\"" {  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_counter:clkdiv\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"my_counter:clkdiv\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Info: Parameter \"lpm_width\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cmh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cmh " "Info: Found entity 1: cntr_cmh" {  } { { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cmh my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated " "Info: Elaborating entity \"cntr_cmh\" for hierarchy \"my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Info: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 17:22:54 2018 " "Info: Processing ended: Wed Apr 25 17:22:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
