INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricio/Facultad/arqui/practico/arqui-uart/tp2/tp2.srcs/sources_1/new/mod_m_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricio/Facultad/arqui/practico/arqui-uart/tp2/tp2.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricio/Facultad/arqui/practico/arqui-uart/tp2/tp2.srcs/sim_1/new/reciever_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever_tb
