# AES_encipher_decipher
The project's goal is, given an RTL design, to execute the ASIC flow and produce all the necessary files, for the design to function properly, meet timing, and be DRC clean after the Place and Route phase. The original RTL code is modify to first encipher the given message, decipher it and compare the results to the original to verify correctness.
