;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @1, 2
	SUB @127, 106
	SUB @127, 106
	SUB @121, 105
	SLT 510, 30
	SLT 510, 30
	SUB 30, 4
	MOV -7, <-20
	ADD 1, 20
	SUB @121, 103
	SUB #270, <1
	SUB @1, 2
	MOV -7, <-20
	MOV -7, <-20
	SLT 510, 30
	SPL <121, 106
	SUB 33, 20
	SUB 12, @10
	SUB -7, <-320
	SUB -7, <-320
	MOV -7, <-320
	SUB @0, @2
	ADD 210, 60
	MOV -7, <-20
	SUB #102, -101
	SUB 30, 4
	JMZ 0, <0
	SUB @121, 106
	JMZ 0, <0
	JMZ 0, <0
	SUB @121, 103
	SUB 1, <1
	MOV -7, <-20
	SUB 30, 4
	SPL 0, <702
	SUB @127, 106
	ADD #270, <1
	SUB @-127, 106
	SUB @127, 106
	JMP @12, #200
	DJN -7, @-528
	SUB @127, 106
	CMP -207, <-122
	SPL 0, <702
	MOV -1, <-20
	MOV -7, <-20
	SPL <-127, 106
