;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @-207, <-128
	DJN -1, @-20
	JMZ 0, 900
	ADD @121, 400
	JMZ 0, 900
	JMZ 0, <900
	ADD 210, 30
	DJN -1, @-20
	JMP -1, @-20
	JMP -1, @-20
	ADD 210, 30
	SUB 12, @15
	SUB @121, 103
	MOV -1, <-26
	MOV @240, @62
	CMP @121, 106
	JMZ -1, @-26
	CMP @121, 586
	SUB @0, @2
	MOV -4, <-20
	SUB #0, -40
	CMP <0, @2
	JMZ @12, #600
	JMZ @12, #600
	ADD @-127, 100
	MOV @121, 106
	JMP -1, @-20
	SUB @-127, 100
	SUB -207, <-120
	SUB @121, 106
	JMP @12, #260
	MOV -1, <-20
	SUB 12, @15
	MOV -1, <-26
	MOV -4, <-20
	SPL 0, <402
	MOV -4, <-20
	SPL 0, <402
	CMP -207, <-122
	CMP -207, <-122
	CMP -207, <-122
	MOV -1, <-26
	MOV -1, <-26
	CMP -207, <-122
	CMP -207, <-122
	SPL 0, <402
	SPL 0, <402
	SUB @-127, 100
