
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.230664                       # Number of seconds simulated
sim_ticks                                2230663816000                       # Number of ticks simulated
final_tick                               2230663816000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1137624                       # Simulator instruction rate (inst/s)
host_op_rate                                  1822274                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2723743236                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664992                       # Number of bytes of host memory used
host_seconds                                   818.97                       # Real time elapsed on the host
sim_insts                                   931679922                       # Number of instructions simulated
sim_ops                                    1492387812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1106752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1129216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        27712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           27712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           433                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                433                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              10071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             496154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                506224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         10071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            10071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           12423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                12423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           12423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             10071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            496154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               518647                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684117                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342499                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455658                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4461327632                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679922                       # Number of instructions committed
system.cpu.committedOps                    1492387812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4461327632                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024162     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.908170                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026616                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16468239                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.658990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.908170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         894521471                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        894521471                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    366689196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       366689196                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     55869181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       55869181                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     422558377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        422558377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    422558377                       # number of overall hits
system.cpu.dcache.overall_hits::total       422558377                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     15994921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15994921                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       473318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       473318                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16468239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16468239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16468239                       # number of overall misses
system.cpu.dcache.overall_misses::total      16468239                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 351586805000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 351586805000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7001092500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7001092500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 358587897500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 358587897500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 358587897500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 358587897500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026616                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026616                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026616                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026616                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.041797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041797                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008401                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.037511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.037511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037511                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21981.152955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21981.152955                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14791.519655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14791.519655                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21774.513808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21774.513808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21774.513808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21774.513808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      9631054                       # number of writebacks
system.cpu.dcache.writebacks::total           9631054                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     15994921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15994921                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       473318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       473318                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16468239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16468239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16468239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16468239                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 335591884000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 335591884000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6527774500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6527774500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 342119658500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 342119658500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 342119658500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 342119658500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.041797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037511                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037511                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20981.152955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20981.152955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13791.519655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13791.519655                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20774.513808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20774.513808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20774.513808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20774.513808                       # average overall mshr miss latency
system.cpu.dcache.replacements               16467727                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.953332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4129503.299145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.953332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911667                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455307                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62239500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62239500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62239500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62239500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62239500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62239500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 177320.512821                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 177320.512821                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 177320.512821                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 177320.512821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 177320.512821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 177320.512821                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61888500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61888500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61888500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61888500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61888500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61888500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 176320.512821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 176320.512821                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 176320.512821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 176320.512821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 176320.512821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 176320.512821                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.794946                       # Cycle average of tags in use
system.l2.tags.total_refs                    27142560                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8961920                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.028655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      703.643911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.504444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1342.646591                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.343576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.655589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999412                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          739                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 272452776                       # Number of tag accesses
system.l2.tags.data_accesses                272452776                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      9631054                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9631054                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             455026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                455026                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        9158147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9158147                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               9613173                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9613173                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              9613173                       # number of overall hits
system.l2.overall_hits::total                 9613173                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            18292                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18292                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6836774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6836774                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6855066                       # number of demand (read+write) misses
system.l2.demand_misses::total                6855417                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data            6855066                       # number of overall misses
system.l2.overall_misses::total               6855417                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1040024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1040024500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61361000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 215438959000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 215438959000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  216478983500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     216540344500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61361000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 216478983500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    216540344500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      9631054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9631054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         473318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            473318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     15994921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15994921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16468239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16468590                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16468239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16468590                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.038646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.038646                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.427434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.427434                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.416260                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.416272                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.416260                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.416272                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 56856.795320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56856.795320                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 174817.663818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 174817.663818                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31511.785968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31511.785968                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 174817.663818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 31579.416376                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31586.750230                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 174817.663818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 31579.416376                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31586.750230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              6849355                       # number of writebacks
system.l2.writebacks::total                   6849355                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      5793797                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5793797                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18292                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6836774                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6836774                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6855066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6855417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6855066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6855417                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    857104500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    857104500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     57851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 147071219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 147071219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     57851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 147928323500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147986174500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     57851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 147928323500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 147986174500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.038646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.038646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.427434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.427434                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.416260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.416272                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.416260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.416272                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 46856.795320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46856.795320                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 164817.663818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 164817.663818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21511.785968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21511.785968                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 164817.663818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 21579.416376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21586.750230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 164817.663818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 21579.416376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21586.750230                       # average overall mshr miss latency
system.l2.replacements                        8959872                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14236.506438                       # Cycle average of tags in use
system.l3.tags.total_refs                    19498674                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17858                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   1091.873334                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       16.251103                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        145.670868                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14074.584468                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000992                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.008891                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859044                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.868927                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16250                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  78012554                       # Number of tag accesses
system.l3.tags.data_accesses                 78012554                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      6849355                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          6849355                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data               1310                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  1310                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        6836463                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           6836463                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               6837773                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6837773                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              6837773                       # number of overall hits
system.l3.overall_hits::total                 6837773                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16982                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16982                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          311                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             662                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17293                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17644                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                351                       # number of overall misses
system.l3.overall_misses::cpu.data              17293                       # number of overall misses
system.l3.overall_misses::total                 17644                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    642137500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     642137500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     53990000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     83843500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    137833500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      53990000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     725981000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        779971000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     53990000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    725981000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       779971000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      6849355                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      6849355                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          18292                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             18292                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      6836774                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       6837125                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           6855066                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6855417                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          6855066                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6855417                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.928384                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.928384                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000045                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000097                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.002523                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.002574                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.002523                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.002574                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 37812.831233                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 37812.831233                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 153817.663818                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 269593.247588                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 208207.703927                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 153817.663818                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 41981.206268                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 44206.019043                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 153817.663818                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 41981.206268                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 44206.019043                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  433                       # number of writebacks
system.l3.writebacks::total                       433                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16982                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16982                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          311                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          662                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17293                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17644                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17293                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17644                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    472317500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    472317500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     50480000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     80733500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    131213500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     50480000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    553051000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    603531000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     50480000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    553051000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    603531000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.928384                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.928384                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000045                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.002523                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.002574                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.002523                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.002574                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 27812.831233                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 27812.831233                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 143817.663818                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 259593.247588                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 198207.703927                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 143817.663818                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 31981.206268                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 34206.019043                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 143817.663818                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 31981.206268                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 34206.019043                       # average overall mshr miss latency
system.l3.replacements                           1474                       # number of replacements
system.membus.snoop_filter.tot_requests         18321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          433                       # Transaction distribution
system.membus.trans_dist::CleanEvict              244                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16982                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           662                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1156928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1156928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1156928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17644                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20055000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88222000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     32936357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16467767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        7901356                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      7901356                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15995272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16480409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8947987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473318                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15994921                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49404205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49404947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1670354752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1670379776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8960669                       # Total snoops (count)
system.tol2bus.snoopTraffic                 438358720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25429259                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.310719                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.462788                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17527903     68.93%     68.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7901356     31.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25429259                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26099272500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            526500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24702358500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     19498674                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     12643257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            797                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          797                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2230663816000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           6837125                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6849788                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         5794943                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            18292                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           18292                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      6837125                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     26354091                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    877105408                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1474                       # Total snoops (count)
system.tol3bus.snoopTraffic                     27712                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          6856891                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000116                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.010781                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                6856094     99.99%     99.99% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    797      0.01%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            6856891                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        16598692000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       10283125500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
