Target Part: A3PE3000L_FBGA484_STD
Report for cell geiger_integration.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    10      1.0       10.0
              AND3    44      1.0       44.0
              AO1B     1      1.0        1.0
             AOI1B     8      1.0        8.0
              AX1C    15      1.0       15.0
            CLKINT     2      0.0        0.0
               GND     8      0.0        0.0
               INV     4      1.0        4.0
               MX2    52      1.0       52.0
              NOR2     8      1.0        8.0
             NOR2A    20      1.0       20.0
             NOR2B    37      1.0       37.0
             NOR3A     5      1.0        5.0
             NOR3B     1      1.0        1.0
             NOR3C    25      1.0       25.0
               OR2    15      1.0       15.0
              OR2B     3      1.0        3.0
               OR3    17      1.0       17.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     8      0.0        0.0
              XA1B    11      1.0       11.0
               XO1    13      1.0       13.0
              XOR2    84      1.0       84.0
             ZOR3I     9      1.0        9.0


            DFN1C0    72      1.0       72.0
            DFN1E0    64      1.0       64.0
            DFN1E1    60      1.0       60.0
          DFN1E1C0    64      1.0       64.0
            DFN1P0     5      1.0        5.0
                   -----          ----------
             TOTAL   667               647.0


  IO Cell usage:
              cell count
             INBUF     3
            OUTBUF     8
                   -----
             TOTAL    11


Core Cells         : 647 of 75264 (1%)
IO Cells           : 11

  RAM/ROM Usage Summary
Block Rams : 0 of 112 (0%)

