0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/comparator2.v,1611730089,verilog,,C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/control_logic2.v,,comparator2,,,,,,,,
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/control_logic2.v,1611730089,verilog,,C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/input_mux.v,,control_logic2,,,,,,,,
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/input_mux.v,1611730089,verilog,,C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/max_reg.v,,input_mux,,,,,,,,
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/max_reg.v,1611730089,verilog,,C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/pooler.v,,max_reg,,,,,,,,
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/pooler.v,1678776681,verilog,,C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/qmult.v,,pooler,,,,,,,,
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/qmult.v,1611730089,verilog,,C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/variable_shift_reg.v,,qmult,,,,,,,,
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/imports/fpga-ml-accelerator-master/variable_shift_reg.v,1611730089,verilog,,C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/new/pooler_tb.v,,variable_shift_reg,,,,,,,,
C:/Users/maxsa/Downloads/Verilog/pooler/pooler.srcs/sources_1/new/pooler_tb.v,1678818538,verilog,,,,pooler_tb,,,,,,,,
