Release 14.5 Drc P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Wed May 16 22:06:46 2018

drc -z submarin.ncd submarin.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net L1/L3/CONST_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
