
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111807                       # Number of seconds simulated
sim_ticks                                111807349380                       # Number of ticks simulated
final_tick                               636634942917                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151566                       # Simulator instruction rate (inst/s)
host_op_rate                                   191902                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1938129                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374616                       # Number of bytes of host memory used
host_seconds                                 57688.29                       # Real time elapsed on the host
sim_insts                                  8743590443                       # Number of instructions simulated
sim_ops                                   11070497875                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3092608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1787904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1133184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1132928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1833216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1955840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3686144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       847104                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15507968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5432448                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5432448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13968                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8853                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8851                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14322                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        15280                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28798                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         6618                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                121156                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           42441                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                42441                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27660150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15990934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10135148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10132858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        42359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16396203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        38924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17492947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32968709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7576461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138702582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45793                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        42359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        38924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             349172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48587575                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48587575                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48587575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27660150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15990934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10135148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10132858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        42359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16396203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        38924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17492947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32968709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7576461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187290157                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               268123141                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20732042                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16953246                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2022857                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8519044                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8171483                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133466                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89773                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201216288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117693908                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20732042                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10304949                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24650634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5883221                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5499427                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12371670                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2037331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235182564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210531930     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1330196      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2104842      0.89%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3361671      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1391491      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554772      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1665574      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1092197      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12149891      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235182564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077323                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438955                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199362004                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7368734                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24574031                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62062                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3815730                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3401421                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          472                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143713481                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3017                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3815730                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199658572                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1890159                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4601749                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24343476                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       872873                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143635198                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        23304                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246161                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       327295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        43654                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199420181                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668192006                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668192006                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29178339                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36338                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19875                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2623709                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13676006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7355597                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221854                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1676232                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143457401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36445                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135772777                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       168851                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18127080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40550917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3240                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235182564                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577308                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269700                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177935292     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22980016      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12556184      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8568102      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8013864      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2302958      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1796238      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       610867      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       419043      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235182564                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31600     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96300     38.45%     51.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122580     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113741784     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2148342      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12546440      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7319750      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135772777                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506382                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250480                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507147448                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161622439                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133599615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136023257                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       409250                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2439608                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1550                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       212580                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8465                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3815730                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1216969                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122241                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143493989                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8866                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13676006                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7355597                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19860                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89911                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1550                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1181538                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154432                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2335970                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133846271                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11797312                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1926505                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19115237                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18835083                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7317925                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499197                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133600553                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133599615                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78106183                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204073631                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498277                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382735                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20919716                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2065531                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231366834                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383084                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181611349     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24096988     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9379400      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5053663      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3783208      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2112778      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1304481      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165525      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2859442      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231366834                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2859442                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           372001028                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290804583                       # The number of ROB writes
system.switch_cpus0.timesIdled                3248906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32940577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.681231                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.681231                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.372963                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.372963                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603568003                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185191895                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134049405                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus1.numCycles               268123141                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21071201                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17273260                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2064184                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8745703                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8242395                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2167985                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92990                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201588404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119861001                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21071201                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10410380                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26375005                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5842688                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      11204854                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12417919                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2052127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    242912943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.603473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.948935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       216537938     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2860213      1.18%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3298310      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1819400      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2110306      0.87%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1151069      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          782006      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2041775      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12311926      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    242912943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078588                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447037                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199959629                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12863629                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26170365                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       194035                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3725283                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3425302                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        19391                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146359163                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        97637                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3725283                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200263659                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3590630                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8411274                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26071883                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       850212                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146275528                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          227                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        219770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       396021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    203298765                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    681177510                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    681177510                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173828278                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29470487                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38721                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21770                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2285794                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13966958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7614986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       199498                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1689660                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146060258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138134558                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       189069                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18102096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41776768                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4686                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    242912943                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568659                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.259504                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184709982     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23408166      9.64%     85.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12576601      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8709163      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7611631      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3903014      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       931117      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       608747      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       454522      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    242912943                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34276     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        129044     43.34%     54.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       134407     45.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115619411     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2163282      1.57%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16928      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12772095      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7562842      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138134558                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515191                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             297727                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    519668855                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    164202495                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135854304                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138432285                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       349619                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2449094                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          835                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1317                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       162818                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8459                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1337                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3725283                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3104381                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       139842                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146099207                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61303                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13966958                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7614986                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21778                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         97229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1317                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1196942                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2354623                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136107222                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11994556                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2027336                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  121                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19555735                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19043952                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7561179                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507630                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135855749                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135854304                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80748509                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        211495030                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506686                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381799                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102076271                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125235279                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20864717                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34142                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2076462                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    239187660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188034190     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23720120      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9938897      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5974754      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4135884      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2671926      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1384985      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1115205      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2211699      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    239187660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102076271                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125235279                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18970032                       # Number of memory references committed
system.switch_cpus1.commit.loads             11517864                       # Number of loads committed
system.switch_cpus1.commit.membars              17034                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17923325                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112904649                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2547948                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2211699                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           383075268                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295925354                       # The number of ROB writes
system.switch_cpus1.timesIdled                3087573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25210198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102076271                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125235279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102076271                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.626694                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.626694                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380707                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380707                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       613985833                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188558104                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136579308                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34110                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus2.numCycles               268123141                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21764668                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17808178                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2131653                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9153701                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8576614                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2250877                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97468                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    209827408                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             121639854                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21764668                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10827491                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25407415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5796784                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5666523                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12836367                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2132937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    244538812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.951973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       219131397     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1191260      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1884698      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2548160      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2625251      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2218581      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1235354      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1843357      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11860754      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    244538812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081174                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.453672                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       207670499                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7841875                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25360392                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28954                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3637089                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3582267                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     149285007                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3637089                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       208241910                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1526534                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4997871                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24824545                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1310860                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     149226411                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          186                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        192352                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       563873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    208241445                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    694183113                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    694183113                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180796813                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27444580                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37427                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19655                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3898492                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13983637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7571123                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88799                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1809484                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149042640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37557                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141661031                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19318                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16281774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38819629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1712                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    244538812                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579299                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270374                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    184559456     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24688047     10.10%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12508666      5.12%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9404227      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7392647      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2985120      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1888317      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       981775      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       130557      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    244538812                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26363     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         86245     36.62%     47.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122901     52.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119148836     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2109123      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17770      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12838526      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7546776      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141661031                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528343                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             235509                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    528115699                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    165362549                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139524519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141896540                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       287705                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2238425                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          581                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        99234                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3637089                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1210927                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       128217                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149080346                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        54605                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13983637                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7571123                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19657                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        108209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          581                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1241932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1194266                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2436198                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139694814                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12081453                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1966215                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  149                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19627945                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19860074                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7546492                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521010                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139524767                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139524519                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80095276                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215818823                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520375                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371123                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105392772                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129684610                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19395741                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35845                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2158552                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    240901723                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538330                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386655                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    187688512     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     26379244     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9962494      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4747906      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4011779      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2297551      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2002487      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       907133      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2904617      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    240901723                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105392772                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129684610                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19217098                       # Number of memory references committed
system.switch_cpus2.commit.loads             11745209                       # Number of loads committed
system.switch_cpus2.commit.membars              17882                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18700754                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116844239                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2670490                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2904617                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           387076729                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          301797889                       # The number of ROB writes
system.switch_cpus2.timesIdled                3182323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23584329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105392772                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129684610                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105392772                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.544037                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.544037                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393076                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393076                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628750929                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194363429                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138383152                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35814                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus3.numCycles               268123141                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21749234                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17794838                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2128862                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9150178                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8572896                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2250755                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97292                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    209696816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             121561547                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21749234                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10823651                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25392466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5787588                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5687402                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12827282                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2130100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    244407760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.610884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       219015294     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1189657      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1883701      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2548670      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2621805      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2217974      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1238112      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1844532      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11848015      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    244407760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081117                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.453380                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       207545201                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7857315                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25345803                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        28741                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3630697                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3580523                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     149189324                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1978                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3630697                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       208115037                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1538620                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5004158                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24811390                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1307855                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     149131851                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          183                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        191629                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       562778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    208115470                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    693751848                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    693751848                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180710559                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        27404888                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37424                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19660                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3888023                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13973192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7568134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        88564                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1768479                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         148949514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141582086                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19458                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16256329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38760307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1728                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    244407760                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579286                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270558                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184489129     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24644213     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12487614      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9409656      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7392457      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2986781      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1885764      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       981808      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       130338      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    244407760                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          26546     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         86206     36.62%     47.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122649     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119078916     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2108256      1.49%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17762      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12833421      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7543731      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141582086                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528049                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             235401                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    527826786                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    165243980                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139449145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141817487                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       286451                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2233565                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        99793                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3630697                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1224417                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       128226                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    148987217                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        52794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13973192                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7568134                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19662                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        108232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1240981                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1191273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2432254                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139618716                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12075007                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1963365                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19618444                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19848430                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7543437                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.520726                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             139449392                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139449145                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80048155                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        215684745                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520094                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105342550                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129622806                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19364424                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35828                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2155745                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    240777063                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538352                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387060                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    187611912     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26343520     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9962098      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4743754      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3997353      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2295970      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2009416      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       906250      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2906790      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    240777063                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105342550                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129622806                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19207968                       # Number of memory references committed
system.switch_cpus3.commit.loads             11739627                       # Number of loads committed
system.switch_cpus3.commit.membars              17874                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18691845                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116788564                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2669220                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2906790                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           386856775                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          301605234                       # The number of ROB writes
system.switch_cpus3.timesIdled                3178311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               23715381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105342550                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129622806                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105342550                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.545250                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.545250                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392889                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392889                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       628410999                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194258720                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138297355                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35796                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus4.numCycles               268123141                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21119909                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17316726                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2065729                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8741705                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8256041                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2167148                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        92352                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201516183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             120059532                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21119909                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10423189                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26406745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5866031                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10831026                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12415013                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2051727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    242520734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.951705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       216113989     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2861128      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3301651      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1820931      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2109916      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1150748      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          785923      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2047378      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12329070      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    242520734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078769                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447778                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199894749                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     12483367                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26196236                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       198949                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3747431                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3431091                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        19344                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     146564749                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        95780                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3747431                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       200205706                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4382409                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      7221336                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         26095821                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       868029                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146474241                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          223                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        230394                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       399962                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    203538184                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    682020695                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    682020695                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    173798346                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29739794                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        38214                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        21255                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2323411                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13979786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7621058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       200434                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1692135                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         146247758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        38287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        138198821                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       194485                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18297402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     42342260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    242520734                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569843                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260573                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    184293528     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23418422      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12577279      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8714622      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7615245      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3905393      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       934637      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       606656      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       454952      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    242520734                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          36239     12.18%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        127210     42.76%     54.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       134029     45.06%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    115673455     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2161991      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16925      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12780777      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7565673      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     138198821                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515430                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             297478                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    519410338                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    164584771                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    135911942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138496299                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       348841                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2463891                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          833                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1327                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       170147                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8462                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1528                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3747431                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3871981                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       151640                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    146286176                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        60771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13979786                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7621058                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        21241                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        105515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1327                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1195835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1160451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2356286                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    136170608                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12000504                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2028212                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19564150                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19051994                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7563646                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507866                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             135913854                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            135911942                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         80775312                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        211591287                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506901                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    102058779                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    125213751                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21073693                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34138                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2077561                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    238773303                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524404                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342725                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    187624055     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23719856      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9938526      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5975684      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4133354      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2671351      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1384579      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1115038      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2210860      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    238773303                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    102058779                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     125213751                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18966803                       # Number of memory references committed
system.switch_cpus4.commit.loads             11515892                       # Number of loads committed
system.switch_cpus4.commit.membars              17032                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17920204                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112885269                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2547507                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2210860                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           382849198                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          296322426                       # The number of ROB writes
system.switch_cpus4.timesIdled                3086751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               25602407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          102058779                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            125213751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    102058779                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.627144                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.627144                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380641                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380641                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       614245174                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      188627356                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      136781462                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34106                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               268123141                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19719490                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17606598                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1572555                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     13196164                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12873436                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1184981                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        47704                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    208375708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             111972793                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19719490                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     14058417                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24971891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5148837                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4868431                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12608612                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1543613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    241783509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.518931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.758801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       216811618     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3806415      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1921862      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3767582      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1210136      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3488427      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          549905      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          886499      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9341065      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    241783509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073546                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.417617                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       206342585                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6949596                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24922228                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        20109                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3548987                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1863230                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18467                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     125270021                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34895                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3548987                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       206574713                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4361096                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1865675                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24699067                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       733967                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     125092586                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          178                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         96728                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       563463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    163964875                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    566947314                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    566947314                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    133041294                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30923545                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16800                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8498                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1682343                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22553858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3665986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23663                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       832980                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         124445388                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        116551707                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        75763                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     22385996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     45890063                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    241783509                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482050                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.094954                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    190685082     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     16071187      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     17130882      7.09%     92.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9911983      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5117686      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1282002      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1520020      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        35403      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        29264      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    241783509                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         195303     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         79456     23.33%     80.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        65887     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     91404869     78.42%     78.42% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       914314      0.78%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8303      0.01%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20589524     17.67%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3634697      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     116551707                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.434695                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             340646                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    475303331                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    146848550                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    113595795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     116892353                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        91447                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4583224                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        84086                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3548987                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3506524                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        89951                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    124462338                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        16012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22553858                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3665986                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8495                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         41595                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1910                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1062766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       604276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1667042                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    115073136                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     20293825                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1478570                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   91                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23928314                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17494136                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3634489                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429180                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             113621829                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            113595795                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         68742950                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        149764707                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.423670                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.459006                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     90519188                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    101917509                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22549338                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1562669                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    238234522                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427803                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297515                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    200282651     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14915447      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9577693      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      3015427      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5003209      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       976005      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       619208      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       566770      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3278112      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    238234522                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     90519188                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     101917509                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21552527                       # Number of memory references committed
system.switch_cpus5.commit.loads             17970627                       # Number of loads committed
system.switch_cpus5.commit.membars               8354                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15636528                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         89069419                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1275044                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3278112                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           359422919                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          252485542                       # The number of ROB writes
system.switch_cpus5.timesIdled                4645920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               26339632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           90519188                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            101917509                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     90519188                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.962059                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.962059                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.337603                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.337603                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       534866900                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      148027498                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133027289                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16728                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               268123141                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19905141                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17960533                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1039637                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7515216                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7122129                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1100187                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46078                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    211032487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125159980                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19905141                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8222316                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24758497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3269337                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      14047391                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12107907                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1044691                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    252042069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       227283572     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          886799      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1806726      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          761980      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4119520      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3665331      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          708930      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1480547      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11328664      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    252042069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074239                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466800                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       209623650                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     15469157                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24667687                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        78385                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2203187                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1748081                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          507                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146768967                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2786                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2203187                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       209849476                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13631320                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1097670                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24539421                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       720992                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146691767                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1605                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        330978                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       251946                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         7387                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    172189776                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    690926795                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    690926795                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    152858900                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19330853                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        17025                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8588                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1750018                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34626232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17516528                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       160899                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       854171                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146410711                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        17076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        140787535                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        77773                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11230365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26963241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    252042069                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558587                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353964                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    201840014     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15124303      6.00%     86.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12363296      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5350845      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6734203      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6482573      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3675043      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       290166      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       181626      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    252042069                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         356128     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2752988     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        79798      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     88303685     62.72%     62.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1229900      0.87%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8432      0.01%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33769182     23.99%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17476336     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     140787535                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525085                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3188914                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022651                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    536883820                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157661810                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139593137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143976449                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       253999                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1329814                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          535                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3665                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       106977                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12428                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2203187                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       13168621                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       211256                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146427864                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34626232                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17516528                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8592                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        140724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           95                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3665                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       604970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       614612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1219582                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139808448                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33656806                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       979081                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   77                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            51131526                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18322944                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17474720                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521434                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139596960                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139593137                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75399221                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        148631553                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520631                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507289                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113458991                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    133333045                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13110552                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16994                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1062509                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    249838882                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533676                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355903                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201433040     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17707078      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8291026      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8185349      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2238394      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9465417      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       710988      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       519441      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1288149      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    249838882                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113458991                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     133333045                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50705954                       # Number of memory references committed
system.switch_cpus6.commit.loads             33296408                       # Number of loads committed
system.switch_cpus6.commit.membars               8484                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17607443                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118565041                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1291488                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1288149                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           394993992                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          295090610                       # The number of ROB writes
system.switch_cpus6.timesIdled                4590746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16081072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113458991                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            133333045                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113458991                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.363172                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.363172                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423160                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423160                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       691197787                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162080473                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      174791577                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16968                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               268123141                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        24053910                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     20027941                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2183306                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9142744                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8796183                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2587854                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       101228                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209276152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             131965892                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           24053910                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11384037                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27506333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6075533                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      10189293                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12992894                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2086596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    250844199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       223337866     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1686750      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2122516      0.85%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3385176      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1426367      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1825129      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2127303      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          973300      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13959792      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    250844199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089712                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492184                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       208041797                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     11542551                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27375020                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12971                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3871859                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3660659                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          562                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     161297889                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2694                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3871859                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208253551                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         672014                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles     10280480                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27176309                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       589978                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     160299040                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          146                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         84785                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       411908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    223888931                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    745440996                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    745440996                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    187440964                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        36447967                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        38859                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20270                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2073124                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15001902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7850256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        88212                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1776860                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         156508991                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        38998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        150185587                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       150005                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18914139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38472268                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1506                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    250844199                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598721                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320568                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    187206232     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     29024836     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11868480      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6648614      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      9012310      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2772667      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2727708      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1467690      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       115662      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    250844199                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1034953     79.05%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        140304     10.72%     89.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       133940     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    126524788     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2053212      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18589      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13762649      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7826349      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     150185587                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560137                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1309197                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    552674575                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    175462854                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    146284055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     151494784                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       111120                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2819154                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       108673                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3871859                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         511157                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        64705                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    156547995                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       122496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15001902                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7850256                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20269                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         56441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           70                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          729                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1294024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1226379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2520403                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    147576072                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13539342                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2609515                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21364958                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20871597                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7825616                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550404                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             146284524                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            146284055                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         87647402                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        235437784                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545585                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372274                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    109048998                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    134373958                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     22174731                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2202039                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    246972340                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544085                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.364145                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    190098931     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28823334     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10462402      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5217157      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4769087      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2002460      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1981045      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       943961      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2673963      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    246972340                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    109048998                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     134373958                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19924331                       # Number of memory references committed
system.switch_cpus7.commit.loads             12182748                       # Number of loads committed
system.switch_cpus7.commit.membars              18704                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19477249                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        120980311                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2774835                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2673963                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           400846312                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          316969252                       # The number of ROB writes
system.switch_cpus7.timesIdled                3170676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17278942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          109048998                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            134373958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    109048998                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.458740                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.458740                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406712                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406712                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       664035332                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      204405886                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      149191035                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37460                       # number of misc regfile writes
system.l20.replacements                         24201                       # number of replacements
system.l20.tagsinuse                      4095.563720                       # Cycle average of tags in use
system.l20.total_refs                          384173                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28297                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.576457                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.288410                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.056439                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2653.125337                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1395.093533                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009104                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647736                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340599                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48684                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48685                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14781                       # number of Writeback hits
system.l20.Writeback_hits::total                14781                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48821                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48822                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48821                       # number of overall hits
system.l20.overall_hits::total                  48822                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24160                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24198                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24161                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24199                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24161                       # number of overall misses
system.l20.overall_misses::total                24199                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     32156477                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12599684383                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12631840860                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     32156477                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12599994754                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12632151231                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     32156477                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12599994754                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12632151231                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72844                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72883                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14781                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14781                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72982                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73021                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72982                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73021                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.331668                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332012                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331054                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331398                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331054                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331398                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 846223.078947                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521510.115190                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522020.037193                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 846223.078947                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521501.376350                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522011.291004                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 846223.078947                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521501.376350                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522011.291004                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4414                       # number of writebacks
system.l20.writebacks::total                     4414                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24160                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24198                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24161                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24199                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24161                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24199                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     29425724                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10864223789                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10893649513                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     29425724                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10864462360                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10893888084                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     29425724                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10864462360                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10893888084                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.331668                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332012                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331054                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331398                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331054                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331398                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 774361.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449678.136962                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450188.011943                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 774361.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449669.399445                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450179.267077                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 774361.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449669.399445                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450179.267077                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14009                       # number of replacements
system.l21.tagsinuse                      4095.469725                       # Cycle average of tags in use
system.l21.total_refs                          406280                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18102                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.443929                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.383258                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.831078                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2794.481088                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1209.774300                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020357                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001912                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.682246                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.295355                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        42512                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42513                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24201                       # number of Writeback hits
system.l21.Writeback_hits::total                24201                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          159                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        42671                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42672                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        42671                       # number of overall hits
system.l21.overall_hits::total                  42672                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13963                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14000                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13968                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14005                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13968                       # number of overall misses
system.l21.overall_misses::total                14005                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28493534                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7147630531                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7176124065                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3112313                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3112313                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28493534                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7150742844                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7179236378                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28493534                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7150742844                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7179236378                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        56475                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              56513                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24201                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24201                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          164                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              164                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        56639                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               56677                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        56639                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              56677                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.247242                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.247731                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.030488                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.030488                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.246615                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.247102                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.246615                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.247102                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 770095.513514                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 511897.910979                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 512580.290357                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 622462.600000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 622462.600000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 770095.513514                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 511937.488832                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 512619.520029                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 770095.513514                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 511937.488832                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 512619.520029                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8583                       # number of writebacks
system.l21.writebacks::total                     8583                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13963                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14000                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13968                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14005                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13968                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14005                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25821205                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6143499792                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6169320997                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2751732                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2751732                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25821205                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6146251524                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6172072729                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25821205                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6146251524                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6172072729                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247242                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.247731                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.030488                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.030488                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.246615                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.247102                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.246615                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.247102                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 697870.405405                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 439984.229177                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 440665.785500                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 550346.400000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 550346.400000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 697870.405405                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 440023.734536                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 440704.943163                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 697870.405405                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 440023.734536                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 440704.943163                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8894                       # number of replacements
system.l22.tagsinuse                      4095.375890                       # Cycle average of tags in use
system.l22.total_refs                          304886                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12987                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.476245                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.618211                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.424233                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2520.322509                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1485.010935                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019194                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002789                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.615313                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.362551                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999848                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        34031                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34033                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10547                       # number of Writeback hits
system.l22.Writeback_hits::total                10547                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          161                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  161                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        34192                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34194                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        34192                       # number of overall hits
system.l22.overall_hits::total                  34194                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8853                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8892                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8853                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8892                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8853                       # number of overall misses
system.l22.overall_misses::total                 8892                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     32397623                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3965312156                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3997709779                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     32397623                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3965312156                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3997709779                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     32397623                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3965312156                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3997709779                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42884                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42925                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10547                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10547                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          161                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        43045                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               43086                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        43045                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              43086                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.206441                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.207152                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205668                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.206378                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205668                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.206378                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 830708.282051                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 447906.038179                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 449584.995389                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 830708.282051                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 447906.038179                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 449584.995389                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 830708.282051                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 447906.038179                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 449584.995389                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4673                       # number of writebacks
system.l22.writebacks::total                     4673                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8853                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8892                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8853                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8892                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8853                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8892                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29597423                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3329455407                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3359052830                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29597423                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3329455407                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3359052830                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29597423                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3329455407                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3359052830                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206441                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.207152                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205668                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.206378                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205668                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.206378                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 758908.282051                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 376082.165029                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 377761.226946                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 758908.282051                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 376082.165029                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 377761.226946                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 758908.282051                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 376082.165029                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 377761.226946                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8893                       # number of replacements
system.l23.tagsinuse                      4095.380408                       # Cycle average of tags in use
system.l23.total_refs                          304873                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12986                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.477052                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.616170                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.612572                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2520.857301                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1484.294365                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019193                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002835                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.615444                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.362377                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        34018                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  34020                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10546                       # number of Writeback hits
system.l23.Writeback_hits::total                10546                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          162                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  162                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        34180                       # number of demand (read+write) hits
system.l23.demand_hits::total                   34182                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        34180                       # number of overall hits
system.l23.overall_hits::total                  34182                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8852                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8892                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8852                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8892                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8852                       # number of overall misses
system.l23.overall_misses::total                 8892                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31330995                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4045005503                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4076336498                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31330995                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4045005503                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4076336498                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31330995                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4045005503                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4076336498                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        42870                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              42912                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10546                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10546                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          162                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        43032                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               43074                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        43032                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              43074                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.206485                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.207215                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.205707                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.206435                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.205707                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.206435                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 783274.875000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 456959.501017                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 458427.406433                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 783274.875000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 456959.501017                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 458427.406433                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 783274.875000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 456959.501017                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 458427.406433                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4673                       # number of writebacks
system.l23.writebacks::total                     4673                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8851                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8891                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8851                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8891                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8851                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8891                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     28457399                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3408923748                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3437381147                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     28457399                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3408923748                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3437381147                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     28457399                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3408923748                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3437381147                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.206461                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.207191                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.205684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.206412                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.205684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.206412                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 711434.975000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 385145.604790                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 386613.558317                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 711434.975000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 385145.604790                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 386613.558317                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 711434.975000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 385145.604790                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 386613.558317                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14363                       # number of replacements
system.l24.tagsinuse                      4095.477888                       # Cycle average of tags in use
system.l24.total_refs                          406572                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18456                       # Sample count of references to valid blocks.
system.l24.avg_refs                         22.029259                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           82.742509                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.620630                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2816.075374                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1189.039375                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020201                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001861                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.687518                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.290293                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        42821                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  42822                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           24185                       # number of Writeback hits
system.l24.Writeback_hits::total                24185                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          159                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        42980                       # number of demand (read+write) hits
system.l24.demand_hits::total                   42981                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        42980                       # number of overall hits
system.l24.overall_hits::total                  42981                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        14316                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14353                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            6                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        14322                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14359                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        14322                       # number of overall misses
system.l24.overall_misses::total                14359                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     32213161                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   7240364313                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     7272577474                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      3656910                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      3656910                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     32213161                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   7244021223                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      7276234384                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     32213161                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   7244021223                       # number of overall miss cycles
system.l24.overall_miss_latency::total     7276234384                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        57137                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              57175                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        24185                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            24185                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          165                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              165                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        57302                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               57340                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        57302                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              57340                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.250556                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.251036                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.036364                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.036364                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.249939                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.250419                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.249939                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.250419                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 505753.304904                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 506693.894935                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       609485                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       609485                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 505796.761835                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 506736.846856                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 870625.972973                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 505796.761835                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 506736.846856                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                8657                       # number of writebacks
system.l24.writebacks::total                     8657                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        14316                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14353                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            6                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        14322                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14359                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        14322                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14359                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   6211943217                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   6241499115                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      3225111                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      3225111                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   6215168328                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   6244724226                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     29555898                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   6215168328                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   6244724226                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.250556                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.251036                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.036364                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.036364                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.249939                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.250419                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.249939                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.250419                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 433916.123009                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 434856.762698                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 537518.500000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 537518.500000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 433959.525765                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 434899.660561                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 798808.054054                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 433959.525765                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 434899.660561                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         15314                       # number of replacements
system.l25.tagsinuse                      4095.798763                       # Cycle average of tags in use
system.l25.total_refs                          222416                       # Total number of references to valid blocks.
system.l25.sampled_refs                         19410                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.458836                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           52.264114                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.485427                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2969.297490                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1066.751732                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012760                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001827                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.724926                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.260437                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        41309                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  41310                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            7212                       # number of Writeback hits
system.l25.Writeback_hits::total                 7212                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           76                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        41385                       # number of demand (read+write) hits
system.l25.demand_hits::total                   41386                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        41385                       # number of overall hits
system.l25.overall_hits::total                  41386                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        15280                       # number of ReadReq misses
system.l25.ReadReq_misses::total                15314                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        15280                       # number of demand (read+write) misses
system.l25.demand_misses::total                 15314                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        15280                       # number of overall misses
system.l25.overall_misses::total                15314                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     29743033                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6663586191                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6693329224                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     29743033                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6663586191                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6693329224                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     29743033                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6663586191                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6693329224                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        56589                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              56624                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         7212                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             7212                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           76                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        56665                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               56700                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        56665                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              56700                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.270017                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.270451                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.269655                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.270088                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.269655                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.270088                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 436098.572709                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 437072.562622                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 436098.572709                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 437072.562622                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 436098.572709                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 437072.562622                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2300                       # number of writebacks
system.l25.writebacks::total                     2300                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        15280                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           15314                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        15280                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            15314                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        15280                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           15314                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     27300930                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5565970028                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5593270958                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     27300930                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5565970028                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5593270958                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     27300930                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5565970028                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5593270958                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.270017                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.270451                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.269655                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.270088                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.269655                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.270088                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 802968.529412                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 364265.054188                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 365239.059553                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 802968.529412                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 364265.054188                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 365239.059553                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 802968.529412                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 364265.054188                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 365239.059553                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         28839                       # number of replacements
system.l26.tagsinuse                      4095.911117                       # Cycle average of tags in use
system.l26.total_refs                          391155                       # Total number of references to valid blocks.
system.l26.sampled_refs                         32935                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.876575                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.247149                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.607315                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3340.772950                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           740.283703                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002502                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001125                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.815618                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.180733                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53104                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53105                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           21687                       # number of Writeback hits
system.l26.Writeback_hits::total                21687                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        53182                       # number of demand (read+write) hits
system.l26.demand_hits::total                   53183                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        53182                       # number of overall hits
system.l26.overall_hits::total                  53183                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        28798                       # number of ReadReq misses
system.l26.ReadReq_misses::total                28839                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        28798                       # number of demand (read+write) misses
system.l26.demand_misses::total                 28839                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        28798                       # number of overall misses
system.l26.overall_misses::total                28839                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     37435288                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  15216329359                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    15253764647                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     37435288                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  15216329359                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     15253764647                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     37435288                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  15216329359                       # number of overall miss cycles
system.l26.overall_miss_latency::total    15253764647                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        81902                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              81944                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        21687                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            21687                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        81980                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               82022                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        81980                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              82022                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.351615                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.351935                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.351281                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.351601                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.351281                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.351601                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 913055.804878                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 528381.462567                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528928.348660                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 913055.804878                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 528381.462567                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528928.348660                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 913055.804878                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 528381.462567                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528928.348660                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5261                       # number of writebacks
system.l26.writebacks::total                     5261                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        28798                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           28839                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        28798                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            28839                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        28798                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           28839                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     34489011                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  13147364399                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  13181853410                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     34489011                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  13147364399                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  13181853410                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     34489011                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  13147364399                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  13181853410                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.351615                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.351935                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.351281                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.351601                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.351281                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.351601                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 841195.390244                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 456537.412286                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457084.275114                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 841195.390244                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 456537.412286                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 457084.275114                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 841195.390244                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 456537.412286                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 457084.275114                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          6657                       # number of replacements
system.l27.tagsinuse                      4095.193620                       # Cycle average of tags in use
system.l27.total_refs                          289941                       # Total number of references to valid blocks.
system.l27.sampled_refs                         10753                       # Sample count of references to valid blocks.
system.l27.avg_refs                         26.963731                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          121.079872                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    17.567916                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2287.493448                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1669.052383                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029561                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004289                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.558470                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.407483                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999803                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        31673                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  31675                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10062                       # number of Writeback hits
system.l27.Writeback_hits::total                10062                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          221                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  221                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        31894                       # number of demand (read+write) hits
system.l27.demand_hits::total                   31896                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        31894                       # number of overall hits
system.l27.overall_hits::total                  31896                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         6618                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 6657                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         6618                       # number of demand (read+write) misses
system.l27.demand_misses::total                  6657                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         6618                       # number of overall misses
system.l27.overall_misses::total                 6657                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     47410573                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   2956550526                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3003961099                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     47410573                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   2956550526                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3003961099                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     47410573                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   2956550526                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3003961099                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        38291                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              38332                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10062                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10062                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          221                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              221                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        38512                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               38553                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        38512                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              38553                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.172834                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.173667                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.171843                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.172671                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.171843                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.172671                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1215655.717949                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 446743.808704                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 451248.475139                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1215655.717949                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 446743.808704                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 451248.475139                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1215655.717949                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 446743.808704                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 451248.475139                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                3880                       # number of writebacks
system.l27.writebacks::total                     3880                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         6618                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            6657                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         6618                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             6657                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         6618                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            6657                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     44609374                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2481241573                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2525850947                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     44609374                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2481241573                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2525850947                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     44609374                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2481241573                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2525850947                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.172834                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.173667                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.171843                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.172671                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.171843                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.172671                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1143830.102564                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 374923.175128                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 379427.812378                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1143830.102564                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 374923.175128                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 379427.812378                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1143830.102564                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 374923.175128                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 379427.812378                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.398124                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012379664                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913761.179584                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.398124                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059933                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.845189                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12371615                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12371615                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12371615                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12371615                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12371615                       # number of overall hits
system.cpu0.icache.overall_hits::total       12371615                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     40301032                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     40301032                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     40301032                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     40301032                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     40301032                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     40301032                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12371670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12371670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12371670                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12371670                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12371670                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12371670                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 732746.036364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 732746.036364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 732746.036364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 732746.036364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 732746.036364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 732746.036364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     32594608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32594608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     32594608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32594608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     32594608                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32594608                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 835759.179487                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 835759.179487                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 835759.179487                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 835759.179487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 835759.179487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 835759.179487                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72982                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180700692                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73238                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2467.307846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.195248                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.804752                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914825                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085175                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8578261                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8578261                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19678                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15686925                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15686925                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15686925                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15686925                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186499                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186499                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187336                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187336                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187336                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187336                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42828560288                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42828560288                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72509520                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72509520                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42901069808                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42901069808                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42901069808                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42901069808                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8764760                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8764760                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15874261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15874261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15874261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15874261                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021278                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021278                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011801                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011801                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011801                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011801                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229644.986236                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229644.986236                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86630.250896                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86630.250896                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 229006.009566                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 229006.009566                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 229006.009566                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 229006.009566                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14781                       # number of writebacks
system.cpu0.dcache.writebacks::total            14781                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113655                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113655                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114354                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114354                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72844                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72982                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72982                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15998894447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15998894447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9218010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9218010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16008112457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16008112457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16008112457                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16008112457                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219632.288823                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219632.288823                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66797.173913                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66797.173913                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219343.296388                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219343.296388                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219343.296388                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219343.296388                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.089422                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007980316                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1938423.684615                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.089422                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059438                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831874                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12417870                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12417870                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12417870                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12417870                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12417870                       # number of overall hits
system.cpu1.icache.overall_hits::total       12417870                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     32220788                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     32220788                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     32220788                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     32220788                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     32220788                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     32220788                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12417919                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12417919                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12417919                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12417919                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12417919                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12417919                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 657567.102041                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 657567.102041                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 657567.102041                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 657567.102041                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 657567.102041                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 657567.102041                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28879417                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28879417                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28879417                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28879417                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28879417                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28879417                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 759984.657895                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 759984.657895                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 759984.657895                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 759984.657895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 759984.657895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 759984.657895                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 56639                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172294131                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 56895                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3028.282468                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.896314                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.103686                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913657                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086343                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8754237                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8754237                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7409922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7409922                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18083                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18083                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17055                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17055                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16164159                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16164159                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16164159                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16164159                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       193457                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       193457                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5725                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5725                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       199182                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        199182                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       199182                       # number of overall misses
system.cpu1.dcache.overall_misses::total       199182                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  45619293006                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  45619293006                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2273562502                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2273562502                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47892855508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47892855508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47892855508                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47892855508                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8947694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8947694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7415647                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7415647                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17055                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17055                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16363341                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16363341                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16363341                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16363341                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021621                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021621                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000772                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000772                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012172                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012172                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012172                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012172                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 235811.022636                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 235811.022636                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 397128.821310                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 397128.821310                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240447.708668                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240447.708668                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240447.708668                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240447.708668                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     15205570                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 176808.953488                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24201                       # number of writebacks
system.cpu1.dcache.writebacks::total            24201                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       136982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       136982                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5561                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5561                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       142543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       142543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       142543                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       142543                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        56475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56475                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          164                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        56639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        56639                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56639                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10055058226                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10055058226                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     13455645                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     13455645                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10068513871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10068513871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10068513871                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10068513871                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006312                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006312                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003461                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003461                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003461                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003461                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178044.413032                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 178044.413032                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 82046.615854                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82046.615854                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 177766.448401                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 177766.448401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 177766.448401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 177766.448401                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               514.967403                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007099415                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1951743.052326                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.967403                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064050                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.825268                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12836313                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12836313                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12836313                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12836313                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12836313                       # number of overall hits
system.cpu2.icache.overall_hits::total       12836313                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37634451                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37634451                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37634451                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37634451                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37634451                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37634451                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12836367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12836367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12836367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12836367                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12836367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12836367                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 696934.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 696934.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 696934.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 696934.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 696934.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 696934.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32893014                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32893014                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32893014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32893014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32893014                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32893014                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 802268.634146                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 802268.634146                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 802268.634146                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 802268.634146                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 802268.634146                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 802268.634146                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 43045                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166531111                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 43301                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3845.895268                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.571761                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.428239                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912390                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087610                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8834262                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8834262                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7436540                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7436540                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19519                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19519                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17907                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17907                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16270802                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16270802                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16270802                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16270802                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       137768                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       137768                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          949                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          949                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138717                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138717                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138717                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138717                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25362125320                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25362125320                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     79645847                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     79645847                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25441771167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25441771167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25441771167                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25441771167                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8972030                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8972030                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7437489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7437489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17907                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17907                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16409519                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16409519                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16409519                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16409519                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015355                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015355                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008453                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008453                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008453                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008453                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184093.006504                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184093.006504                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83926.076923                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83926.076923                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 183407.737819                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 183407.737819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 183407.737819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 183407.737819                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10547                       # number of writebacks
system.cpu2.dcache.writebacks::total            10547                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        94884                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        94884                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          788                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          788                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        95672                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        95672                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        95672                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        95672                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42884                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42884                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          161                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        43045                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        43045                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        43045                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        43045                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6256767943                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6256767943                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10380160                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10380160                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6267148103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6267148103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6267148103                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6267148103                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002623                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002623                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145899.821449                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 145899.821449                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64473.043478                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64473.043478                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 145595.263166                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 145595.263166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 145595.263166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 145595.263166                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.029462                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007090331                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947950.350097                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.029462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065752                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826970                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12827229                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12827229                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12827229                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12827229                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12827229                       # number of overall hits
system.cpu3.icache.overall_hits::total       12827229                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     36713739                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     36713739                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     36713739                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     36713739                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     36713739                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     36713739                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12827282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12827282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12827282                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12827282                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12827282                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12827282                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 692712.056604                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 692712.056604                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 692712.056604                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 692712.056604                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 692712.056604                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 692712.056604                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     31840171                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     31840171                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     31840171                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     31840171                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     31840171                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     31840171                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 758099.309524                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 758099.309524                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 758099.309524                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 758099.309524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 758099.309524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 758099.309524                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 43032                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166523953                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 43288                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3846.884887                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.570966                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.429034                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912387                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087613                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8830653                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8830653                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7433001                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7433001                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19518                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19518                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17898                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17898                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16263654                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16263654                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16263654                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16263654                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       137515                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       137515                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          956                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          956                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138471                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138471                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138471                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138471                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  25673476610                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  25673476610                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     80480280                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     80480280                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  25753956890                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  25753956890                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  25753956890                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  25753956890                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8968168                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8968168                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7433957                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7433957                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17898                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17898                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16402125                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16402125                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16402125                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16402125                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015334                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008442                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008442                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008442                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008442                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186695.826710                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186695.826710                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84184.393305                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84184.393305                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185988.090575                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185988.090575                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185988.090575                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185988.090575                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10546                       # number of writebacks
system.cpu3.dcache.writebacks::total            10546                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        94645                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        94645                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          794                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          794                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        95439                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        95439                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        95439                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        95439                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        42870                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42870                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          162                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        43032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        43032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        43032                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        43032                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6335588786                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6335588786                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10451761                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10451761                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6346040547                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6346040547                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6346040547                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6346040547                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147786.069186                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 147786.069186                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64517.043210                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64517.043210                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147472.591258                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147472.591258                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147472.591258                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147472.591258                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.250723                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1007977411                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1938418.098077                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.250723                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059697                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832133                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12414965                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12414965                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12414965                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12414965                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12414965                       # number of overall hits
system.cpu4.icache.overall_hits::total       12414965                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     37669290                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     37669290                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     37669290                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     37669290                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     37669290                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     37669290                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12415013                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12415013                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12415013                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12415013                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12415013                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12415013                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 784776.875000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 784776.875000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 784776.875000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 784776.875000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32636943                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32636943                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     32636943                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32636943                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 858866.921053                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 858866.921053                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 57302                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172297894                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 57558                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2993.465617                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.895273                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.104727                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913653                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086347                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8759273                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8759273                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7408657                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7408657                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18077                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18077                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17053                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17053                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16167930                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16167930                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16167930                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16167930                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       195455                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       195455                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5738                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5738                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       201193                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        201193                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       201193                       # number of overall misses
system.cpu4.dcache.overall_misses::total       201193                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  45857081654                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  45857081654                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2257957623                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2257957623                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  48115039277                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  48115039277                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  48115039277                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  48115039277                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8954728                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8954728                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7414395                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7414395                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17053                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17053                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16369123                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16369123                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16369123                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16369123                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021827                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021827                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000774                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000774                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012291                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012291                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012291                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012291                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234617.081446                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234617.081446                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 393509.519519                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 393509.519519                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 239148.674541                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 239148.674541                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 239148.674541                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 239148.674541                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     17416507                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 197914.852273                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        24185                       # number of writebacks
system.cpu4.dcache.writebacks::total            24185                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       138318                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       138318                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5573                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5573                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       143891                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       143891                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       143891                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       143891                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        57137                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        57137                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          165                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          165                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        57302                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        57302                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        57302                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        57302                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  10171758334                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  10171758334                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     14084793                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     14084793                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  10185843127                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10185843127                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  10185843127                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10185843127                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006381                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006381                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003501                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003501                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178024.018307                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178024.018307                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 85362.381818                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 85362.381818                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 177757.200918                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 177757.200918                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 177757.200918                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 177757.200918                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.177944                       # Cycle average of tags in use
system.cpu5.icache.total_refs               926427109                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1648446.813167                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.122039                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.055904                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054683                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896118                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12608562                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12608562                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12608562                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12608562                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12608562                       # number of overall hits
system.cpu5.icache.overall_hits::total       12608562                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     41585901                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     41585901                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     41585901                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     41585901                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     41585901                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     41585901                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12608612                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12608612                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12608612                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12608612                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12608612                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12608612                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 831718.020000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 831718.020000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 831718.020000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     30109929                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     30109929                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     30109929                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 860283.685714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 56665                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224218292                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 56921                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3939.113719                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   201.602814                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    54.397186                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.787511                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.212489                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18534501                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18534501                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3564618                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3564618                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8422                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8422                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8364                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8364                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     22099119                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        22099119                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     22099119                       # number of overall hits
system.cpu5.dcache.overall_hits::total       22099119                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       195192                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       195192                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          370                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          370                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       195562                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        195562                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       195562                       # number of overall misses
system.cpu5.dcache.overall_misses::total       195562                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  44908575385                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  44908575385                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     31997811                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     31997811                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  44940573196                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  44940573196                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  44940573196                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  44940573196                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18729693                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18729693                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3564988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3564988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8364                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8364                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     22294681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     22294681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     22294681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     22294681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010422                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010422                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008772                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008772                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008772                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008772                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230073.852335                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230073.852335                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86480.570270                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86480.570270                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229802.176271                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229802.176271                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229802.176271                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229802.176271                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7212                       # number of writebacks
system.cpu5.dcache.writebacks::total             7212                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       138603                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       138603                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          294                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       138897                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       138897                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       138897                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       138897                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        56589                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        56589                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           76                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        56665                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        56665                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        56665                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        56665                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9496900542                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9496900542                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4940239                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4940239                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9501840781                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9501840781                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9501840781                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9501840781                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002542                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002542                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 167822.377883                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 167822.377883                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65003.144737                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65003.144737                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 167684.475090                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 167684.475090                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 167684.475090                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 167684.475090                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               580.450737                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1037049178                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772733.637607                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.312737                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.138000                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064604                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865606                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930210                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12107852                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12107852                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12107852                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12107852                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12107852                       # number of overall hits
system.cpu6.icache.overall_hits::total       12107852                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48651050                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48651050                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48651050                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48651050                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48651050                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48651050                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12107907                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12107907                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12107907                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12107907                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12107907                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12107907                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 884564.545455                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 884564.545455                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 884564.545455                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 884564.545455                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 884564.545455                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 884564.545455                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     37890048                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     37890048                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     37890048                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     37890048                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     37890048                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     37890048                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       902144                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       902144                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       902144                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       902144                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       902144                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       902144                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 81980                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448703584                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82236                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5456.291454                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908056                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091944                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437141                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562859                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31756501                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31756501                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17392050                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17392050                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8500                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8500                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8484                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8484                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     49148551                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        49148551                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     49148551                       # number of overall hits
system.cpu6.dcache.overall_hits::total       49148551                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       295388                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       295388                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          280                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          280                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       295668                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        295668                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       295668                       # number of overall misses
system.cpu6.dcache.overall_misses::total       295668                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  74283237341                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  74283237341                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     27545699                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     27545699                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  74310783040                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  74310783040                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  74310783040                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  74310783040                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     32051889                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32051889                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17392330                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17392330                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8484                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8484                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49444219                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49444219                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49444219                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49444219                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009216                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005980                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005980                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005980                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005980                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251476.828243                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251476.828243                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 98377.496429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 98377.496429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 251331.841931                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 251331.841931                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 251331.841931                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 251331.841931                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21687                       # number of writebacks
system.cpu6.dcache.writebacks::total            21687                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       213486                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       213486                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          202                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          202                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       213688                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       213688                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       213688                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       213688                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81902                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81902                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        81980                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        81980                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        81980                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        81980                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  19091504043                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  19091504043                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5325655                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5325655                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  19096829698                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  19096829698                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  19096829698                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  19096829698                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 233101.805121                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 233101.805121                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68277.628205                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68277.628205                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 232944.982898                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 232944.982898                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 232944.982898                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 232944.982898                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.158209                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1010355361                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2037006.776210                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.158209                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.064356                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.793523                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12992841                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12992841                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12992841                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12992841                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12992841                       # number of overall hits
system.cpu7.icache.overall_hits::total       12992841                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     70690170                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     70690170                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     70690170                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     70690170                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     70690170                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     70690170                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12992894                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12992894                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12992894                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12992894                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12992894                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12992894                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1333776.792453                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1333776.792453                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1333776.792453                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1333776.792453                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1333776.792453                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1333776.792453                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     47865965                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     47865965                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     47865965                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     47865965                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     47865965                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     47865965                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1167462.560976                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1167462.560976                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1167462.560976                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1167462.560976                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1167462.560976                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1167462.560976                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 38512                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164471047                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 38768                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4242.443433                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.229637                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.770363                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911053                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088947                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     10367527                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       10367527                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7701487                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7701487                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19967                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19967                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18730                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18730                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     18069014                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        18069014                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     18069014                       # number of overall hits
system.cpu7.dcache.overall_hits::total       18069014                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        98977                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        98977                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2255                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2255                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       101232                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        101232                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       101232                       # number of overall misses
system.cpu7.dcache.overall_misses::total       101232                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13380280230                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13380280230                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    145216133                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    145216133                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13525496363                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13525496363                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13525496363                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13525496363                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10466504                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10466504                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7703742                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7703742                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18730                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18730                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18170246                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18170246                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18170246                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18170246                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009457                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000293                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005571                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005571                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 135185.752549                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 135185.752549                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64397.398226                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64397.398226                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 133608.901958                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133608.901958                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 133608.901958                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133608.901958                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10062                       # number of writebacks
system.cpu7.dcache.writebacks::total            10062                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        60686                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        60686                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         2034                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2034                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        62720                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        62720                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        62720                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        62720                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        38291                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        38291                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          221                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        38512                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        38512                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        38512                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        38512                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5072874825                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5072874825                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     16142438                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     16142438                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5089017263                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5089017263                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5089017263                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5089017263                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 132482.171398                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 132482.171398                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73042.705882                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73042.705882                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 132141.079741                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132141.079741                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 132141.079741                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132141.079741                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
