Analysis & Synthesis report for FPGARoverProgram
Wed May 17 16:05:37 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |GeneralControlScheme_v2|UART_RX:inst4|r_SM_Main
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: ControlPAP:inst
 14. Parameter Settings for User Entity Instance: UART_RX:inst4
 15. Parameter Settings for User Entity Instance: PLL_servo:inst1|altpll:altpll_component
 16. Parameter Settings for Inferred Entity Instance: PWM:inst2|lpm_mult:Mult0
 17. altpll Parameter Settings by Entity Instance
 18. lpm_mult Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 17 16:05:37 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; FPGARoverProgram                            ;
; Top-level Entity Name              ; GeneralControlScheme_v2                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 169                                         ;
;     Total combinational functions  ; 169                                         ;
;     Dedicated logic registers      ; 78                                          ;
; Total registers                    ; 78                                          ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+----------------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                                     ; Setting                 ; Default Value      ;
+----------------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                                     ; 10M08SAU169C8GES        ;                    ;
; Top-level entity name                                                      ; GeneralControlScheme_v2 ; FPGARoverProgram   ;
; Family name                                                                ; MAX 10                  ; Cyclone V          ;
; Use smart compilation                                                      ; Off                     ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                      ; On                 ;
; Enable compact report table                                                ; Off                     ; Off                ;
; Restructure Multiplexers                                                   ; Auto                    ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                     ; Off                ;
; Preserve fewer node names                                                  ; On                      ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable                  ; Enable             ;
; Verilog Version                                                            ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                    ; Auto               ;
; Safe State Machine                                                         ; Off                     ; Off                ;
; Extract Verilog State Machines                                             ; On                      ; On                 ;
; Extract VHDL State Machines                                                ; On                      ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                      ; On                 ;
; Parallel Synthesis                                                         ; On                      ; On                 ;
; DSP Block Balancing                                                        ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                                         ; On                      ; On                 ;
; Power-Up Don't Care                                                        ; On                      ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                     ; Off                ;
; Remove Duplicate Registers                                                 ; On                      ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                     ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                     ; Off                ;
; Ignore SOFT Buffers                                                        ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                     ; Off                ;
; Optimization Technique                                                     ; Balanced                ; Balanced           ;
; Carry Chain Length                                                         ; 70                      ; 70                 ;
; Auto Carry Chains                                                          ; On                      ; On                 ;
; Auto Open-Drain Pins                                                       ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                     ; Off                ;
; Auto ROM Replacement                                                       ; On                      ; On                 ;
; Auto RAM Replacement                                                       ; On                      ; On                 ;
; Auto DSP Block Replacement                                                 ; On                      ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                      ; On                 ;
; Strict RAM Replacement                                                     ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                          ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                     ; Off                ;
; Auto RAM Block Balancing                                                   ; On                      ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                     ; Off                ;
; Auto Resource Sharing                                                      ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                     ; Off                ;
; Timing-Driven Synthesis                                                    ; On                      ; On                 ;
; Report Parameter Settings                                                  ; On                      ; On                 ;
; Report Source Assignments                                                  ; On                      ; On                 ;
; Report Connectivity Checks                                                 ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                     ; Off                ;
; Synchronization Register Chain Length                                      ; 2                       ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation ;
; HDL message level                                                          ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                     ; 100                ;
; Clock MUX Protection                                                       ; On                      ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                     ; Off                ;
; Block Design Naming                                                        ; Auto                    ; Auto               ;
; SDC constraint protection                                                  ; Off                     ; Off                ;
; Synthesis Effort                                                           ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                      ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                     ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                      ; On                 ;
+----------------------------------------------------------------------------+-------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; ControlPAP.vhd                   ; yes             ; User VHDL File                     ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/ControlPAP.vhd              ;         ;
; UART_RX.vhd                      ; yes             ; User VHDL File                     ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/UART_RX.vhd                 ;         ;
; SerialReciever_v2.vhd            ; yes             ; User VHDL File                     ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever_v2.vhd       ;         ;
; selector_angulo_v2.vhd           ; yes             ; User VHDL File                     ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/selector_angulo_v2.vhd      ;         ;
; GeneralControlScheme_v2.bdf      ; yes             ; User Block Diagram/Schematic File  ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/GeneralControlScheme_v2.bdf ;         ;
; pwm.vhd                          ; yes             ; Auto-Found VHDL File               ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pwm.vhd                     ;         ;
; pll_servo.vhd                    ; yes             ; Auto-Found Wizard-Generated File   ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pll_servo.vhd               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                          ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;         ;
; db/pll_servo_altpll.v            ; yes             ; Auto-Generated Megafunction        ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/db/pll_servo_altpll.v       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                                        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc                                        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                        ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                        ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf                                        ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/csa_add.inc                                         ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.inc                                        ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muleabz.inc                                         ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mul_lfrg.inc                                        ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mul_boothc.inc                                      ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                    ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                  ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc                                         ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf                                        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                     ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/addcore.inc                                         ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/look_add.inc                                        ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                             ;         ;
; db/add_sub_0qg.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/db/add_sub_0qg.tdf          ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.tdf                                        ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 169         ;
;                                             ;             ;
; Total combinational functions               ; 169         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 41          ;
;     -- 3 input functions                    ; 36          ;
;     -- <=2 input functions                  ; 92          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 88          ;
;     -- arithmetic mode                      ; 81          ;
;                                             ;             ;
; Total registers                             ; 78          ;
;     -- Dedicated logic registers            ; 78          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 14          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; reloj~input ;
; Maximum fan-out                             ; 63          ;
; Total fan-out                               ; 691         ;
; Average fan-out                             ; 2.50        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                  ; Entity Name             ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |GeneralControlScheme_v2                       ; 169 (0)             ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 14   ; 0            ; 0          ; |GeneralControlScheme_v2                                                                                                             ; GeneralControlScheme_v2 ; work         ;
;    |ControlPAP:inst|                           ; 42 (42)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|ControlPAP:inst                                                                                             ; ControlPAP              ; work         ;
;    |PLL_servo:inst1|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PLL_servo:inst1                                                                                             ; PLL_servo               ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PLL_servo:inst1|altpll:altpll_component                                                                     ; altpll                  ; work         ;
;          |PLL_servo_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PLL_servo:inst1|altpll:altpll_component|PLL_servo_altpll:auto_generated                                     ; PLL_servo_altpll        ; work         ;
;    |PWM:inst2|                                 ; 68 (49)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PWM:inst2                                                                                                   ; PWM                     ; work         ;
;       |lpm_mult:Mult0|                         ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PWM:inst2|lpm_mult:Mult0                                                                                    ; lpm_mult                ; work         ;
;          |multcore:mult_core|                  ; 19 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PWM:inst2|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore                ; work         ;
;             |mpar_add:padder|                  ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PWM:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add                ; work         ;
;                |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PWM:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub             ; work         ;
;                   |add_sub_0qg:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|PWM:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0qg:auto_generated ; add_sub_0qg             ; work         ;
;    |SerialReciever_v2:inst9|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|SerialReciever_v2:inst9                                                                                     ; SerialReciever_v2       ; work         ;
;    |UART_RX:inst4|                             ; 58 (58)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |GeneralControlScheme_v2|UART_RX:inst4                                                                                               ; UART_RX                 ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |GeneralControlScheme_v2|UART_RX:inst4|r_SM_Main                                                                                  ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+
; Name                     ; r_SM_Main.s_Cleanup ; r_SM_Main.s_RX_Stop_Bit ; r_SM_Main.s_RX_Data_Bits ; r_SM_Main.s_RX_Start_Bit ; r_SM_Main.s_Idle ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+
; r_SM_Main.s_Idle         ; 0                   ; 0                       ; 0                        ; 0                        ; 0                ;
; r_SM_Main.s_RX_Start_Bit ; 0                   ; 0                       ; 0                        ; 1                        ; 1                ;
; r_SM_Main.s_RX_Data_Bits ; 0                   ; 0                       ; 1                        ; 0                        ; 1                ;
; r_SM_Main.s_RX_Stop_Bit  ; 0                   ; 1                       ; 0                        ; 0                        ; 1                ;
; r_SM_Main.s_Cleanup      ; 1                   ; 0                       ; 0                        ; 0                        ; 1                ;
+--------------------------+---------------------+-------------------------+--------------------------+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal        ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------+------------------------+
; SerialReciever_v2:inst9|dir                        ; UART_RX:inst4|r_RX_Byte[6] ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                            ;                        ;
+----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ControlPAP:inst|step                   ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 7:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |GeneralControlScheme_v2|UART_RX:inst4|r_Clk_Count[7] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |GeneralControlScheme_v2|UART_RX:inst4|r_Bit_Index    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlPAP:inst ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; max_count      ; 30000 ; Unsigned Integer                    ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:inst4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; g_clks_per_bit ; 5208  ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_servo:inst1|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_servo ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK0_DIVIDE_BY                ; 50                          ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; PLL_servo_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PWM:inst2|lpm_mult:Mult0       ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7        ; Untyped             ;
; LPM_WIDTHB                                     ; 4        ; Untyped             ;
; LPM_WIDTHP                                     ; 11       ; Untyped             ;
; LPM_WIDTHR                                     ; 11       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; PLL_servo:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; PWM:inst2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                        ;
;     -- LPM_WIDTHB                     ; 4                        ;
;     -- LPM_WIDTHP                     ; 11                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                      ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 78                          ;
;     ENA SCLR          ; 13                          ;
;     SCLR              ; 31                          ;
;     plain             ; 34                          ;
; cycloneiii_lcell_comb ; 170                         ;
;     arith             ; 81                          ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 14                          ;
;     normal            ; 89                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 41                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 17 16:05:23 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGARoverProgram -c FPGARoverProgram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file controlpap.vhd
    Info (12022): Found design unit 1: ControlPAP-comportamiento File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/ControlPAP.vhd Line: 27
    Info (12023): Found entity 1: ControlPAP File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/ControlPAP.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file generalcontrolscheme.bdf
    Info (12023): Found entity 1: GeneralControlScheme
Info (12021): Found 1 design units, including 1 entities, in source file pruebapuertoserie.bdf
    Info (12023): Found entity 1: PruebaPuertoSerie
Info (12021): Found 2 design units, including 1 entities, in source file pll_serial.vhd
    Info (12022): Found design unit 1: pll_serial-SYN File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/PLL_Serial.vhd Line: 54
    Info (12023): Found entity 1: PLL_Serial File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/PLL_Serial.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-RTL File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/UART_RX.vhd Line: 31
    Info (12023): Found entity 1: UART_RX File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/UART_RX.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file serialreciever.vhd
    Info (12022): Found design unit 1: SerialReciever-comportamiento File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever.vhd Line: 24
    Info (12023): Found entity 1: SerialReciever File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file serialreciever_v2.vhd
    Info (12022): Found design unit 1: SerialReciever_v2-comportamiento File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever_v2.vhd Line: 25
    Info (12023): Found entity 1: SerialReciever_v2 File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever_v2.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file selector_angulo_v2.vhd
    Info (12022): Found design unit 1: selector_angulo_v2-arq File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/selector_angulo_v2.vhd Line: 12
    Info (12023): Found entity 1: selector_angulo_v2 File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/selector_angulo_v2.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file generalcontrolscheme_v2.bdf
    Info (12023): Found entity 1: GeneralControlScheme_v2
Info (12127): Elaborating entity "GeneralControlScheme_v2" for the top level hierarchy
Info (12128): Elaborating entity "ControlPAP" for hierarchy "ControlPAP:inst"
Info (12128): Elaborating entity "SerialReciever_v2" for hierarchy "SerialReciever_v2:inst9"
Warning (10631): VHDL Process Statement warning at SerialReciever_v2.vhd(38): inferring latch(es) for signal or variable "dir", which holds its previous value in one or more paths through the process File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever_v2.vhd Line: 38
Info (10041): Inferred latch for "dir" at SerialReciever_v2.vhd(38) File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever_v2.vhd Line: 38
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:inst4"
Warning (12125): Using design file pwm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PWM-arq File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pwm.vhd Line: 16
    Info (12023): Found entity 1: PWM File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pwm.vhd Line: 8
Info (12128): Elaborating entity "PWM" for hierarchy "PWM:inst2"
Warning (10492): VHDL Process Statement warning at pwm.vhd(22): signal "angle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pwm.vhd Line: 22
Warning (12125): Using design file pll_servo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pll_servo-SYN File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pll_servo.vhd Line: 52
    Info (12023): Found entity 1: PLL_servo File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pll_servo.vhd Line: 43
Info (12128): Elaborating entity "PLL_servo" for hierarchy "PLL_servo:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_servo:inst1|altpll:altpll_component" File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pll_servo.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "PLL_servo:inst1|altpll:altpll_component" File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pll_servo.vhd Line: 134
Info (12133): Instantiated megafunction "PLL_servo:inst1|altpll:altpll_component" with the following parameter: File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pll_servo.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_servo"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_servo_altpll.v
    Info (12023): Found entity 1: PLL_servo_altpll File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/db/pll_servo_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_servo_altpll" for hierarchy "PLL_servo:inst1|altpll:altpll_component|PLL_servo_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "selector_angulo_v2" for hierarchy "selector_angulo_v2:inst8"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PWM:inst2|Mult0" File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pwm.vhd Line: 22
Info (12130): Elaborated megafunction instantiation "PWM:inst2|lpm_mult:Mult0" File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pwm.vhd Line: 22
Info (12133): Instantiated megafunction "PWM:inst2|lpm_mult:Mult0" with the following parameter: File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pwm.vhd Line: 22
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "PWM:inst2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "PWM:inst2|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PWM:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PWM:inst2|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PWM:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PWM:inst2|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0qg.tdf
    Info (12023): Found entity 1: add_sub_0qg File: C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/db/add_sub_0qg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PWM:inst2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "PWM:inst2|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 184 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 169 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Wed May 17 16:05:37 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:32


