\t (00:13:49) allegro 17.2 S058 Windows SPB 64-bit Edition
\t (00:13:49)     Journal start - Thu Dec 30 19:39:27 2021
\t (00:13:49)         Host=DESKTOP-N6A2H45 User=HX Pid=17008 CPUs=24
\t (00:13:49) CmdLine= D:\Cadence\Cadence_SPB_17.2-2016\tools\bin\allegro.exe
\t (00:13:49) 
\d (00:13:49) Design opened: F:/PCB_PROJECT/386_Dram_board/PCB/DRAM_BOARD.brd
\i (00:13:49) generaledit 
\i (00:13:52) place manual 
\i (00:13:53) setwindow form.plc_manual
\i (00:13:53) FORM plc_manual tree 'MULTISEL YES' J1 'Components by refdes' 
\w (00:13:53) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:13:53) Placing J1 / HEADER 20X2_BTB-40P-0P8MM-MALE_ / BTB-40P-0P8MM-MALE on Top.
\i (00:13:53) FORM plc_manual tree  J1 'Components by refdes' 
\i (00:13:53) setwindow pcb
\i (00:13:53) roam start
\i (00:13:53) roam y 32
\i (00:13:54) roam x 32
\i (00:13:54) roam y 144
\i (00:13:54) roam x 48
\i (00:13:54) roam y 112
\i (00:13:54) roam x 16
\i (00:13:54) roam y 64
\i (00:13:54) roam end
\i (00:13:54) pick grid 20.15 -1436.32
\t (00:13:54) last pick:  0.00 -1400.00
\i (00:13:57) done 
\i (00:13:57) generaledit 
\i (00:13:57) zoom out 1 
\i (00:13:57) setwindow pcb
\i (00:13:57) zoom out -373.41 -1309.27
\i (00:13:57) trapsize 3099
\i (00:13:58) prepopup -770.08 -1705.91
\i (00:13:59) pick grid -751.48 -1544.77
\t (00:13:59) last pick:  -800.00 -1500.00
\i (00:14:00) move 
\t (00:14:00) Select element(s) to move.
\i (00:14:01) pick grid -75.93 -1365.04
\t (00:14:01) last pick:  -100.00 -1400.00
\t (00:14:01) last pick:  0.00 -1400.00
\t (00:14:01) Moving J1 / HEADER 20X2_BTB-40P-0P8MM-MALE_ / BTB-40P-0P8MM-MALE.
\t (00:14:01) Pick new location for the element(s).
\i (00:14:02) prepopup 72.81 -1427.01
\i (00:14:03) pop mirror 
\i (00:14:04) roam start
\i (00:14:04) roam y -80
\i (00:14:04) roam y -48
\i (00:14:04) roam end
\i (00:14:05) angle 90 
\t (00:14:05) last pick:  900.00 0.00
\i (00:14:07) zoom in 1 
\i (00:14:07) setwindow pcb
\i (00:14:07) zoom in 1901.14 106.92
\i (00:14:07) trapsize 1549
\i (00:14:07) zoom in 1 
\i (00:14:07) setwindow pcb
\i (00:14:07) zoom in 1901.14 106.92
\i (00:14:07) trapsize 775
\i (00:14:08) zoom out 1 
\i (00:14:08) setwindow pcb
\i (00:14:08) zoom out 1901.14 105.37
\i (00:14:08) trapsize 1549
\i (00:14:11) pick grid 1938.33 151.87
\t (00:14:11) last pick:  1900.00 200.00
\i (00:14:12) prepopup 2090.17 477.25
\i (00:14:13) done 
\i (00:14:13) generaledit 
\i (00:14:14) zoom in 1 
\i (00:14:14) setwindow pcb
\i (00:14:14) zoom in 1925.93 402.88
\i (00:14:14) trapsize 775
\i (00:14:14) zoom in 1 
\i (00:14:14) setwindow pcb
\i (00:14:14) zoom in 1925.93 402.88
\i (00:14:14) trapsize 387
\i (00:14:14) roam start
\i (00:14:14) roam x -32
\i (00:14:14) roam y 32
\i (00:14:14) roam x -192
\i (00:14:14) roam y 224
\i (00:14:14) roam x -96
\i (00:14:14) roam y 128
\i (00:14:14) roam end
\i (00:14:15) roam start
\i (00:14:15) roam y -96
\i (00:14:15) roam y -16
\i (00:14:15) roam end
\i (00:14:16) slide 
\t (00:14:16) Pick element to slide.
\i (00:14:18) shadow toggle 
\i (00:14:19) prepopup 1674.27 143.41
\i (00:14:19) roam start
\i (00:14:20) roam x 32
\i (00:14:20) roam y -48
\i (00:14:20) roam end
\i (00:14:20) slide 
\t (00:14:20) Pick element to slide.
\i (00:14:21) pick grid 1667.29 189.12
\t (00:14:21) last pick:  1667.00 189.00
\t (00:14:21) last pick:  1669.00 200.00
\t (00:14:21) Waiting for the destination pick.
\i (00:14:23) pick grid 1621.58 -6.89
\t (00:14:23) last pick:  1622.00 -7.00
\t (00:14:23) No DRC errors detected.
\t (00:14:23) Pick another element to slide.
\i (00:14:23) slide 
\t (00:14:24) Pick element to slide.
\i (00:14:24) pick grid 1668.07 242.58
\t (00:14:24) last pick:  1668.00 243.00
\t (00:14:24) last pick:  1669.00 250.00
\t (00:14:24) Waiting for the destination pick.
\i (00:14:27) pick grid 1607.64 39.60
\t (00:14:27) last pick:  1608.00 40.00
\t (00:14:27) No DRC errors detected.
\t (00:14:27) Pick another element to slide.
\i (00:14:27) slide 
\t (00:14:27) Pick element to slide.
\i (00:14:28) pick grid 1622.36 -9.21
\t (00:14:28) last pick:  1622.00 -9.00
\t (00:14:28) last pick:  1622.00 -7.00
\t (00:14:29) Waiting for the destination pick.
\i (00:14:29) pick grid 1622.36 -9.21
\t (00:14:29) last pick:  1622.00 -9.00
\t (00:14:29) No DRC errors detected.
\t (00:14:29) Pick another element to slide.
\i (00:14:29) slide 
\t (00:14:29) Pick element to slide.
\i (00:14:30) pick grid 1628.56 -13.08
\t (00:14:30) last pick:  1629.00 -13.00
\t (00:14:30) last pick:  1622.00 -7.00
\t (00:14:30) Waiting for the destination pick.
\i (00:14:30) pick grid 1623.91 -40.20
\t (00:14:31) last pick:  1624.00 -40.00
\t (00:14:31) No DRC errors detected.
\t (00:14:31) Pick another element to slide.
\i (00:14:31) prepopup 1649.47 31.08
\i (00:14:32) done 
\i (00:14:32) generaledit 
\i (00:14:32) slide 
\t (00:14:32) Pick element to slide.
\i (00:14:33) slide 
\t (00:14:33) Pick element to slide.
\i (00:14:34) pick grid 1695.96 206.16
\t (00:14:34) last pick:  1696.00 206.00
\t (00:14:34) last pick:  1699.76 206.16
\t (00:14:34) Waiting for the destination pick.
\i (00:14:35) pick grid 1611.51 107.77
\t (00:14:35) last pick:  1612.00 108.00
\t (00:14:35) No DRC errors detected.
\t (00:14:35) Pick another element to slide.
\i (00:14:35) pick grid dbl 1607.64 102.35
\t (00:14:35) last pick:  1608.00 102.00
\t (00:14:35) last pick:  1608.00 102.35
\t (00:14:35) Waiting for the destination pick.
\i (00:14:35) pick grid 1607.64 102.35
\t (00:14:35) last pick:  1608.00 102.00
\t (00:14:35) No DRC errors detected.
\t (00:14:35) Pick another element to slide.
\i (00:14:36) pick grid 1702.93 150.38
\t (00:14:36) last pick:  1703.00 150.00
\t (00:14:36) last pick:  1699.76 150.38
\t (00:14:36) Waiting for the destination pick.
\t (00:14:36) New cline would result in DRC error(s); retaining old cline.
\i (00:14:37) pick grid 1625.46 61.29
\t (00:14:37) last pick:  1625.00 61.00
\t (00:14:37) No DRC errors detected.
\t (00:14:37) Pick another element to slide.
\i (00:14:37) pick grid dbl 1623.91 59.74
\t (00:14:37) last pick:  1624.00 60.00
\t (00:14:37) last pick:  1622.00 59.74
\t (00:14:37) Waiting for the destination pick.
\i (00:14:38) pick grid 1638.63 66.71
\t (00:14:38) last pick:  1639.00 67.00
\t (00:14:38) No DRC errors detected.
\t (00:14:38) Pick another element to slide.
\i (00:14:38) prepopup 1688.21 62.84
\i (00:14:38) done 
\i (00:14:38) generaledit 
\i (00:14:39) slide 
\t (00:14:39) Pick element to slide.
\i (00:14:39) pick grid 1646.37 3.18
\t (00:14:39) last pick:  1646.00 3.00
\t (00:14:39) last pick:  1645.59 2.41
\t (00:14:39) Waiting for the destination pick.
\i (00:14:39) pick grid 1646.37 3.18
\t (00:14:39) last pick:  1646.00 3.00
\t (00:14:39) No DRC errors detected.
\t (00:14:39) Pick another element to slide.
\i (00:14:40) prepopup 1666.52 31.08
\i (00:14:40) done 
\i (00:14:40) generaledit 
\i (00:14:40) zoom out 1 
\i (00:14:40) setwindow pcb
\i (00:14:40) zoom out 1661.09 41.92
\i (00:14:40) trapsize 775
\i (00:14:40) zoom out 1 
\i (00:14:40) setwindow pcb
\i (00:14:40) zoom out 1659.55 41.92
\i (00:14:40) trapsize 1549
\i (00:14:40) zoom out 1 
\i (00:14:40) setwindow pcb
\i (00:14:40) zoom out 1644.05 45.02
\i (00:14:40) trapsize 3099
\i (00:14:42) zoom in 1 
\i (00:14:42) setwindow pcb
\i (00:14:42) zoom in 1950.68 -23.15
\i (00:14:42) trapsize 1549
\i (00:14:42) save 
\i (00:14:43) fillin yes 
\i (00:14:43) generaledit 
\i (00:14:53) zoom out 1 
\i (00:14:53) setwindow pcb
\i (00:14:53) zoom out 1829.82 -20.05
\i (00:14:53) trapsize 3099
\i (00:14:54) roam start
\i (00:14:54) roam y 64
\i (00:14:54) roam y 48
\i (00:14:54) roam end
\i (00:14:55) undo 
\i (00:14:55) trapsize 387
\i (00:14:55) generaledit 
\i (00:14:56) undo 
\i (00:14:56) trapsize 387
\i (00:14:56) generaledit 
\i (00:14:56) zoom out 1 
\i (00:14:56) setwindow pcb
\i (00:14:56) zoom out 1689.76 46.57
\i (00:14:56) trapsize 775
\i (00:14:56) undo 
\i (00:14:56) trapsize 387
\i (00:14:56) generaledit 
\i (00:14:57) undo 
\i (00:14:57) trapsize 387
\i (00:14:57) generaledit 
\i (00:14:57) undo 
\i (00:14:57) trapsize 387
\i (00:14:57) generaledit 
\i (00:14:57) undo 
\i (00:14:57) trapsize 387
\i (00:14:57) generaledit 
\i (00:14:58) undo 
\i (00:14:58) trapsize 387
\i (00:14:58) generaledit 
\i (00:14:58) undo 
\i (00:14:58) trapsize 387
\i (00:14:58) generaledit 
\i (00:14:58) undo 
\i (00:14:58) trapsize 387
\i (00:14:58) generaledit 
\i (00:14:59) undo 
\i (00:14:59) trapsize 387
\i (00:14:59) generaledit 
\i (00:14:59) undo 
\i (00:14:59) generaledit 
\i (00:15:00) undo 
\i (00:15:00) generaledit 
\i (00:15:00) zoom out 1 
\i (00:15:00) setwindow pcb
\i (00:15:00) zoom out 1689.76 47.34
\i (00:15:00) trapsize 775
\i (00:15:00) zoom out 1 
\i (00:15:00) setwindow pcb
\i (00:15:00) zoom out 1689.76 47.35
\i (00:15:00) trapsize 1549
\i (00:15:02) pick grid 2232.06 533.88
\t (00:15:02) last pick:  2232.00 534.00
\i (00:15:02) move 
\t (00:15:03) Select element(s) to move.
\i (00:15:05) pick grid 1888.09 292.16
\t (00:15:05) last pick:  1888.00 292.00
\t (00:15:05) last pick:  1900.00 200.00
\t (00:15:05) Moving J1 / HEADER 20X2_BTB-40P-0P8MM-MALE_ / BTB-40P-0P8MM-MALE.
\t (00:15:05) Pick new location for the element(s).
\i (00:15:06) pick grid 2427.30 567.96
\t (00:15:06) last pick:  2427.00 568.00
\i (00:15:07) prepopup 2390.11 626.84
\i (00:15:07) done 
\i (00:15:07) generaledit 
\i (00:15:09) setwindow form.mini
\i (00:15:09) FORM mini class ANALYSIS 
\i (00:15:09) setwindow pcb
\i (00:15:09) pick grid 2588.44 809.68
\t (00:15:09) last pick:  2600.00 800.00
\i (00:15:10) move 
\t (00:15:10) Select element(s) to move.
\i (00:15:10) pick grid 2337.43 645.44
\t (00:15:10) last pick:  2300.00 600.00
\t (00:15:10) last pick:  2427.00 568.00
\t (00:15:10) Moving J1 / HEADER 20X2_BTB-40P-0P8MM-MALE_ / BTB-40P-0P8MM-MALE.
\t (00:15:10) Pick new location for the element(s).
\i (00:15:13) pick grid 1866.39 549.37
\t (00:15:13) last pick:  1900.00 500.00
\i (00:15:14) prepopup 2232.06 794.18
\i (00:15:14) done 
\i (00:15:14) generaledit 
\i (00:15:15) pick grid 2136.00 781.79
\t (00:15:15) last pick:  2100.00 800.00
\i (00:15:15) zoom out 1 
\i (00:15:15) setwindow pcb
\i (00:15:15) zoom out 2132.90 781.79
\i (00:15:15) trapsize 3099
\i (00:15:21) zoom in 1 
\i (00:15:21) setwindow pcb
\i (00:15:21) zoom in 3174.13 -377.21
\i (00:15:21) trapsize 1549
\i (00:15:21) zoom in 1 
\i (00:15:21) setwindow pcb
\i (00:15:21) zoom in 3167.94 -371.01
\i (00:15:21) trapsize 775
\i (00:15:21) zoom in 1 
\i (00:15:21) setwindow pcb
\i (00:15:21) zoom in 3166.39 -369.46
\i (00:15:21) trapsize 387
\i (00:15:21) zoom in 1 
\i (00:15:21) setwindow pcb
\i (00:15:21) zoom in 3164.85 -368.68
\i (00:15:21) trapsize 194
\i (00:15:21) roam start
\i (00:15:22) roam x -112
\i (00:15:22) roam y -48
\i (00:15:22) roam x -64
\i (00:15:22) roam y -48
\i (00:15:22) roam end
\i (00:15:22) zoom out 1 
\i (00:15:22) setwindow pcb
\i (00:15:22) zoom out 3050.09 -318.77
\i (00:15:22) trapsize 387
\i (00:15:22) zoom out 1 
\i (00:15:22) setwindow pcb
\i (00:15:22) zoom out 3050.09 -318.76
\i (00:15:22) trapsize 775
\i (00:15:22) zoom out 1 
\i (00:15:22) setwindow pcb
\i (00:15:22) zoom out 3050.09 -318.77
\i (00:15:22) trapsize 1549
\i (00:15:23) roam start
\i (00:15:23) roam x -96
\i (00:15:23) roam y 32
\i (00:15:23) roam x -128
\i (00:15:23) roam y 16
\i (00:15:23) roam end
\i (00:15:25) zoom out 1 
\i (00:15:25) setwindow pcb
\i (00:15:25) zoom out 819.75 -326.85
\i (00:15:25) trapsize 3099
\i (00:15:26) zoom in 1 
\i (00:15:26) setwindow pcb
\i (00:15:26) zoom in 965.23 -1250.32
\i (00:15:26) trapsize 1549
\i (00:15:26) zoom in 1 
\i (00:15:26) setwindow pcb
\i (00:15:26) zoom in 971.43 -1253.41
\i (00:15:26) trapsize 775
\i (00:15:26) zoom in 1 
\i (00:15:26) setwindow pcb
\i (00:15:26) zoom in 971.44 -1254.96
\i (00:15:26) trapsize 387
\i (00:15:28) color192 
\i (00:15:28) generaledit 
\i (00:15:31) cmgr 
\i (00:15:31) setwindow cmgr
\i (00:15:31) cm newView ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" )
\i (00:15:31) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:15:31) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:15:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:15:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:15:31) cm selectDesignTab ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" ) 0
\i (00:15:31) setwindow pcb
\i (00:15:31) generaledit 
\i (00:15:36) setwindow cmgr
\i (00:15:36) cm scope Design "DRAM_BOARD"
\i (00:15:36) cm putValue ( "Physical CSet" "DEFAULT" ) MAX_LINE_WIDTH 50 7 ( "Physical CSet" "DEFAULT" )
\i (00:15:36) cm endUndoBlock
\i (00:15:38) cm close ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:15:38) cm exit
\i (00:15:38) setwindow pcb
\i (00:15:38) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:15:39) pick grid 1308.45 -1178.26
\t (00:15:39) last pick:  1300.00 -1200.00
\i (00:15:40) status 
\i (00:15:40) generaledit 
\i (00:15:41) setwindow form.status
\i (00:15:41) FORM status drc_update  
\t (00:15:41) Running DRC, wait...
\t (00:15:41) Performing DRC...
\t (00:15:41) The number of threads for DRC checking is reduced from 24 to the maximum supported (16).
\t (00:15:41) Multithreaded DRC update (16 threads).
\t (00:15:41) No DRC errors detected.
\t (00:15:41) DRC done.
\i (00:15:42) FORM status done  
\i (00:15:43) setwindow pcb
\i (00:15:43) prepopup 1182.17 -1207.70
\i (00:15:43) pick grid 1167.45 -1193.76
\t (00:15:43) last pick:  1200.00 -1200.00
\i (00:15:44) zoom in 1 
\i (00:15:44) setwindow pcb
\i (00:15:44) zoom in 1213.16 -1289.05
\i (00:15:44) trapsize 194
\i (00:15:44) add connect 
\t (00:15:45) Pick first element.
\i (00:15:45) pick grid 1247.63 -1300.28
\t (00:15:45) last pick:  1248.00 -1300.00
\t (00:15:45) last pick:  1244.64 -1300.00
\t (00:15:45) Target Symbol Pin is defined on TOP.
\t (00:15:45) last pick:  1244.64 -1300.00
\i (00:15:45) pick grid dbl 1247.63 -1300.28
\t (00:15:45) last pick:  1248.00 -1300.00
\t (00:15:45) C_VIA_045_020MM used for drill.
\t (00:15:45) No DRC errors detected.
\i (00:15:45) prepopup 1247.63 -1300.28
\i (00:15:47) done 
\i (00:15:47) generaledit 
\i (00:15:48) pick grid 1266.62 -1294.86
\t (00:15:48) last pick:  1267.00 -1295.00
\i (00:15:49) delete 
\i (00:15:49) drag_start grid 1218.58 -1280.52
\i (00:15:49) drag_stop 1254.61 -1315.39
\i (00:15:50) drag_start grid 1090.75 -1275.10
\i (00:15:50) drag_stop 1102.38 -1311.90
\i (00:15:50) pick grid 1102.76 -1272.39
\t (00:15:50) last pick:  1103.00 -1272.00
\i (00:15:51) prepopup 1102.76 -1268.52
\i (00:15:51) done 
\i (00:15:51) generaledit 
\i (00:15:52) save 
\i (00:15:52) fillin yes 
   (00:15:52) Loading consmgr.cxt 
   (00:15:52) Loading acns_formula.cxt 
\i (00:15:53) generaledit 
\i (00:15:54) cmgr 
\i (00:15:54) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:15:54) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (00:15:54) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (00:15:54) setwindow cmgr
\i (00:15:54) cm newView ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" )
\i (00:15:54) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:15:54) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:15:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:15:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:15:54) cm selectDesignTab ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" ) 0
\i (00:15:54) setwindow pcb
\i (00:15:54) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (00:15:54) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:15:54) QtSignal "All Layers"
\i (00:15:54) generaledit 
\i (00:15:55) setwindow cmgr
\i (00:15:55) cm scope Design "DRAM_BOARD"
\i (00:15:55) cm expand ( row ( "Physical CSet" "DEFAULT" ) )
\i (00:15:56) cm collapse ( row ( "Physical CSet" "DEFAULT" ) )
\i (00:15:59) cm clearGridSelectionCell
\i (00:15:59) cm selectInGrid 0 5 0
\i (00:15:59) cm clearGridSelection
\i (00:15:59) cm selectInGrid 32842 ( "Physical CSet" "DEFAULT" )
\i (00:15:59) cm startQtDialog 32842
\i (00:16:02) setwindow pcb
\i (00:16:02) QtSignal CreateNamedObjDlg m_RegionText editingFinished POWER
\i (00:16:02) QtSignal CreateNamedObjDlg m_ButtonOK clicked
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:04) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:05) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:05) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:05) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:05) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:05) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:05) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:05) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:05) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\w (00:16:09) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (00:16:15) setwindow cmgr
\i (00:16:15) cm putValue ( "Physical CSet" "POWER" ) VIA_LIST ( C_VIA_060_030MM C_VIA_045_020MM ) 0
\i (00:16:15) cm endUndoBlock
\i (00:18:02) setwindow pcb
\i (00:18:02) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (00:18:02) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:18:03) QtSignal m_domainSelector WS_Physical itemClicked Net "All Layers"
\i (00:18:08) setwindow cmgr
\i (00:18:08) cm startTransaction ( Design "DRAM_BOARD" ) ( Net "VCC_5V0" ) TS_DEFER
\i (00:18:08) cm add ( Net "VCC_5V0" ) to ( "Physical CSet" "POWER" )
\i (00:18:08) cm commitTransaction ( Design "DRAM_BOARD" ) ( Net "VCC_5V0" ) TS_DEFER
\i (00:18:08) cm endUndoBlock
\i (00:18:13) cm startTransaction ( Design "DRAM_BOARD" ) ( Net "GND" ) TS_DEFER
\i (00:18:13) cm add ( Net "GND" ) to ( "Physical CSet" "POWER" )
\i (00:18:13) cm commitTransaction ( Design "DRAM_BOARD" ) ( Net "GND" ) TS_DEFER
\i (00:18:13) cm endUndoBlock
\i (00:18:15) setwindow pcb
\i (00:18:15) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:18:15) QtSignal "By Layer"
\i (00:18:15) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "By Layer"
\i (00:18:16) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:18:16) QtSignal "All Layers"
\i (00:18:16) QtSignal m_domainSelector WS_Physical itemClicked "Physical Constraint Set" "All Layers"
\i (00:18:20) setwindow cmgr
\i (00:18:20) cm putValue ( "Physical CSet" "POWER" ) MIN_LINE_WIDTH 15 7 ( "Physical CSet" "POWER" )
\i (00:18:20) cm endUndoBlock
\i (00:18:24) cm putValue ( "Physical CSet" "DEFAULT" ) MAX_LINE_WIDTH 7 7 ( "Physical CSet" "DEFAULT" )
\i (00:18:24) cm endUndoBlock
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out 1119.42 -1300.28
\i (00:18:35) trapsize 387
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out 1119.41 -1300.28
\i (00:18:35) trapsize 775
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out 1119.42 -1300.27
\i (00:18:35) trapsize 1549
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out 1119.41 -1300.27
\i (00:18:35) trapsize 3099
\i (00:18:36) zoom in 1 
\i (00:18:36) setwindow pcb
\i (00:18:36) zoom in 778.54 -1380.85
\i (00:18:36) trapsize 1549
\i (00:18:36) zoom in 1 
\i (00:18:36) setwindow pcb
\i (00:18:36) zoom in 778.54 -1380.85
\i (00:18:36) trapsize 775
\i (00:18:36) zoom in 1 
\i (00:18:36) setwindow pcb
\i (00:18:36) zoom in 778.55 -1380.84
\i (00:18:36) trapsize 387
\i (00:18:37) roam start
\i (00:18:37) roam x 96
\i (00:18:37) roam y 16
\i (00:18:37) roam x 80
\i (00:18:37) roam x 48
\i (00:18:37) roam end
\i (00:18:37) add connect 
\t (00:18:38) Pick first element.
\i (00:18:38) pick grid 1172.24 -1313.08
\t (00:18:38) last pick:  1172.00 -1313.00
\t (00:18:38) last pick:  1167.32 -1300.00
\i (00:18:38) setwindow cmgr
\i (00:18:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:18:38) Target Symbol Pin is defined on TOP.
\w (00:18:38) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:18:38) last pick:  1167.32 -1300.00
\i (00:18:41) setwindow form.mini
\i (00:18:41) FORM mini acon_line_width 25.00 
\i (00:18:41) setwindow pcb
\i (00:18:41) zoom in 1 
\i (00:18:41) setwindow pcb
\i (00:18:41) zoom in 1255.14 -1304.55
\i (00:18:41) trapsize 194
\i (00:18:41) zoom in 1 
\i (00:18:41) setwindow pcb
\i (00:18:41) zoom in 1255.14 -1304.55
\i (00:18:41) trapsize 97
\i (00:18:43) pick grid 1263.66 -1302.03
\t (00:18:43) last pick:  1264.00 -1302.00
\i (00:18:43) setwindow cmgr
\i (00:18:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:18:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:18:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:18:43) No DRC errors detected.
\t (00:18:43) last pick:  1262.00 -1300.00
\i (00:18:43) setwindow pcb
\i (00:18:43) pick grid dbl 1264.24 -1302.03
\t (00:18:43) last pick:  1264.00 -1302.00
\t (00:18:43) C_VIA_060_030MM used for drill.
\i (00:18:43) setwindow cmgr
\i (00:18:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:18:43) No DRC errors detected.
\i (00:18:43) setwindow pcb
\i (00:18:43) prepopup 1264.24 -1302.03
\i (00:18:44) oops 
\t (00:18:44) last pick:  1262.00 -1300.00
\i (00:18:48) pick grid 1258.24 -1298.54
\t (00:18:48) last pick:  1258.00 -1299.00
\i (00:18:48) setwindow cmgr
\i (00:18:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:18:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:18:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:18:48) No DRC errors detected.
\t (00:18:48) last pick:  1258.00 -1300.00
\i (00:18:48) setwindow pcb
\i (00:18:48) pick grid dbl 1257.66 -1299.32
\t (00:18:48) last pick:  1258.00 -1299.00
\t (00:18:48) C_VIA_060_030MM used for drill.
\i (00:18:48) setwindow cmgr
\i (00:18:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:18:48) No DRC errors detected.
\i (00:18:49) setwindow pcb
\i (00:18:49) prepopup 1257.66 -1299.32
\i (00:18:49) done 
\i (00:18:49) generaledit 
\i (00:18:50) zoom out 1 
\i (00:18:50) setwindow pcb
\i (00:18:50) zoom out 1250.49 -1318.30
\i (00:18:50) trapsize 194
\i (00:18:51) zoom out 1 
\i (00:18:51) setwindow pcb
\i (00:18:51) zoom out 1181.54 -1322.17
\i (00:18:51) trapsize 387
\i (00:18:52) zoom in 1 
\i (00:18:52) setwindow pcb
\i (00:18:52) zoom in 1142.02 -1322.94
\i (00:18:52) trapsize 194
\i (00:18:52) zoom in 1 
\i (00:18:52) setwindow pcb
\i (00:18:52) zoom in 1141.63 -1322.94
\i (00:18:52) trapsize 97
\i (00:18:52) add connect 
\t (00:18:52) Pick first element.
\i (00:18:53) pick grid 1141.44 -1308.41
\t (00:18:53) last pick:  1141.00 -1308.00
\t (00:18:53) last pick:  1167.32 -1300.00
\i (00:18:53) setwindow cmgr
\i (00:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:18:53) Target Symbol Pin is defined on TOP.
\t (00:18:53) last pick:  1167.32 -1300.00
\i (00:18:53) setwindow pcb
\i (00:18:53) pick grid 1084.49 -1307.44
\t (00:18:53) last pick:  1084.00 -1307.00
\i (00:18:53) setwindow cmgr
\i (00:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:18:53) No DRC errors detected.
\t (00:18:53) last pick:  1091.00 -1300.00
\i (00:18:53) setwindow pcb
\i (00:18:53) pick grid dbl 1084.49 -1307.44
\t (00:18:53) last pick:  1084.00 -1307.00
\t (00:18:53) C_VIA_060_030MM used for drill.
\i (00:18:53) setwindow cmgr
\i (00:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:18:53) No DRC errors detected.
\i (00:18:54) setwindow pcb
\i (00:18:54) prepopup 1084.49 -1307.44
\i (00:18:54) done 
\i (00:18:54) generaledit 
\i (00:18:55) zoom out 1 
\i (00:18:55) setwindow pcb
\i (00:18:55) zoom out 1084.49 -1307.44
\i (00:18:55) trapsize 194
\i (00:18:57) slide 
\t (00:18:57) Pick element to slide.
\i (00:18:58) pick grid 1261.91 -1303.19
\t (00:18:58) last pick:  1262.00 -1303.00
\t (00:18:58) last pick:  1258.00 -1300.00
\t (00:18:58) Waiting for the destination pick.
\i (00:18:59) pick grid 1244.87 -1300.86
\t (00:18:59) last pick:  1245.00 -1301.00
\t (00:18:59) No DRC errors detected.
\t (00:18:59) Pick another element to slide.
\i (00:19:00) prepopup 1224.34 -1260.57
\i (00:19:00) done 
\i (00:19:00) generaledit 
\i (00:19:00) zoom out 1 
\i (00:19:00) setwindow pcb
\i (00:19:00) zoom out 1224.34 -1260.57
\i (00:19:00) trapsize 387
\i (00:19:01) zoom out 1 
\i (00:19:01) setwindow pcb
\i (00:19:01) zoom out 1224.34 -1260.58
\i (00:19:01) trapsize 775
\i (00:19:01) zoom out 1 
\i (00:19:01) setwindow pcb
\i (00:19:01) zoom out 1224.33 -1260.58
\i (00:19:01) trapsize 1550
\i (00:19:01) zoom in 1 
\i (00:19:01) setwindow pcb
\i (00:19:01) zoom in 1184.05 -1245.08
\i (00:19:01) trapsize 775
\i (00:19:02) zoom in 1 
\i (00:19:02) setwindow pcb
\i (00:19:02) zoom in 1179.40 -1245.08
\i (00:19:02) trapsize 387
\i (00:19:03) copy 
\t (00:19:03) Select the element(s) to copy.
\i (00:19:06) setwindow form.find
\i (00:19:06) FORM find vias YES 
\i (00:19:08) setwindow pcb
\i (00:19:08) drag_start grid 1085.66 -1277.61
\i (00:19:08) drag_stop 1290.19 -1318.68
\i (00:19:08) setwindow cmgr
\i (00:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:09) setwindow pcb
\i (00:19:09) pick grid 1169.33 -1302.41
\t (00:19:09) last pick:  1169.00 -1302.00
\t (00:19:09) last pick:  1167.32 -1300.00
\i (00:19:09) zoom out 1 
\i (00:19:09) setwindow pcb
\i (00:19:09) zoom out 1188.70 -1321.00
\i (00:19:09) trapsize 775
\i (00:19:09) roam start
\i (00:19:10) roam y -96
\i (00:19:10) roam y -96
\i (00:19:10) roam y -96
\i (00:19:10) roam y -48
\i (00:19:10) roam y -32
\i (00:19:10) roam y -32
\i (00:19:10) roam y -64
\i (00:19:10) roam end
\i (00:19:11) pick grid 1160.81 -494.05
\t (00:19:11) last pick:  1161.00 -494.00
\i (00:19:11) setwindow cmgr
\i (00:19:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:11) setwindow pcb
\i (00:19:11) roam start
\i (00:19:11) roam y -16
\i (00:19:11) roam y -96
\i (00:19:11) roam y -112
\i (00:19:11) roam y -96
\i (00:19:11) roam y -16
\i (00:19:11) roam y -32
\i (00:19:11) roam end
\i (00:19:13) pick grid 1159.26 308.59
\t (00:19:13) last pick:  1159.00 309.00
\i (00:19:13) setwindow cmgr
\i (00:19:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:13) setwindow pcb
\i (00:19:13) roam start
\i (00:19:13) roam x 112
\i (00:19:13) roam x 96
\i (00:19:13) roam y -16
\i (00:19:13) roam x 96
\i (00:19:13) roam y -16
\i (00:19:13) roam x 16
\i (00:19:13) roam x 48
\i (00:19:13) roam end
\i (00:19:15) pick grid 1729.49 300.85
\t (00:19:15) last pick:  1729.00 301.00
\i (00:19:15) setwindow cmgr
\i (00:19:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:16) setwindow pcb
\i (00:19:16) roam start
\i (00:19:16) roam x 80
\i (00:19:16) roam y 16
\i (00:19:16) roam x 128
\i (00:19:16) roam y 16
\i (00:19:16) roam x 112
\i (00:19:16) roam x 48
\i (00:19:16) roam end
\i (00:19:16) zoom out 1 
\i (00:19:16) setwindow pcb
\i (00:19:16) zoom out 2555.36 -10.61
\i (00:19:16) trapsize 1550
\i (00:19:17) pick grid 2363.23 308.59
\t (00:19:17) last pick:  2363.00 309.00
\i (00:19:17) setwindow cmgr
\i (00:19:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:18) setwindow pcb
\i (00:19:18) pick grid 2979.93 290.00
\t (00:19:18) last pick:  2980.00 290.00
\i (00:19:18) setwindow cmgr
\i (00:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:20) setwindow pcb
\i (00:19:20) pick grid 2983.03 -506.45
\t (00:19:20) last pick:  2983.00 -506.00
\i (00:19:20) setwindow cmgr
\i (00:19:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:21) setwindow pcb
\i (00:19:21) pick grid 2347.73 -512.64
\t (00:19:21) last pick:  2348.00 -513.00
\i (00:19:21) setwindow cmgr
\i (00:19:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:22) setwindow pcb
\i (00:19:22) pick grid 1783.71 -528.14
\t (00:19:22) last pick:  1784.00 -528.00
\i (00:19:22) setwindow cmgr
\i (00:19:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:23) setwindow pcb
\i (00:19:23) prepopup 1867.39 -494.05
\i (00:19:23) oops 
\t (00:19:23) last pick:  2348.00 -513.00
\i (00:19:24) pick grid 1774.42 -497.15
\t (00:19:24) last pick:  1774.00 -497.00
\i (00:19:24) setwindow cmgr
\i (00:19:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:24) setwindow pcb
\i (00:19:24) roam start
\i (00:19:24) roam y 64
\i (00:19:25) roam y 112
\i (00:19:25) roam y 80
\i (00:19:25) roam x -16
\i (00:19:25) roam y 32
\i (00:19:25) roam end
\i (00:19:26) pick grid 1755.83 -1290.49
\t (00:19:26) last pick:  1756.00 -1290.00
\i (00:19:26) setwindow cmgr
\i (00:19:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:27) setwindow pcb
\i (00:19:27) pick grid 2369.43 -1293.59
\t (00:19:27) last pick:  2369.00 -1294.00
\i (00:19:27) setwindow cmgr
\i (00:19:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:28) setwindow pcb
\i (00:19:28) pick grid 2955.14 -1299.79
\t (00:19:28) last pick:  2955.00 -1300.00
\i (00:19:28) setwindow cmgr
\i (00:19:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:28) setwindow pcb
\i (00:19:28) roam start
\i (00:19:28) roam y 96
\i (00:19:29) roam end
\i (00:19:29) pick grid 2967.54 -2102.44
\t (00:19:29) last pick:  2968.00 -2102.00
\i (00:19:29) setwindow cmgr
\i (00:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:30) setwindow pcb
\i (00:19:30) roam start
\i (00:19:30) roam x -32
\i (00:19:30) roam y 96
\i (00:19:30) roam y 16
\i (00:19:30) roam end
\i (00:19:31) pick grid 2375.63 -2093.14
\t (00:19:31) last pick:  2376.00 -2093.00
\i (00:19:31) setwindow cmgr
\i (00:19:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:32) setwindow pcb
\i (00:19:32) pick grid 1765.12 -2096.24
\t (00:19:32) last pick:  1765.00 -2096.00
\i (00:19:32) setwindow cmgr
\i (00:19:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:32) setwindow pcb
\i (00:19:32) pick grid 1157.72 -2108.64
\t (00:19:32) last pick:  1158.00 -2109.00
\i (00:19:32) setwindow cmgr
\i (00:19:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:33) setwindow pcb
\i (00:19:33) prepopup 1272.38 -2040.46
\i (00:19:33) done 
\i (00:19:33) generaledit 
\i (00:19:34) roam start
\i (00:19:34) roam y 112
\i (00:19:34) roam y 16
\i (00:19:34) roam end
\i (00:19:35) zoom in 1 
\i (00:19:35) setwindow pcb
\i (00:19:35) zoom in 1046.15 -2601.37
\i (00:19:35) trapsize 775
\i (00:19:37) copy 
\t (00:19:37) Select the element(s) to copy.
\i (00:19:38) drag_start grid 1097.29 -2052.85
\i (00:19:39) drag_stop 1259.98 -2111.73
\i (00:19:39) setwindow cmgr
\i (00:19:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:40) setwindow pcb
\i (00:19:40) pick grid 1168.56 -2102.43
\t (00:19:40) last pick:  1169.00 -2102.00
\t (00:19:40) last pick:  1167.32 -2100.00
\i (00:19:40) pick grid 850.91 -2703.64
\t (00:19:40) last pick:  851.00 -2704.00
\i (00:19:40) setwindow cmgr
\i (00:19:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:41) setwindow pcb
\i (00:19:41) pick grid 1408.73 -2702.09
\t (00:19:41) last pick:  1409.00 -2702.00
\i (00:19:41) setwindow cmgr
\i (00:19:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:42) setwindow pcb
\i (00:19:42) roam start
\i (00:19:42) roam x 80
\i (00:19:42) roam y 16
\i (00:19:42) roam x 112
\i (00:19:42) roam y 32
\i (00:19:42) roam x 112
\i (00:19:42) roam y 16
\i (00:19:42) roam end
\i (00:19:43) pick grid 2009.94 -2705.19
\t (00:19:43) last pick:  2010.00 -2705.00
\i (00:19:43) setwindow cmgr
\i (00:19:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:43) setwindow pcb
\i (00:19:43) roam start
\i (00:19:43) roam x 208
\i (00:19:43) roam y 16
\i (00:19:43) roam x 160
\i (00:19:43) roam x 48
\i (00:19:44) roam end
\i (00:19:44) pick grid 2631.29 -2705.19
\t (00:19:44) last pick:  2631.00 -2705.00
\i (00:19:44) setwindow cmgr
\i (00:19:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:45) setwindow pcb
\i (00:19:45) zoom out 1 
\i (00:19:45) setwindow pcb
\i (00:19:45) zoom out 2643.69 -2723.78
\i (00:19:45) trapsize 1550
\i (00:19:46) pick grid 843.16 -1905.65
\t (00:19:46) last pick:  843.00 -1906.00
\i (00:19:46) setwindow cmgr
\i (00:19:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:47) setwindow pcb
\i (00:19:47) pick grid 1416.48 -1899.45
\t (00:19:47) last pick:  1416.00 -1899.00
\i (00:19:47) setwindow cmgr
\i (00:19:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:48) setwindow pcb
\i (00:19:48) pick grid 2002.19 -1902.55
\t (00:19:48) last pick:  2002.00 -1903.00
\i (00:19:48) setwindow cmgr
\i (00:19:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:50) setwindow pcb
\i (00:19:50) pick grid 2581.70 -1896.35
\t (00:19:50) last pick:  2582.00 -1896.00
\i (00:19:50) setwindow cmgr
\i (00:19:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:50) setwindow pcb
\i (00:19:50) roam start
\i (00:19:50) roam x -32
\i (00:19:50) roam y -160
\i (00:19:50) roam x -16
\i (00:19:50) roam y -80
\i (00:19:50) roam y -16
\i (00:19:50) roam end
\i (00:19:52) pick grid 823.03 -1104.55
\t (00:19:52) last pick:  823.00 -1105.00
\i (00:19:52) setwindow cmgr
\i (00:19:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:53) setwindow pcb
\i (00:19:53) pick grid 1421.14 -1107.65
\t (00:19:53) last pick:  1421.00 -1108.00
\i (00:19:53) setwindow cmgr
\i (00:19:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:54) setwindow pcb
\i (00:19:54) pick grid 2016.15 -1101.45
\t (00:19:54) last pick:  2016.00 -1101.00
\i (00:19:54) setwindow cmgr
\i (00:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:55) setwindow pcb
\i (00:19:55) pick grid 2635.95 -1098.35
\t (00:19:55) last pick:  2636.00 -1098.00
\i (00:19:55) setwindow cmgr
\i (00:19:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:55) setwindow pcb
\i (00:19:55) roam start
\i (00:19:56) roam y -96
\i (00:19:56) roam y -48
\i (00:19:56) roam end
\i (00:19:56) roam start
\i (00:19:57) roam y -64
\i (00:19:57) roam end
\i (00:19:58) pick grid 838.52 -311.21
\t (00:19:58) last pick:  839.00 -311.00
\i (00:19:58) setwindow cmgr
\i (00:19:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:19:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:20:00) setwindow pcb
\i (00:20:00) pick grid 1421.14 -301.91
\t (00:20:00) last pick:  1421.00 -302.00
\i (00:20:00) setwindow cmgr
\i (00:20:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:20:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:20:01) setwindow pcb
\i (00:20:01) pick grid 1991.35 -301.91
\t (00:20:01) last pick:  1991.00 -302.00
\i (00:20:01) setwindow cmgr
\i (00:20:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:20:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:20:02) setwindow pcb
\i (00:20:02) pick grid 2614.25 -298.81
\t (00:20:02) last pick:  2614.00 -299.00
\i (00:20:02) setwindow cmgr
\i (00:20:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:20:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:20:02) setwindow pcb
\i (00:20:02) roam start
\i (00:20:02) roam y -96
\i (00:20:02) roam y -32
\i (00:20:02) roam y -48
\i (00:20:02) roam end
\i (00:20:04) prepopup 1492.41 -75.68
\i (00:20:04) done 
\i (00:20:05) generaledit 
\i (00:20:05) zoom out 1 
\i (00:20:05) setwindow pcb
\i (00:20:05) zoom out 1492.41 -84.98
\i (00:20:05) trapsize 3099
\i (00:20:11) prepopup -479.04 -363.89
\i (00:20:12) pick grid -683.57 -345.29
\t (00:20:12) last pick:  -684.00 -345.00
\i (00:20:13) setwindow form.find
\i (00:20:13) FORM find all_off  
\i (00:20:13) FORM find symbols YES 
\i (00:20:16) setwindow pcb
\i (00:20:16) pick grid 72.59 417.06
\t (00:20:16) last pick:  73.00 417.00
\i (00:20:19) zoom in 1 
\i (00:20:19) setwindow pcb
\i (00:20:19) zoom in -200.13 175.34
\i (00:20:19) trapsize 1550
\i (00:20:19) prepopup -218.72 212.53
\i (00:20:20) pick grid -215.62 249.72
\t (00:20:20) last pick:  -216.00 250.00
\i (00:20:26) pick grid -38.97 324.09
\t (00:20:26) last pick:  -39.00 324.00
\i (00:20:26) zoom out 1 
\i (00:20:26) setwindow pcb
\i (00:20:26) zoom out -38.97 324.09
\i (00:20:26) trapsize 3099
\i (00:20:26) move 
\t (00:20:26) Select element(s) to move.
\i (00:20:27) prepopup 1039.47 671.18
\i (00:20:28) done 
\i (00:20:28) generaledit 
\i (00:20:29) setwindow form.mini
\i (00:20:29) FORM mini class ANTI ETCH 
\i (00:20:30) setwindow pcb
\i (00:20:30) pick grid -417.06 373.68
\t (00:20:30) last pick:  -400.00 400.00
\i (00:20:31) move 
\t (00:20:31) Select element(s) to move.
\i (00:20:32) pick grid -212.52 125.76
\t (00:20:32) last pick:  -200.00 100.00
\t (00:20:32) last pick:  -200.00 100.00
\t (00:20:32) Moving C1 / CAP NP_C0603_1UF / C0603.
\t (00:20:32) Pick new location for the element(s).
\i (00:20:32) zoom in 1 
\i (00:20:32) setwindow pcb
\i (00:20:32) zoom in 934.11 373.68
\i (00:20:32) trapsize 1550
\i (00:20:32) zoom in 1 
\i (00:20:32) setwindow pcb
\i (00:20:32) zoom in 934.11 373.68
\i (00:20:32) trapsize 775
\i (00:20:41) roam start
\i (00:20:41) roam y 96
\i (00:20:41) roam x -16
\i (00:20:41) roam y 80
\i (00:20:41) roam end
\i (00:20:43) angle 90 
\t (00:20:43) last pick:  900.00 0.00
\i (00:20:46) zoom out 1 
\i (00:20:46) setwindow pcb
\i (00:20:46) zoom out 776.54 -390.23
\i (00:20:46) trapsize 1550
\i (00:20:50) angle 90 
\t (00:20:50) last pick:  900.00 0.00
\i (00:20:53) pick grid 689.76 -238.38
\t (00:20:53) last pick:  700.00 -200.00
\i (00:20:53) prepopup 674.27 -136.11
\i (00:20:54) done 
\i (00:20:54) generaledit 
\i (00:20:54) pick grid 615.39 -27.65
\t (00:20:54) last pick:  600.00 0.00
\i (00:20:55) define grid 
\t (00:20:55) Spacing fields allow simple equations to aid calculations; prefix with =
\i (00:20:57) setwindow form.grid
\i (00:20:57) FORM grid non_etch non_etch_x_grids 50 
\i (00:20:59) FORM grid non_etch non_etch_y_grids 50 
\i (00:20:59) FORM grid done  
\i (00:21:00) setwindow pcb
\i (00:21:00) pick grid 699.06 -424.32
\t (00:21:00) last pick:  700.00 -400.00
\i (00:21:00) move 
\t (00:21:01) Select element(s) to move.
\i (00:21:01) pick grid 692.86 -213.59
\t (00:21:01) last pick:  700.00 -200.00
\t (00:21:01) last pick:  700.00 -200.00
\t (00:21:01) Moving C1 / CAP NP_C0603_1UF / C0603.
\t (00:21:01) Pick new location for the element(s).
\i (00:21:03) angle 90 
\t (00:21:03) last pick:  900.00 0.00
\i (00:21:06) angle 90 
\t (00:21:06) last pick:  900.00 0.00
\i (00:21:07) pick grid 1321.96 -418.12
\t (00:21:07) last pick:  1300.00 -400.00
\i (00:21:10) pick grid 1303.36 -415.02
\t (00:21:10) last pick:  1300.00 -400.00
\t (00:21:10) last pick:  1300.00 -400.00
\t (00:21:10) Moving C1 / CAP NP_C0603_1UF / C0603.
\t (00:21:10) Pick new location for the element(s).
\i (00:21:12) pick grid 773.43 -418.12
\t (00:21:12) last pick:  750.00 -400.00
\i (00:21:12) pick grid -221.35 -12.15
\t (00:21:12) last pick:  -200.00 0.00
\t (00:21:12) last pick:  -200.00 0.00
\t (00:21:12) Moving C2 / CAP NP_C0603_1UF / C0603.
\t (00:21:12) Pick new location for the element(s).
\i (00:21:14) pick grid 1275.47 -415.02
\t (00:21:14) last pick:  1300.00 -400.00
\i (00:21:15) pick grid -193.45 -98.92
\t (00:21:15) last pick:  -200.00 -100.00
\t (00:21:15) last pick:  -200.00 -100.00
\t (00:21:15) Moving C3 / CAP NP_C0603_1UF / C0603.
\t (00:21:15) Pick new location for the element(s).
\i (00:21:16) pick grid 1920.07 -415.02
\t (00:21:16) last pick:  1900.00 -400.00
\i (00:21:17) pick grid -131.47 -201.19
\t (00:21:17) last pick:  -150.00 -200.00
\t (00:21:17) last pick:  -200.00 -200.00
\t (00:21:17) Moving C4 / CAP NP_C0603_1UF / C0603.
\t (00:21:17) Pick new location for the element(s).
\i (00:21:19) pick grid 2477.89 -421.22
\t (00:21:19) last pick:  2500.00 -400.00
\i (00:21:19) zoom out 1 
\i (00:21:19) setwindow pcb
\i (00:21:19) zoom out 2195.88 -368.54
\i (00:21:19) trapsize 3099
\i (00:21:19) roam start
\i (00:21:19) roam x 48
\i (00:21:19) roam y 144
\i (00:21:20) roam x 16
\i (00:21:20) roam y 48
\i (00:21:20) roam end
\i (00:21:22) pick grid -184.15 -326.70
\t (00:21:22) last pick:  -200.00 -350.00
\t (00:21:22) last pick:  -200.00 -300.00
\t (00:21:22) Moving C5 / CAP NP_C0603_1UF / C0603.
\t (00:21:22) Pick new location for the element(s).
\i (00:21:22) zoom in 1 
\i (00:21:22) setwindow pcb
\i (00:21:22) zoom in 981.08 -1256.40
\i (00:21:22) trapsize 1550
\i (00:21:23) pick grid 770.35 -1216.11
\t (00:21:23) last pick:  750.00 -1200.00
\i (00:21:24) pick grid -221.33 -428.96
\t (00:21:24) last pick:  -200.00 -450.00
\t (00:21:24) last pick:  -200.00 -400.00
\t (00:21:24) Moving C6 / CAP NP_C0603_1UF / C0603.
\t (00:21:24) Pick new location for the element(s).
\i (00:21:25) pick grid 1321.98 -1175.82
\t (00:21:25) last pick:  1300.00 -1200.00
\i (00:21:26) pick grid -230.63 -503.34
\t (00:21:26) last pick:  -250.00 -500.00
\t (00:21:26) last pick:  -200.00 -500.00
\t (00:21:26) Moving C7 / CAP NP_C0603_1UF / C0603.
\t (00:21:26) Pick new location for the element(s).
\i (00:21:27) pick grid 1876.70 -1197.51
\t (00:21:27) last pick:  1900.00 -1200.00
\i (00:21:28) pick grid -184.14 -611.80
\t (00:21:28) last pick:  -200.00 -600.00
\t (00:21:28) last pick:  -200.00 -600.00
\t (00:21:28) Moving C8 / CAP NP_C0603_1UF / C0603.
\t (00:21:28) Pick new location for the element(s).
\i (00:21:28) zoom out 1 
\i (00:21:28) setwindow pcb
\i (00:21:28) zoom out 1039.97 -903.11
\i (00:21:28) trapsize 3099
\i (00:21:30) pick grid 2515.09 -1213.01
\t (00:21:30) last pick:  2500.00 -1200.00
\i (00:21:32) pick grid -57.09 88.57
\t (00:21:32) last pick:  -50.00 100.00
\t (00:21:32) last pick:  0.00 100.00
\t (00:21:32) Moving C9 / CAP NP_C0603_1UF / C0603.
\t (00:21:32) Pick new location for the element(s).
\i (00:21:34) pick grid 748.66 -1975.36
\t (00:21:34) last pick:  750.00 -2000.00
\i (00:21:35) pick grid -7.50 -35.39
\t (00:21:35) last pick:  0.00 -50.00
\t (00:21:35) last pick:  0.00 0.00
\t (00:21:35) Moving C10 / CAP NP_C0603_1UF / C0603.
\t (00:21:35) Pick new location for the element(s).
\i (00:21:36) pick grid 1318.87 -2006.35
\t (00:21:36) last pick:  1300.00 -2000.00
\i (00:21:37) pick grid -7.50 -140.75
\t (00:21:37) last pick:  0.00 -150.00
\t (00:21:37) last pick:  0.00 -100.00
\t (00:21:37) Moving C11 / CAP NP_C0603_1UF / C0603.
\t (00:21:37) Pick new location for the element(s).
\i (00:21:39) pick grid 1895.29 -1975.36
\t (00:21:39) last pick:  1900.00 -2000.00
\i (00:21:40) pick grid 4.89 -221.33
\t (00:21:40) last pick:  0.00 -200.00
\t (00:21:40) last pick:  0.00 -200.00
\t (00:21:40) Moving C12 / CAP NP_C0603_1UF / C0603.
\t (00:21:40) Pick new location for the element(s).
\i (00:21:42) pick grid 2521.28 -2006.35
\t (00:21:42) last pick:  2500.00 -2000.00
\i (00:21:43) pick grid 11.09 -270.91
\t (00:21:43) last pick:  0.00 -250.00
\t (00:21:43) last pick:  0.00 -300.00
\t (00:21:43) Moving C13 / CAP NP_C0603_1UF / C0603.
\t (00:21:43) Pick new location for the element(s).
\i (00:21:45) pick grid 767.25 -2781.10
\t (00:21:45) last pick:  750.00 -2800.00
\i (00:21:46) pick grid -13.70 -432.06
\t (00:21:46) last pick:  0.00 -450.00
\t (00:21:46) last pick:  0.00 -400.00
\t (00:21:46) Moving C14 / CAP NP_C0603_1UF / C0603.
\t (00:21:46) Pick new location for the element(s).
\i (00:21:48) pick grid 1275.49 -2787.30
\t (00:21:48) last pick:  1300.00 -2800.00
\i (00:21:50) pick grid -7.50 -525.03
\t (00:21:50) last pick:  0.00 -550.00
\t (00:21:50) last pick:  0.00 -500.00
\t (00:21:50) Moving C15 / CAP NP_C0603_1UF / C0603.
\t (00:21:50) Pick new location for the element(s).
\i (00:21:51) pick grid 1882.89 -2824.49
\t (00:21:51) last pick:  1900.00 -2800.00
\i (00:21:52) pick grid -63.28 -624.20
\t (00:21:52) last pick:  -50.00 -600.00
\t (00:21:52) last pick:  0.00 -600.00
\t (00:21:52) Moving C16 / CAP NP_C0603_1UF / C0603.
\t (00:21:52) Pick new location for the element(s).
\i (00:21:54) pick grid 2521.28 -2781.10
\t (00:21:54) last pick:  2500.00 -2800.00
\i (00:21:55) prepopup 500.74 -1931.98
\i (00:21:56) done 
\i (00:21:56) generaledit 
\i (00:21:57) save 
\i (00:21:57) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:21:57) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:21:57) QtSignal "All Layers"
\i (00:21:58) fillin yes 
\i (00:21:58) generaledit 
\i (00:22:00) zoom in 1 
\i (00:22:00) setwindow pcb
\i (00:22:00) zoom in 2924.16 -475.45
\i (00:22:00) trapsize 1550
\i (00:22:00) zoom in 1 
\i (00:22:00) setwindow pcb
\i (00:22:00) zoom in 2924.16 -475.45
\i (00:22:00) trapsize 775
\i (00:22:00) zoom in 1 
\i (00:22:00) setwindow pcb
\i (00:22:00) zoom in 2924.17 -475.45
\i (00:22:00) trapsize 387
\i (00:22:00) zoom in 1 
\i (00:22:00) setwindow pcb
\i (00:22:00) zoom in 2924.17 -475.45
\i (00:22:00) trapsize 194
\i (00:22:01) zoom out 1 
\i (00:22:01) setwindow pcb
\i (00:22:01) zoom out 2924.18 -475.44
\i (00:22:01) trapsize 387
\i (00:22:01) zoom out 1 
\i (00:22:01) setwindow pcb
\i (00:22:01) zoom out 2924.17 -475.45
\i (00:22:01) trapsize 775
\i (00:22:03) delete 
\i (00:22:04) drag_start grid 2880.79 -486.30
\i (00:22:06) drag_stop 3110.12 -503.34
\i (00:22:06) setwindow cmgr
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:06) setwindow pcb
\i (00:22:06) pick grid 3096.17 -473.90
\t (00:22:06) last pick:  3100.00 -450.00
\i (00:22:06) zoom out 1 
\i (00:22:06) setwindow pcb
\i (00:22:06) zoom out 3076.03 -446.01
\i (00:22:06) trapsize 1550
\i (00:22:07) prepopup 3063.63 -430.51
\i (00:22:07) done 
\i (00:22:07) generaledit 
\i (00:22:08) zoom in 1 
\i (00:22:08) setwindow pcb
\i (00:22:08) zoom in 2316.77 -489.39
\i (00:22:08) trapsize 775
\i (00:22:08) zoom in 1 
\i (00:22:08) setwindow pcb
\i (00:22:08) zoom in 2316.77 -489.39
\i (00:22:08) trapsize 387
\i (00:22:09) copy 
\t (00:22:09) Select the element(s) to copy.
\i (00:22:10) drag_start grid 2285.01 -471.57
\i (00:22:10) drag_stop 2454.68 -506.43
\i (00:22:10) setwindow cmgr
\i (00:22:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:11) setwindow pcb
\i (00:22:11) pick grid 2367.91 -502.56
\t (00:22:11) last pick:  2350.00 -500.00
\t (00:22:11) last pick:  2367.32 -500.00
\i (00:22:11) zoom out 1 
\i (00:22:11) setwindow pcb
\i (00:22:11) zoom out 2333.04 -502.56
\i (00:22:11) trapsize 775
\i (00:22:11) zoom out 1 
\i (00:22:11) setwindow pcb
\i (00:22:11) zoom out 2325.30 -504.10
\i (00:22:11) trapsize 1550
\i (00:22:12) pick grid 2976.09 -513.40
\t (00:22:12) last pick:  3000.00 -500.00
\i (00:22:12) setwindow cmgr
\i (00:22:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:22:13) setwindow pcb
\i (00:22:13) prepopup 2539.13 -507.20
\i (00:22:13) done 
\i (00:22:13) generaledit 
\i (00:22:14) zoom in 1 
\i (00:22:14) setwindow pcb
\i (00:22:14) zoom in 2495.75 -411.13
\i (00:22:14) trapsize 775
\i (00:22:14) zoom in 1 
\i (00:22:14) setwindow pcb
\i (00:22:14) zoom in 2495.75 -411.13
\i (00:22:14) trapsize 387
\i (00:22:14) zoom in 1 
\i (00:22:14) setwindow pcb
\i (00:22:14) zoom in 2495.75 -411.13
\i (00:22:14) trapsize 194
\i (00:22:15) zoom out 1 
\i (00:22:15) setwindow pcb
\i (00:22:15) zoom out 2495.76 -411.13
\i (00:22:15) trapsize 387
\i (00:22:17) zoom out 1 
\i (00:22:17) setwindow pcb
\i (00:22:17) zoom out 2495.75 -411.13
\i (00:22:17) trapsize 775
\i (00:22:18) zoom in 1 
\i (00:22:18) setwindow pcb
\i (00:22:18) zoom in 2495.75 -409.58
\i (00:22:18) trapsize 387
\i (00:22:19) roam start
\i (00:22:19) roam x 16
\i (00:22:19) roam y -48
\i (00:22:19) roam end
\i (00:22:19) slide 
\t (00:22:19) Pick element to slide.
\i (00:22:20) prepopup 2476.35 -447.56
\i (00:22:21) done 
\i (00:22:21) generaledit 
\i (00:22:21) slide 
\t (00:22:21) Pick element to slide.
\i (00:22:22) slide 
\t (00:22:22) Pick element to slide.
\i (00:22:23) pick grid 2473.25 -402.63
\t (00:22:23) last pick:  2473.00 -403.00
\t (00:22:23) Pick element to slide.
\i (00:22:26) prepopup 2260.19 -372.41
\i (00:22:26) done 
\i (00:22:26) generaledit 
\i (00:22:27) pick grid 2381.05 -375.51
\t (00:22:27) last pick:  2381.00 -376.00
\i (00:22:28) prepopup 2381.05 -375.51
\i (00:22:29) pick grid 2376.40 -366.22
\t (00:22:29) last pick:  2376.00 -366.00
\i (00:22:33) spin 
\t (00:22:33) Select element(s) to spin.
\i (00:22:34) pick grid 2450.78 -398.76
\t (00:22:34) last pick:  2451.00 -399.00
\t (00:22:34) Moving C4 / CAP NP_C0603_1UF / C0603.
\i (00:22:35) iangle 180.000
\t (00:22:35) last angle:  180.000 Degrees
\t (00:22:35) Select element(s) to spin.
\i (00:22:35) roam start
\i (00:22:35) roam x -96
\i (00:22:35) roam y 16
\i (00:22:36) roam x -144
\i (00:22:36) roam x -144
\i (00:22:36) roam x -64
\i (00:22:36) roam x -48
\i (00:22:36) roam y 16
\i (00:22:36) roam x -48
\i (00:22:36) roam end
\i (00:22:36) pick grid 1872.81 -404.95
\t (00:22:36) last pick:  1873.00 -405.00
\t (00:22:36) Moving C3 / CAP NP_C0603_1UF / C0603.
\i (00:22:37) iangle 180.000
\t (00:22:37) last angle:  180.000 Degrees
\t (00:22:37) Select element(s) to spin.
\i (00:22:37) roam start
\i (00:22:37) roam x -128
\i (00:22:38) roam x -208
\i (00:22:38) roam x -160
\i (00:22:38) roam x -128
\i (00:22:38) roam x -80
\i (00:22:38) roam x -32
\i (00:22:38) roam end
\i (00:22:39) pick grid 1261.54 -408.83
\t (00:22:39) last pick:  1262.00 -409.00
\t (00:22:39) Moving C2 / CAP NP_C0603_1UF / C0603.
\i (00:22:39) iangle 180.000
\t (00:22:40) last angle:  180.000 Degrees
\t (00:22:40) Select element(s) to spin.
\i (00:22:40) roam start
\i (00:22:40) roam x -16
\i (00:22:40) roam x -224
\i (00:22:40) roam x -176
\i (00:22:40) roam x -208
\i (00:22:40) roam x -144
\i (00:22:40) roam x -80
\i (00:22:40) roam end
\i (00:22:41) pick grid 726.96 -405.73
\t (00:22:41) last pick:  727.00 -406.00
\t (00:22:41) Moving C1 / CAP NP_C0603_1UF / C0603.
\i (00:22:42) iangle 180.000
\t (00:22:42) last angle:  180.000 Degrees
\t (00:22:42) Select element(s) to spin.
\i (00:22:42) zoom out 1 
\i (00:22:42) setwindow pcb
\i (00:22:42) zoom out 834.65 -411.92
\i (00:22:42) trapsize 775
\i (00:22:42) zoom out 1 
\i (00:22:42) setwindow pcb
\i (00:22:42) zoom out 833.10 -410.38
\i (00:22:42) trapsize 1550
\i (00:22:42) roam start
\i (00:22:42) roam x 64
\i (00:22:42) roam y 80
\i (00:22:42) roam x 32
\i (00:22:42) roam y 64
\i (00:22:43) roam end
\i (00:22:43) zoom in 1 
\i (00:22:43) setwindow pcb
\i (00:22:43) zoom in 885.01 -1247.10
\i (00:22:43) trapsize 775
\i (00:22:43) zoom in 1 
\i (00:22:43) setwindow pcb
\i (00:22:43) zoom in 875.71 -1248.65
\i (00:22:43) trapsize 387
\i (00:22:44) pick grid 797.46 -1215.33
\t (00:22:44) last pick:  797.00 -1215.00
\t (00:22:44) Moving C5 / CAP NP_C0603_1UF / C0603.
\i (00:22:45) iangle -180.000
\t (00:22:45) last angle:  180.000 Degrees
\t (00:22:45) Select element(s) to spin.
\i (00:22:45) roam start
\i (00:22:45) roam x 96
\i (00:22:45) roam x 80
\i (00:22:45) roam y 16
\i (00:22:45) roam x 64
\i (00:22:45) roam x 64
\i (00:22:45) roam x 80
\i (00:22:45) roam x 80
\i (00:22:45) roam x 32
\i (00:22:45) roam x 64
\i (00:22:45) roam x 128
\i (00:22:45) roam x 96
\i (00:22:45) roam x 16
\i (00:22:45) roam end
\i (00:22:46) pick grid 1322.74 -1204.50
\t (00:22:46) last pick:  1323.00 -1204.00
\t (00:22:46) Moving C6 / CAP NP_C0603_1UF / C0603.
\i (00:22:47) iangle -180.000
\t (00:22:47) last angle:  180.000 Degrees
\t (00:22:47) Select element(s) to spin.
\i (00:22:47) roam start
\i (00:22:47) roam x 16
\i (00:22:47) roam x 192
\i (00:22:47) roam x 240
\i (00:22:47) roam x 128
\i (00:22:47) roam end
\i (00:22:48) pick grid 1936.34 -1204.50
\t (00:22:48) last pick:  1936.00 -1204.00
\t (00:22:48) Moving C7 / CAP NP_C0603_1UF / C0603.
\i (00:22:48) iangle -180.000
\t (00:22:48) last angle:  180.000 Degrees
\t (00:22:48) Select element(s) to spin.
\i (00:22:49) roam start
\i (00:22:49) roam x 16
\i (00:22:49) roam x 224
\i (00:22:49) roam x 256
\i (00:22:49) roam x 176
\i (00:22:49) roam x 16
\i (00:22:49) roam end
\i (00:22:50) pick grid 2538.32 -1206.05
\t (00:22:50) last pick:  2538.00 -1206.00
\t (00:22:50) Moving C8 / CAP NP_C0603_1UF / C0603.
\i (00:22:50) iangle -180.000
\t (00:22:50) last angle:  180.000 Degrees
\t (00:22:50) Select element(s) to spin.
\i (00:22:51) roam start
\i (00:22:51) roam x 176
\i (00:22:51) roam x 176
\i (00:22:51) roam x 176
\i (00:22:51) roam x 64
\i (00:22:51) roam end
\i (00:22:51) zoom out 1 
\i (00:22:51) setwindow pcb
\i (00:22:51) zoom out 2831.95 -1223.10
\i (00:22:51) trapsize 775
\i (00:22:52) roam start
\i (00:22:52) roam x -64
\i (00:22:52) roam y 64
\i (00:22:52) roam x -80
\i (00:22:52) roam y 48
\i (00:22:52) roam x -96
\i (00:22:52) roam y 64
\i (00:22:52) roam x -160
\i (00:22:52) roam y 64
\i (00:22:52) roam x -96
\i (00:22:52) roam y 32
\i (00:22:52) roam x -64
\i (00:22:52) roam y 16
\i (00:22:52) roam x -32
\i (00:22:52) roam y 16
\i (00:22:52) roam end
\i (00:22:52) roam start
\i (00:22:53) roam x -128
\i (00:22:53) roam y 80
\i (00:22:53) roam x -96
\i (00:22:53) roam y 48
\i (00:22:53) roam x -80
\i (00:22:53) roam y 32
\i (00:22:53) roam x -48
\i (00:22:53) roam y 16
\i (00:22:53) roam end
\i (00:22:53) pick grid 781.19 -2004.82
\t (00:22:53) last pick:  781.00 -2005.00
\t (00:22:53) Moving C9 / CAP NP_C0603_1UF / C0603.
\i (00:22:54) iangle -180.000
\t (00:22:54) last angle:  180.000 Degrees
\t (00:22:54) Select element(s) to spin.
\i (00:22:55) pick grid 1326.61 -2004.82
\t (00:22:55) last pick:  1327.00 -2005.00
\t (00:22:55) Moving C10 / CAP NP_C0603_1UF / C0603.
\i (00:22:55) iangle -180.000
\t (00:22:55) last angle:  180.000 Degrees
\t (00:22:55) Select element(s) to spin.
\i (00:22:56) pick grid 1940.21 -1993.97
\t (00:22:56) last pick:  1940.00 -1994.00
\t (00:22:56) Moving C11 / CAP NP_C0603_1UF / C0603.
\i (00:22:57) iangle -180.000
\t (00:22:57) last angle:  180.000 Degrees
\t (00:22:57) Select element(s) to spin.
\i (00:22:57) roam start
\i (00:22:57) roam x 192
\i (00:22:57) roam x 240
\i (00:22:57) roam x 160
\i (00:22:57) roam x 96
\i (00:22:58) roam x 64
\i (00:22:58) roam x 32
\i (00:22:58) roam y 16
\i (00:22:58) roam end
\i (00:22:58) pick grid 2542.97 -2001.72
\t (00:22:58) last pick:  2543.00 -2002.00
\t (00:22:58) Moving C12 / CAP NP_C0603_1UF / C0603.
\i (00:22:59) iangle -180.000
\t (00:22:59) last angle:  180.000 Degrees
\t (00:22:59) Select element(s) to spin.
\i (00:22:59) roam start
\i (00:22:59) roam x -16
\i (00:22:59) roam y 16
\i (00:22:59) roam x -256
\i (00:22:59) roam y 176
\i (00:22:59) roam x -128
\i (00:22:59) roam y 112
\i (00:22:59) roam x -48
\i (00:22:59) roam y 32
\i (00:23:00) roam x -64
\i (00:23:00) roam y 48
\i (00:23:00) roam x -32
\i (00:23:00) roam y 32
\i (00:23:00) roam end
\i (00:23:01) pick grid 790.48 -2812.10
\t (00:23:01) last pick:  790.00 -2812.00
\t (00:23:01) Moving C13 / CAP NP_C0603_1UF / C0603.
\i (00:23:02) iangle -180.000
\t (00:23:02) last angle:  180.000 Degrees
\t (00:23:02) Select element(s) to spin.
\i (00:23:03) pick grid 1326.61 -2796.61
\t (00:23:03) last pick:  1327.00 -2797.00
\t (00:23:03) Moving C14 / CAP NP_C0603_1UF / C0603.
\i (00:23:04) iangle -180.000
\t (00:23:04) last angle:  180.000 Degrees
\t (00:23:04) Select element(s) to spin.
\i (00:23:05) pick grid 1924.72 -2799.71
\t (00:23:05) last pick:  1925.00 -2800.00
\t (00:23:05) Moving C15 / CAP NP_C0603_1UF / C0603.
\i (00:23:05) iangle -180.000
\t (00:23:05) last angle:  180.000 Degrees
\t (00:23:05) Select element(s) to spin.
\i (00:23:06) zoom out 1 
\i (00:23:06) setwindow pcb
\i (00:23:06) zoom out 2036.28 -2827.60
\i (00:23:06) trapsize 1550
\i (00:23:07) pick grid 2547.62 -2799.71
\t (00:23:07) last pick:  2548.00 -2800.00
\t (00:23:07) Moving C16 / CAP NP_C0603_1UF / C0603.
\i (00:23:07) iangle -180.000
\t (00:23:07) last angle:  180.000 Degrees
\t (00:23:07) Select element(s) to spin.
\i (00:23:08) prepopup 2237.72 -2836.90
\i (00:23:09) done 
\i (00:23:09) generaledit 
\i (00:23:09) zoom out 1 
\i (00:23:09) setwindow pcb
\i (00:23:09) zoom out 2237.72 -2836.90
\i (00:23:09) trapsize 3099
\i (00:23:09) save 
\i (00:23:09) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:23:09) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:23:09) QtSignal "All Layers"
\i (00:23:10) fillin yes 
\i (00:23:10) generaledit 
\i (00:23:11) roam start
\i (00:23:11) roam x 16
\i (00:23:11) roam y -112
\i (00:23:11) roam x 16
\i (00:23:11) roam y -32
\i (00:23:12) roam end
\i (00:23:12) zoom in 1 
\i (00:23:12) setwindow pcb
\i (00:23:12) zoom in 850.92 -444.46
\i (00:23:12) trapsize 1550
\i (00:23:12) zoom in 1 
\i (00:23:12) setwindow pcb
\i (00:23:12) zoom in 844.73 -444.46
\i (00:23:12) trapsize 775
\i (00:23:12) zoom in 1 
\i (00:23:12) setwindow pcb
\i (00:23:12) zoom in 844.73 -444.46
\i (00:23:12) trapsize 387
\i (00:23:12) zoom in 1 
\i (00:23:12) setwindow pcb
\i (00:23:12) zoom in 843.96 -442.90
\i (00:23:12) trapsize 194
\i (00:23:13) roam start
\i (00:23:13) roam x -64
\i (00:23:13) roam y -80
\i (00:23:13) roam x -48
\i (00:23:13) roam y -64
\i (00:23:13) roam x -32
\i (00:23:13) roam y -80
\i (00:23:13) roam end
\i (00:23:13) zoom in 1 
\i (00:23:13) setwindow pcb
\i (00:23:13) zoom in 787.39 -370.09
\i (00:23:13) trapsize 97
\i (00:23:13) add connect 
\t (00:23:14) Pick first element.
\i (00:23:14) pick grid 784.30 -397.98
\t (00:23:14) last pick:  784.00 -398.00
\t (00:23:14) last pick:  781.00 -400.00
\i (00:23:14) setwindow cmgr
\i (00:23:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:23:14) Target Via is defined from TOP to BOTTOM.
\t (00:23:14) last pick:  781.00 -400.00
\i (00:23:15) setwindow pcb
\i (00:23:15) pick grid 782.94 -371.44
\t (00:23:15) last pick:  783.00 -371.00
\i (00:23:15) setwindow cmgr
\i (00:23:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:23:15) No DRC errors detected.
\t (00:23:15) last pick:  781.00 -373.00
\i (00:23:15) setwindow pcb
\i (00:23:15) pick grid dbl 782.75 -371.44
\t (00:23:15) last pick:  783.00 -371.00
\t (00:23:15) C_VIA_060_030MM used for drill.
\i (00:23:15) setwindow cmgr
\i (00:23:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:23:15) No DRC errors detected.
\i (00:23:15) setwindow pcb
\i (00:23:15) prepopup 782.75 -371.44
\i (00:23:16) done 
\i (00:23:16) generaledit 
\i (00:23:17) slide 
\t (00:23:17) Pick element to slide.
\i (00:23:17) pick grid 782.36 -373.19
\t (00:23:17) last pick:  782.00 -373.00
\t (00:23:17) last pick:  781.00 -373.00
\t (00:23:17) Waiting for the destination pick.
\i (00:23:18) pick grid 781.39 -372.61
\t (00:23:18) last pick:  781.00 -373.00
\t (00:23:18) No DRC errors detected.
\t (00:23:18) Pick another element to slide.
\i (00:23:19) prepopup 790.88 -368.35
\i (00:23:19) done 
\i (00:23:19) generaledit 
\i (00:23:20) copy 
\t (00:23:20) Select the element(s) to copy.
\i (00:23:20) drag_start grid 771.13 -360.40
\i (00:23:21) drag_stop 792.82 -384.42
\i (00:23:21) setwindow cmgr
\i (00:23:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:21) setwindow pcb
\i (00:23:21) pick grid 783.52 -398.95
\t (00:23:21) last pick:  784.00 -399.00
\t (00:23:21) last pick:  781.00 -400.00
\i (00:23:21) angle 90 
\t (00:23:21) last pick:  900.00 0.00
\i (00:23:22) angle 90 
\t (00:23:22) last pick:  900.00 0.00
\i (00:23:22) pick grid 780.81 -400.50
\t (00:23:22) last pick:  781.00 -400.00
\i (00:23:22) setwindow cmgr
\i (00:23:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:22) setwindow pcb
\i (00:23:22) angle 90 
\t (00:23:22) last pick:  900.00 0.00
\i (00:23:23) angle 90 
\t (00:23:23) last pick:  900.00 0.00
\i (00:23:23) pick grid 724.83 -397.98
\t (00:23:23) last pick:  725.00 -398.00
\i (00:23:23) setwindow cmgr
\i (00:23:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:23) setwindow pcb
\i (00:23:23) angle 90 
\t (00:23:23) last pick:  900.00 0.00
\i (00:23:23) angle 90 
\t (00:23:23) last pick:  900.00 0.00
\i (00:23:23) pick grid 723.87 -398.95
\t (00:23:23) last pick:  724.00 -399.00
\i (00:23:23) setwindow cmgr
\i (00:23:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:24) setwindow pcb
\i (00:23:24) prepopup 736.07 -370.67
\i (00:23:24) done 
\i (00:23:24) generaledit 
\i (00:23:25) pick grid 750.21 -348.98
\t (00:23:25) last pick:  750.00 -349.00
\i (00:23:25) copy 
\t (00:23:25) Select the element(s) to copy.
\i (00:23:25) drag_start grid 712.05 -356.34
\i (00:23:26) drag_stop 791.85 -443.88
\i (00:23:26) setwindow cmgr
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:27) setwindow pcb
\i (00:23:27) pick grid 714.96 -398.56
\t (00:23:27) last pick:  715.00 -399.00
\t (00:23:27) last pick:  719.00 -400.00
\i (00:23:27) zoom out 1 
\i (00:23:27) setwindow pcb
\i (00:23:27) zoom out 734.91 -400.89
\i (00:23:27) trapsize 194
\i (00:23:27) zoom out 1 
\i (00:23:27) setwindow pcb
\i (00:23:27) zoom out 734.90 -400.88
\i (00:23:27) trapsize 387
\i (00:23:28) pick grid 1260.96 -396.23
\t (00:23:28) last pick:  1261.00 -396.00
\i (00:23:28) setwindow cmgr
\i (00:23:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:29) setwindow pcb
\i (00:23:29) zoom out 1 
\i (00:23:29) setwindow pcb
\i (00:23:29) zoom out 1084.32 -410.95
\i (00:23:29) trapsize 775
\i (00:23:29) roam start
\i (00:23:29) roam x 96
\i (00:23:29) roam y 16
\i (00:23:29) roam x 80
\i (00:23:29) roam y 16
\i (00:23:29) roam x 96
\i (00:23:29) roam y 16
\i (00:23:29) roam x 144
\i (00:23:29) roam y 16
\i (00:23:29) roam x 80
\i (00:23:29) roam y 32
\i (00:23:29) roam x 16
\i (00:23:30) roam end
\i (00:23:30) pick grid 1858.10 -399.53
\t (00:23:30) last pick:  1858.00 -400.00
\i (00:23:30) setwindow cmgr
\i (00:23:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:31) setwindow pcb
\i (00:23:31) roam start
\i (00:23:31) roam x 128
\i (00:23:31) roam y 16
\i (00:23:31) roam x 240
\i (00:23:31) roam y 16
\i (00:23:31) roam x 192
\i (00:23:31) roam x 160
\i (00:23:31) roam y 16
\i (00:23:31) roam end
\i (00:23:32) pick grid 2459.30 -405.73
\t (00:23:32) last pick:  2459.00 -406.00
\i (00:23:32) setwindow cmgr
\i (00:23:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:32) setwindow pcb
\i (00:23:32) roam start
\i (00:23:32) roam x -128
\i (00:23:32) roam y 80
\i (00:23:32) roam x -240
\i (00:23:32) roam y 128
\i (00:23:32) roam x -160
\i (00:23:32) roam y 64
\i (00:23:32) roam x -64
\i (00:23:32) roam y 48
\i (00:23:32) roam end
\i (00:23:33) zoom out 1 
\i (00:23:33) setwindow pcb
\i (00:23:33) zoom out 1686.10 -926.36
\i (00:23:33) trapsize 1550
\i (00:23:34) pick grid 713.00 -1205.27
\t (00:23:34) last pick:  713.00 -1205.00
\i (00:23:34) setwindow cmgr
\i (00:23:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:35) setwindow pcb
\i (00:23:35) pick grid 1273.92 -1205.27
\t (00:23:35) last pick:  1274.00 -1205.00
\i (00:23:35) setwindow cmgr
\i (00:23:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:36) setwindow pcb
\i (00:23:36) pick grid 1878.23 -1199.08
\t (00:23:36) last pick:  1878.00 -1199.00
\i (00:23:36) setwindow cmgr
\i (00:23:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:37) setwindow pcb
\i (00:23:37) pick grid 2467.04 -1192.88
\t (00:23:37) last pick:  2467.00 -1193.00
\i (00:23:37) setwindow cmgr
\i (00:23:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:37) setwindow pcb
\i (00:23:37) roam start
\i (00:23:37) roam x -16
\i (00:23:37) roam y 64
\i (00:23:37) roam x -32
\i (00:23:37) roam y 80
\i (00:23:37) roam end
\i (00:23:39) pick grid 720.75 -2003.26
\t (00:23:39) last pick:  721.00 -2003.00
\i (00:23:39) setwindow cmgr
\i (00:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:40) setwindow pcb
\i (00:23:40) pick grid 1269.28 -2000.16
\t (00:23:40) last pick:  1269.00 -2000.00
\i (00:23:40) setwindow cmgr
\i (00:23:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:41) setwindow pcb
\i (00:23:41) pick grid 1864.29 -2000.16
\t (00:23:41) last pick:  1864.00 -2000.00
\i (00:23:41) setwindow cmgr
\i (00:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:41) setwindow pcb
\i (00:23:41) pick grid 2459.29 -2000.16
\t (00:23:41) last pick:  2459.00 -2000.00
\i (00:23:41) setwindow cmgr
\i (00:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:42) setwindow pcb
\i (00:23:42) roam start
\i (00:23:42) roam x -80
\i (00:23:42) roam y 112
\i (00:23:42) roam x -64
\i (00:23:42) roam y 112
\i (00:23:42) roam x -32
\i (00:23:42) roam y 48
\i (00:23:42) roam end
\i (00:23:43) pick grid 711.46 -2805.90
\t (00:23:43) last pick:  711.00 -2806.00
\i (00:23:43) setwindow cmgr
\i (00:23:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:44) setwindow pcb
\i (00:23:44) pick grid 1281.68 -2790.41
\t (00:23:44) last pick:  1282.00 -2790.00
\i (00:23:44) setwindow cmgr
\i (00:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:45) setwindow pcb
\i (00:23:45) pick grid 1858.09 -2793.51
\t (00:23:45) last pick:  1858.00 -2794.00
\i (00:23:45) setwindow cmgr
\i (00:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:45) setwindow pcb
\i (00:23:45) pick grid 2471.69 -2793.51
\t (00:23:45) last pick:  2472.00 -2794.00
\i (00:23:45) setwindow cmgr
\i (00:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:23:46) setwindow pcb
\i (00:23:46) prepopup 1885.98 -2427.83
\i (00:23:47) done 
\i (00:23:47) generaledit 
\i (00:23:47) zoom out 1 
\i (00:23:47) setwindow pcb
\i (00:23:47) zoom out 1885.98 -2427.83
\i (00:23:47) trapsize 3099
\i (00:23:47) save 
\i (00:23:47) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:23:47) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:23:47) QtSignal "All Layers"
\i (00:23:48) fillin yes 
\i (00:23:48) generaledit 
\i (00:23:49) roam start
\i (00:23:49) roam x 96
\i (00:23:49) roam y -64
\i (00:23:49) roam x 48
\i (00:23:49) roam y -48
\i (00:23:49) roam x 16
\i (00:23:49) roam y -16
\i (00:23:49) roam end
\i (00:23:51) zoom out 1 
\i (00:23:51) setwindow pcb
\i (00:23:51) zoom out 1718.64 -1708.86
\i (00:23:51) trapsize 6198
\i (00:23:52) zoom in 1 
\i (00:23:52) setwindow pcb
\i (00:23:52) zoom in 1830.20 -326.70
\i (00:23:52) trapsize 3099
\i (00:23:54) pick grid 2390.64 1055.45
\t (00:23:54) last pick:  2391.00 1055.00
\i (00:23:54) zoom in 1 
\i (00:23:54) setwindow pcb
\i (00:23:54) zoom in 2390.64 1055.45
\i (00:23:54) trapsize 1550
\i (00:23:55) move 
\t (00:23:55) Select element(s) to move.
\i (00:23:58) prepopup 2127.22 946.99
\i (00:23:58) done 
\i (00:23:59) generaledit 
\i (00:23:59) move 
\t (00:23:59) Select element(s) to move.
\i (00:24:00) drag_start grid 679.99 1235.19
\i (00:24:00) drag_stop 1420.65 482.14
\i (00:24:01) pick grid 1420.65 475.94
\t (00:24:01) last pick:  1421.00 476.00
\t (00:24:01) Moving TP15 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP14 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP13 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP8 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP5 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP4 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP12 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP10 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP9 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP3 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP2 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP1 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP7 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP23 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP22 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP20 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP19 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP18 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP17 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP28 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP29 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP27 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP26 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP25 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Moving TP24 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:01) Pick new location for the element(s).
\i (00:24:01) zoom out 1 
\i (00:24:01) setwindow pcb
\i (00:24:01) zoom out 1178.93 491.43
\i (00:24:01) trapsize 3099
\i (00:24:02) roam start
\i (00:24:02) roam y 96
\i (00:24:02) roam y 112
\i (00:24:02) roam end
\i (00:24:02) pick grid 184.15 -1826.62
\t (00:24:02) last pick:  184.00 -1827.00
\i (00:24:03) roam start
\i (00:24:03) roam y -112
\i (00:24:03) roam y -80
\i (00:24:03) roam end
\i (00:24:03) prepopup 1777.04 993.47
\i (00:24:04) done 
\i (00:24:04) generaledit 
\i (00:24:04) pick grid 2582.78 1030.66
\t (00:24:04) last pick:  2583.00 1031.00
\i (00:24:04) zoom in 1 
\i (00:24:04) setwindow pcb
\i (00:24:04) zoom in 2539.39 1018.26
\i (00:24:04) trapsize 1550
\i (00:24:06) move 
\t (00:24:06) Select element(s) to move.
\i (00:24:06) pick grid 1442.35 1120.53
\t (00:24:06) last pick:  1442.00 1121.00
\i (00:24:07) prepopup 1606.60 1086.44
\i (00:24:07) done 
\i (00:24:07) generaledit 
\i (00:24:08) pick grid 2443.33 1101.94
\t (00:24:08) last pick:  2443.00 1102.00
\i (00:24:09) setwindow form.mini
\i (00:24:09) FORM mini class ANALYSIS 
\i (00:24:09) setwindow pcb
\i (00:24:09) pick grid 2908.18 937.69
\t (00:24:09) last pick:  2900.00 950.00
\i (00:24:10) move 
\t (00:24:10) Select element(s) to move.
\i (00:24:10) pick grid 2114.83 553.41
\t (00:24:10) last pick:  2100.00 550.00
\t (00:24:10) last pick:  1900.00 500.00
\t (00:24:10) Moving J1 / HEADER 20X2_BTB-40P-0P8MM-MALE_ / BTB-40P-0P8MM-MALE.
\t (00:24:10) Pick new location for the element(s).
\i (00:24:11) pick grid 2778.02 860.21
\t (00:24:11) last pick:  2800.00 850.00
\i (00:24:11) pick grid 2248.09 863.31
\t (00:24:11) last pick:  2250.00 850.00
\i (00:24:11) move 
\t (00:24:12) Select element(s) to move.
\i (00:24:12) drag_start grid 1454.75 1154.62
\i (00:24:13) drag_stop 2130.33 454.24
\i (00:24:13) pick grid 2139.62 556.51
\t (00:24:13) last pick:  2150.00 550.00
\t (00:24:13) Moving TP34 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP35 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP33 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP32 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP31 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP30 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP40 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP41 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP39 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP38 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP37 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP36 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Moving TP42 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:24:13) Pick new location for the element(s).
\i (00:24:13) zoom out 1 
\i (00:24:13) setwindow pcb
\i (00:24:13) zoom out 2136.53 575.10
\i (00:24:13) trapsize 3099
\i (00:24:13) roam start
\i (00:24:13) roam x -32
\i (00:24:13) roam y 80
\i (00:24:13) roam x -48
\i (00:24:13) roam y 112
\i (00:24:14) roam x -16
\i (00:24:14) roam y 48
\i (00:24:14) roam end
\i (00:24:14) pick grid 324.08 -2496.00
\t (00:24:14) last pick:  300.00 -2500.00
\i (00:24:15) prepopup 144.34 -1014.68
\i (00:24:15) done 
\i (00:24:15) generaledit 
\i (00:24:16) pick grid 1600.87 714.57
\t (00:24:16) last pick:  1600.00 700.00
\i (00:24:16) move 
\t (00:24:16) Select element(s) to move.
\i (00:24:17) pick grid 2939.64 844.72
\t (00:24:17) last pick:  2950.00 850.00
\t (00:24:17) last pick:  2800.00 850.00
\t (00:24:17) Moving J1 / HEADER 20X2_BTB-40P-0P8MM-MALE_ / BTB-40P-0P8MM-MALE.
\t (00:24:17) Pick new location for the element(s).
\i (00:24:23) pick grid 1892.18 386.07
\t (00:24:23) last pick:  1900.00 400.00
\i (00:24:23) prepopup 2561.56 627.79
\i (00:24:24) done 
\i (00:24:24) generaledit 
\i (00:24:24) zoom in 1 
\i (00:24:24) setwindow pcb
\i (00:24:24) zoom in 1768.22 516.23
\i (00:24:24) trapsize 1550
\i (00:24:24) zoom in 1 
\i (00:24:24) setwindow pcb
\i (00:24:24) zoom in 1768.22 516.23
\i (00:24:24) trapsize 775
\i (00:24:27) prepopup 1758.92 561.17
\i (00:24:28) pick grid 1763.57 603.01
\t (00:24:28) last pick:  1750.00 600.00
\i (00:24:28) move 
\t (00:24:28) Select element(s) to move.
\i (00:24:29) pick grid 1842.60 503.84
\t (00:24:29) last pick:  1850.00 500.00
\t (00:24:29) last pick:  1900.00 400.00
\t (00:24:29) Moving J1 / HEADER 20X2_BTB-40P-0P8MM-MALE_ / BTB-40P-0P8MM-MALE.
\t (00:24:29) Pick new location for the element(s).
\i (00:24:32) pick grid 1943.32 475.95
\t (00:24:32) last pick:  1950.00 500.00
\i (00:24:32) prepopup 1758.92 452.71
\i (00:24:32) done 
\i (00:24:33) generaledit 
\i (00:24:33) zoom out 1 
\i (00:24:33) setwindow pcb
\i (00:24:33) zoom out 1758.92 452.71
\i (00:24:33) trapsize 1550
\i (00:24:33) zoom out 1 
\i (00:24:33) setwindow pcb
\i (00:24:33) zoom out 1758.93 452.71
\i (00:24:33) trapsize 3099
\i (00:24:33) save 
\i (00:24:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:24:33) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:24:33) QtSignal "All Layers"
\i (00:24:34) fillin yes 
\i (00:24:34) generaledit 
\i (00:24:38) pick grid 2750.61 706.82
\t (00:24:38) last pick:  2750.00 700.00
\i (00:24:39) move 
\t (00:24:39) Select element(s) to move.
\i (00:24:40) pick grid 1988.26 452.70
\t (00:24:40) last pick:  2000.00 450.00
\t (00:24:40) last pick:  1950.00 500.00
\t (00:24:40) Moving J1 / HEADER 20X2_BTB-40P-0P8MM-MALE_ / BTB-40P-0P8MM-MALE.
\t (00:24:40) Pick new location for the element(s).
\i (00:24:41) zoom in 1 
\i (00:24:41) setwindow pcb
\i (00:24:41) zoom in 1926.28 31.24
\i (00:24:41) trapsize 1550
\i (00:24:41) zoom in 1 
\i (00:24:41) setwindow pcb
\i (00:24:41) zoom in 1926.28 31.24
\i (00:24:41) trapsize 775
\i (00:24:46) pick grid 1920.08 23.49
\t (00:24:46) last pick:  1900.00 0.00
\i (00:24:46) prepopup 1867.40 25.04
\i (00:24:47) done 
\i (00:24:47) generaledit 
\i (00:24:49) zoom out 1 
\i (00:24:49) setwindow pcb
\i (00:24:49) zoom out 1506.37 56.03
\i (00:24:49) trapsize 1550
\i (00:24:50) zoom out 1 
\i (00:24:50) setwindow pcb
\i (00:24:50) zoom out 1506.36 56.04
\i (00:24:50) trapsize 3099
\i (00:24:52) prepopup 506.45 458.90
\i (00:24:52) pick grid 630.41 589.06
\t (00:24:52) last pick:  650.00 600.00
\i (00:24:53) move 
\t (00:24:53) Select element(s) to move.
\i (00:24:54) pick grid 357.69 310.15
\t (00:24:54) last pick:  350.00 300.00
\t (00:24:54) last pick:  400.00 300.00
\t (00:24:54) Moving TP6 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:24:54) Pick new location for the element(s).
\i (00:24:54) zoom in 1 
\i (00:24:54) setwindow pcb
\i (00:24:54) zoom in 525.04 403.12
\i (00:24:54) trapsize 1550
\i (00:24:54) zoom in 1 
\i (00:24:54) setwindow pcb
\i (00:24:54) zoom in 525.04 403.12
\i (00:24:54) trapsize 775
\i (00:24:56) pick grid 602.52 475.95
\t (00:24:56) last pick:  600.00 500.00
\i (00:24:56) zoom out 1 
\i (00:24:56) setwindow pcb
\i (00:24:56) zoom out 602.52 493.00
\i (00:24:56) trapsize 1550
\i (00:24:56) zoom out 1 
\i (00:24:56) setwindow pcb
\i (00:24:56) zoom out 602.51 480.60
\i (00:24:56) trapsize 3099
\i (00:24:57) pick grid 422.77 -52.43
\t (00:24:57) last pick:  400.00 -50.00
\t (00:24:57) last pick:  400.00 0.00
\t (00:24:57) Moving TP11 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:24:57) Pick new location for the element(s).
\i (00:25:02) pick grid 3180.88 245.07
\t (00:25:02) last pick:  3200.00 250.00
\i (00:25:03) pick grid 645.90 455.80
\t (00:25:03) last pick:  650.00 450.00
\t (00:25:03) last pick:  600.00 500.00
\t (00:25:03) Moving TP6 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:25:03) Pick new location for the element(s).
\i (00:25:05) pick grid 577.72 238.87
\t (00:25:05) last pick:  600.00 250.00
\i (00:25:05) pick grid 441.36 -263.17
\t (00:25:05) last pick:  450.00 -250.00
\t (00:25:05) last pick:  400.00 -300.00
\t (00:25:05) Moving TP16 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:25:05) Pick new location for the element(s).
\i (00:25:08) pick grid 534.33 -2829.14
\t (00:25:08) last pick:  550.00 -2850.00
\i (00:25:09) pick grid 416.57 -678.43
\t (00:25:09) last pick:  400.00 -700.00
\t (00:25:09) last pick:  400.00 -600.00
\t (00:25:09) Moving TP21 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:25:09) Pick new location for the element(s).
\i (00:25:11) pick grid 3174.68 -2878.72
\t (00:25:11) last pick:  3150.00 -2900.00
\i (00:25:12) pick grid 515.74 -2922.11
\t (00:25:12) last pick:  500.00 -2900.00
\t (00:25:12) last pick:  550.00 -2850.00
\t (00:25:12) Moving TP16 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:25:12) Pick new location for the element(s).
\i (00:25:15) pick grid 559.12 -2965.50
\t (00:25:15) last pick:  550.00 -2950.00
\i (00:25:16) prepopup 1092.15 -2977.89
\i (00:25:17) done 
\i (00:25:17) generaledit 
\i (00:25:18) show measure 
\i (00:25:19) pick grid 596.31 245.07
\t (00:25:19) last pick:  596.00 245.00
\i (00:25:19) pick grid 577.72 -2934.51
\t (00:25:19) last pick:  578.00 -2935.00
\i (00:25:21) prepopup -345.78 -2680.39
\i (00:25:21) done 
\i (00:25:21) setwindow text
\i (00:25:21) close
\i (00:25:22) generaledit 
\i (00:25:22) pick grid 7.50 -2810.55
\t (00:25:22) last pick:  8.00 -2811.00
\i (00:25:22) move 
\t (00:25:22) Select element(s) to move.
\i (00:25:23) pick grid 515.74 -2959.30
\t (00:25:23) last pick:  516.00 -2959.00
\t (00:25:23) last pick:  550.00 -2950.00
\t (00:25:23) Moving TP16 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:25:23) Pick new location for the element(s).
\i (00:25:24) prepopup 565.32 -2953.10
\i (00:25:25) done 
\i (00:25:25) generaledit 
\i (00:25:26) setwindow form.mini
\i (00:25:26) FORM mini class ANALYSIS 
\i (00:25:27) setwindow pcb
\i (00:25:27) pick grid -147.45 -2928.31
\t (00:25:27) last pick:  -150.00 -2950.00
\i (00:25:27) move 
\t (00:25:28) Select element(s) to move.
\i (00:25:28) pick grid 521.94 -2984.09
\t (00:25:28) last pick:  500.00 -3000.00
\t (00:25:28) last pick:  550.00 -2950.00
\t (00:25:28) Moving TP16 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:25:28) Pick new location for the element(s).
\i (00:25:30) pick grid 577.72 -2971.69
\t (00:25:30) last pick:  600.00 -2950.00
\i (00:25:30) prepopup 503.34 -2451.06
\i (00:25:32) done 
\i (00:25:32) generaledit 
\i (00:25:32) zoom out 1 
\i (00:25:32) setwindow pcb
\i (00:25:32) zoom out 503.34 -2451.06
\i (00:25:32) trapsize 6198
\i (00:25:33) roam start
\i (00:25:33) roam y 48
\i (00:25:33) roam end
\i (00:25:33) zoom in 1 
\i (00:25:33) setwindow pcb
\i (00:25:33) zoom in 2908.65 -2471.21
\i (00:25:33) trapsize 3099
\i (00:25:33) zoom in 1 
\i (00:25:33) setwindow pcb
\i (00:25:33) zoom in 927.91 -2650.95
\i (00:25:33) trapsize 1550
\i (00:25:34) roam start
\i (00:25:34) roam y 96
\i (00:25:34) roam end
\i (00:25:34) zoom out 1 
\i (00:25:34) setwindow pcb
\i (00:25:34) zoom out 1061.17 -2979.45
\i (00:25:34) trapsize 3099
\i (00:25:35) show measure 
\i (00:25:36) pick grid 590.13 224.92
\t (00:25:36) last pick:  590.00 225.00
\i (00:25:37) pick grid 590.13 -2911.27
\t (00:25:37) last pick:  590.00 -2911.00
\i (00:25:38) prepopup 317.41 -2272.87
\i (00:25:39) done 
\i (00:25:39) setwindow text
\i (00:25:39) close
\i (00:25:39) generaledit 
\i (00:25:40) show measure 
\i (00:25:41) pick grid 614.92 -2911.27
\t (00:25:41) last pick:  615.00 -2911.00
\i (00:25:41) pick grid 3118.91 -2917.47
\t (00:25:41) last pick:  3119.00 -2917.00
\i (00:25:42) prepopup 3441.21 -952.70
\i (00:25:43) done 
\i (00:25:43) setwindow text
\i (00:25:43) close
\i (00:25:43) generaledit 
\i (00:25:44) prepopup 3558.97 -2260.48
\i (00:25:45) pick grid 3676.73 -2031.15
\t (00:25:45) last pick:  3677.00 -2031.00
\i (00:25:46) setwindow form.mini
\i (00:25:46) FORM mini class ANALYSIS 
\i (00:25:46) setwindow pcb
\i (00:25:46) pick grid 4240.75 -1200.62
\t (00:25:46) last pick:  4250.00 -1200.00
\i (00:25:47) move 
\t (00:25:47) Select element(s) to move.
\i (00:25:47) pick grid 3162.30 -2911.27
\t (00:25:47) last pick:  3150.00 -2900.00
\t (00:25:47) last pick:  3150.00 -2900.00
\t (00:25:47) Moving TP21 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (00:25:47) Pick new location for the element(s).
\i (00:25:48) pick grid 3156.10 -2936.06
\t (00:25:48) last pick:  3150.00 -2950.00
\i (00:25:48) prepopup 3329.64 -2285.27
\i (00:25:49) done 
\i (00:25:49) generaledit 
\i (00:25:49) zoom out 1 
\i (00:25:49) setwindow pcb
\i (00:25:49) zoom out 3292.46 -2217.09
\i (00:25:49) trapsize 6198
\i (00:25:50) zoom in 1 
\i (00:25:50) setwindow pcb
\i (00:25:50) zoom in 3714.39 -2297.67
\i (00:25:50) trapsize 3099
\i (00:25:51) roam start
\i (00:25:51) roam x -64
\i (00:25:51) roam y 16
\i (00:25:51) roam x -48
\i (00:25:51) roam y 16
\i (00:25:51) roam x -16
\i (00:25:51) roam y 16
\i (00:25:51) roam end
\i (00:25:52) save 
\i (00:25:52) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:25:52) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:25:52) QtSignal "All Layers"
\i (00:25:53) fillin yes 
\i (00:25:53) generaledit 
\i (00:25:57) zoom out 1 
\i (00:25:57) setwindow pcb
\i (00:25:57) zoom out 206.33 -2359.65
\i (00:25:57) trapsize 6198
\i (00:25:57) zoom in 1 
\i (00:25:57) setwindow pcb
\i (00:25:57) zoom in 962.48 -785.36
\i (00:25:57) trapsize 3099
\i (00:26:01) prepopup 190.35 1228.99
\i (00:26:01) pick grid -26.58 1148.42
\t (00:26:01) last pick:  -50.00 1150.00
\i (00:26:03) define grid 
\t (00:26:03) Spacing fields allow simple equations to aid calculations; prefix with =
\i (00:26:05) setwindow form.grid
\i (00:26:05) FORM grid done  
\i (00:26:05) setwindow pcb
\i (00:26:05) prepopup 1386.56 695.96
\i (00:26:06) pick grid 1200.62 807.53
\t (00:26:06) last pick:  1200.00 800.00
\i (00:26:08) roam start
\i (00:26:09) roam y 16
\i (00:26:09) roam y 112
\i (00:26:09) roam y 64
\i (00:26:09) roam y -16
\i (00:26:10) roam y -16
\i (00:26:10) roam y -16
\i (00:26:10) roam end
\i (00:26:10) zoom in 1 
\i (00:26:10) setwindow pcb
\i (00:26:10) zoom in 3159.19 -72.59
\i (00:26:10) trapsize 1550
\i (00:26:11) zoom in 1 
\i (00:26:11) setwindow pcb
\i (00:26:11) zoom in 3159.20 -72.59
\i (00:26:11) trapsize 775
\i (00:26:12) zoom in 1 
\i (00:26:12) setwindow pcb
\i (00:26:12) zoom in 3046.08 -291.07
\i (00:26:12) trapsize 387
\i (00:26:12) zoom in 1 
\i (00:26:12) setwindow pcb
\i (00:26:12) zoom in 3045.31 -291.07
\i (00:26:12) trapsize 194
\i (00:26:13) zoom out 1 
\i (00:26:13) setwindow pcb
\i (00:26:13) zoom out 3063.52 -293.39
\i (00:26:13) trapsize 387
\i (00:26:13) roam start
\i (00:26:13) roam x 32
\i (00:26:13) roam y -96
\i (00:26:13) roam end
\i (00:26:14) zoom out 1 
\i (00:26:14) setwindow pcb
\i (00:26:14) zoom out 3110.09 -244.58
\i (00:26:14) trapsize 775
\i (00:26:15) zoom out 1 
\i (00:26:15) setwindow pcb
\i (00:26:15) zoom out 3110.09 -244.59
\i (00:26:15) trapsize 1550
\i (00:26:16) zoom in 1 
\i (00:26:16) setwindow pcb
\i (00:26:16) zoom in 3110.08 -244.59
\i (00:26:16) trapsize 775
\i (00:26:16) zoom out 1 
\i (00:26:16) setwindow pcb
\i (00:26:16) zoom out 3110.09 -244.59
\i (00:26:16) trapsize 1550
\i (00:26:17) prepopup 3110.08 -244.59
\i (00:26:18) pick grid 3181.36 -151.62
\t (00:26:18) last pick:  3200.00 -150.00
\i (00:26:18) zoom in 1 
\i (00:26:18) setwindow pcb
\i (00:26:18) zoom in 3128.68 -297.27
\i (00:26:18) trapsize 775
\i (00:26:19) delete 
\i (00:26:19) drag_start grid 3094.60 -336.01
\i (00:26:20) drag_stop 3038.81 -284.87
\i (00:26:20) setwindow cmgr
\i (00:26:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:20) setwindow pcb
\i (00:26:20) pick grid 3134.88 -283.33
\t (00:26:20) last pick:  3150.00 -300.00
\i (00:26:21) drag_start grid 3068.25 -243.04
\i (00:26:23) drag_stop 3021.77 -221.35
\i (00:26:23) setwindow cmgr
\i (00:26:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:23) setwindow pcb
\i (00:26:23) pick grid 3103.89 -264.73
\t (00:26:23) last pick:  3100.00 -250.00
\i (00:26:24) drag_start grid 3071.35 -267.83
\i (00:26:24) drag_stop 3029.52 -239.94
\i (00:26:24) setwindow cmgr
\i (00:26:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:24) Connect Line "A5, Etch/Top"
\i (00:26:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:24) setwindow pcb
\i (00:26:24) pick grid 3106.99 -236.84
\t (00:26:24) last pick:  3100.00 -250.00
\i (00:26:24) drag_start grid 3089.95 -222.89
\i (00:26:25) drag_stop 3040.36 -38.50
\i (00:26:25) setwindow cmgr
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:25) setwindow pcb
\i (00:26:25) pick grid 3110.09 -44.70
\t (00:26:25) last pick:  3100.00 -50.00
\i (00:26:26) prepopup 3079.10 -43.15
\i (00:26:26) done 
\i (00:26:26) generaledit 
\i (00:26:27) save 
\i (00:26:27) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:26:27) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:26:27) QtSignal "All Layers"
\i (00:26:28) fillin yes 
\i (00:26:28) generaledit 
\i (00:26:29) zoom out 1 
\i (00:26:29) setwindow pcb
\i (00:26:29) zoom out 2843.58 -323.61
\i (00:26:29) trapsize 1550
\i (00:26:30) zoom in 1 
\i (00:26:30) setwindow pcb
\i (00:26:30) zoom in 2766.10 -29.21
\i (00:26:30) trapsize 775
\i (00:26:31) zoom out 1 
\i (00:26:31) setwindow pcb
\i (00:26:31) zoom out 2766.10 -29.21
\i (00:26:31) trapsize 1550
\i (00:26:31) zoom in 1 
\i (00:26:31) setwindow pcb
\i (00:26:31) zoom in 2759.90 -35.41
\i (00:26:31) trapsize 775
\i (00:26:32) slide 
\t (00:26:32) Pick element to slide.
\i (00:26:32) pick grid 2747.50 -58.65
\t (00:26:32) last pick:  2748.00 -59.00
\t (00:26:32) last pick:  2743.28 -58.65
\t (00:26:32) Waiting for the destination pick.
\i (00:26:35) pick grid 2611.15 -84.99
\t (00:26:35) last pick:  2611.00 -85.00
\t (00:26:35) No DRC errors detected.
\t (00:26:35) Pick another element to slide.
\i (00:26:36) prepopup 2663.83 -78.79
\i (00:26:36) done 
\i (00:26:36) generaledit 
\i (00:26:37) add connect 
\t (00:26:37) Pick first element.
\i (00:26:37) pick grid 2725.81 -501.81
\t (00:26:37) last pick:  2726.00 -502.00
\t (00:26:37) last pick:  2731.00 -500.00
\i (00:26:37) setwindow cmgr
\i (00:26:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:37) Target Symbol Pin is defined on BOTTOM.
\t (00:26:37) last pick:  2731.00 -500.00
\i (00:26:38) setwindow pcb
\i (00:26:38) mouse_pos 2818.78 -317.42
\i (00:26:38) mouse_pos 2854.42 -298.82
\i (00:26:38) mouse_pos 2897.80 -280.23
\i (00:26:39) setwindow form.mini
\i (00:26:39) FORM mini acon_line_width Constrain 
\i (00:26:40) setwindow pcb
\i (00:26:40) mouse_pos 2857.52 -334.46
\i (00:26:40) mouse_pos 2834.28 -349.96
\i (00:26:40) mouse_pos 2823.43 -359.25
\i (00:26:40) mouse_pos 2801.74 -374.75
\i (00:26:40) mouse_pos 2781.59 -385.60
\i (00:26:40) mouse_pos 2759.90 -390.24
\i (00:26:41) pick grid 2646.79 -418.14
\t (00:26:41) last pick:  2647.00 -418.00
\i (00:26:41) setwindow cmgr
\i (00:26:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:41) No DRC errors detected.
\t (00:26:41) last pick:  2649.00 -418.00
\i (00:26:42) setwindow pcb
\i (00:26:42) mouse_pos 2761.45 203.21
\i (00:26:42) pick grid 2770.75 223.36
\t (00:26:42) last pick:  2771.00 223.00
\i (00:26:42) setwindow cmgr
\i (00:26:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:42) No DRC errors detected.
\t (00:26:42) Pick first element.
\i (00:26:43) setwindow pcb
\i (00:26:43) prepopup 2752.15 32.77
\i (00:26:44) done 
\i (00:26:44) generaledit 
\i (00:26:44) roam start
\i (00:26:44) roam y 112
\i (00:26:44) roam y 64
\i (00:26:44) roam end
\i (00:26:45) add connect 
\t (00:26:45) Pick first element.
\i (00:26:45) pick grid 2823.43 -557.58
\t (00:26:45) last pick:  2823.00 -558.00
\t (00:26:45) last pick:  2822.00 -553.00
\i (00:26:45) setwindow cmgr
\i (00:26:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:45) Target Symbol Pin is defined on BOTTOM.
\t (00:26:46) last pick:  2822.00 -553.00
\i (00:26:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:46) setwindow pcb
\i (00:26:46) pick grid 2688.62 -413.48
\t (00:26:46) last pick:  2689.00 -413.00
\i (00:26:46) setwindow cmgr
\i (00:26:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:46) No DRC errors detected.
\i (00:26:47) setwindow pcb
\i (00:26:47) roam start
\i (00:26:47) roam y -64
\i (00:26:47) roam x 32
\i (00:26:47) roam y -96
\i (00:26:47) roam x 32
\i (00:26:47) roam y -64
\i (00:26:47) roam x 16
\i (00:26:47) roam y -32
\i (00:26:47) mouse_pos 2811.03 107.15
\i (00:26:47) roam end
\i (00:26:47) mouse_pos 2834.27 135.05
\i (00:26:47) mouse_pos 2854.42 172.23
\i (00:26:48) pick grid 2852.87 173.78
\t (00:26:48) last pick:  2853.00 174.00
\i (00:26:48) setwindow cmgr
\i (00:26:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:48) No DRC errors detected.
\t (00:26:48) Pick first element.
\i (00:26:48) setwindow pcb
\i (00:26:48) roam start
\i (00:26:48) roam y 16
\i (00:26:48) roam y 80
\i (00:26:48) roam end
\i (00:26:49) add connect 
\t (00:26:49) Pick first element.
\i (00:26:49) pick grid 2855.97 139.70
\t (00:26:49) last pick:  2856.00 140.00
\t (00:26:49) last pick:  2855.00 140.00
\i (00:26:49) setwindow cmgr
\i (00:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:49) Target Symbol Pin is defined on BOTTOM.
\t (00:26:49) last pick:  2855.00 140.00
\i (00:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:50) setwindow pcb
\i (00:26:50) pick grid 2725.81 -7.51
\t (00:26:50) last pick:  2726.00 -8.00
\i (00:26:50) setwindow cmgr
\i (00:26:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:50) No DRC errors detected.
\i (00:26:51) setwindow pcb
\i (00:26:51) mouse_pos 2843.57 -494.05
\i (00:26:51) mouse_pos 2859.07 -534.34
\i (00:26:51) pick grid 2860.62 -535.89
\t (00:26:51) last pick:  2861.00 -536.00
\i (00:26:51) setwindow cmgr
\i (00:26:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:26:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:26:51) No DRC errors detected.
\t (00:26:51) Pick first element.
\i (00:26:52) setwindow pcb
\i (00:26:52) prepopup 2798.64 -356.14
\i (00:26:52) done 
\i (00:26:52) generaledit 
\i (00:26:52) slide 
\t (00:26:52) Pick element to slide.
\i (00:26:53) pick grid 2722.71 -171.75
\t (00:26:53) last pick:  2723.00 -172.00
\t (00:26:53) last pick:  2726.00 -171.75
\t (00:26:53) Waiting for the destination pick.
\i (00:26:54) pick grid 2722.71 -171.75
\t (00:26:54) last pick:  2723.00 -172.00
\t (00:26:54) No DRC errors detected.
\t (00:26:54) Pick another element to slide.
\i (00:26:54) pick grid 2727.36 -353.05
\t (00:26:54) last pick:  2727.00 -353.00
\t (00:26:54) last pick:  2726.00 -353.05
\t (00:26:54) Waiting for the destination pick.
\i (00:26:55) pick grid 2727.36 -353.05
\t (00:26:55) last pick:  2727.00 -353.00
\t (00:26:55) No DRC errors detected.
\t (00:26:55) Pick another element to slide.
\i (00:26:55) prepopup 2801.74 -80.33
\i (00:26:55) done 
\i (00:26:56) generaledit 
\i (00:26:56) slide 
\t (00:26:56) Pick element to slide.
\i (00:26:57) pick grid 2863.72 147.44
\t (00:26:57) last pick:  2864.00 147.00
\t (00:26:57) last pick:  2863.08 148.08
\t (00:26:57) Waiting for the destination pick.
\i (00:26:57) pick grid 2863.72 139.70
\t (00:26:57) last pick:  2864.00 140.00
\t (00:26:57) No DRC errors detected.
\t (00:26:57) Pick another element to slide.
\i (00:26:58) pick grid 2851.32 118.00
\t (00:26:58) last pick:  2851.00 118.00
\t (00:26:58) last pick:  2851.65 117.65
\t (00:26:58) Waiting for the destination pick.
\i (00:26:58) pick grid 2849.77 127.30
\t (00:26:58) last pick:  2850.00 127.00
\t (00:26:58) No DRC errors detected.
\t (00:26:58) Pick another element to slide.
\i (00:26:58) prepopup 2834.27 77.72
\i (00:26:59) done 
\i (00:26:59) generaledit 
\i (00:26:59) zoom out 1 
\i (00:26:59) setwindow pcb
\i (00:26:59) zoom out 2834.27 77.72
\i (00:26:59) trapsize 1550
\i (00:26:59) save 
\i (00:26:59) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:26:59) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:26:59) QtSignal "All Layers"
\i (00:27:01) fillin yes 
\i (00:27:01) generaledit 
\i (00:27:01) zoom in 1 
\i (00:27:01) setwindow pcb
\i (00:27:01) zoom in 2809.49 -157.81
\i (00:27:01) trapsize 775
\i (00:27:01) zoom in 1 
\i (00:27:01) setwindow pcb
\i (00:27:01) zoom in 2809.49 -157.81
\i (00:27:01) trapsize 387
\i (00:27:02) add connect 
\t (00:27:02) Pick first element.
\i (00:27:03) pick grid 2785.47 -102.03
\t (00:27:03) last pick:  2785.00 -102.00
\t (00:27:03) last pick:  2785.00 -100.00
\i (00:27:03) setwindow cmgr
\i (00:27:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:03) Target Via is defined from TOP to BOTTOM.
\t (00:27:03) last pick:  2785.00 -100.00
\i (00:27:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:03) setwindow pcb
\i (00:27:03) pick grid dbl 2785.47 -102.03
\t (00:27:03) last pick:  2785.00 -102.00
\t (00:27:03) C_VIA_045_020MM used for drill.
\i (00:27:03) setwindow cmgr
\i (00:27:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:03) No DRC errors detected.
\i (00:27:03) setwindow pcb
\i (00:27:03) prepopup 2785.47 -102.03
\i (00:27:04) done 
\i (00:27:04) generaledit 
\i (00:27:04) add connect 
\t (00:27:04) Pick first element.
\i (00:27:06) pick grid 2782.37 -151.61
\t (00:27:06) last pick:  2782.00 -152.00
\t (00:27:06) last pick:  2782.00 -150.00
\i (00:27:06) setwindow cmgr
\i (00:27:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:06) Target Via is defined from TOP to BOTTOM.
\t (00:27:06) last pick:  2782.00 -150.00
\i (00:27:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:06) setwindow pcb
\i (00:27:06) pick grid dbl 2782.37 -151.61
\t (00:27:06) last pick:  2782.00 -152.00
\t (00:27:06) C_VIA_045_020MM used for drill.
\i (00:27:06) setwindow cmgr
\i (00:27:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:06) No DRC errors detected.
\i (00:27:06) setwindow pcb
\i (00:27:06) prepopup 2782.37 -151.61
\i (00:27:07) done 
\i (00:27:07) generaledit 
\i (00:27:07) add connect 
\t (00:27:07) Pick first element.
\i (00:27:08) pick grid 2782.37 -198.87
\t (00:27:08) last pick:  2782.00 -199.00
\t (00:27:08) last pick:  2783.00 -200.00
\i (00:27:08) setwindow cmgr
\i (00:27:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:08) Target Via is defined from TOP to BOTTOM.
\t (00:27:08) last pick:  2783.00 -200.00
\i (00:27:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:08) setwindow pcb
\i (00:27:08) pick grid dbl 2782.37 -198.87
\t (00:27:08) last pick:  2782.00 -199.00
\t (00:27:08) C_VIA_045_020MM used for drill.
\i (00:27:08) setwindow cmgr
\i (00:27:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:08) No DRC errors detected.
\i (00:27:09) setwindow pcb
\i (00:27:09) prepopup 2782.37 -198.87
\i (00:27:09) done 
\i (00:27:09) generaledit 
\i (00:27:09) add connect 
\t (00:27:09) Pick first element.
\i (00:27:10) pick grid 2774.63 -274.80
\t (00:27:10) last pick:  2775.00 -275.00
\t (00:27:10) last pick:  2777.75 -274.25
\i (00:27:10) setwindow cmgr
\i (00:27:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:10) Target Via is defined from TOP to BOTTOM.
\t (00:27:10) last pick:  2777.75 -274.25
\i (00:27:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:10) setwindow pcb
\i (00:27:10) pick grid dbl 2774.63 -274.80
\t (00:27:10) last pick:  2775.00 -275.00
\t (00:27:10) C_VIA_045_020MM used for drill.
\i (00:27:10) setwindow cmgr
\i (00:27:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:10) No DRC errors detected.
\i (00:27:10) setwindow pcb
\i (00:27:10) prepopup 2774.63 -274.80
\i (00:27:11) done 
\i (00:27:11) generaledit 
\i (00:27:11) add connect 
\t (00:27:12) Pick first element.
\i (00:27:13) pick grid 2776.18 -322.83
\t (00:27:13) last pick:  2776.00 -323.00
\t (00:27:13) last pick:  2771.00 -326.00
\i (00:27:13) setwindow cmgr
\i (00:27:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:13) Target Via is defined from TOP to BOTTOM.
\t (00:27:13) last pick:  2771.00 -326.00
\i (00:27:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:13) setwindow pcb
\i (00:27:13) pick grid dbl 2776.18 -322.83
\t (00:27:13) last pick:  2776.00 -323.00
\t (00:27:13) C_VIA_045_020MM used for drill.
\i (00:27:13) setwindow cmgr
\i (00:27:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:13) No DRC errors detected.
\i (00:27:13) setwindow pcb
\i (00:27:13) prepopup 2776.18 -322.83
\i (00:27:14) done 
\i (00:27:14) generaledit 
\i (00:27:15) add connect 
\t (00:27:15) Pick first element.
\i (00:27:15) pick grid 2665.39 -97.38
\t (00:27:15) last pick:  2665.00 -97.00
\t (00:27:15) last pick:  2632.68 -100.00
\i (00:27:15) setwindow cmgr
\i (00:27:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:15) Target Via is defined from TOP to BOTTOM.
\t (00:27:15) last pick:  2632.68 -100.00
\i (00:27:16) setwindow pcb
\i (00:27:16) pick grid 2735.89 -70.26
\t (00:27:16) last pick:  2736.00 -70.00
\i (00:27:16) setwindow cmgr
\i (00:27:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:16) No DRC errors detected.
\i (00:27:17) setwindow pcb
\i (00:27:17) pick grid 2823.43 -71.04
\t (00:27:17) last pick:  2823.00 -71.00
\i (00:27:17) setwindow cmgr
\i (00:27:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:17) No DRC errors detected.
\t (00:27:17) last pick:  2822.00 -70.00
\i (00:27:17) setwindow pcb
\i (00:27:17) pick grid dbl 2823.43 -71.04
\t (00:27:17) last pick:  2823.00 -71.00
\t (00:27:17) C_VIA_045_020MM used for drill.
\i (00:27:17) setwindow cmgr
\i (00:27:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:17) No DRC errors detected.
\i (00:27:17) setwindow pcb
\i (00:27:17) done 
\i (00:27:17) generaledit 
\i (00:27:18) add connect 
\t (00:27:18) Pick first element.
\i (00:27:18) pick grid 2668.48 -146.19
\t (00:27:18) last pick:  2668.00 -146.00
\t (00:27:18) last pick:  2632.68 -150.00
\i (00:27:18) setwindow cmgr
\i (00:27:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:18) Target Via is defined from TOP to BOTTOM.
\t (00:27:18) last pick:  2632.68 -150.00
\i (00:27:18) setwindow pcb
\i (00:27:18) mouse_pos 2759.13 -143.09
\i (00:27:18) mouse_pos 2762.23 -141.54
\i (00:27:19) pick grid 2755.26 -124.49
\t (00:27:19) last pick:  2755.00 -124.00
\i (00:27:19) setwindow cmgr
\i (00:27:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:19) No DRC errors detected.
\i (00:27:20) setwindow pcb
\i (00:27:20) pick grid 2822.66 -123.72
\t (00:27:20) last pick:  2823.00 -124.00
\i (00:27:20) setwindow cmgr
\i (00:27:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:20) No DRC errors detected.
\i (00:27:20) setwindow pcb
\i (00:27:20) pick grid dbl 2823.43 -123.72
\t (00:27:20) last pick:  2823.00 -124.00
\t (00:27:20) C_VIA_045_020MM used for drill.
\i (00:27:20) setwindow cmgr
\i (00:27:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:20) No DRC errors detected.
\i (00:27:20) setwindow pcb
\i (00:27:20) done 
\i (00:27:20) generaledit 
\i (00:27:20) add connect 
\t (00:27:21) Pick first element.
\i (00:27:21) pick grid 2658.41 -208.94
\t (00:27:21) last pick:  2658.00 -209.00
\t (00:27:21) last pick:  2632.68 -200.00
\i (00:27:21) setwindow cmgr
\i (00:27:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:21) Target Via is defined from TOP to BOTTOM.
\t (00:27:21) last pick:  2632.68 -200.00
\i (00:27:22) setwindow pcb
\i (00:27:22) pick grid 2764.55 -179.50
\t (00:27:22) last pick:  2765.00 -179.00
\i (00:27:22) setwindow cmgr
\i (00:27:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:22) No DRC errors detected.
\i (00:27:23) setwindow pcb
\i (00:27:23) pick grid 2829.63 -175.63
\t (00:27:23) last pick:  2830.00 -176.00
\i (00:27:23) setwindow cmgr
\i (00:27:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:23) No DRC errors detected.
\t (00:27:23) last pick:  2827.00 -179.00
\i (00:27:23) setwindow pcb
\i (00:27:23) pick grid dbl 2829.63 -175.63
\t (00:27:23) last pick:  2830.00 -176.00
\t (00:27:23) C_VIA_045_020MM used for drill.
\i (00:27:23) setwindow cmgr
\i (00:27:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:23) No DRC errors detected.
\i (00:27:23) setwindow pcb
\i (00:27:23) done 
\i (00:27:23) generaledit 
\i (00:27:24) slide 
\t (00:27:24) Pick element to slide.
\i (00:27:24) pick grid 2804.07 -180.28
\t (00:27:24) last pick:  2804.00 -180.00
\t (00:27:24) last pick:  2804.07 -179.00
\t (00:27:24) Waiting for the destination pick.
\i (00:27:24) pick grid 2804.07 -180.28
\t (00:27:24) last pick:  2804.00 -180.00
\t (00:27:24) No DRC errors detected.
\t (00:27:24) Pick another element to slide.
\i (00:27:25) slide 
\t (00:27:25) Pick element to slide.
\i (00:27:25) pick grid 2831.96 -177.95
\t (00:27:25) last pick:  2832.00 -178.00
\t (00:27:25) last pick:  2827.00 -179.00
\t (00:27:25) Waiting for the destination pick.
\i (00:27:26) pick grid 2824.21 -174.08
\t (00:27:26) last pick:  2824.00 -174.00
\t (00:27:26) No DRC errors detected.
\t (00:27:26) Pick another element to slide.
\i (00:27:26) add connect 
\t (00:27:26) Pick first element.
\i (00:27:27) pick grid 2667.71 -256.98
\t (00:27:27) last pick:  2668.00 -257.00
\t (00:27:27) last pick:  2632.68 -250.00
\i (00:27:27) setwindow cmgr
\i (00:27:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:27) Target Via is defined from TOP to BOTTOM.
\t (00:27:27) last pick:  2632.68 -250.00
\i (00:27:28) setwindow pcb
\i (00:27:28) pick grid 2785.47 -227.54
\t (00:27:28) last pick:  2785.00 -228.00
\i (00:27:28) setwindow cmgr
\i (00:27:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:28) No DRC errors detected.
\i (00:27:29) setwindow pcb
\i (00:27:29) pick grid 2828.08 -229.09
\t (00:27:29) last pick:  2828.00 -229.00
\i (00:27:29) setwindow cmgr
\i (00:27:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:29) No DRC errors detected.
\t (00:27:29) last pick:  2827.00 -228.00
\i (00:27:29) setwindow pcb
\i (00:27:29) pick grid dbl 2828.08 -229.09
\t (00:27:29) last pick:  2828.00 -229.00
\t (00:27:29) C_VIA_045_020MM used for drill.
\i (00:27:29) setwindow cmgr
\i (00:27:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:29) No DRC errors detected.
\i (00:27:29) setwindow pcb
\i (00:27:29) slide 
\t (00:27:29) Pick element to slide.
\i (00:27:30) pick grid 2814.14 -229.86
\t (00:27:30) last pick:  2814.00 -230.00
\t (00:27:30) last pick:  2814.14 -228.00
\t (00:27:30) Waiting for the destination pick.
\i (00:27:30) prepopup 2814.14 -229.86
\i (00:27:32) zoom out 1 
\i (00:27:32) setwindow pcb
\i (00:27:32) zoom out 2838.93 -230.63
\i (00:27:32) trapsize 775
\i (00:27:32) zoom out 1 
\i (00:27:32) setwindow pcb
\i (00:27:32) zoom out 2838.93 -230.64
\i (00:27:32) trapsize 1550
\i (00:27:33) roam start
\i (00:27:33) roam x 16
\i (00:27:33) roam y 80
\i (00:27:33) roam end
\i (00:27:34) zoom in 1 
\i (00:27:34) setwindow pcb
\i (00:27:34) zoom in 2787.79 -239.94
\i (00:27:34) trapsize 775
\i (00:27:34) zoom in 1 
\i (00:27:34) setwindow pcb
\i (00:27:34) zoom in 2787.80 -239.94
\i (00:27:34) trapsize 387
\i (00:27:34) zoom in 1 
\i (00:27:34) setwindow pcb
\i (00:27:34) zoom in 2787.80 -239.93
\i (00:27:34) trapsize 194
\i (00:27:34) zoom in 1 
\i (00:27:34) setwindow pcb
\i (00:27:34) zoom in 2787.80 -239.93
\i (00:27:34) trapsize 97
\i (00:27:35) pick grid 2795.55 -226.37
\t (00:27:35) last pick:  2796.00 -226.00
\t (00:27:35) No DRC errors detected.
\t (00:27:35) Pick another element to slide.
\i (00:27:36) slide 
\t (00:27:36) Pick element to slide.
\i (00:27:36) pick grid 2797.30 -225.99
\t (00:27:36) last pick:  2797.00 -226.00
\t (00:27:36) last pick:  2797.30 -226.00
\t (00:27:36) Waiting for the destination pick.
\i (00:27:36) pick grid 2797.10 -227.15
\t (00:27:36) last pick:  2797.00 -227.00
\t (00:27:36) No DRC errors detected.
\t (00:27:36) Pick another element to slide.
\i (00:27:36) prepopup 2795.16 -231.02
\i (00:27:37) done 
\i (00:27:37) generaledit 
\i (00:27:37) zoom out 1 
\i (00:27:37) setwindow pcb
\i (00:27:37) zoom out 2795.16 -231.02
\i (00:27:37) trapsize 194
\i (00:27:37) zoom out 1 
\i (00:27:37) setwindow pcb
\i (00:27:37) zoom out 2795.17 -231.02
\i (00:27:37) trapsize 387
\i (00:27:38) zoom in 1 
\i (00:27:38) setwindow pcb
\i (00:27:38) zoom in 2810.66 -230.25
\i (00:27:38) trapsize 194
\i (00:27:38) zoom in 1 
\i (00:27:38) setwindow pcb
\i (00:27:38) zoom in 2810.67 -230.25
\i (00:27:38) trapsize 97
\i (00:27:38) slide 
\t (00:27:38) Pick element to slide.
\i (00:27:38) pick grid 2829.65 -226.18
\t (00:27:38) last pick:  2830.00 -226.00
\t (00:27:38) last pick:  2827.00 -228.00
\t (00:27:38) Waiting for the destination pick.
\i (00:27:40) pick grid 2823.65 -228.89
\t (00:27:40) last pick:  2824.00 -229.00
\t (00:27:40) No DRC errors detected.
\t (00:27:40) Pick another element to slide.
\i (00:27:40) pick grid 2834.30 -228.31
\t (00:27:40) last pick:  2834.00 -228.00
\t (00:27:40) last pick:  2827.00 -228.00
\t (00:27:40) Waiting for the destination pick.
\i (00:27:41) pick grid 2825.39 -226.57
\t (00:27:41) last pick:  2825.00 -227.00
\t (00:27:41) No DRC errors detected.
\t (00:27:41) Pick another element to slide.
\i (00:27:42) pick grid 2796.53 -230.44
\t (00:27:42) last pick:  2797.00 -230.00
\t (00:27:42) last pick:  2796.53 -228.00
\t (00:27:42) Waiting for the destination pick.
\i (00:27:42) pick grid 2796.92 -227.92
\t (00:27:42) last pick:  2797.00 -228.00
\t (00:27:42) No DRC errors detected.
\t (00:27:42) Pick another element to slide.
\i (00:27:42) prepopup 2797.50 -226.95
\i (00:27:43) done 
\i (00:27:43) generaledit 
\i (00:27:45) setwindow form.find
\i (00:27:45) FORM find vias YES 
\i (00:27:48) setwindow pcb
\i (00:27:48) prepopup 2840.88 -226.37
\i (00:27:49) pick grid 2842.43 -218.82
\t (00:27:49) last pick:  2842.00 -219.00
\i (00:27:49) zoom out 1 
\i (00:27:49) setwindow pcb
\i (00:27:49) zoom out 2842.43 -218.63
\i (00:27:49) trapsize 194
\i (00:27:49) zoom out 1 
\i (00:27:49) setwindow pcb
\i (00:27:49) zoom out 2842.44 -218.62
\i (00:27:49) trapsize 387
\i (00:27:49) zoom out 1 
\i (00:27:49) setwindow pcb
\i (00:27:49) zoom out 2842.43 -218.63
\i (00:27:49) trapsize 775
\i (00:27:51) zoom in 1 
\i (00:27:51) setwindow pcb
\i (00:27:51) zoom in 2840.89 -111.71
\i (00:27:51) trapsize 387
\i (00:27:51) zoom out 1 
\i (00:27:51) setwindow pcb
\i (00:27:51) zoom out 2840.89 -111.71
\i (00:27:51) trapsize 775
\i (00:27:51) add connect 
\t (00:27:52) Pick first element.
\i (00:27:52) pick grid 2831.59 -72.97
\t (00:27:52) last pick:  2832.00 -73.00
\t (00:27:52) last pick:  2822.00 -70.00
\i (00:27:52) setwindow cmgr
\i (00:27:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:52) Target Via is defined from TOP to BOTTOM.
\t (00:27:52) last pick:  2822.00 -70.00
\i (00:27:54) setwindow pcb
\i (00:27:54) pick grid 2930.76 -158.19
\t (00:27:54) last pick:  2931.00 -158.00
\i (00:27:54) setwindow cmgr
\i (00:27:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:27:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:54) No DRC errors detected.
\i (00:27:55) setwindow pcb
\i (00:27:55) mouse_pos 2916.81 -858.57
\i (00:27:55) pick grid 2915.26 -869.41
\t (00:27:55) last pick:  2915.00 -869.00
\i (00:27:55) setwindow cmgr
\i (00:27:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:55) No DRC errors detected.
\t (00:27:55) Pick first element.
\i (00:27:56) setwindow pcb
\i (00:27:56) prepopup 2836.24 -447.95
\i (00:27:56) done 
\i (00:27:57) generaledit 
\i (00:27:57) add connect 
\t (00:27:57) Pick first element.
\i (00:27:57) pick grid 2789.75 -102.41
\t (00:27:57) last pick:  2790.00 -102.00
\t (00:27:57) last pick:  2785.00 -100.00
\i (00:27:57) setwindow cmgr
\i (00:27:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:27:57) Target Via is defined from TOP to BOTTOM.
\t (00:27:57) last pick:  2785.00 -100.00
\i (00:28:00) setwindow pcb
\i (00:28:00) pick grid 2899.77 -172.14
\t (00:28:00) last pick:  2900.00 -172.00
\i (00:28:00) setwindow cmgr
\i (00:28:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:28:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:00) No DRC errors detected.
\i (00:28:00) setwindow pcb
\i (00:28:00) mouse_pos 2919.91 -415.41
\i (00:28:00) mouse_pos 2918.36 -553.31
\i (00:28:01) prepopup 2885.82 -274.40
\i (00:28:01) done 
\i (00:28:02) generaledit 
\i (00:28:02) slide 
\t (00:28:02) Pick element to slide.
\i (00:28:03) pick grid 2913.71 -875.61
\t (00:28:03) last pick:  2914.00 -876.00
\t (00:28:03) last pick:  2907.00 -873.00
\t (00:28:03) Waiting for the destination pick.
\i (00:28:04) pick grid 3046.97 -866.31
\t (00:28:04) last pick:  3047.00 -866.00
\t (00:28:04) No DRC errors detected.
\t (00:28:04) Pick another element to slide.
\i (00:28:05) slide 
\t (00:28:05) Pick element to slide.
\i (00:28:06) pick grid 2971.04 -796.59
\t (00:28:06) last pick:  2971.00 -797.00
\t (00:28:06) last pick:  2970.81 -796.81
\t (00:28:06) Waiting for the destination pick.
\i (00:28:07) pick grid 2995.84 -519.22
\t (00:28:07) last pick:  2996.00 -519.00
\t (00:28:07) No DRC errors detected.
\t (00:28:07) Pick another element to slide.
\i (00:28:07) prepopup 2971.04 -526.97
\i (00:28:07) done 
\i (00:28:07) generaledit 
\i (00:28:08) zoom in 1 
\i (00:28:08) setwindow pcb
\i (00:28:08) zoom in 2805.25 -576.56
\i (00:28:08) trapsize 387
\i (00:28:08) slide 
\t (00:28:08) Pick element to slide.
\i (00:28:08) pick grid 2828.49 -564.93
\t (00:28:08) last pick:  2828.00 -565.00
\t (00:28:08) last pick:  2831.21 -562.21
\t (00:28:08) Waiting for the destination pick.
\i (00:28:09) pick grid 2834.69 -561.06
\t (00:28:09) last pick:  2835.00 -561.00
\t (00:28:09) No DRC errors detected.
\t (00:28:09) Pick another element to slide.
\i (00:28:09) prepopup 2814.55 -565.71
\i (00:28:10) done 
\i (00:28:10) generaledit 
\i (00:28:10) zoom out 1 
\i (00:28:10) setwindow pcb
\i (00:28:10) zoom out 2813.77 -566.48
\i (00:28:10) trapsize 775
\i (00:28:10) zoom out 1 
\i (00:28:10) setwindow pcb
\i (00:28:10) zoom out 2812.22 -566.48
\i (00:28:10) trapsize 1550
\i (00:28:11) add connect 
\t (00:28:11) Pick first element.
\i (00:28:12) zoom in 1 
\i (00:28:12) setwindow pcb
\i (00:28:12) zoom in 2911.39 -188.41
\i (00:28:12) trapsize 775
\i (00:28:12) zoom in 1 
\i (00:28:12) setwindow pcb
\i (00:28:12) zoom in 2911.40 -188.40
\i (00:28:12) trapsize 387
\i (00:28:12) pick grid 2905.20 -176.01
\t (00:28:12) last pick:  2905.00 -176.00
\t (00:28:12) last pick:  2900.00 -172.00
\i (00:28:12) setwindow cmgr
\i (00:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:12) Target Via is defined from TOP to BOTTOM.
\t (00:28:12) last pick:  2900.00 -172.00
\i (00:28:13) setwindow pcb
\i (00:28:13) zoom out 1 
\i (00:28:13) setwindow pcb
\i (00:28:13) zoom out 2914.50 -228.69
\i (00:28:13) trapsize 775
\i (00:28:13) mouse_pos 2922.24 -329.41
\i (00:28:13) mouse_pos 2945.48 -442.52
\i (00:28:13) mouse_pos 2950.13 -459.56
\i (00:28:13) mouse_pos 2971.83 -512.25
\i (00:28:14) pick grid 3004.37 -563.38
\t (00:28:14) last pick:  3004.00 -563.00
\i (00:28:14) setwindow cmgr
\i (00:28:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:14) No DRC errors detected.
\i (00:28:15) setwindow pcb
\i (00:28:15) zoom out 1 
\i (00:28:15) setwindow pcb
\i (00:28:15) zoom out 3004.37 -563.38
\i (00:28:15) trapsize 1550
\i (00:28:15) roam start
\i (00:28:15) roam y 64
\i (00:28:15) roam end
\i (00:28:15) zoom in 1 
\i (00:28:15) setwindow pcb
\i (00:28:15) zoom in 3004.36 -934.10
\i (00:28:15) trapsize 775
\i (00:28:15) zoom in 1 
\i (00:28:15) setwindow pcb
\i (00:28:15) zoom in 3004.37 -934.10
\i (00:28:15) trapsize 387
\i (00:28:16) zoom in 1 
\i (00:28:16) setwindow pcb
\i (00:28:16) zoom in 3004.37 -934.10
\i (00:28:16) trapsize 194
\i (00:28:16) zoom in 1 
\i (00:28:16) setwindow pcb
\i (00:28:16) zoom in 3004.76 -931.38
\i (00:28:16) trapsize 97
\i (00:28:16) zoom out 1 
\i (00:28:16) setwindow pcb
\i (00:28:16) zoom out 3016.38 -901.16
\i (00:28:16) trapsize 194
\i (00:28:16) zoom out 1 
\i (00:28:16) setwindow pcb
\i (00:28:16) zoom out 3016.39 -901.16
\i (00:28:16) trapsize 387
\i (00:28:18) pick grid 3034.98 -898.06
\t (00:28:18) last pick:  3035.00 -898.00
\i (00:28:18) setwindow cmgr
\i (00:28:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:18) No DRC errors detected.
\i (00:28:18) setwindow pcb
\i (00:28:18) mouse_pos 3049.70 -898.06
\i (00:28:18) pick grid 3062.09 -899.61
\t (00:28:18) last pick:  3062.00 -900.00
\i (00:28:18) setwindow cmgr
\i (00:28:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:18) No DRC errors detected.
\t (00:28:18) Pick first element.
\i (00:28:18) setwindow pcb
\i (00:28:18) prepopup 3003.21 -900.39
\i (00:28:19) done 
\i (00:28:19) generaledit 
\i (00:28:19) slide 
\t (00:28:19) Pick element to slide.
\i (00:28:20) pick grid 3040.40 -895.74
\t (00:28:20) last pick:  3040.00 -896.00
\t (00:28:20) last pick:  3042.64 -898.00
\t (00:28:20) Waiting for the destination pick.
\i (00:28:21) pick grid 3039.62 -897.29
\t (00:28:21) last pick:  3040.00 -897.00
\t (00:28:21) No DRC errors detected.
\t (00:28:21) Pick another element to slide.
\i (00:28:21) prepopup 2976.10 -881.02
\i (00:28:21) done 
\i (00:28:22) generaledit 
\i (00:28:22) zoom out 1 
\i (00:28:22) setwindow pcb
\i (00:28:22) zoom out 2976.10 -881.02
\i (00:28:22) trapsize 775
\i (00:28:22) roam start
\i (00:28:22) roam x 32
\i (00:28:22) roam y -64
\i (00:28:22) roam x 16
\i (00:28:22) roam y -48
\i (00:28:22) roam end
\i (00:28:23) slide 
\t (00:28:23) Pick element to slide.
\i (00:28:24) pick grid 3001.63 -690.84
\t (00:28:24) last pick:  3002.00 -691.00
\t (00:28:24) last pick:  3004.00 -690.84
\t (00:28:24) Waiting for the destination pick.
\i (00:28:25) pick grid 3021.77 -697.04
\t (00:28:25) last pick:  3022.00 -697.00
\t (00:28:25) No DRC errors detected.
\t (00:28:25) Pick another element to slide.
\i (00:28:25) prepopup 2990.78 -697.04
\i (00:28:25) done 
\i (00:28:25) generaledit 
\i (00:28:26) zoom out 1 
\i (00:28:26) setwindow pcb
\i (00:28:26) zoom out 2891.61 -579.28
\i (00:28:26) trapsize 1550
\i (00:28:26) add connect 
\t (00:28:27) Pick first element.
\i (00:28:27) pick grid 2829.63 -133.02
\t (00:28:27) last pick:  2830.00 -133.00
\t (00:28:27) last pick:  2823.00 -124.00
\i (00:28:27) setwindow cmgr
\i (00:28:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:27) Target Via is defined from TOP to BOTTOM.
\t (00:28:27) last pick:  2823.00 -124.00
\i (00:28:27) setwindow pcb
\i (00:28:27) zoom in 1 
\i (00:28:27) setwindow pcb
\i (00:28:27) zoom in 2835.83 -170.21
\i (00:28:27) trapsize 775
\i (00:28:28) zoom in 1 
\i (00:28:28) setwindow pcb
\i (00:28:28) zoom in 2835.83 -170.20
\i (00:28:28) trapsize 387
\i (00:28:29) zoom in 1 
\i (00:28:29) setwindow pcb
\i (00:28:29) zoom in 2835.84 -170.20
\i (00:28:29) trapsize 194
\i (00:28:29) pick grid 2881.94 -196.53
\t (00:28:30) last pick:  2882.00 -197.00
\i (00:28:30) setwindow cmgr
\i (00:28:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:28:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:30) No DRC errors detected.
\i (00:28:30) setwindow pcb
\i (00:28:30) zoom out 1 
\i (00:28:30) setwindow pcb
\i (00:28:30) zoom out 2881.94 -196.53
\i (00:28:30) trapsize 387
\i (00:28:30) zoom out 1 
\i (00:28:30) setwindow pcb
\i (00:28:30) zoom out 2881.93 -196.54
\i (00:28:30) trapsize 775
\i (00:28:30) roam start
\i (00:28:30) roam x 16
\i (00:28:30) roam y 112
\i (00:28:30) mouse_pos 2904.00 -438.27
\i (00:28:30) roam x 16
\i (00:28:30) roam y 64
\i (00:28:30) mouse_pos 2928.80 -537.44
\i (00:28:30) roam end
\i (00:28:32) pick grid 2998.53 -605.62
\t (00:28:32) last pick:  2999.00 -606.00
\i (00:28:32) setwindow cmgr
\i (00:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:32) No DRC errors detected.
\i (00:28:32) setwindow pcb
\i (00:28:32) mouse_pos 3012.47 -824.10
\i (00:28:32) mouse_pos 3024.87 -887.63
\i (00:28:32) mouse_pos 3029.52 -909.32
\i (00:28:33) pick grid 3038.82 -927.91
\t (00:28:33) last pick:  3039.00 -928.00
\i (00:28:33) setwindow cmgr
\i (00:28:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:28:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:33) No DRC errors detected.
\t (00:28:33) Pick first element.
\i (00:28:34) setwindow pcb
\i (00:28:34) roam start
\i (00:28:35) roam y -32
\i (00:28:35) roam x 16
\i (00:28:35) roam y -32
\i (00:28:35) roam y -48
\i (00:28:35) roam end
\i (00:28:35) add connect 
\t (00:28:36) Pick first element.
\i (00:28:36) pick grid 2787.80 -150.06
\t (00:28:36) last pick:  2788.00 -150.00
\t (00:28:36) last pick:  2782.00 -150.00
\i (00:28:36) setwindow cmgr
\i (00:28:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:36) Target Via is defined from TOP to BOTTOM.
\t (00:28:36) last pick:  2782.00 -150.00
\i (00:28:37) setwindow pcb
\i (00:28:37) pick grid 2859.07 -184.15
\t (00:28:37) last pick:  2859.00 -184.00
\i (00:28:37) setwindow cmgr
\i (00:28:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:28:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:37) No DRC errors detected.
\i (00:28:38) setwindow pcb
\i (00:28:38) mouse_pos 2873.02 -353.04
\i (00:28:38) mouse_pos 2891.61 -424.32
\i (00:28:38) mouse_pos 2904.01 -458.41
\i (00:28:38) mouse_pos 2910.21 -484.75
\i (00:28:38) mouse_pos 2916.40 -512.64
\i (00:28:39) pick grid 2936.55 -579.27
\t (00:28:39) last pick:  2937.00 -579.00
\i (00:28:39) setwindow cmgr
\i (00:28:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:39) No DRC errors detected.
\i (00:28:39) setwindow pcb
\i (00:28:39) roam start
\i (00:28:39) roam y 80
\i (00:28:39) roam x 32
\i (00:28:39) roam y 80
\i (00:28:39) mouse_pos 2992.33 -834.94
\i (00:28:39) roam x 16
\i (00:28:39) roam y 64
\i (00:28:40) mouse_pos 3017.12 -934.11
\i (00:28:40) roam end
\i (00:28:40) pick grid 3021.76 -957.35
\t (00:28:40) last pick:  3022.00 -957.00
\i (00:28:40) setwindow cmgr
\i (00:28:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:40) No DRC errors detected.
\i (00:28:41) setwindow pcb
\i (00:28:41) mouse_pos 3045.01 -949.60
\i (00:28:41) pick grid 3057.40 -949.60
\t (00:28:41) last pick:  3057.00 -950.00
\i (00:28:41) setwindow cmgr
\i (00:28:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:41) No DRC errors detected.
\t (00:28:41) Pick first element.
\i (00:28:41) setwindow pcb
\i (00:28:41) slide 
\t (00:28:42) Pick element to slide.
\i (00:28:42) pick grid 3026.41 -957.35
\t (00:28:42) last pick:  3026.00 -957.00
\t (00:28:42) last pick:  3026.41 -957.00
\t (00:28:42) Waiting for the destination pick.
\i (00:28:43) pick grid 3026.41 -957.35
\t (00:28:43) last pick:  3026.00 -957.00
\t (00:28:43) No DRC errors detected.
\t (00:28:43) Pick another element to slide.
\i (00:28:43) done 
\i (00:28:43) generaledit 
\i (00:28:44) zoom in 1 
\i (00:28:44) setwindow pcb
\i (00:28:44) zoom in 2859.07 -602.51
\i (00:28:44) trapsize 387
\i (00:28:44) slide 
\t (00:28:44) Pick element to slide.
\i (00:28:45) pick grid 2873.79 -599.41
\t (00:28:45) last pick:  2874.00 -599.00
\t (00:28:45) last pick:  2869.00 -600.00
\t (00:28:45) Waiting for the destination pick.
\i (00:28:49) pick grid 2821.88 -600.18
\t (00:28:49) last pick:  2822.00 -600.00
\t (00:28:49) No DRC errors detected.
\t (00:28:49) Pick another element to slide.
\i (00:28:49) slide 
\t (00:28:50) Pick element to slide.
\i (00:28:50) pick grid 2892.38 -595.53
\t (00:28:50) last pick:  2892.00 -596.00
\t (00:28:50) last pick:  2893.00 -595.53
\t (00:28:50) Waiting for the destination pick.
\i (00:28:51) pick grid 2858.29 -595.53
\t (00:28:51) last pick:  2858.00 -596.00
\t (00:28:51) No DRC errors detected.
\t (00:28:51) Pick another element to slide.
\i (00:28:51) slide 
\t (00:28:51) Pick element to slide.
\i (00:28:51) pick grid 2868.37 -559.12
\t (00:28:51) last pick:  2868.00 -559.00
\t (00:28:51) last pick:  2869.00 -550.00
\t (00:28:51) Waiting for the destination pick.
\i (00:28:53) pick grid 2842.02 -527.36
\t (00:28:53) last pick:  2842.00 -527.00
\t (00:28:53) No DRC errors detected.
\t (00:28:53) Pick another element to slide.
\i (00:28:53) prepopup 2845.12 -567.64
\i (00:28:54) done 
\i (00:28:54) generaledit 
\i (00:28:54) zoom out 1 
\i (00:28:54) setwindow pcb
\i (00:28:54) zoom out 2844.35 -567.64
\i (00:28:54) trapsize 775
\i (00:28:55) zoom out 1 
\i (00:28:55) setwindow pcb
\i (00:28:55) zoom out 2835.05 -589.34
\i (00:28:55) trapsize 1550
\i (00:28:56) zoom out 1 
\i (00:28:56) setwindow pcb
\i (00:28:56) zoom out 2835.05 -589.34
\i (00:28:56) trapsize 3099
\i (00:28:56) zoom in 1 
\i (00:28:56) setwindow pcb
\i (00:28:56) zoom in 2781.11 -589.33
\i (00:28:56) trapsize 1550
\i (00:28:57) roam start
\i (00:28:57) roam y -16
\i (00:28:57) roam end
\i (00:28:57) zoom in 1 
\i (00:28:57) setwindow pcb
\i (00:28:57) zoom in 2784.22 -221.34
\i (00:28:57) trapsize 775
\i (00:28:57) zoom in 1 
\i (00:28:57) setwindow pcb
\i (00:28:57) zoom in 2784.22 -218.24
\i (00:28:57) trapsize 387
\i (00:28:58) roam start
\i (00:28:58) roam y -80
\i (00:28:58) roam y -16
\i (00:28:58) roam end
\i (00:28:58) add connect 
\t (00:28:58) Pick first element.
\i (00:28:59) pick grid 2820.64 -172.53
\t (00:28:59) last pick:  2821.00 -173.00
\t (00:28:59) last pick:  2824.00 -174.00
\i (00:28:59) setwindow cmgr
\i (00:28:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:59) Target Via is defined from TOP to BOTTOM.
\t (00:28:59) last pick:  2824.00 -174.00
\i (00:28:59) setwindow pcb
\i (00:28:59) pick grid 2841.56 -197.32
\t (00:28:59) last pick:  2842.00 -197.00
\i (00:28:59) setwindow cmgr
\i (00:28:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:28:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:28:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:28:59) No DRC errors detected.
\t (00:28:59) last pick:  2842.00 -192.00
\i (00:29:00) setwindow pcb
\i (00:29:00) zoom out 1 
\i (00:29:00) setwindow pcb
\i (00:29:00) zoom out 2841.56 -236.06
\i (00:29:00) trapsize 775
\i (00:29:00) mouse_pos 2847.75 -281.00
\i (00:29:00) mouse_pos 2870.99 -395.66
\i (00:29:00) mouse_pos 2878.74 -462.29
\i (00:29:00) mouse_pos 2877.19 -474.69
\i (00:29:00) mouse_pos 2867.89 -491.73
\i (00:29:00) mouse_pos 2843.10 -468.49
\i (00:29:01) pick grid 2836.90 -452.99
\t (00:29:01) last pick:  2837.00 -453.00
\i (00:29:01) setwindow cmgr
\i (00:29:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:29:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:29:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:01) No DRC errors detected.
\t (00:29:01) last pick:  2842.36 -447.64
\i (00:29:01) setwindow pcb
\i (00:29:01) done 
\i (00:29:02) generaledit 
\i (00:29:02) slide 
\t (00:29:02) Pick element to slide.
\i (00:29:02) pick grid 2895.78 -124.50
\t (00:29:02) last pick:  2896.00 -124.00
\t (00:29:02) last pick:  2896.63 -123.63
\t (00:29:02) Waiting for the destination pick.
\i (00:29:03) pick grid 2917.48 -98.16
\t (00:29:03) last pick:  2917.00 -98.00
\t (00:29:03) No DRC errors detected.
\t (00:29:03) Pick another element to slide.
\i (00:29:03) pick grid 2881.84 -149.29
\t (00:29:03) last pick:  2882.00 -149.00
\t (00:29:03) last pick:  2879.57 -151.57
\t (00:29:03) Waiting for the destination pick.
\i (00:29:04) pick grid 2900.43 -122.95
\t (00:29:04) last pick:  2900.00 -123.00
\t (00:29:04) No DRC errors detected.
\t (00:29:04) Pick another element to slide.
\i (00:29:05) pick grid 2857.05 -161.69
\t (00:29:05) last pick:  2857.00 -162.00
\t (00:29:05) last pick:  2858.86 -159.86
\t (00:29:05) Waiting for the destination pick.
\i (00:29:05) pick grid 2877.19 -138.44
\t (00:29:05) last pick:  2877.00 -138.00
\t (00:29:05) No DRC errors detected.
\t (00:29:05) Pick another element to slide.
\i (00:29:06) pick grid 2849.30 -175.63
\t (00:29:06) last pick:  2849.00 -176.00
\t (00:29:06) last pick:  2849.97 -174.97
\t (00:29:06) Waiting for the destination pick.
\i (00:29:06) pick grid 2863.24 -161.69
\t (00:29:06) last pick:  2863.00 -162.00
\t (00:29:06) No DRC errors detected.
\t (00:29:06) Pick another element to slide.
\i (00:29:07) slide 
\t (00:29:07) Pick element to slide.
\i (00:29:07) pick grid 2931.42 -277.90
\t (00:29:07) last pick:  2931.00 -278.00
\t (00:29:07) last pick:  2931.00 -277.90
\t (00:29:07) Waiting for the destination pick.
\i (00:29:08) pick grid 2993.40 -287.20
\t (00:29:08) last pick:  2993.00 -287.00
\t (00:29:08) No DRC errors detected.
\t (00:29:08) Pick another element to slide.
\i (00:29:09) pick grid 2900.43 -267.05
\t (00:29:09) last pick:  2900.00 -267.00
\t (00:29:09) last pick:  2900.00 -267.05
\t (00:29:09) Waiting for the destination pick.
\i (00:29:10) pick grid 2963.96 -302.69
\t (00:29:10) last pick:  2964.00 -303.00
\t (00:29:10) No DRC errors detected.
\t (00:29:10) Pick another element to slide.
\i (00:29:10) pick grid 2888.04 -253.11
\t (00:29:10) last pick:  2888.00 -253.00
\t (00:29:10) last pick:  2888.04 -250.00
\t (00:29:10) Waiting for the destination pick.
\i (00:29:11) pick grid 2908.18 -257.75
\t (00:29:11) last pick:  2908.00 -258.00
\t (00:29:11) No DRC errors detected.
\t (00:29:11) Pick another element to slide.
\i (00:29:12) pick grid 2886.49 -281.00
\t (00:29:12) last pick:  2886.00 -281.00
\t (00:29:12) last pick:  2882.00 -281.00
\t (00:29:12) Waiting for the destination pick.
\i (00:29:13) pick grid 2939.17 -310.44
\t (00:29:13) last pick:  2939.00 -310.00
\t (00:29:13) No DRC errors detected.
\t (00:29:13) Pick another element to slide.
\i (00:29:13) pick grid 2863.24 -330.58
\t (00:29:13) last pick:  2863.00 -331.00
\t (00:29:13) last pick:  2859.00 -330.58
\t (00:29:13) Waiting for the destination pick.
\i (00:29:15) pick grid 2915.93 -346.08
\t (00:29:15) last pick:  2916.00 -346.00
\t (00:29:15) No DRC errors detected.
\t (00:29:15) Pick another element to slide.
\i (00:29:16) pick grid 2835.35 -288.74
\t (00:29:16) last pick:  2835.00 -289.00
\t (00:29:16) last pick:  2842.36 -288.74
\t (00:29:16) Waiting for the destination pick.
\t (00:29:16) New cline would result in DRC error(s); retaining old cline.
\i (00:29:17) pick grid 2891.14 -304.24
\t (00:29:17) last pick:  2891.00 -304.00
\t (00:29:17) No DRC errors detected.
\t (00:29:17) Pick another element to slide.
\i (00:29:17) prepopup 2855.50 -273.25
\i (00:29:17) done 
\i (00:29:17) generaledit 
\i (00:29:18) zoom out 1 
\i (00:29:18) setwindow pcb
\i (00:29:18) zoom out 2855.50 -273.25
\i (00:29:18) trapsize 1550
\i (00:29:18) zoom out 1 
\i (00:29:18) setwindow pcb
\i (00:29:18) zoom out 2855.49 -273.25
\i (00:29:18) trapsize 3099
\i (00:29:18) zoom in 1 
\i (00:29:18) setwindow pcb
\i (00:29:18) zoom in 2824.51 -818.67
\i (00:29:18) trapsize 1550
\i (00:29:18) zoom in 1 
\i (00:29:18) setwindow pcb
\i (00:29:18) zoom in 2824.51 -818.67
\i (00:29:18) trapsize 775
\i (00:29:19) zoom out 1 
\i (00:29:19) setwindow pcb
\i (00:29:19) zoom out 2782.67 -776.83
\i (00:29:19) trapsize 1550
\i (00:29:20) zoom in 1 
\i (00:29:20) setwindow pcb
\i (00:29:20) zoom in 2919.03 -621.88
\i (00:29:20) trapsize 775
\i (00:29:20) zoom in 1 
\i (00:29:20) setwindow pcb
\i (00:29:20) zoom in 2919.03 -621.87
\i (00:29:20) trapsize 387
\i (00:29:20) roam start
\i (00:29:20) roam x 48
\i (00:29:20) roam y -48
\i (00:29:20) roam x 64
\i (00:29:20) roam y -96
\i (00:29:20) roam end
\i (00:29:21) zoom out 1 
\i (00:29:21) setwindow pcb
\i (00:29:21) zoom out 3034.16 -529.69
\i (00:29:21) trapsize 775
\i (00:29:22) zoom out 1 
\i (00:29:22) setwindow pcb
\i (00:29:22) zoom out 3034.16 -529.68
\i (00:29:22) trapsize 1550
\i (00:29:22) zoom out 1 
\i (00:29:22) setwindow pcb
\i (00:29:22) zoom out 3034.16 -529.68
\i (00:29:22) trapsize 3099
\i (00:29:22) zoom in 1 
\i (00:29:22) setwindow pcb
\i (00:29:22) zoom in 3046.56 -542.08
\i (00:29:22) trapsize 1550
\i (00:29:23) zoom in 1 
\i (00:29:23) setwindow pcb
\i (00:29:23) zoom in 3046.56 -542.08
\i (00:29:23) trapsize 775
\i (00:29:23) slide 
\t (00:29:23) Pick element to slide.
\i (00:29:23) pick grid 3048.11 -639.70
\t (00:29:23) last pick:  3048.00 -640.00
\t (00:29:23) last pick:  3047.00 -639.70
\t (00:29:23) Waiting for the destination pick.
\i (00:29:24) pick grid 3071.35 -639.70
\t (00:29:24) last pick:  3071.00 -640.00
\t (00:29:24) No DRC errors detected.
\t (00:29:24) Pick another element to slide.
\i (00:29:24) slide 
\t (00:29:25) Pick element to slide.
\i (00:29:25) pick grid 3049.66 -571.52
\t (00:29:25) last pick:  3050.00 -572.00
\t (00:29:25) last pick:  3049.09 -572.09
\t (00:29:25) Waiting for the destination pick.
\i (00:29:25) pick grid 3060.51 -438.26
\t (00:29:25) last pick:  3061.00 -438.00
\t (00:29:25) No DRC errors detected.
\t (00:29:25) Pick another element to slide.
\i (00:29:26) slide 
\t (00:29:26) Pick element to slide.
\i (00:29:26) pick grid 3009.37 -560.67
\t (00:29:26) last pick:  3009.00 -561.00
\t (00:29:26) last pick:  3005.52 -564.52
\t (00:29:26) Waiting for the destination pick.
\i (00:29:27) pick grid 3018.67 -439.81
\t (00:29:27) last pick:  3019.00 -440.00
\t (00:29:27) No DRC errors detected.
\t (00:29:27) Pick another element to slide.
\i (00:29:28) slide 
\t (00:29:28) Pick element to slide.
\i (00:29:29) prepopup 3079.10 -484.75
\i (00:29:30) done 
\i (00:29:30) generaledit 
\i (00:29:30) zoom out 1 
\i (00:29:30) setwindow pcb
\i (00:29:30) zoom out 3068.25 -500.24
\i (00:29:30) trapsize 1550
\i (00:29:30) zoom out 1 
\i (00:29:30) setwindow pcb
\i (00:29:30) zoom out 3068.26 -500.25
\i (00:29:30) trapsize 3099
\i (00:29:30) zoom in 1 
\i (00:29:30) setwindow pcb
\i (00:29:30) zoom in 3062.06 -537.44
\i (00:29:30) trapsize 1550
\i (00:29:30) zoom in 1 
\i (00:29:30) setwindow pcb
\i (00:29:30) zoom in 3055.86 -543.63
\i (00:29:30) trapsize 775
\i (00:29:31) slide 
\t (00:29:31) Pick element to slide.
\i (00:29:31) pick grid 2984.59 -562.22
\t (00:29:31) last pick:  2985.00 -562.00
\t (00:29:31) last pick:  2983.26 -563.53
\t (00:29:31) Waiting for the destination pick.
\i (00:29:32) pick grid 2979.94 -449.11
\t (00:29:32) last pick:  2980.00 -449.00
\t (00:29:32) No DRC errors detected.
\t (00:29:32) Pick another element to slide.
\i (00:29:32) roam start
\i (00:29:33) roam y -112
\i (00:29:33) roam end
\i (00:29:33) slide 
\t (00:29:33) Pick element to slide.
\i (00:29:33) pick grid 3032.62 -405.73
\t (00:29:33) last pick:  3033.00 -406.00
\t (00:29:33) last pick:  3030.67 -407.67
\t (00:29:33) Waiting for the destination pick.
\i (00:29:34) pick grid 3024.88 -216.69
\t (00:29:34) last pick:  3025.00 -217.00
\t (00:29:34) No DRC errors detected.
\t (00:29:34) Pick another element to slide.
\i (00:29:34) slide 
\t (00:29:34) Pick element to slide.
\i (00:29:35) pick grid 2998.53 -424.32
\t (00:29:35) last pick:  2999.00 -424.00
\t (00:29:35) last pick:  3000.92 -421.92
\t (00:29:35) Waiting for the destination pick.
\i (00:29:35) pick grid 3003.18 -236.83
\t (00:29:35) last pick:  3003.00 -237.00
\t (00:29:35) No DRC errors detected.
\t (00:29:35) Pick another element to slide.
\i (00:29:35) slide 
\t (00:29:36) Pick element to slide.
\i (00:29:36) pick grid 2981.49 -444.47
\t (00:29:36) last pick:  2981.00 -444.00
\t (00:29:36) last pick:  2978.48 -447.47
\t (00:29:36) Waiting for the destination pick.
\i (00:29:37) pick grid 2975.29 -246.13
\t (00:29:37) last pick:  2975.00 -246.00
\t (00:29:37) No DRC errors detected.
\t (00:29:37) Pick another element to slide.
\i (00:29:37) slide 
\t (00:29:37) Pick element to slide.
\i (00:29:38) pick grid 2914.86 -396.43
\t (00:29:38) last pick:  2915.00 -396.00
\t (00:29:38) last pick:  2916.00 -396.43
\t (00:29:38) Waiting for the destination pick.
\i (00:29:40) pick grid 2975.29 -422.77
\t (00:29:40) last pick:  2975.00 -423.00
\t (00:29:40) No DRC errors detected.
\t (00:29:40) Pick another element to slide.
\i (00:29:41) slide 
\t (00:29:41) Pick element to slide.
\i (00:29:41) pick grid 2890.07 -411.93
\t (00:29:41) last pick:  2890.00 -412.00
\t (00:29:41) last pick:  2891.00 -411.93
\t (00:29:41) Waiting for the destination pick.
\i (00:29:42) pick grid 2950.50 -424.32
\t (00:29:42) last pick:  2951.00 -424.00
\t (00:29:42) No DRC errors detected.
\t (00:29:42) Pick another element to slide.
\i (00:29:42) add connect 
\t (00:29:42) Pick first element.
\i (00:29:43) pick grid 2945.85 -444.47
\t (00:29:43) last pick:  2946.00 -444.00
\t (00:29:43) last pick:  2951.00 -447.64
\i (00:29:43) setwindow cmgr
\i (00:29:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:43) Target Via is defined from TOP to BOTTOM.
\t (00:29:43) last pick:  2951.00 -447.64
\i (00:29:43) setwindow pcb
\i (00:29:43) roam start
\i (00:29:43) roam y 16
\i (00:29:43) roam y 16
\i (00:29:43) roam end
\i (00:29:43) mouse_pos 2964.45 -633.50
\i (00:29:44) mouse_pos 2984.59 -909.31
\i (00:29:44) mouse_pos 2986.14 -937.20
\i (00:29:45) pick grid 3001.63 -969.74
\t (00:29:45) last pick:  3002.00 -970.00
\i (00:29:45) setwindow cmgr
\i (00:29:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:29:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:45) No DRC errors detected.
\i (00:29:45) setwindow pcb
\i (00:29:45) mouse_pos 3031.07 -982.14
\i (00:29:45) pick grid 3055.87 -985.24
\t (00:29:45) last pick:  3056.00 -985.00
\i (00:29:45) setwindow cmgr
\i (00:29:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:29:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:45) No DRC errors detected.
\t (00:29:45) Pick first element.
\i (00:29:46) setwindow pcb
\i (00:29:46) add connect 
\t (00:29:46) Pick first element.
\i (00:29:46) pick grid 2790.90 -198.09
\t (00:29:46) last pick:  2791.00 -198.00
\t (00:29:46) last pick:  2783.00 -200.00
\i (00:29:46) setwindow cmgr
\i (00:29:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:46) Target Via is defined from TOP to BOTTOM.
\t (00:29:46) last pick:  2783.00 -200.00
\i (00:29:46) setwindow pcb
\i (00:29:46) mouse_pos 2876.12 -236.83
\i (00:29:46) mouse_pos 2894.72 -261.62
\i (00:29:46) mouse_pos 2896.27 -261.62
\i (00:29:46) mouse_pos 2896.27 -263.17
\i (00:29:47) pick grid 2916.41 -303.46
\t (00:29:47) last pick:  2916.00 -303.00
\i (00:29:47) setwindow cmgr
\i (00:29:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:29:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:47) No DRC errors detected.
\i (00:29:47) setwindow pcb
\i (00:29:47) mouse_pos 2916.41 -303.46
\i (00:29:47) mouse_pos 2916.41 -306.56
\i (00:29:48) mouse_pos 2939.65 -726.47
\i (00:29:48) mouse_pos 2987.69 -910.86
\i (00:29:48) mouse_pos 3007.83 -960.45
\i (00:29:48) mouse_pos 3014.03 -971.29
\i (00:29:48) mouse_pos 3023.33 -992.99
\i (00:29:49) pick grid 3003.18 -1003.83
\t (00:29:49) last pick:  3003.00 -1004.00
\i (00:29:49) setwindow cmgr
\i (00:29:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:29:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:49) No DRC errors detected.
\i (00:29:49) setwindow pcb
\i (00:29:49) mouse_pos 3046.57 -1002.28
\i (00:29:49) pick grid 3074.46 -1002.28
\t (00:29:50) last pick:  3074.00 -1002.00
\i (00:29:50) setwindow cmgr
\i (00:29:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:50) No DRC errors detected.
\t (00:29:50) Pick first element.
\i (00:29:51) setwindow pcb
\i (00:29:51) zoom in 1 
\i (00:29:51) setwindow pcb
\i (00:29:51) zoom in 3151.93 -1075.11
\i (00:29:51) trapsize 387
\i (00:29:51) zoom in 1 
\i (00:29:51) setwindow pcb
\i (00:29:51) zoom in 3147.29 -1075.10
\i (00:29:51) trapsize 194
\i (00:29:51) slide 
\t (00:29:51) Pick element to slide.
\i (00:29:52) pick grid 3031.85 -1005.76
\t (00:29:52) last pick:  3032.00 -1006.00
\t (00:29:52) last pick:  3031.85 -1004.00
\t (00:29:52) Waiting for the destination pick.
\i (00:29:52) pick grid 3033.40 -1001.88
\t (00:29:52) last pick:  3033.00 -1002.00
\t (00:29:52) No DRC errors detected.
\t (00:29:52) Pick another element to slide.
\i (00:29:53) prepopup 3019.46 -1007.31
\i (00:29:53) done 
\i (00:29:53) generaledit 
\i (00:29:54) zoom out 1 
\i (00:29:54) setwindow pcb
\i (00:29:54) zoom out 3019.46 -1007.31
\i (00:29:54) trapsize 387
\i (00:29:54) zoom out 1 
\i (00:29:54) setwindow pcb
\i (00:29:54) zoom out 3019.45 -1007.30
\i (00:29:54) trapsize 775
\i (00:29:54) roam start
\i (00:29:54) roam x -16
\i (00:29:54) roam y -80
\i (00:29:54) roam y -16
\i (00:29:54) roam end
\i (00:29:55) add connect 
\t (00:29:55) Pick first element.
\i (00:29:56) pick grid 2824.98 -235.29
\t (00:29:56) last pick:  2825.00 -235.00
\t (00:29:56) last pick:  2825.00 -227.00
\i (00:29:56) setwindow cmgr
\i (00:29:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:56) Target Via is defined from TOP to BOTTOM.
\t (00:29:56) last pick:  2825.00 -227.00
\i (00:29:57) setwindow pcb
\i (00:29:57) pick grid 2899.35 -305.02
\t (00:29:57) last pick:  2899.00 -305.00
\i (00:29:57) setwindow cmgr
\i (00:29:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:29:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:29:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:57) No DRC errors detected.
\t (00:29:57) last pick:  2899.00 -301.00
\i (00:29:57) setwindow pcb
\i (00:29:57) mouse_pos 2910.20 -388.69
\i (00:29:57) mouse_pos 2928.79 -463.06
\i (00:29:57) mouse_pos 2939.64 -498.70
\i (00:29:57) mouse_pos 2938.09 -566.88
\i (00:29:57) mouse_pos 2927.24 -556.03
\i (00:29:57) mouse_pos 2904.00 -508.00
\i (00:29:59) pick grid 2899.35 -452.22
\t (00:29:59) last pick:  2899.00 -452.00
\i (00:29:59) setwindow cmgr
\i (00:29:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:29:59) No DRC errors detected.
\i (00:29:59) setwindow pcb
\i (00:29:59) done 
\i (00:29:59) generaledit 
\i (00:29:59) zoom in 1 
\i (00:29:59) setwindow pcb
\i (00:29:59) zoom in 2899.35 -473.91
\i (00:29:59) trapsize 387
\i (00:29:59) zoom in 1 
\i (00:29:59) setwindow pcb
\i (00:29:59) zoom in 2899.35 -473.91
\i (00:29:59) trapsize 194
\i (00:29:59) slide 
\t (00:29:59) Pick element to slide.
\i (00:30:00) pick grid 2914.85 -474.68
\t (00:30:00) last pick:  2915.00 -475.00
\t (00:30:00) last pick:  2916.00 -474.68
\t (00:30:00) Waiting for the destination pick.
\i (00:30:01) pick grid 2931.12 -475.07
\t (00:30:01) last pick:  2931.00 -475.00
\t (00:30:01) No DRC errors detected.
\t (00:30:01) Pick another element to slide.
\i (00:30:03) pick grid 2979.16 -481.27
\t (00:30:03) last pick:  2979.00 -481.00
\t (00:30:03) last pick:  2975.00 -481.27
\t (00:30:03) Waiting for the destination pick.
\i (00:30:03) pick grid 2978.38 -481.27
\t (00:30:03) last pick:  2978.00 -481.00
\t (00:30:03) No DRC errors detected.
\t (00:30:03) Pick another element to slide.
\i (00:30:04) pick grid 2951.26 -482.82
\t (00:30:04) last pick:  2951.00 -483.00
\t (00:30:04) last pick:  2951.00 -482.82
\t (00:30:04) Waiting for the destination pick.
\i (00:30:04) pick grid 2955.14 -482.05
\t (00:30:04) last pick:  2955.00 -482.00
\t (00:30:04) No DRC errors detected.
\t (00:30:04) Pick another element to slide.
\i (00:30:05) pick grid 2931.51 -483.21
\t (00:30:05) last pick:  2932.00 -483.00
\t (00:30:05) last pick:  2931.00 -483.21
\t (00:30:05) Waiting for the destination pick.
\i (00:30:06) pick grid 2931.51 -483.21
\t (00:30:06) last pick:  2932.00 -483.00
\t (00:30:06) No DRC errors detected.
\t (00:30:06) Pick another element to slide.
\i (00:30:06) add connect 
\t (00:30:06) Pick first element.
\i (00:30:06) pick grid 2898.58 -453.77
\t (00:30:06) last pick:  2899.00 -454.00
\t (00:30:06) last pick:  2899.00 -452.00
\i (00:30:06) setwindow cmgr
\i (00:30:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:06) Target Via is defined from TOP to BOTTOM.
\t (00:30:06) last pick:  2899.00 -452.00
\i (00:30:07) setwindow pcb
\i (00:30:07) pick grid 2914.46 -480.88
\t (00:30:07) last pick:  2914.00 -481.00
\i (00:30:07) setwindow cmgr
\i (00:30:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:30:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:07) No DRC errors detected.
\i (00:30:07) setwindow pcb
\i (00:30:07) zoom out 1 
\i (00:30:07) setwindow pcb
\i (00:30:07) zoom out 2914.08 -483.98
\i (00:30:07) trapsize 387
\i (00:30:07) mouse_pos 2924.92 -603.30
\i (00:30:07) roam start
\i (00:30:08) roam x 32
\i (00:30:08) roam y 160
\i (00:30:08) roam x 16
\i (00:30:08) roam y 64
\i (00:30:08) mouse_pos 2961.34 -777.61
\i (00:30:08) roam x 16
\i (00:30:08) roam y 64
\i (00:30:08) roam y 16
\i (00:30:08) roam end
\i (00:30:08) mouse_pos 2972.18 -841.14
\i (00:30:08) mouse_pos 2960.56 -871.35
\i (00:30:08) mouse_pos 2963.66 -886.07
\i (00:30:08) mouse_pos 2962.11 -914.74
\i (00:30:08) mouse_pos 2952.04 -927.13
\i (00:30:08) mouse_pos 2952.04 -935.65
\i (00:30:08) mouse_pos 2952.04 -943.40
\i (00:30:08) mouse_pos 2950.49 -962.77
\i (00:30:09) pick grid 2946.61 -1009.26
\t (00:30:09) last pick:  2947.00 -1009.00
\i (00:30:09) setwindow cmgr
\i (00:30:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:09) No DRC errors detected.
\i (00:30:09) setwindow pcb
\i (00:30:09) mouse_pos 3034.93 -1021.65
\i (00:30:09) pick grid 3052.75 -1021.65
\t (00:30:09) last pick:  3053.00 -1022.00
\i (00:30:09) setwindow cmgr
\i (00:30:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:30:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:09) No DRC errors detected.
\t (00:30:09) Pick first element.
\i (00:30:10) setwindow pcb
\i (00:30:10) prepopup 2971.40 -710.98
\i (00:30:11) done 
\i (00:30:11) generaledit 
\i (00:30:11) zoom out 1 
\i (00:30:11) setwindow pcb
\i (00:30:11) zoom out 2971.40 -710.98
\i (00:30:11) trapsize 775
\i (00:30:11) roam start
\i (00:30:11) roam x -48
\i (00:30:11) roam y -64
\i (00:30:11) roam x -48
\i (00:30:11) roam y -64
\i (00:30:12) roam end
\i (00:30:12) zoom in 1 
\i (00:30:12) setwindow pcb
\i (00:30:12) zoom in 3071.35 -552.93
\i (00:30:12) trapsize 387
\i (00:30:13) zoom out 1 
\i (00:30:13) setwindow pcb
\i (00:30:13) zoom out 3071.35 -552.16
\i (00:30:13) trapsize 775
\i (00:30:14) zoom in 1 
\i (00:30:14) setwindow pcb
\i (00:30:14) zoom in 2880.76 -412.70
\i (00:30:14) trapsize 387
\i (00:30:14) slide 
\t (00:30:15) Pick element to slide.
\i (00:30:15) pick grid 2890.84 -406.50
\t (00:30:15) last pick:  2891.00 -406.00
\t (00:30:15) Pick element to slide.
\i (00:30:15) prepopup 2870.69 -406.50
\i (00:30:16) done 
\i (00:30:16) generaledit 
\i (00:30:16) roam start
\i (00:30:16) roam x -16
\i (00:30:16) roam y -128
\i (00:30:16) roam y -16
\i (00:30:16) roam y -80
\i (00:30:16) roam end
\i (00:30:16) slide 
\t (00:30:17) Pick element to slide.
\i (00:30:17) pick grid 2886.18 -239.16
\t (00:30:17) last pick:  2886.00 -239.00
\t (00:30:17) last pick:  2887.67 -237.67
\t (00:30:17) Waiting for the destination pick.
\i (00:30:18) pick grid 2893.93 -223.66
\t (00:30:18) last pick:  2894.00 -224.00
\t (00:30:18) No DRC errors detected.
\t (00:30:18) Pick another element to slide.
\i (00:30:18) pick grid 2876.11 -247.68
\t (00:30:18) last pick:  2876.00 -248.00
\t (00:30:18) last pick:  2876.11 -250.00
\t (00:30:18) Waiting for the destination pick.
\i (00:30:19) pick grid 2879.99 -246.13
\t (00:30:19) last pick:  2880.00 -246.00
\t (00:30:19) No DRC errors detected.
\t (00:30:19) Pick another element to slide.
\i (00:30:20) pick grid 2866.04 -242.26
\t (00:30:20) last pick:  2866.00 -242.00
\t (00:30:20) last pick:  2865.43 -242.87
\t (00:30:20) Waiting for the destination pick.
\i (00:30:20) pick grid 2870.69 -237.61
\t (00:30:20) last pick:  2871.00 -238.00
\t (00:30:20) No DRC errors detected.
\t (00:30:20) Pick another element to slide.
\i (00:30:21) prepopup 2830.40 -261.63
\i (00:30:21) done 
\i (00:30:21) generaledit 
\i (00:30:21) zoom out 1 
\i (00:30:21) setwindow pcb
\i (00:30:21) zoom out 2830.40 -261.63
\i (00:30:21) trapsize 775
\i (00:30:22) roam start
\i (00:30:22) roam x -32
\i (00:30:22) roam y 64
\i (00:30:22) roam end
\i (00:30:22) zoom in 1 
\i (00:30:22) setwindow pcb
\i (00:30:22) zoom in 2773.85 -540.53
\i (00:30:22) trapsize 387
\i (00:30:23) slide 
\t (00:30:23) Pick element to slide.
\i (00:30:23) pick grid 2867.60 -571.52
\t (00:30:23) last pick:  2868.00 -572.00
\t (00:30:23) last pick:  2869.00 -571.52
\t (00:30:23) Waiting for the destination pick.
\i (00:30:25) pick grid 2847.45 -561.45
\t (00:30:25) last pick:  2847.00 -561.00
\t (00:30:25) No DRC errors detected.
\t (00:30:25) Pick another element to slide.
\i (00:30:25) roam start
\i (00:30:25) roam y 112
\i (00:30:25) roam x -16
\i (00:30:25) roam y 48
\i (00:30:25) roam end
\i (00:30:25) slide 
\t (00:30:25) Pick element to slide.
\i (00:30:26) pick grid 2826.53 -604.07
\t (00:30:26) last pick:  2827.00 -604.00
\t (00:30:26) last pick:  2822.00 -600.00
\t (00:30:26) Waiting for the destination pick.
\i (00:30:28) pick grid 2806.39 -601.74
\t (00:30:28) last pick:  2806.00 -602.00
\t (00:30:28) No DRC errors detected.
\t (00:30:28) Pick another element to slide.
\i (00:30:28) pick grid 2818.01 -563.78
\t (00:30:28) last pick:  2818.00 -564.00
\t (00:30:28) last pick:  2822.00 -563.78
\t (00:30:28) Waiting for the destination pick.
\i (00:30:29) pick grid 2809.49 -567.65
\t (00:30:29) last pick:  2809.00 -568.00
\t (00:30:29) No DRC errors detected.
\t (00:30:29) Pick another element to slide.
\i (00:30:29) pick grid 2820.33 -632.73
\t (00:30:29) last pick:  2820.00 -633.00
\t (00:30:29) last pick:  2822.00 -632.73
\t (00:30:29) Waiting for the destination pick.
\i (00:30:30) pick grid 2808.71 -632.73
\t (00:30:30) last pick:  2809.00 -633.00
\t (00:30:30) No DRC errors detected.
\t (00:30:30) Pick another element to slide.
\i (00:30:30) prepopup 2814.14 -603.29
\i (00:30:31) done 
\i (00:30:31) generaledit 
\i (00:30:31) zoom out 1 
\i (00:30:31) setwindow pcb
\i (00:30:31) zoom out 2814.91 -599.42
\i (00:30:31) trapsize 775
\i (00:30:32) roam start
\i (00:30:32) roam y 64
\i (00:30:32) roam y 16
\i (00:30:32) roam y 16
\i (00:30:32) roam y -48
\i (00:30:32) roam y -32
\i (00:30:32) roam y -48
\i (00:30:32) roam y -64
\i (00:30:33) roam y -32
\i (00:30:33) roam end
\i (00:30:33) add connect 
\t (00:30:33) Pick first element.
\i (00:30:33) pick grid 2779.27 -274.02
\t (00:30:33) last pick:  2779.00 -274.00
\t (00:30:33) last pick:  2777.75 -274.25
\i (00:30:33) setwindow cmgr
\i (00:30:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:33) Target Via is defined from TOP to BOTTOM.
\t (00:30:33) last pick:  2777.75 -274.25
\i (00:30:34) setwindow pcb
\i (00:30:34) pick grid 2866.04 -317.40
\t (00:30:34) last pick:  2866.00 -317.00
\i (00:30:34) setwindow cmgr
\i (00:30:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:30:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:34) No DRC errors detected.
\i (00:30:36) setwindow pcb
\i (00:30:36) pick grid 2892.39 -531.23
\t (00:30:36) last pick:  2892.00 -531.00
\i (00:30:36) setwindow cmgr
\i (00:30:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:36) No DRC errors detected.
\i (00:30:36) setwindow pcb
\i (00:30:36) mouse_pos 2904.78 -585.47
\i (00:30:36) mouse_pos 2923.38 -664.49
\i (00:30:36) mouse_pos 2921.83 -896.92
\i (00:30:36) mouse_pos 2918.73 -979.04
\i (00:30:36) mouse_pos 2924.93 -1003.83
\i (00:30:36) mouse_pos 2928.03 -1005.38
\i (00:30:36) mouse_pos 2928.03 -1006.93
\i (00:30:37) pick grid 2921.83 -1037.92
\t (00:30:37) last pick:  2922.00 -1038.00
\i (00:30:37) setwindow cmgr
\i (00:30:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:37) No DRC errors detected.
\i (00:30:37) setwindow pcb
\i (00:30:37) mouse_pos 3047.34 -1058.06
\i (00:30:38) pick grid 3065.93 -1054.97
\t (00:30:38) last pick:  3066.00 -1055.00
\i (00:30:38) setwindow cmgr
\i (00:30:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:30:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:38) No DRC errors detected.
\t (00:30:38) Pick first element.
\i (00:30:38) setwindow pcb
\i (00:30:38) add connect 
\t (00:30:39) Pick first element.
\i (00:30:39) pick grid 2774.62 -332.90
\t (00:30:39) last pick:  2775.00 -333.00
\t (00:30:39) last pick:  2771.00 -326.00
\i (00:30:39) setwindow cmgr
\i (00:30:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:39) Target Via is defined from TOP to BOTTOM.
\t (00:30:39) last pick:  2771.00 -326.00
\i (00:30:40) setwindow pcb
\i (00:30:40) pick grid 2836.60 -349.94
\t (00:30:40) last pick:  2837.00 -350.00
\i (00:30:40) setwindow cmgr
\i (00:30:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:30:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:40) No DRC errors detected.
\i (00:30:40) setwindow pcb
\i (00:30:40) mouse_pos 2856.75 -419.67
\i (00:30:40) mouse_pos 2866.04 -501.79
\i (00:30:41) pick grid 2866.04 -517.29
\t (00:30:41) last pick:  2866.00 -517.00
\i (00:30:41) setwindow cmgr
\i (00:30:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:41) No DRC errors detected.
\t (00:30:41) last pick:  2863.51 -519.49
\i (00:30:41) setwindow pcb
\i (00:30:41) mouse_pos 2866.04 -517.29
\i (00:30:41) mouse_pos 2866.04 -534.33
\i (00:30:41) mouse_pos 2883.09 -813.24
\i (00:30:42) mouse_pos 2879.99 -1005.38
\i (00:30:43) pick grid 2866.04 -1002.28
\t (00:30:43) last pick:  2866.00 -1002.00
\i (00:30:43) setwindow cmgr
\i (00:30:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:30:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:43) No DRC errors detected.
\i (00:30:44) setwindow pcb
\i (00:30:44) pick grid 2906.33 -1098.35
\t (00:30:44) last pick:  2906.00 -1098.00
\i (00:30:44) setwindow cmgr
\i (00:30:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:30:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:44) No DRC errors detected.
\i (00:30:44) setwindow pcb
\i (00:30:44) mouse_pos 3047.34 -1113.85
\i (00:30:44) pick grid 3073.68 -1109.20
\t (00:30:44) last pick:  3074.00 -1109.00
\i (00:30:44) setwindow cmgr
\i (00:30:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:30:44) No DRC errors detected.
\t (00:30:44) Pick first element.
\i (00:30:45) setwindow pcb
\i (00:30:45) prepopup 2850.55 -501.79
\i (00:30:46) zoom in 1 
\i (00:30:46) setwindow pcb
\i (00:30:46) zoom in 2852.10 -512.64
\i (00:30:46) trapsize 387
\i (00:30:46) zoom in 1 
\i (00:30:46) setwindow pcb
\i (00:30:46) zoom in 2852.10 -512.64
\i (00:30:46) trapsize 194
\i (00:30:46) zoom in 1 
\i (00:30:46) setwindow pcb
\i (00:30:46) zoom in 2852.10 -512.63
\i (00:30:46) trapsize 97
\i (00:30:46) slide 
\t (00:30:46) Pick element to slide.
\i (00:30:47) pick grid 2850.75 -522.31
\t (00:30:47) last pick:  2851.00 -522.00
\t (00:30:47) last pick:  2844.00 -525.00
\t (00:30:47) Waiting for the destination pick.
\t (00:30:47) New cline would result in DRC error(s); retaining old cline.
\i (00:30:48) pick grid 2824.02 -525.41
\t (00:30:48) last pick:  2824.00 -525.00
\t (00:30:48) No DRC errors detected.
\t (00:30:48) Pick another element to slide.
\i (00:30:48) zoom out 1 
\i (00:30:48) setwindow pcb
\i (00:30:48) zoom out 2823.05 -523.28
\i (00:30:48) trapsize 194
\i (00:30:48) zoom out 1 
\i (00:30:48) setwindow pcb
\i (00:30:48) zoom out 2823.05 -523.28
\i (00:30:48) trapsize 387
\i (00:30:49) zoom in 1 
\i (00:30:49) setwindow pcb
\i (00:30:49) zoom in 2779.66 -556.60
\i (00:30:49) trapsize 194
\i (00:30:49) slide 
\t (00:30:50) Pick element to slide.
\i (00:30:50) pick grid 2815.30 -497.72
\t (00:30:50) last pick:  2815.00 -498.00
\t (00:30:50) last pick:  2816.01 -497.01
\t (00:30:50) Waiting for the destination pick.
\i (00:30:51) pick grid 2808.33 -506.63
\t (00:30:51) last pick:  2808.00 -507.00
\t (00:30:51) No DRC errors detected.
\t (00:30:51) Pick another element to slide.
\i (00:30:51) pick grid 2774.63 -507.40
\t (00:30:51) last pick:  2775.00 -507.00
\t (00:30:51) last pick:  2775.51 -506.51
\t (00:30:51) Waiting for the destination pick.
\i (00:30:52) pick grid 2773.08 -507.79
\t (00:30:52) last pick:  2773.00 -508.00
\t (00:30:52) No DRC errors detected.
\t (00:30:52) Pick another element to slide.
\i (00:30:52) zoom out 1 
\i (00:30:52) setwindow pcb
\i (00:30:52) zoom out 2784.31 -517.47
\i (00:30:52) trapsize 387
\i (00:30:52) zoom out 1 
\i (00:30:52) setwindow pcb
\i (00:30:52) zoom out 2784.31 -517.48
\i (00:30:52) trapsize 775
\i (00:30:53) pick grid 2847.85 -581.00
\t (00:30:53) last pick:  2848.00 -581.00
\t (00:30:53) last pick:  2844.00 -581.00
\t (00:30:53) Waiting for the destination pick.
\i (00:30:54) pick grid 2837.00 -576.35
\t (00:30:54) last pick:  2837.00 -576.00
\t (00:30:54) No DRC errors detected.
\t (00:30:54) Pick another element to slide.
\i (00:30:55) prepopup 2874.19 -525.22
\i (00:30:55) done 
\i (00:30:55) generaledit 
\i (00:30:55) zoom in 1 
\i (00:30:55) setwindow pcb
\i (00:30:55) zoom in 2866.44 -519.02
\i (00:30:55) trapsize 387
\i (00:30:55) zoom in 1 
\i (00:30:55) setwindow pcb
\i (00:30:55) zoom in 2865.67 -517.47
\i (00:30:55) trapsize 194
\i (00:30:55) zoom in 1 
\i (00:30:55) setwindow pcb
\i (00:30:55) zoom in 2865.68 -517.47
\i (00:30:55) trapsize 97
\i (00:30:56) slide 
\t (00:30:56) Pick element to slide.
\i (00:30:56) pick grid 2861.61 -515.53
\t (00:30:56) last pick:  2862.00 -516.00
\t (00:30:56) last pick:  2860.58 -516.56
\t (00:30:56) Waiting for the destination pick.
\t (00:30:56) New cline would result in DRC error(s); retaining old cline.
\i (00:30:57) pick grid 2857.54 -524.63
\t (00:30:57) last pick:  2858.00 -525.00
\t (00:30:57) No DRC errors detected.
\t (00:30:57) Pick another element to slide.
\i (00:30:57) prepopup 2858.70 -516.88
\i (00:30:58) done 
\i (00:30:58) generaledit 
\i (00:30:58) zoom out 1 
\i (00:30:58) setwindow pcb
\i (00:30:58) zoom out 2858.90 -516.88
\i (00:30:58) trapsize 194
\i (00:30:58) zoom out 1 
\i (00:30:58) setwindow pcb
\i (00:30:58) zoom out 2858.90 -516.88
\i (00:30:58) trapsize 387
\i (00:30:58) zoom out 1 
\i (00:30:58) setwindow pcb
\i (00:30:58) zoom out 2858.89 -516.89
\i (00:30:58) trapsize 775
\i (00:30:58) zoom out 1 
\i (00:30:58) setwindow pcb
\i (00:30:58) zoom out 2858.90 -516.88
\i (00:30:58) trapsize 1550
\i (00:30:58) save 
\i (00:30:58) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:30:58) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:30:58) QtSignal "All Layers"
\i (00:31:00) fillin yes 
\i (00:31:00) roam start
\i (00:31:00) generaledit 
\i (00:31:00) roam x -240
\i (00:31:00) roam y 160
\i (00:31:00) roam x -48
\i (00:31:00) roam y 16
\i (00:31:01) roam end
\i (00:31:05) zoom out 1 
\i (00:31:05) setwindow pcb
\i (00:31:05) zoom out 2533.67 -1023.98
\i (00:31:05) trapsize 3099
\i (00:31:08) zoom in 1 
\i (00:31:08) setwindow pcb
\i (00:31:08) zoom in 2967.05 -931.01
\i (00:31:08) trapsize 1550
\i (00:31:08) zoom in 1 
\i (00:31:08) setwindow pcb
\i (00:31:08) zoom in 2967.06 -931.00
\i (00:31:08) trapsize 775
\i (00:31:08) zoom in 1 
\i (00:31:08) setwindow pcb
\i (00:31:08) zoom in 2967.06 -931.00
\i (00:31:08) trapsize 387
\i (00:31:09) zoom in 1 
\i (00:31:09) setwindow pcb
\i (00:31:09) zoom in 3017.42 -912.40
\i (00:31:09) trapsize 194
\i (00:31:09) zoom in 1 
\i (00:31:09) setwindow pcb
\i (00:31:09) zoom in 3017.42 -912.40
\i (00:31:09) trapsize 97
\i (00:31:09) slide 
\t (00:31:10) Pick element to slide.
\i (00:31:10) pick grid 3023.42 -907.95
\t (00:31:10) last pick:  3023.00 -908.00
\t (00:31:10) last pick:  3025.31 -906.06
\t (00:31:10) Waiting for the destination pick.
\i (00:31:10) pick grid 3018.78 -915.69
\t (00:31:10) last pick:  3019.00 -916.00
\t (00:31:10) No DRC errors detected.
\t (00:31:10) Pick another element to slide.
\i (00:31:11) prepopup 3009.67 -917.24
\i (00:31:11) done 
\i (00:31:11) generaledit 
\i (00:31:11) zoom out 1 
\i (00:31:11) setwindow pcb
\i (00:31:11) zoom out 3009.87 -917.05
\i (00:31:11) trapsize 194
\i (00:31:11) zoom out 1 
\i (00:31:11) setwindow pcb
\i (00:31:11) zoom out 3009.86 -917.05
\i (00:31:11) trapsize 387
\i (00:31:12) save 
\i (00:31:12) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:31:12) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:31:12) QtSignal "All Layers"
\i (00:31:12) fillin yes 
\i (00:31:13) generaledit 
\i (00:31:14) zoom in 1 
\i (00:31:14) setwindow pcb
\i (00:31:14) zoom in 3061.00 -1111.51
\i (00:31:14) trapsize 194
\i (00:31:14) zoom in 1 
\i (00:31:14) setwindow pcb
\i (00:31:14) zoom in 3061.00 -1111.51
\i (00:31:14) trapsize 97
\i (00:31:14) slide 
\t (00:31:14) Pick element to slide.
\i (00:31:14) pick grid 3066.81 -1104.92
\t (00:31:14) last pick:  3067.00 -1105.00
\t (00:31:14) last pick:  3063.00 -1100.00
\t (00:31:14) Waiting for the destination pick.
\i (00:31:18) pick grid 3044.15 -1100.27
\t (00:31:18) last pick:  3044.00 -1100.00
\t (00:31:18) No DRC errors detected.
\t (00:31:18) Pick another element to slide.
\i (00:31:19) slide 
\t (00:31:19) Pick element to slide.
\i (00:31:19) pick grid 3029.23 -1098.91
\t (00:31:19) last pick:  3029.00 -1099.00
\t (00:31:19) last pick:  3029.23 -1098.00
\t (00:31:19) Waiting for the destination pick.
\i (00:31:19) pick grid 3029.23 -1099.11
\t (00:31:19) last pick:  3029.00 -1099.00
\t (00:31:20) No DRC errors detected.
\t (00:31:20) Pick another element to slide.
\i (00:31:20) prepopup 3033.11 -1086.52
\i (00:31:20) done 
\i (00:31:20) generaledit 
\i (00:31:20) zoom out 1 
\i (00:31:20) setwindow pcb
\i (00:31:20) zoom out 3033.30 -1086.52
\i (00:31:20) trapsize 194
\i (00:31:20) zoom out 1 
\i (00:31:20) setwindow pcb
\i (00:31:20) zoom out 3033.30 -1086.52
\i (00:31:20) trapsize 387
\i (00:31:20) zoom out 1 
\i (00:31:20) setwindow pcb
\i (00:31:20) zoom out 3033.31 -1086.51
\i (00:31:20) trapsize 775
\i (00:31:21) save 
\i (00:31:21) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:31:21) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:31:21) QtSignal "All Layers"
\i (00:31:21) fillin yes 
\i (00:31:22) roam start
\i (00:31:22) generaledit 
\i (00:31:22) roam end
\i (00:31:23) roam start
\i (00:31:23) roam y -16
\i (00:31:23) roam x 32
\i (00:31:23) roam y -144
\i (00:31:23) roam end
\i (00:31:23) slide 
\t (00:31:23) Pick element to slide.
\i (00:31:24) pick grid 3058.96 -855.08
\t (00:31:24) last pick:  3059.00 -855.00
\t (00:31:24) last pick:  3061.93 -858.07
\t (00:31:24) Waiting for the destination pick.
\i (00:31:26) pick grid 3079.10 -515.74
\t (00:31:26) last pick:  3079.00 -516.00
\t (00:31:26) No DRC errors detected.
\t (00:31:26) Pick another element to slide.
\i (00:31:26) roam start
\i (00:31:26) roam y -16
\i (00:31:26) roam y -96
\i (00:31:26) roam end
\i (00:31:27) prepopup 3119.39 -472.36
\i (00:31:27) done 
\i (00:31:27) generaledit 
\i (00:31:28) save 
\i (00:31:28) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:31:28) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:31:28) QtSignal "All Layers"
\i (00:31:28) fillin yes 
\i (00:31:29) generaledit 
\i (00:31:29) zoom out 1 
\i (00:31:29) setwindow pcb
\i (00:31:29) zoom out 3041.91 -684.64
\i (00:31:29) trapsize 1550
\i (00:31:29) zoom out 1 
\i (00:31:29) setwindow pcb
\i (00:31:29) zoom out 3041.91 -684.64
\i (00:31:29) trapsize 3099
\i (00:31:29) zoom in 1 
\i (00:31:29) setwindow pcb
\i (00:31:29) zoom in 3140.60 -498.70
\i (00:31:30) trapsize 1550
\i (00:31:30) roam start
\i (00:31:30) roam x -32
\i (00:31:30) roam y 64
\i (00:31:30) roam x -32
\i (00:31:30) roam y 32
\i (00:31:30) roam end
\i (00:31:31) roam start
\i (00:31:31) roam y 16
\i (00:31:31) roam x -112
\i (00:31:31) roam y 80
\i (00:31:31) roam end
\i (00:31:36) rats all 
\i (00:31:36) generaledit 
\i (00:31:40) rats all 
\i (00:31:40) generaledit 
\i (00:31:40) unrats all 
\i (00:31:40) generaledit 
\i (00:31:43) QtSignal CVPLayerGrid CVPBoxAllBottom clicked false
\i (00:31:45) QtSignal CVPLayerGrid CVPBoxAllTop clicked false
\i (00:31:45) QtSignal CVPLayerGrid CVPBoxAllGnd clicked true
\i (00:31:46) zoom out 1 
\i (00:31:46) setwindow pcb
\i (00:31:46) zoom out 1830.20 -800.86
\i (00:31:46) trapsize 3099
\i (00:31:47) shape add rect 
\i (00:31:49) setwindow form.mini
\i (00:31:49) FORM mini subclass GND 
\i (00:31:52) setwindow pcb
\i (00:31:52) pick grid 196.55 699.07
\t (00:31:52) last pick:  197.00 699.00
\i (00:31:52) prepopup 977.49 66.87
\i (00:31:54) pop net list 
\i (00:31:54) pick grid 655.20 234.22
\t (00:31:54) last radius: 655.00 ; last angle: 23.400 Degrees
\t (00:31:54) Assigning selected shape to net: GND
\i (00:31:57) pick grid 3593.05 -3360.63
\t (00:31:57) last pick:  3593.00 -3361.00
\i (00:31:58) prepopup 3878.16 -745.07
\i (00:31:59) done 
\i (00:31:59) generaledit 
\i (00:32:00) QtSignal CVPLayerGrid CVPBoxAllGnd clicked false
\i (00:32:01) QtSignal CVPLayerGrid CVPBoxAllPower clicked true
\i (00:32:02) shape add rect 
\i (00:32:05) setwindow form.mini
\i (00:32:05) FORM mini subclass POWER 
\i (00:32:06) setwindow pcb
\i (00:32:06) pick grid 264.72 630.89
\t (00:32:06) last pick:  265.00 631.00
\i (00:32:07) prepopup 785.36 -329.80
\i (00:32:08) pop net list 
\i (00:32:08) zoom in 1 
\i (00:32:08) setwindow pcb
\i (00:32:08) zoom in 785.36 -404.18
\i (00:32:08) trapsize 1550
\i (00:32:08) zoom in 1 
\i (00:32:08) setwindow pcb
\i (00:32:08) zoom in 785.36 -416.58
\i (00:32:08) trapsize 775
\i (00:32:09) zoom in 1 
\i (00:32:09) setwindow pcb
\i (00:32:09) zoom in 785.36 -416.57
\i (00:32:09) trapsize 387
\i (00:32:09) zoom in 1 
\i (00:32:09) setwindow pcb
\i (00:32:09) zoom in 785.36 -418.12
\i (00:32:09) trapsize 194
\i (00:32:09) zoom in 1 
\i (00:32:09) setwindow pcb
\i (00:32:09) zoom in 785.36 -418.12
\i (00:32:09) trapsize 97
\i (00:32:09) zoom in 1 
\i (00:32:09) setwindow pcb
\i (00:32:09) zoom in 785.36 -417.92
\i (00:32:09) trapsize 48
\i (00:32:09) zoom in 1 
\i (00:32:09) setwindow pcb
\i (00:32:09) zoom in 785.37 -417.92
\i (00:32:09) trapsize 24
\i (00:32:09) zoom in 1 
\i (00:32:09) setwindow pcb
\i (00:32:09) zoom in 785.37 -417.92
\i (00:32:09) trapsize 12
\i (00:32:09) zoom out 1 
\i (00:32:09) setwindow pcb
\i (00:32:09) zoom out 785.21 -417.90
\i (00:32:09) trapsize 24
\i (00:32:09) zoom out 1 
\i (00:32:09) setwindow pcb
\i (00:32:09) zoom out 785.20 -417.89
\i (00:32:09) trapsize 48
\i (00:32:10) pick grid 784.53 -424.57
\t (00:32:10) last radius: 785.00 ; last angle: -42.500 Degrees
\t (00:32:10) Assigning selected shape to net: VCC_5V0
\i (00:32:10) zoom out 1 
\i (00:32:10) setwindow pcb
\i (00:32:10) zoom out 788.60 -418.66
\i (00:32:10) trapsize 97
\i (00:32:10) zoom out 1 
\i (00:32:10) setwindow pcb
\i (00:32:10) zoom out 788.60 -418.48
\i (00:32:10) trapsize 194
\i (00:32:11) zoom out 1 
\i (00:32:11) setwindow pcb
\i (00:32:11) zoom out 788.59 -418.47
\i (00:32:11) trapsize 387
\i (00:32:11) zoom out 1 
\i (00:32:11) setwindow pcb
\i (00:32:11) zoom out 788.59 -418.47
\i (00:32:11) trapsize 775
\i (00:32:11) zoom out 1 
\i (00:32:11) setwindow pcb
\i (00:32:11) zoom out 793.24 -412.28
\i (00:32:11) trapsize 1550
\i (00:32:11) zoom out 1 
\i (00:32:11) setwindow pcb
\i (00:32:11) zoom out 799.45 -409.18
\i (00:32:11) trapsize 3099
\i (00:32:12) pick grid 3470.78 -3347.04
\t (00:32:12) last pick:  3471.00 -3347.00
\i (00:32:13) prepopup 2522.49 -824.45
\i (00:32:13) done 
\i (00:32:13) generaledit 
\i (00:32:15) QtSignal CVPLayerGrid CVPBoxAllPower clicked false
\i (00:32:15) QtSignal CVPLayerGrid CVPBoxAllTop clicked true
\i (00:32:17) rats all 
\i (00:32:17) generaledit 
\i (00:32:18) zoom in 1 
\i (00:32:18) setwindow pcb
\i (00:32:18) zoom in 1096.95 -743.88
\i (00:32:18) trapsize 1550
\i (00:32:18) zoom in 1 
\i (00:32:18) setwindow pcb
\i (00:32:18) zoom in 1096.95 -743.88
\i (00:32:18) trapsize 775
\i (00:32:18) zoom in 1 
\i (00:32:18) setwindow pcb
\i (00:32:18) zoom in 1096.95 -743.87
\i (00:32:18) trapsize 387
\i (00:32:19) zoom out 1 
\i (00:32:19) setwindow pcb
\i (00:32:19) zoom out 1121.75 -722.95
\i (00:32:19) trapsize 775
\i (00:32:20) zoom out 1 
\i (00:32:20) setwindow pcb
\i (00:32:20) zoom out 1121.74 -722.95
\i (00:32:20) trapsize 1550
\i (00:32:20) roam start
\i (00:32:20) roam x 48
\i (00:32:20) roam y -32
\i (00:32:20) roam x 80
\i (00:32:20) roam y -80
\i (00:32:20) roam x 64
\i (00:32:20) roam y -64
\i (00:32:21) roam end
\i (00:32:21) zoom out 1 
\i (00:32:21) setwindow pcb
\i (00:32:21) zoom out 1786.81 -184.15
\i (00:32:21) trapsize 3099
\i (00:32:22) save 
\i (00:32:22) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:32:22) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:32:22) QtSignal "All Layers"
\i (00:32:23) fillin yes 
\i (00:32:23) generaledit 
\i (00:32:24) zoom in 1 
\i (00:32:24) setwindow pcb
\i (00:32:24) zoom in 2223.29 -41.61
\i (00:32:24) trapsize 1550
\i (00:32:24) zoom in 1 
\i (00:32:24) setwindow pcb
\i (00:32:24) zoom in 2223.30 -41.61
\i (00:32:24) trapsize 775
\i (00:32:24) zoom in 1 
\i (00:32:24) setwindow pcb
\i (00:32:24) zoom in 2223.30 -41.61
\i (00:32:24) trapsize 387
\i (00:32:25) zoom out 1 
\i (00:32:25) setwindow pcb
\i (00:32:25) zoom out 2217.10 -42.38
\i (00:32:25) trapsize 775
\i (00:32:26) QtSignal CVPLayerGrid CVPBoxAllBottom clicked true
\i (00:32:27) roam start
\i (00:32:27) roam x -48
\i (00:32:27) roam y 64
\i (00:32:27) roam x -48
\i (00:32:27) roam y 64
\i (00:32:27) roam x -16
\i (00:32:27) roam y 32
\i (00:32:27) roam x -16
\i (00:32:27) roam y 32
\i (00:32:27) roam x -48
\i (00:32:27) roam y 48
\i (00:32:27) roam x -16
\i (00:32:27) roam y 32
\i (00:32:27) roam x -16
\i (00:32:27) roam y 16
\i (00:32:27) roam end
\i (00:32:28) roam start
\i (00:32:28) roam x -96
\i (00:32:28) roam y 16
\i (00:32:28) roam x -96
\i (00:32:28) roam x -128
\i (00:32:29) roam x -96
\i (00:32:29) roam x -48
\i (00:32:29) roam x -32
\i (00:32:29) roam end
\i (00:32:29) zoom in 1 
\i (00:32:29) setwindow pcb
\i (00:32:29) zoom in 759.50 -741.98
\i (00:32:29) trapsize 387
\i (00:32:29) zoom in 1 
\i (00:32:29) setwindow pcb
\i (00:32:29) zoom in 759.50 -741.97
\i (00:32:29) trapsize 194
\i (00:32:29) zoom in 1 
\i (00:32:29) setwindow pcb
\i (00:32:29) zoom in 759.51 -741.97
\i (00:32:29) trapsize 97
\i (00:32:30) zoom out 1 
\i (00:32:30) setwindow pcb
\i (00:32:30) zoom out 759.51 -741.97
\i (00:32:30) trapsize 194
\i (00:32:30) roam start
\i (00:32:30) roam x 256
\i (00:32:30) roam y -48
\i (00:32:30) roam x 272
\i (00:32:30) roam y -80
\i (00:32:30) roam x 80
\i (00:32:30) roam y -16
\i (00:32:30) roam end
\i (00:32:30) zoom out 1 
\i (00:32:30) setwindow pcb
\i (00:32:30) zoom out 996.57 -686.19
\i (00:32:30) trapsize 387
\i (00:32:31) zoom out 1 
\i (00:32:31) setwindow pcb
\i (00:32:31) zoom out 996.56 -686.19
\i (00:32:31) trapsize 775
\i (00:32:31) zoom out 1 
\i (00:32:31) setwindow pcb
\i (00:32:31) zoom out 996.56 -686.20
\i (00:32:31) trapsize 1550
\i (00:32:32) roam start
\i (00:32:32) roam x 32
\i (00:32:32) roam y 96
\i (00:32:32) roam x 16
\i (00:32:32) roam y 64
\i (00:32:32) roam y 96
\i (00:32:33) roam y 32
\i (00:32:33) roam y 32
\i (00:32:33) roam y 48
\i (00:32:33) roam y 16
\i (00:32:33) roam y 32
\i (00:32:33) roam y 16
\i (00:32:33) roam y 32
\i (00:32:34) roam end
\i (00:32:37) zoom in 1 
\i (00:32:37) setwindow pcb
\i (00:32:37) zoom in 906.70 -1904.09
\i (00:32:37) trapsize 775
\i (00:32:37) zoom in 1 
\i (00:32:37) setwindow pcb
\i (00:32:37) zoom in 906.70 -1904.09
\i (00:32:37) trapsize 387
\i (00:32:37) zoom in 1 
\i (00:32:37) setwindow pcb
\i (00:32:37) zoom in 906.70 -1904.09
\i (00:32:37) trapsize 194
\i (00:32:38) zoom out 1 
\i (00:32:38) setwindow pcb
\i (00:32:38) zoom out 906.71 -1904.09
\i (00:32:38) trapsize 387
\i (00:32:38) zoom out 1 
\i (00:32:38) setwindow pcb
\i (00:32:38) zoom out 906.70 -1904.09
\i (00:32:38) trapsize 775
\i (00:32:39) zoom out 1 
\i (00:32:39) setwindow pcb
\i (00:32:39) zoom out 906.70 -1904.09
\i (00:32:39) trapsize 1550
\i (00:32:39) zoom in 1 
\i (00:32:39) setwindow pcb
\i (00:32:39) zoom in 888.11 -1544.61
\i (00:32:39) trapsize 775
\i (00:32:39) zoom in 1 
\i (00:32:39) setwindow pcb
\i (00:32:39) zoom in 888.11 -1544.61
\i (00:32:39) trapsize 387
\i (00:32:39) zoom in 1 
\i (00:32:39) setwindow pcb
\i (00:32:39) zoom in 888.11 -1544.61
\i (00:32:39) trapsize 194
\i (00:32:40) zoom out 1 
\i (00:32:40) setwindow pcb
\i (00:32:40) zoom out 888.11 -1544.60
\i (00:32:40) trapsize 387
\i (00:32:40) zoom out 1 
\i (00:32:40) setwindow pcb
\i (00:32:40) zoom out 888.11 -1544.61
\i (00:32:40) trapsize 775
\i (00:32:40) zoom out 1 
\i (00:32:40) setwindow pcb
\i (00:32:40) zoom out 888.11 -1544.61
\i (00:32:40) trapsize 1550
\i (00:32:41) roam start
\i (00:32:41) roam x 16
\i (00:32:41) roam y -112
\i (00:32:41) roam x 32
\i (00:32:41) roam y -96
\i (00:32:41) roam x 16
\i (00:32:41) roam y -64
\i (00:32:41) roam x 16
\i (00:32:41) roam y -64
\i (00:32:41) roam x 16
\i (00:32:41) roam y -48
\i (00:32:41) roam y -16
\i (00:32:41) roam y -32
\i (00:32:42) roam y -48
\i (00:32:42) roam end
\i (00:32:42) zoom in 1 
\i (00:32:42) setwindow pcb
\i (00:32:42) zoom in 807.53 181.54
\i (00:32:42) trapsize 775
\i (00:32:42) zoom in 1 
\i (00:32:42) setwindow pcb
\i (00:32:42) zoom in 807.53 181.54
\i (00:32:42) trapsize 387
\i (00:32:42) zoom in 1 
\i (00:32:42) setwindow pcb
\i (00:32:42) zoom in 807.53 181.55
\i (00:32:42) trapsize 194
\i (00:32:42) add connect 
\t (00:32:43) Pick first element.
\i (00:32:43) pick grid 828.84 102.14
\t (00:32:43) last pick:  829.00 102.00
\t (00:32:43) last pick:  832.68 100.00
\i (00:32:43) setwindow cmgr
\i (00:32:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:32:43) Target Symbol Pin is defined on TOP.
\t (00:32:43) last pick:  832.68 100.00
\i (00:32:43) setwindow pcb
\i (00:32:43) zoom out 1 
\i (00:32:43) setwindow pcb
\i (00:32:43) zoom out 849.76 90.13
\i (00:32:43) trapsize 387
\i (00:32:43) zoom out 1 
\i (00:32:43) setwindow pcb
\i (00:32:43) zoom out 849.75 90.14
\i (00:32:43) trapsize 775
\i (00:32:43) zoom out 1 
\i (00:32:43) setwindow pcb
\i (00:32:43) zoom out 849.75 88.58
\i (00:32:43) trapsize 1550
\i (00:32:43) mouse_pos 1150.35 -57.07
\i (00:32:44) mouse_pos 1199.94 -47.77
\i (00:32:44) mouse_pos 1361.09 97.88
\i (00:32:45) zoom in 1 
\i (00:32:45) setwindow pcb
\i (00:32:45) zoom in 1370.38 104.08
\i (00:32:45) trapsize 775
\i (00:32:45) mouse_pos 1351.79 104.08
\i (00:32:46) pick grid 1065.14 56.04
\t (00:32:46) last pick:  1065.00 56.00
\i (00:32:46) setwindow cmgr
\i (00:32:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:32:46) No DRC errors detected.
\i (00:32:46) setwindow pcb
\i (00:32:46) mouse_pos 1407.57 79.29
\i (00:32:47) pick grid 1409.12 94.78
\t (00:32:47) last pick:  1409.00 95.00
\i (00:32:47) setwindow cmgr
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:32:47) No DRC errors detected.
\t (00:32:47) Pick first element.
\i (00:32:47) setwindow pcb
\i (00:32:47) prepopup 1370.39 71.54
\i (00:32:48) done 
\i (00:32:48) generaledit 
\i (00:32:49) copy 
\t (00:32:49) Select the element(s) to copy.
\i (00:32:49) drag_start grid 1342.50 49.85
\i (00:32:49) drag_stop 1300.66 111.83
\i (00:32:49) setwindow cmgr
\i (00:32:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:32:49) Pick user-pick origin.
\i (00:32:50) setwindow pcb
\i (00:32:50) pick grid 846.66 96.33
\t (00:32:50) last pick:  847.00 96.00
\t (00:32:50) last pick:  832.68 100.00
\i (00:32:51) pick grid 1444.76 99.43
\t (00:32:51) last pick:  1445.00 99.00
\i (00:32:51) setwindow cmgr
\i (00:32:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:51) setwindow pcb
\i (00:32:51) roam start
\i (00:32:51) roam x 96
\i (00:32:51) roam y 16
\i (00:32:51) roam x 112
\i (00:32:51) roam y 32
\i (00:32:51) roam x 128
\i (00:32:51) roam y 16
\i (00:32:52) roam x 112
\i (00:32:52) roam y 16
\i (00:32:52) roam x 16
\i (00:32:52) roam end
\i (00:32:53) pick grid 2057.98 94.76
\t (00:32:53) last pick:  2058.00 95.00
\i (00:32:53) setwindow cmgr
\i (00:32:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:53) setwindow pcb
\i (00:32:53) zoom out 1 
\i (00:32:53) setwindow pcb
\i (00:32:53) zoom out 2405.06 73.07
\i (00:32:53) trapsize 1550
\i (00:32:54) prepopup 2126.16 60.67
\i (00:32:55) done 
\i (00:32:55) generaledit 
\i (00:32:56) zoom in 1 
\i (00:32:56) setwindow pcb
\i (00:32:56) zoom in 883.46 128.85
\i (00:32:56) trapsize 775
\i (00:32:56) zoom in 1 
\i (00:32:56) setwindow pcb
\i (00:32:56) zoom in 883.46 128.85
\i (00:32:56) trapsize 387
\i (00:32:56) zoom in 1 
\i (00:32:56) setwindow pcb
\i (00:32:56) zoom in 883.46 128.85
\i (00:32:56) trapsize 194
\i (00:32:57) zoom out 1 
\i (00:32:57) setwindow pcb
\i (00:32:57) zoom out 883.47 128.86
\i (00:32:57) trapsize 387
\i (00:32:57) roam start
\i (00:32:57) roam x 112
\i (00:32:57) roam y 16
\i (00:32:57) roam x 80
\i (00:32:58) roam end
\i (00:32:58) add connect 
\t (00:32:58) Pick first element.
\i (00:32:58) pick grid 1184.83 108.71
\t (00:32:58) last pick:  1185.00 109.00
\t (00:32:58) last pick:  1167.32 100.00
\i (00:32:58) setwindow cmgr
\i (00:32:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:32:58) Target Symbol Pin is defined on TOP.
\t (00:32:58) last pick:  1167.32 100.00
\i (00:32:59) setwindow pcb
\i (00:32:59) pick grid 1288.65 120.33
\t (00:32:59) last pick:  1289.00 120.00
\i (00:32:59) setwindow cmgr
\i (00:32:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:32:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:32:59) No DRC errors detected.
\i (00:33:00) setwindow pcb
\i (00:33:00) roam start
\i (00:33:00) roam x 144
\i (00:33:00) roam x 80
\i (00:33:00) roam end
\i (00:33:00) mouse_pos 1707.02 117.23
\i (00:33:01) pick grid 1720.96 111.03
\t (00:33:01) last pick:  1721.00 111.00
\i (00:33:01) setwindow cmgr
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:33:01) No DRC errors detected.
\t (00:33:01) Pick first element.
\i (00:33:01) setwindow pcb
\i (00:33:01) prepopup 1547.42 135.82
\i (00:33:02) done 
\i (00:33:02) generaledit 
\i (00:33:03) copy 
\t (00:33:03) Select the element(s) to copy.
\i (00:33:03) drag_start grid 1275.48 125.75
\i (00:33:04) drag_stop 1298.73 109.48
\i (00:33:04) setwindow cmgr
\i (00:33:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:33:04) Pick user-pick origin.
\i (00:33:04) setwindow pcb
\i (00:33:04) pick grid 1174.76 100.19
\t (00:33:04) last pick:  1175.00 100.00
\t (00:33:04) last pick:  1167.32 100.00
\i (00:33:06) pick grid 1771.32 104.83
\t (00:33:06) last pick:  1771.00 105.00
\i (00:33:06) setwindow cmgr
\i (00:33:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:06) setwindow pcb
\i (00:33:06) zoom out 1 
\i (00:33:06) setwindow pcb
\i (00:33:06) zoom out 1685.33 96.31
\i (00:33:06) trapsize 775
\i (00:33:06) zoom out 1 
\i (00:33:06) setwindow pcb
\i (00:33:06) zoom out 1674.47 90.11
\i (00:33:06) trapsize 1550
\i (00:33:06) roam start
\i (00:33:06) roam x 80
\i (00:33:06) roam y 16
\i (00:33:06) roam x 64
\i (00:33:07) roam x 48
\i (00:33:07) roam y 16
\i (00:33:07) roam end
\i (00:33:07) zoom in 1 
\i (00:33:07) setwindow pcb
\i (00:33:07) zoom in 2468.59 48.27
\i (00:33:07) trapsize 775
\i (00:33:08) pick grid 2381.82 97.86
\t (00:33:08) last pick:  2382.00 98.00
\i (00:33:08) setwindow cmgr
\i (00:33:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:08) setwindow pcb
\i (00:33:08) zoom out 1 
\i (00:33:08) setwindow pcb
\i (00:33:08) zoom out 2321.39 73.07
\i (00:33:08) trapsize 1550
\i (00:33:09) prepopup 2293.50 54.47
\i (00:33:10) done 
\i (00:33:10) generaledit 
\i (00:33:10) zoom in 1 
\i (00:33:10) setwindow pcb
\i (00:33:10) zoom in 1667.50 116.45
\i (00:33:10) trapsize 775
\i (00:33:11) zoom in 1 
\i (00:33:11) setwindow pcb
\i (00:33:11) zoom in 1667.50 116.45
\i (00:33:11) trapsize 387
\i (00:33:11) zoom in 1 
\i (00:33:11) setwindow pcb
\i (00:33:11) zoom in 1622.57 109.48
\i (00:33:11) trapsize 194
\i (00:33:11) zoom in 1 
\i (00:33:11) setwindow pcb
\i (00:33:11) zoom in 1619.86 108.32
\i (00:33:11) trapsize 97
\i (00:33:12) slide 
\t (00:33:12) Pick element to slide.
\i (00:33:12) pick grid 1631.87 90.11
\t (00:33:12) last pick:  1632.00 90.00
\t (00:33:12) last pick:  1631.38 89.62
\t (00:33:12) Waiting for the destination pick.
\i (00:33:13) pick grid 1623.74 87.21
\t (00:33:13) last pick:  1624.00 87.00
\t (00:33:13) No DRC errors detected.
\t (00:33:13) Pick another element to slide.
\i (00:33:13) prepopup 1624.90 99.41
\i (00:33:13) done 
\i (00:33:13) generaledit 
\i (00:33:13) zoom out 1 
\i (00:33:13) setwindow pcb
\i (00:33:13) zoom out 1624.90 99.41
\i (00:33:13) trapsize 194
\i (00:33:13) zoom out 1 
\i (00:33:13) setwindow pcb
\i (00:33:13) zoom out 1624.90 99.41
\i (00:33:13) trapsize 387
\i (00:33:14) zoom in 1 
\i (00:33:14) setwindow pcb
\i (00:33:14) zoom in 1789.14 49.05
\i (00:33:14) trapsize 194
\i (00:33:14) slide 
\t (00:33:14) Pick element to slide.
\i (00:33:15) pick grid 1781.39 56.80
\t (00:33:15) last pick:  1781.00 57.00
\t (00:33:15) last pick:  1781.39 56.00
\t (00:33:15) Waiting for the destination pick.
\i (00:33:15) pick grid 1781.78 68.81
\t (00:33:15) last pick:  1782.00 69.00
\t (00:33:15) No DRC errors detected.
\t (00:33:15) Pick another element to slide.
\i (00:33:16) roam start
\i (00:33:16) roam x -208
\i (00:33:16) roam x -368
\i (00:33:16) roam x -304
\i (00:33:16) roam x -112
\i (00:33:16) roam x -128
\i (00:33:16) roam x -112
\i (00:33:16) roam y -16
\i (00:33:16) roam x -64
\i (00:33:16) roam end
\i (00:33:16) slide 
\t (00:33:17) Pick element to slide.
\i (00:33:17) pick grid 1211.56 58.74
\t (00:33:17) last pick:  1212.00 59.00
\t (00:33:17) last pick:  1211.56 56.00
\t (00:33:17) Waiting for the destination pick.
\i (00:33:19) pick grid 1212.34 72.68
\t (00:33:19) last pick:  1212.00 73.00
\t (00:33:19) No DRC errors detected.
\t (00:33:19) Pick another element to slide.
\i (00:33:19) prepopup 1207.69 66.10
\i (00:33:20) done 
\i (00:33:20) generaledit 
\i (00:33:20) zoom out 1 
\i (00:33:20) setwindow pcb
\i (00:33:20) zoom out 1207.69 66.10
\i (00:33:20) trapsize 387
\i (00:33:20) roam start
\i (00:33:20) roam x 16
\i (00:33:20) roam x 112
\i (00:33:20) roam y 32
\i (00:33:20) roam x 80
\i (00:33:20) roam y 16
\i (00:33:21) roam x 96
\i (00:33:21) roam x 48
\i (00:33:21) roam y 16
\i (00:33:21) roam end
\i (00:33:22) zoom out 1 
\i (00:33:22) setwindow pcb
\i (00:33:22) zoom out 1435.08 42.08
\i (00:33:22) trapsize 775
\i (00:33:22) delete 
\i (00:33:23) QtSignal CVPLayerGrid CVPBoxAllBottom clicked false
\i (00:33:24) drag_start grid 1590.03 145.89
\i (00:33:25) drag_stop 1602.43 179.98
\i (00:33:26) drag_start grid 1602.43 73.06
\i (00:33:26) drag_stop 1681.45 59.12
\i (00:33:26) setwindow cmgr
\i (00:33:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:33:26) Connect Line "A9, Etch/Top"
\i (00:33:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:27) setwindow pcb
\i (00:33:27) pick grid 1698.49 29.67
\t (00:33:27) last pick:  1698.00 30.00
\i (00:33:27) roam start
\i (00:33:27) roam x 144
\i (00:33:27) roam x 128
\i (00:33:27) roam y 16
\i (00:33:27) roam x 64
\i (00:33:27) roam y 16
\i (00:33:27) roam end
\i (00:33:28) drag_start grid 2223.77 158.29
\i (00:33:28) drag_stop 2253.21 65.32
\i (00:33:28) setwindow cmgr
\i (00:33:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:29) setwindow pcb
\i (00:33:29) drag_start grid 2542.97 152.09
\i (00:33:29) drag_stop 2542.97 96.31
\i (00:33:29) setwindow cmgr
\i (00:33:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:33:29) Connect Line "Oe_B, Etch/Top"
\i (00:33:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:30) setwindow pcb
\i (00:33:30) prepopup 2494.94 113.35
\i (00:33:30) done 
\i (00:33:30) generaledit 
\i (00:33:31) roam start
\i (00:33:31) roam x -96
\i (00:33:31) roam x -64
\i (00:33:31) roam y -16
\i (00:33:31) roam x -32
\i (00:33:31) roam end
\i (00:33:33) zoom in 1 
\i (00:33:33) setwindow pcb
\i (00:33:33) zoom in 1266.19 73.06
\i (00:33:33) trapsize 387
\i (00:33:33) zoom in 1 
\i (00:33:33) setwindow pcb
\i (00:33:33) zoom in 1266.19 73.06
\i (00:33:33) trapsize 194
\i (00:33:33) slide 
\t (00:33:33) Pick element to slide.
\i (00:33:34) pick grid 1304.16 89.33
\t (00:33:34) last pick:  1304.00 89.00
\t (00:33:34) last pick:  1304.02 89.46
\t (00:33:34) Waiting for the destination pick.
\i (00:33:34) pick grid 1291.37 90.88
\t (00:33:34) last pick:  1291.00 91.00
\t (00:33:35) No DRC errors detected.
\t (00:33:35) Pick another element to slide.
\i (00:33:35) prepopup 1330.50 83.91
\i (00:33:35) done 
\i (00:33:35) generaledit 
\i (00:33:35) zoom out 1 
\i (00:33:35) setwindow pcb
\i (00:33:35) zoom out 1330.89 83.52
\i (00:33:35) trapsize 387
\i (00:33:36) roam start
\i (00:33:36) roam x -16
\i (00:33:36) roam x -96
\i (00:33:36) roam x -80
\i (00:33:36) roam end
\i (00:33:37) copy 
\t (00:33:37) Select the element(s) to copy.
\i (00:33:38) drag_start grid 885.00 116.83
\i (00:33:38) drag_stop 1228.22 40.91
\i (00:33:38) setwindow cmgr
\i (00:33:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:39) setwindow pcb
\i (00:33:39) pick grid 853.24 95.14
\t (00:33:39) last pick:  853.00 95.00
\i (00:33:40) pick grid 1449.02 90.49
\t (00:33:40) last pick:  1449.00 90.00
\i (00:33:41) prepopup 1442.05 71.90
\i (00:33:42) oops 
\t (00:33:42) last pick:  853.00 95.00
\i (00:33:43) prepopup 1346.75 75.00
\i (00:33:43) oops 
\t (00:33:43) Reselect origin.
\i (00:33:44) pick grid 829.99 100.56
\t (00:33:44) last pick:  830.00 101.00
\t (00:33:44) last pick:  832.68 100.00
\i (00:33:45) pick grid 1451.34 96.69
\t (00:33:45) last pick:  1451.00 97.00
\i (00:33:45) setwindow cmgr
\i (00:33:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:45) setwindow pcb
\i (00:33:45) zoom out 1 
\i (00:33:45) setwindow pcb
\i (00:33:45) zoom out 1382.39 75.00
\i (00:33:45) trapsize 775
\i (00:33:46) roam start
\i (00:33:46) roam x 32
\i (00:33:46) roam x 112
\i (00:33:46) roam x 128
\i (00:33:46) roam y 16
\i (00:33:46) roam x 96
\i (00:33:46) roam x 16
\i (00:33:46) roam x 32
\i (00:33:46) roam end
\i (00:33:47) pick grid 2037.84 96.31
\t (00:33:47) last pick:  2038.00 96.00
\i (00:33:47) setwindow cmgr
\i (00:33:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:48) setwindow pcb
\i (00:33:48) zoom out 1 
\i (00:33:48) setwindow pcb
\i (00:33:48) zoom out 1986.71 48.27
\i (00:33:48) trapsize 1550
\i (00:33:49) prepopup 967.13 73.07
\i (00:33:50) done 
\i (00:33:50) generaledit 
\i (00:33:50) zoom in 1 
\i (00:33:50) setwindow pcb
\i (00:33:50) zoom in 908.25 228.02
\i (00:33:50) trapsize 775
\i (00:33:50) zoom in 1 
\i (00:33:50) setwindow pcb
\i (00:33:50) zoom in 908.25 228.03
\i (00:33:50) trapsize 387
\i (00:33:50) zoom in 1 
\i (00:33:50) setwindow pcb
\i (00:33:50) zoom in 908.25 228.03
\i (00:33:50) trapsize 194
\i (00:33:51) zoom out 1 
\i (00:33:51) setwindow pcb
\i (00:33:51) zoom out 908.25 228.03
\i (00:33:51) trapsize 387
\i (00:33:52) zoom in 1 
\i (00:33:52) setwindow pcb
\i (00:33:52) zoom in 908.26 228.03
\i (00:33:52) trapsize 194
\i (00:33:52) add connect 
\t (00:33:52) Pick first element.
\i (00:33:52) pick grid 861.78 209.05
\t (00:33:52) last pick:  862.00 209.00
\t (00:33:52) last pick:  832.68 200.00
\i (00:33:52) setwindow cmgr
\i (00:33:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:33:52) Target Symbol Pin is defined on TOP.
\t (00:33:52) last pick:  832.68 200.00
\i (00:33:53) setwindow pcb
\i (00:33:53) zoom out 1 
\i (00:33:53) setwindow pcb
\i (00:33:53) zoom out 952.43 221.06
\i (00:33:53) trapsize 387
\i (00:33:53) zoom out 1 
\i (00:33:53) setwindow pcb
\i (00:33:53) zoom out 952.42 221.05
\i (00:33:53) trapsize 775
\i (00:33:54) mouse_pos 1366.14 197.81
\i (00:33:55) pick grid 1373.89 202.46
\t (00:33:55) last pick:  1374.00 202.00
\i (00:33:55) setwindow cmgr
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:33:55) No DRC errors detected.
\t (00:33:55) Pick first element.
\i (00:33:55) setwindow pcb
\i (00:33:55) zoom in 1 
\i (00:33:55) setwindow pcb
\i (00:33:55) zoom in 859.45 159.07
\i (00:33:55) trapsize 387
\i (00:33:55) zoom in 1 
\i (00:33:55) setwindow pcb
\i (00:33:55) zoom in 859.46 159.07
\i (00:33:55) trapsize 194
\i (00:33:56) zoom out 1 
\i (00:33:56) setwindow pcb
\i (00:33:56) zoom out 859.46 159.07
\i (00:33:56) trapsize 387
\i (00:33:58) roam start
\i (00:33:58) roam x 112
\i (00:33:58) roam end
\i (00:33:58) add connect 
\t (00:33:58) Pick first element.
\i (00:33:58) pick grid 851.69 154.42
\t (00:33:58) last pick:  852.00 154.00
\t (00:33:58) last pick:  832.68 150.00
\i (00:33:58) setwindow cmgr
\i (00:33:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:33:58) Target Symbol Pin is defined on TOP.
\t (00:33:58) last pick:  832.68 150.00
\i (00:33:59) setwindow pcb
\i (00:33:59) mouse_pos 1371.54 147.45
\i (00:33:59) pick grid 1384.72 147.45
\t (00:33:59) last pick:  1385.00 147.00
\i (00:33:59) setwindow cmgr
\i (00:33:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:33:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:33:59) No DRC errors detected.
\t (00:33:59) Pick first element.
\i (00:34:00) setwindow pcb
\i (00:34:00) slide 
\t (00:34:00) Pick element to slide.
\i (00:34:00) pick grid 1102.71 165.27
\t (00:34:00) last pick:  1103.00 165.00
\t (00:34:00) last pick:  1103.84 164.13
\t (00:34:00) Waiting for the destination pick.
\i (00:34:01) pick grid 1063.19 165.27
\t (00:34:01) last pick:  1063.00 165.00
\t (00:34:01) No DRC errors detected.
\t (00:34:01) Pick another element to slide.
\i (00:34:02) pick grid 1058.55 208.66
\t (00:34:02) last pick:  1059.00 209.00
\t (00:34:02) last pick:  1055.82 211.38
\t (00:34:02) Waiting for the destination pick.
\t (00:34:02) New cline would result in DRC error(s); retaining old cline.
\i (00:34:02) pick grid 1020.58 204.78
\t (00:34:02) last pick:  1021.00 205.00
\t (00:34:02) No DRC errors detected.
\t (00:34:02) Pick another element to slide.
\i (00:34:03) pick grid 1057.00 166.82
\t (00:34:03) last pick:  1057.00 167.00
\t (00:34:03) last pick:  1060.90 162.91
\t (00:34:03) Waiting for the destination pick.
\i (00:34:03) pick grid 1043.05 166.82
\t (00:34:03) last pick:  1043.00 167.00
\t (00:34:03) No DRC errors detected.
\t (00:34:03) Pick another element to slide.
\i (00:34:04) prepopup 1134.47 174.57
\i (00:34:04) done 
\i (00:34:04) generaledit 
\i (00:34:05) roam start
\i (00:34:05) roam x 64
\i (00:34:05) roam x 80
\i (00:34:05) roam x 80
\i (00:34:05) roam end
\i (00:34:06) add connect 
\t (00:34:06) Pick first element.
\i (00:34:06) pick grid 1198.01 151.32
\t (00:34:06) last pick:  1198.00 151.00
\t (00:34:06) last pick:  1167.32 150.00
\i (00:34:06) setwindow cmgr
\i (00:34:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:06) Target Symbol Pin is defined on TOP.
\t (00:34:06) last pick:  1167.32 150.00
\i (00:34:07) setwindow pcb
\i (00:34:07) zoom out 1 
\i (00:34:07) setwindow pcb
\i (00:34:07) zoom out 1244.49 151.32
\i (00:34:07) trapsize 775
\i (00:34:08) prepopup 1187.16 151.33
\i (00:34:09) done 
\i (00:34:09) generaledit 
\i (00:34:09) zoom in 1 
\i (00:34:09) setwindow pcb
\i (00:34:09) zoom in 1337.46 142.03
\i (00:34:09) trapsize 387
\i (00:34:14) add connect 
\t (00:34:14) Pick first element.
\i (00:34:15) pick grid 1015.94 146.68
\t (00:34:15) last pick:  1016.00 147.00
\t (00:34:15) last pick:  1016.00 150.00
\i (00:34:15) setwindow cmgr
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:15) Target Symbol Pin is defined on TOP.
\t (00:34:15) last pick:  1016.00 150.00
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:15) setwindow pcb
\i (00:34:15) pick grid 1082.57 128.87
\t (00:34:15) last pick:  1083.00 129.00
\i (00:34:15) setwindow cmgr
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:15) No DRC errors detected.
\i (00:34:16) setwindow pcb
\i (00:34:16) mouse_pos 1294.08 160.63
\i (00:34:16) mouse_pos 1313.45 152.11
\i (00:34:16) pick grid 1313.45 151.33
\t (00:34:16) last pick:  1313.00 151.00
\i (00:34:16) setwindow cmgr
\i (00:34:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:16) No DRC errors detected.
\t (00:34:16) Pick first element.
\i (00:34:16) setwindow pcb
\i (00:34:16) prepopup 1262.32 154.43
\i (00:34:17) done 
\i (00:34:17) generaledit 
\i (00:34:17) slide 
\t (00:34:17) Pick element to slide.
\i (00:34:18) pick grid 1308.03 141.26
\t (00:34:18) last pick:  1308.00 141.00
\t (00:34:18) last pick:  1306.92 142.36
\t (00:34:18) Waiting for the destination pick.
\i (00:34:19) pick grid 1280.13 141.26
\t (00:34:19) last pick:  1280.00 141.00
\t (00:34:19) No DRC errors detected.
\t (00:34:19) Pick another element to slide.
\i (00:34:19) pick grid 1081.80 135.84
\t (00:34:19) last pick:  1082.00 136.00
\t (00:34:19) last pick:  1078.98 133.02
\t (00:34:19) Waiting for the destination pick.
\i (00:34:20) pick grid 1069.40 133.51
\t (00:34:20) last pick:  1069.00 134.00
\t (00:34:20) No DRC errors detected.
\t (00:34:20) Pick another element to slide.
\i (00:34:20) prepopup 1077.92 139.71
\i (00:34:21) done 
\i (00:34:21) generaledit 
\i (00:34:21) add connect 
\t (00:34:21) Pick first element.
\i (00:34:21) pick grid 1169.35 145.91
\t (00:34:21) last pick:  1169.00 146.00
\t (00:34:21) last pick:  1167.32 150.00
\i (00:34:21) setwindow cmgr
\i (00:34:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:21) Target Symbol Pin is defined on TOP.
\t (00:34:21) last pick:  1167.32 150.00
\i (00:34:22) setwindow pcb
\i (00:34:22) roam start
\i (00:34:22) roam x 96
\i (00:34:22) roam x 96
\i (00:34:22) roam y 16
\i (00:34:22) roam x 16
\i (00:34:22) roam end
\i (00:34:22) mouse_pos 1707.01 137.37
\i (00:34:23) pick grid 1724.06 136.60
\t (00:34:23) last pick:  1724.00 137.00
\i (00:34:23) setwindow cmgr
\i (00:34:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:23) No DRC errors detected.
\t (00:34:23) Pick first element.
\i (00:34:23) setwindow pcb
\i (00:34:23) prepopup 1272.38 177.66
\i (00:34:24) done 
\i (00:34:24) generaledit 
\i (00:34:24) slide 
\t (00:34:24) Pick element to slide.
\i (00:34:24) pick grid 1281.68 160.62
\t (00:34:24) last pick:  1282.00 161.00
\t (00:34:24) last pick:  1282.16 160.14
\t (00:34:24) Waiting for the destination pick.
\i (00:34:25) pick grid 1264.63 158.29
\t (00:34:25) last pick:  1265.00 158.00
\t (00:34:25) No DRC errors detected.
\t (00:34:25) Pick another element to slide.
\i (00:34:25) pick grid 1525.72 155.97
\t (00:34:25) last pick:  1526.00 156.00
\t (00:34:25) last pick:  1525.41 155.67
\t (00:34:25) Waiting for the destination pick.
\i (00:34:27) pick grid 1647.36 151.32
\t (00:34:27) last pick:  1647.00 151.00
\t (00:34:27) No DRC errors detected.
\t (00:34:27) Pick another element to slide.
\i (00:34:27) prepopup 1504.03 151.32
\i (00:34:28) done 
\i (00:34:28) generaledit 
\i (00:34:28) zoom out 1 
\i (00:34:28) setwindow pcb
\i (00:34:28) zoom out 1504.03 151.32
\i (00:34:28) trapsize 775
\i (00:34:29) zoom in 1 
\i (00:34:29) setwindow pcb
\i (00:34:29) zoom in 957.05 129.63
\i (00:34:29) trapsize 387
\i (00:34:30) copy 
\t (00:34:30) Select the element(s) to copy.
\i (00:34:31) drag_start grid 886.55 163.72
\i (00:34:31) drag_stop 993.47 126.53
\i (00:34:31) setwindow cmgr
\i (00:34:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:31) Pick user-pick origin.
\i (00:34:31) setwindow pcb
\i (00:34:31) pick grid 832.32 146.68
\t (00:34:31) last pick:  832.00 147.00
\t (00:34:31) last pick:  832.68 150.00
\i (00:34:32) zoom out 1 
\i (00:34:32) setwindow pcb
\i (00:34:32) zoom out 847.04 143.58
\i (00:34:32) trapsize 775
\i (00:34:33) pick grid 1443.59 143.58
\t (00:34:33) last pick:  1444.00 144.00
\i (00:34:33) setwindow cmgr
\i (00:34:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:34) setwindow pcb
\i (00:34:34) prepopup 1358.37 180.76
\i (00:34:35) done 
\i (00:34:35) generaledit 
\i (00:34:35) zoom in 1 
\i (00:34:35) setwindow pcb
\i (00:34:35) zoom in 1640.38 162.17
\i (00:34:35) trapsize 387
\i (00:34:36) slide 
\t (00:34:36) Pick element to slide.
\i (00:34:36) pick grid 1635.73 162.18
\t (00:34:36) last pick:  1636.00 162.00
\t (00:34:36) last pick:  1635.77 162.23
\t (00:34:36) Waiting for the destination pick.
\t (00:34:36) Start slide location has pre-existing DRC errors.
\i (00:34:37) pick grid 1674.47 162.95
\t (00:34:37) last pick:  1674.00 163.00
\t (00:34:37) No DRC errors detected.
\t (00:34:37) Pick another element to slide.
\i (00:34:38) prepopup 1593.90 156.75
\i (00:34:38) done 
\i (00:34:38) generaledit 
\i (00:34:38) zoom out 1 
\i (00:34:38) setwindow pcb
\i (00:34:38) zoom out 1593.90 156.75
\i (00:34:38) trapsize 775
\i (00:34:40) copy 
\t (00:34:40) Select the element(s) to copy.
\i (00:34:41) pick grid 1442.04 147.46
\t (00:34:41) last pick:  1442.00 147.00
\i (00:34:41) setwindow cmgr
\i (00:34:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:41) Pick user-pick origin.
\i (00:34:42) setwindow pcb
\i (00:34:42) pick grid 1426.54 155.20
\t (00:34:42) last pick:  1427.00 155.00
\t (00:34:42) last pick:  1432.68 150.00
\i (00:34:43) pick grid 2027.75 142.81
\t (00:34:43) last pick:  2028.00 143.00
\i (00:34:43) setwindow cmgr
\i (00:34:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:43) setwindow pcb
\i (00:34:43) zoom out 1 
\i (00:34:43) setwindow pcb
\i (00:34:43) zoom out 1930.13 114.92
\i (00:34:43) trapsize 1550
\i (00:34:44) prepopup 1741.09 83.93
\i (00:34:45) done 
\i (00:34:45) generaledit 
\i (00:34:45) zoom in 1 
\i (00:34:45) setwindow pcb
\i (00:34:45) zoom in 1421.90 152.10
\i (00:34:45) trapsize 775
\i (00:34:45) zoom in 1 
\i (00:34:45) setwindow pcb
\i (00:34:45) zoom in 1420.35 152.10
\i (00:34:45) trapsize 387
\i (00:34:47) roam start
\i (00:34:47) roam x -112
\i (00:34:47) roam x -64
\i (00:34:47) roam y -16
\i (00:34:47) roam end
\i (00:34:49) zoom in 1 
\i (00:34:49) setwindow pcb
\i (00:34:49) zoom in 1015.17 190.83
\i (00:34:49) trapsize 194
\i (00:34:49) add connect 
\t (00:34:50) Pick first element.
\i (00:34:50) pick grid 996.58 198.20
\t (00:34:50) last pick:  997.00 198.00
\t (00:34:50) last pick:  997.00 200.00
\i (00:34:50) setwindow cmgr
\i (00:34:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:50) Target Symbol Pin is defined on TOP.
\t (00:34:50) last pick:  997.00 200.00
\i (00:34:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:51) setwindow pcb
\i (00:34:51) pick grid 1074.44 169.14
\t (00:34:51) last pick:  1074.00 169.00
\i (00:34:51) setwindow cmgr
\i (00:34:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:51) No DRC errors detected.
\i (00:34:52) setwindow pcb
\i (00:34:52) zoom out 1 
\i (00:34:52) setwindow pcb
\i (00:34:52) zoom out 1073.66 169.14
\i (00:34:52) trapsize 387
\i (00:34:53) mouse_pos 1290.60 214.08
\i (00:34:53) mouse_pos 1289.82 214.08
\i (00:34:54) pick grid 1270.45 200.14
\t (00:34:54) last pick:  1270.00 200.00
\i (00:34:54) setwindow cmgr
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:54) No DRC errors detected.
\i (00:34:54) setwindow pcb
\i (00:34:54) mouse_pos 1312.29 197.04
\i (00:34:54) pick grid 1321.59 197.81
\t (00:34:54) last pick:  1322.00 198.00
\i (00:34:54) setwindow cmgr
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:34:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:34:54) No DRC errors detected.
\t (00:34:54) Pick first element.
\i (00:34:54) setwindow pcb
\i (00:34:54) prepopup 1265.80 200.91
\i (00:34:55) done 
\i (00:34:55) generaledit 
\i (00:34:55) slide 
\t (00:34:55) Pick element to slide.
\i (00:34:56) pick grid 1096.91 164.50
\t (00:34:56) last pick:  1097.00 165.00
\t (00:34:56) last pick:  1096.91 169.00
\t (00:34:56) Waiting for the destination pick.
\i (00:34:56) pick grid 1096.91 170.70
\t (00:34:56) last pick:  1097.00 171.00
\t (00:34:56) No DRC errors detected.
\t (00:34:56) Pick another element to slide.
\i (00:34:57) pick grid 1062.82 183.09
\t (00:34:57) last pick:  1063.00 183.00
\t (00:34:57) last pick:  1061.36 181.64
\t (00:34:57) Waiting for the destination pick.
\t (00:34:57) New cline would result in DRC error(s); retaining old cline.
\i (00:34:57) pick grid 1052.75 183.09
\t (00:34:57) last pick:  1053.00 183.00
\t (00:34:57) No DRC errors detected.
\t (00:34:57) Pick another element to slide.
\i (00:34:58) prepopup 1054.30 165.27
\i (00:34:59) done 
\i (00:34:59) generaledit 
\i (00:35:00) copy 
\t (00:35:00) Select the element(s) to copy.
\i (00:35:00) pick grid 991.54 196.26
\t (00:35:00) last pick:  992.00 196.00
\i (00:35:00) setwindow cmgr
\i (00:35:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:35:00) Pick user-pick origin.
\i (00:35:01) setwindow pcb
\i (00:35:01) pick grid 833.49 204.78
\t (00:35:01) last pick:  833.00 205.00
\t (00:35:01) last pick:  832.68 200.00
\i (00:35:02) pick grid 1419.98 197.04
\t (00:35:02) last pick:  1420.00 197.00
\i (00:35:02) setwindow cmgr
\i (00:35:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:02) setwindow pcb
\i (00:35:02) zoom out 1 
\i (00:35:02) setwindow pcb
\i (00:35:02) zoom out 1316.94 177.67
\i (00:35:02) trapsize 775
\i (00:35:02) roam start
\i (00:35:02) roam x 16
\i (00:35:02) roam x 128
\i (00:35:02) roam y 16
\i (00:35:02) roam x 112
\i (00:35:02) roam x 64
\i (00:35:02) roam x 16
\i (00:35:03) roam end
\i (00:35:04) pick grid 2016.14 195.47
\t (00:35:04) last pick:  2016.00 195.00
\i (00:35:04) setwindow cmgr
\i (00:35:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:04) setwindow pcb
\i (00:35:04) zoom out 1 
\i (00:35:04) setwindow pcb
\i (00:35:04) zoom out 1930.91 153.64
\i (00:35:04) trapsize 1550
\i (00:35:05) prepopup 1521.85 147.44
\i (00:35:06) done 
\i (00:35:06) generaledit 
\i (00:35:06) zoom in 1 
\i (00:35:06) setwindow pcb
\i (00:35:06) zoom in 1621.02 169.13
\i (00:35:06) trapsize 775
\i (00:35:06) zoom in 1 
\i (00:35:06) setwindow pcb
\i (00:35:06) zoom in 1621.02 169.13
\i (00:35:06) trapsize 387
\i (00:35:06) zoom in 1 
\i (00:35:06) setwindow pcb
\i (00:35:06) zoom in 1627.22 163.71
\i (00:35:06) trapsize 194
\i (00:35:07) zoom out 1 
\i (00:35:07) setwindow pcb
\i (00:35:07) zoom out 1627.22 158.68
\i (00:35:07) trapsize 387
\i (00:35:07) slide 
\t (00:35:07) Pick element to slide.
\i (00:35:08) pick grid 1631.87 82.76
\t (00:35:08) last pick:  1632.00 83.00
\t (00:35:08) last pick:  1635.05 85.95
\t (00:35:08) Waiting for the destination pick.
\i (00:35:08) pick grid 1557.49 75.78
\t (00:35:08) last pick:  1557.00 76.00
\t (00:35:08) No DRC errors detected.
\t (00:35:08) Pick another element to slide.
\i (00:35:09) pick grid 1639.62 112.20
\t (00:35:09) last pick:  1640.00 112.00
\t (00:35:09) last pick:  1638.31 110.89
\t (00:35:09) Waiting for the destination pick.
\i (00:35:09) pick grid 1581.51 97.48
\t (00:35:09) last pick:  1582.00 97.00
\t (00:35:09) No DRC errors detected.
\t (00:35:09) Pick another element to slide.
\i (00:35:10) pick grid 1657.44 142.41
\t (00:35:10) last pick:  1657.00 142.00
\t (00:35:10) last pick:  1659.01 143.99
\t (00:35:10) Waiting for the destination pick.
\i (00:35:10) pick grid 1597.00 119.17
\t (00:35:10) last pick:  1597.00 119.00
\t (00:35:10) No DRC errors detected.
\t (00:35:10) Pick another element to slide.
\i (00:35:11) pick grid 1670.61 163.33
\t (00:35:11) last pick:  1671.00 163.00
\t (00:35:11) last pick:  1672.14 164.86
\t (00:35:11) Waiting for the destination pick.
\i (00:35:12) pick grid 1610.95 146.29
\t (00:35:12) last pick:  1611.00 146.00
\t (00:35:12) No DRC errors detected.
\t (00:35:12) Pick another element to slide.
\i (00:35:12) pick grid 1647.36 185.02
\t (00:35:12) last pick:  1647.00 185.00
\t (00:35:12) last pick:  1649.17 186.83
\t (00:35:12) Waiting for the destination pick.
\i (00:35:13) pick grid 1627.99 176.50
\t (00:35:13) last pick:  1628.00 177.00
\t (00:35:13) No DRC errors detected.
\t (00:35:13) Pick another element to slide.
\i (00:35:13) prepopup 1612.50 169.53
\i (00:35:14) done 
\i (00:35:14) generaledit 
\i (00:35:14) zoom out 1 
\i (00:35:14) setwindow pcb
\i (00:35:14) zoom out 1612.50 169.53
\i (00:35:14) trapsize 775
\i (00:35:16) delete 
\i (00:35:17) drag_start grid 1896.06 242.35
\i (00:35:17) drag_stop 1923.95 71.91
\i (00:35:17) setwindow cmgr
\i (00:35:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:17) setwindow pcb
\i (00:35:17) pick grid 1927.05 68.81
\t (00:35:17) last pick:  1927.00 69.00
\i (00:35:18) roam start
\i (00:35:18) roam x 64
\i (00:35:18) roam y 16
\i (00:35:18) roam x 112
\i (00:35:18) roam y 16
\i (00:35:18) roam x 64
\i (00:35:18) roam x 32
\i (00:35:18) roam end
\i (00:35:19) drag_start grid 2186.59 260.55
\i (00:35:19) drag_stop 2192.79 62.22
\i (00:35:19) setwindow cmgr
\i (00:35:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:19) setwindow pcb
\i (00:35:19) pick grid 2189.69 45.17
\t (00:35:19) last pick:  2190.00 45.00
\i (00:35:19) zoom out 1 
\i (00:35:19) setwindow pcb
\i (00:35:19) zoom out 2189.69 45.17
\i (00:35:19) trapsize 1550
\i (00:35:20) drag_start grid 2474.80 159.84
\i (00:35:20) drag_stop 2508.89 82.36
\i (00:35:20) setwindow cmgr
\i (00:35:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:35:20) Connect Line "Oe_B, Etch/Top"
\i (00:35:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:20) setwindow pcb
\i (00:35:20) pick grid 2508.89 82.36
\t (00:35:20) last pick:  2509.00 82.00
\i (00:35:21) zoom in 1 
\i (00:35:21) setwindow pcb
\i (00:35:21) zoom in 1597.78 91.66
\i (00:35:21) trapsize 775
\i (00:35:22) prepopup 1605.53 193.93
\i (00:35:23) done 
\i (00:35:23) generaledit 
\i (00:35:26) copy 
\t (00:35:26) Select the element(s) to copy.
\i (00:35:27) drag_start grid 906.71 201.68
\i (00:35:30) drag_stop 939.25 215.62
\i (00:35:30) setwindow cmgr
\i (00:35:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:35:30) Pick user-pick origin.
\i (00:35:30) setwindow pcb
\i (00:35:30) prepopup 971.79 192.38
\i (00:35:31) oops 
\t (00:35:31) Select the element(s) to copy.
\i (00:35:32) drag_start grid 962.49 183.08
\i (00:35:33) drag_stop 1433.54 43.63
\i (00:35:33) setwindow cmgr
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:34) setwindow pcb
\i (00:35:34) pick grid 821.48 93.21
\t (00:35:34) last pick:  821.00 93.00
\t (00:35:34) last pick:  832.68 100.00
\i (00:35:35) pick grid 1424.24 96.31
\t (00:35:35) last pick:  1424.00 96.00
\i (00:35:35) setwindow cmgr
\i (00:35:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:39) setwindow pcb
\i (00:35:39) roam start
\i (00:35:39) roam x 64
\i (00:35:39) roam x 80
\i (00:35:39) roam y 16
\i (00:35:39) roam x 64
\i (00:35:39) roam x 48
\i (00:35:39) roam x 48
\i (00:35:39) roam x 48
\i (00:35:39) roam end
\i (00:35:42) pick grid 2065.73 94.76
\t (00:35:42) last pick:  2066.00 95.00
\i (00:35:42) setwindow cmgr
\i (00:35:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:35:43) setwindow pcb
\i (00:35:43) zoom out 1 
\i (00:35:43) setwindow pcb
\i (00:35:43) zoom out 2048.69 6.44
\i (00:35:43) trapsize 1550
\i (00:35:44) zoom in 1 
\i (00:35:44) setwindow pcb
\i (00:35:44) zoom in 1236.74 -12.15
\i (00:35:44) trapsize 775
\i (00:35:47) prepopup 1187.16 80.83
\i (00:35:48) oops 
\t (00:35:48) last pick:  1424.00 96.00
\i (00:35:48) prepopup 1105.04 127.31
\i (00:35:49) oops 
\t (00:35:49) last pick:  832.68 100.00
\i (00:35:49) prepopup 1063.20 161.40
\i (00:35:50) done 
\i (00:35:50) generaledit 
\i (00:35:50) zoom in 1 
\i (00:35:50) setwindow pcb
\i (00:35:50) zoom in 1008.97 122.66
\i (00:35:50) trapsize 387
\i (00:35:50) zoom in 1 
\i (00:35:50) setwindow pcb
\i (00:35:50) zoom in 1083.35 99.42
\i (00:35:50) trapsize 194
\i (00:35:51) roam start
\i (00:35:51) roam x -16
\i (00:35:51) roam x -112
\i (00:35:51) roam y -32
\i (00:35:51) roam x -16
\i (00:35:51) roam end
\i (00:35:51) slide 
\t (00:35:51) Pick element to slide.
\i (00:35:51) zoom out 1 
\i (00:35:51) setwindow pcb
\i (00:35:51) zoom out 1041.12 83.92
\i (00:35:51) trapsize 387
\i (00:35:52) zoom out 1 
\i (00:35:52) setwindow pcb
\i (00:35:52) zoom out 1041.11 84.69
\i (00:35:52) trapsize 775
\i (00:35:52) roam start
\i (00:35:52) roam x -80
\i (00:35:52) roam x -80
\i (00:35:52) roam end
\i (00:35:54) pick grid 1030.66 87.79
\t (00:35:54) last pick:  1031.00 88.00
\t (00:35:54) last pick:  1031.94 89.06
\t (00:35:54) Waiting for the destination pick.
\i (00:35:55) pick grid 959.38 69.20
\t (00:35:55) last pick:  959.00 69.00
\t (00:35:55) No DRC errors detected.
\t (00:35:55) Pick another element to slide.
\i (00:35:55) pick grid 1052.35 131.18
\t (00:35:55) last pick:  1052.00 131.00
\t (00:35:55) last pick:  1062.08 140.92
\t (00:35:55) Waiting for the destination pick.
\i (00:35:56) pick grid 976.42 123.43
\t (00:35:56) last pick:  976.00 123.00
\t (00:35:56) No DRC errors detected.
\t (00:35:56) Pick another element to slide.
\i (00:35:56) pick grid 953.18 89.34
\t (00:35:56) last pick:  953.00 89.00
\t (00:35:56) last pick:  945.92 82.08
\t (00:35:56) Waiting for the destination pick.
\i (00:35:56) pick grid 967.13 87.79
\t (00:35:56) last pick:  967.00 88.00
\t (00:35:56) No DRC errors detected.
\t (00:35:56) Pick another element to slide.
\i (00:35:57) pick grid 967.13 140.48
\t (00:35:57) last pick:  967.00 140.00
\t (00:35:57) last pick:  962.82 136.18
\t (00:35:57) Waiting for the destination pick.
\i (00:35:57) pick grid 987.27 140.48
\t (00:35:57) last pick:  987.00 140.00
\t (00:35:57) No DRC errors detected.
\t (00:35:57) Pick another element to slide.
\i (00:35:58) pick grid 1050.80 179.21
\t (00:35:58) last pick:  1051.00 179.00
\t (00:35:58) last pick:  1053.79 182.21
\t (00:35:58) Waiting for the destination pick.
\i (00:35:58) pick grid 1018.26 169.92
\t (00:35:58) last pick:  1018.00 170.00
\t (00:35:58) No DRC errors detected.
\t (00:35:58) Pick another element to slide.
\i (00:35:59) prepopup 1016.71 168.37
\i (00:35:59) done 
\i (00:35:59) generaledit 
\i (00:36:00) copy 
\t (00:36:00) Select the element(s) to copy.
\i (00:36:01) drag_start grid 988.82 151.32
\i (00:36:02) drag_stop 1033.76 149.77
\i (00:36:03) drag_start grid 1033.76 169.92
\i (00:36:03) drag_stop 1309.57 45.96
\i (00:36:03) setwindow cmgr
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:04) setwindow pcb
\i (00:36:04) pick grid 852.46 100.19
\t (00:36:04) last pick:  852.00 100.00
\i (00:36:05) pick grid 1430.43 101.74
\t (00:36:05) last pick:  1430.00 102.00
\i (00:36:06) prepopup 1418.03 98.64
\i (00:36:07) oops 
\t (00:36:07) last pick:  852.00 100.00
\i (00:36:08) prepopup 861.76 84.69
\i (00:36:09) oops 
\t (00:36:09) Reselect origin.
\i (00:36:10) pick grid 832.32 98.64
\t (00:36:10) last pick:  832.00 99.00
\t (00:36:10) last pick:  832.68 100.00
\i (00:36:11) pick grid 1436.63 101.74
\t (00:36:11) last pick:  1437.00 102.00
\i (00:36:11) setwindow cmgr
\i (00:36:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:12) setwindow pcb
\i (00:36:12) roam start
\i (00:36:12) roam x 112
\i (00:36:12) roam x 80
\i (00:36:12) roam x 64
\i (00:36:12) roam x 16
\i (00:36:12) roam x 64
\i (00:36:12) roam x 48
\i (00:36:12) roam x 48
\i (00:36:12) roam x 16
\i (00:36:12) roam end
\i (00:36:13) pick grid 2037.84 95.54
\t (00:36:13) last pick:  2038.00 96.00
\i (00:36:13) setwindow cmgr
\i (00:36:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:14) setwindow pcb
\i (00:36:14) roam start
\i (00:36:14) roam x 128
\i (00:36:14) roam y 48
\i (00:36:14) roam x 112
\i (00:36:14) roam y 32
\i (00:36:14) roam x 48
\i (00:36:14) roam y 16
\i (00:36:14) roam end
\i (00:36:15) prepopup 2044.03 6.44
\i (00:36:16) done 
\i (00:36:16) generaledit 
\i (00:36:16) roam start
\i (00:36:16) roam x -96
\i (00:36:16) roam x -112
\i (00:36:16) roam y -16
\i (00:36:16) roam x -128
\i (00:36:16) roam y -16
\i (00:36:16) roam end
\i (00:36:17) zoom in 1 
\i (00:36:17) setwindow pcb
\i (00:36:17) zoom in 1836.40 153.64
\i (00:36:17) trapsize 387
\i (00:36:17) zoom in 1 
\i (00:36:17) setwindow pcb
\i (00:36:17) zoom in 1836.40 153.64
\i (00:36:17) trapsize 194
\i (00:36:17) zoom in 1 
\i (00:36:17) setwindow pcb
\i (00:36:17) zoom in 1836.41 153.64
\i (00:36:17) trapsize 97
\i (00:36:18) zoom out 1 
\i (00:36:18) setwindow pcb
\i (00:36:18) zoom out 1836.41 153.64
\i (00:36:18) trapsize 194
\i (00:36:19) pick grid 1871.66 175.73
\t (00:36:19) last pick:  1872.00 176.00
\i (00:36:19) delete 
\i (00:36:20) pick grid 1875.92 169.92
\t (00:36:20) last pick:  1876.00 170.00
\t (00:36:20) Connect Line "Cas_B_1, Etch/Top"
\i (00:36:20) setwindow cmgr
\i (00:36:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:20) setwindow pcb
\i (00:36:20) zoom out 1 
\i (00:36:20) setwindow pcb
\i (00:36:20) zoom out 1875.92 169.92
\i (00:36:20) trapsize 387
\i (00:36:20) zoom out 1 
\i (00:36:20) setwindow pcb
\i (00:36:20) zoom out 1875.92 169.92
\i (00:36:20) trapsize 775
\i (00:36:22) pick grid 1897.61 35.11
\t (00:36:22) last pick:  1898.00 35.00
\i (00:36:22) zoom out 1 
\i (00:36:22) setwindow pcb
\i (00:36:22) zoom out 1889.86 52.16
\i (00:36:22) trapsize 1550
\i (00:36:23) prepopup 1889.86 58.35
\i (00:36:24) done 
\i (00:36:24) generaledit 
\i (00:36:25) save 
\i (00:36:25) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:36:25) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:36:25) QtSignal "All Layers"
\i (00:36:26) fillin yes 
\i (00:36:26) generaledit 
\i (00:36:27) copy 
\t (00:36:27) Select the element(s) to copy.
\i (00:36:28) zoom in 1 
\i (00:36:28) setwindow pcb
\i (00:36:28) zoom in 1081.02 24.26
\i (00:36:28) trapsize 775
\i (00:36:29) drag_start grid 943.12 58.35
\i (00:36:30) roam x 16
\i (00:36:30) roam x 32
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:30) roam x 32
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:30) roam x 32
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:30) roam x 16
\i (00:36:31) roam x 64
\i (00:36:31) roam x 32
\i (00:36:31) roam x 32
\i (00:36:31) roam x 48
\i (00:36:31) roam x 64
\i (00:36:31) roam x 16
\i (00:36:34) drag_stop 2910.20 173.01
\i (00:36:34) setwindow cmgr
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:35) setwindow pcb
\i (00:36:35) roam start
\i (00:36:35) roam x -112
\i (00:36:35) roam y 16
\i (00:36:35) roam x -96
\i (00:36:35) roam x -144
\i (00:36:35) roam x -176
\i (00:36:35) roam x -112
\i (00:36:35) roam y -16
\i (00:36:35) roam x -64
\i (00:36:35) roam x -48
\i (00:36:35) roam x -16
\i (00:36:35) roam x -32
\i (00:36:35) roam x -48
\i (00:36:35) roam x -48
\i (00:36:35) roam end
\i (00:36:36) pick grid 840.07 88.56
\t (00:36:36) last pick:  840.00 89.00
\t (00:36:36) last pick:  832.68 100.00
\i (00:36:36) zoom out 1 
\i (00:36:36) setwindow pcb
\i (00:36:36) zoom out 886.56 21.93
\i (00:36:36) trapsize 1550
\i (00:36:37) roam start
\i (00:36:37) roam y 16
\i (00:36:37) roam x 32
\i (00:36:37) roam y 80
\i (00:36:37) roam y 16
\i (00:36:37) roam end
\i (00:36:38) pick grid 869.51 -695.49
\t (00:36:38) last pick:  870.00 -695.00
\i (00:36:38) setwindow cmgr
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:39) setwindow pcb
\i (00:36:39) roam start
\i (00:36:39) roam x 64
\i (00:36:39) roam y 64
\i (00:36:39) roam x 64
\i (00:36:39) roam y 48
\i (00:36:39) roam x 16
\i (00:36:39) roam x 16
\i (00:36:39) roam y 144
\i (00:36:39) roam y 80
\i (00:36:39) roam x -16
\i (00:36:39) roam y 16
\i (00:36:39) roam end
\i (00:36:40) pick grid 838.52 -1498.12
\t (00:36:40) last pick:  839.00 -1498.00
\i (00:36:40) setwindow cmgr
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:42) setwindow pcb
\i (00:36:42) roam start
\i (00:36:42) roam x 32
\i (00:36:42) roam y 64
\i (00:36:42) roam end
\i (00:36:43) pick grid 860.21 -2303.87
\t (00:36:43) last pick:  860.00 -2304.00
\i (00:36:43) setwindow cmgr
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:36:44) setwindow pcb
\i (00:36:44) roam start
\i (00:36:44) roam x 16
\i (00:36:44) roam y 96
\i (00:36:44) roam y 64
\i (00:36:44) roam end
\i (00:36:45) zoom out 1 
\i (00:36:45) setwindow pcb
\i (00:36:45) zoom out 1080.24 -2647.86
\i (00:36:45) trapsize 3099
\i (00:36:46) roam start
\i (00:36:46) roam y -16
\i (00:36:46) roam y -80
\i (00:36:46) roam y -64
\i (00:36:47) roam end
\i (00:36:47) prepopup 1082.86 -934.11
\i (00:36:48) done 
\i (00:36:48) generaledit 
\i (00:36:49) save 
\i (00:36:49) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:36:49) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:36:49) QtSignal "All Layers"
\i (00:36:49) fillin yes 
\i (00:36:50) generaledit 
\i (00:36:50) zoom in 1 
\i (00:36:50) setwindow pcb
\i (00:36:50) zoom in 1981.57 -1392.76
\i (00:36:50) trapsize 1550
\i (00:36:50) zoom in 1 
\i (00:36:50) setwindow pcb
\i (00:36:50) zoom in 1981.58 -1392.76
\i (00:36:50) trapsize 775
\i (00:36:51) zoom out 1 
\i (00:36:51) setwindow pcb
\i (00:36:51) zoom out 2020.32 -1192.87
\i (00:36:51) trapsize 1550
\i (00:36:51) zoom out 1 
\i (00:36:51) setwindow pcb
\i (00:36:51) zoom out 2020.32 -1192.87
\i (00:36:51) trapsize 3099
\i (00:36:58) zoom in 1 
\i (00:36:58) setwindow pcb
\i (00:36:58) zoom in 415.04 -1422.19
\i (00:36:58) trapsize 1550
\i (00:36:58) zoom in 1 
\i (00:36:58) setwindow pcb
\i (00:36:58) zoom in 415.04 -1422.19
\i (00:36:58) trapsize 775
\i (00:36:58) zoom out 1 
\i (00:36:58) setwindow pcb
\i (00:36:58) zoom out 415.04 -1422.19
\i (00:36:58) trapsize 1550
\i (00:36:59) zoom out 1 
\i (00:36:59) setwindow pcb
\i (00:36:59) zoom out 415.04 -1422.19
\i (00:36:59) trapsize 3099
\i (00:37:01) prepopup -365.91 -907.76
\i (00:37:01) pick grid -372.11 -845.78
\t (00:37:01) last pick:  -372.00 -846.00
\i (00:37:06) zoom in 1 
\i (00:37:06) setwindow pcb
\i (00:37:06) zoom in 24.56 -1292.03
\i (00:37:06) trapsize 1550
\i (00:37:06) zoom in 1 
\i (00:37:06) setwindow pcb
\i (00:37:06) zoom in 24.56 -1292.03
\i (00:37:06) trapsize 775
\i (00:37:08) zoom out 1 
\i (00:37:08) setwindow pcb
\i (00:37:08) zoom out -172.23 -1231.60
\i (00:37:08) trapsize 1550
\i (00:37:09) zoom in 1 
\i (00:37:09) setwindow pcb
\i (00:37:09) zoom in 844.25 -974.38
\i (00:37:09) trapsize 775
\i (00:37:09) zoom in 1 
\i (00:37:09) setwindow pcb
\i (00:37:09) zoom in 842.70 -972.83
\i (00:37:09) trapsize 387
\i (00:37:10) zoom in 1 
\i (00:37:10) setwindow pcb
\i (00:37:10) zoom in 842.71 -972.83
\i (00:37:10) trapsize 194
\i (00:37:10) zoom out 1 
\i (00:37:10) setwindow pcb
\i (00:37:10) zoom out 842.71 -972.82
\i (00:37:10) trapsize 387
\i (00:37:10) zoom out 1 
\i (00:37:10) setwindow pcb
\i (00:37:10) zoom out 842.72 -972.83
\i (00:37:10) trapsize 775
\i (00:37:10) zoom out 1 
\i (00:37:10) setwindow pcb
\i (00:37:10) zoom out 842.71 -972.82
\i (00:37:10) trapsize 1550
\i (00:37:11) zoom in 1 
\i (00:37:11) setwindow pcb
\i (00:37:11) zoom in 913.99 -1790.96
\i (00:37:11) trapsize 775
\i (00:37:11) zoom in 1 
\i (00:37:11) setwindow pcb
\i (00:37:11) zoom in 909.34 -1787.86
\i (00:37:11) trapsize 387
\i (00:37:12) zoom out 1 
\i (00:37:12) setwindow pcb
\i (00:37:12) zoom out 893.07 -1774.69
\i (00:37:12) trapsize 775
\i (00:37:12) zoom out 1 
\i (00:37:12) setwindow pcb
\i (00:37:12) zoom out 893.07 -1774.69
\i (00:37:12) trapsize 1550
\i (00:37:12) zoom out 1 
\i (00:37:12) setwindow pcb
\i (00:37:12) zoom out 874.48 -1740.60
\i (00:37:12) trapsize 3099
\i (00:37:13) zoom in 1 
\i (00:37:13) setwindow pcb
\i (00:37:13) zoom in 3056.18 -872.88
\i (00:37:13) trapsize 1550
\i (00:37:14) zoom in 1 
\i (00:37:14) setwindow pcb
\i (00:37:14) zoom in 3056.18 -872.88
\i (00:37:14) trapsize 775
\i (00:37:15) QtSignal CVPLayerGrid CVPBoxAllBottom clicked true
\i (00:37:16) roam start
\i (00:37:16) roam x -176
\i (00:37:16) roam x -176
\i (00:37:16) roam x -96
\i (00:37:16) roam x -96
\i (00:37:16) roam x -112
\i (00:37:16) roam x -64
\i (00:37:16) roam y 16
\i (00:37:17) roam x -64
\i (00:37:17) roam x -80
\i (00:37:17) roam x -80
\i (00:37:17) roam x -32
\i (00:37:17) roam x 128
\i (00:37:17) roam y 32
\i (00:37:17) roam x 144
\i (00:37:17) roam x 256
\i (00:37:17) roam y 16
\i (00:37:17) roam x 176
\i (00:37:17) roam y 16
\i (00:37:17) roam x 112
\i (00:37:17) roam x 96
\i (00:37:17) roam x 32
\i (00:37:17) roam x 32
\i (00:37:17) roam x 16
\i (00:37:17) roam end
\i (00:37:18) zoom in 1 
\i (00:37:18) setwindow pcb
\i (00:37:18) zoom in 2668.48 -1045.67
\i (00:37:18) trapsize 387
\i (00:37:18) zoom in 1 
\i (00:37:18) setwindow pcb
\i (00:37:18) zoom in 2665.38 -1044.12
\i (00:37:18) trapsize 194
\i (00:37:19) zoom out 1 
\i (00:37:19) setwindow pcb
\i (00:37:19) zoom out 2665.39 -1044.12
\i (00:37:19) trapsize 387
\i (00:37:19) zoom out 1 
\i (00:37:19) setwindow pcb
\i (00:37:19) zoom out 2665.38 -1044.12
\i (00:37:19) trapsize 775
\i (00:37:19) zoom out 1 
\i (00:37:19) setwindow pcb
\i (00:37:19) zoom out 2665.38 -1044.12
\i (00:37:19) trapsize 1550
\i (00:37:19) roam start
\i (00:37:19) roam x -64
\i (00:37:19) roam x -160
\i (00:37:19) roam y 16
\i (00:37:20) roam x -128
\i (00:37:20) roam x -48
\i (00:37:20) roam x -64
\i (00:37:20) roam y 16
\i (00:37:20) roam x -80
\i (00:37:20) roam x -32
\i (00:37:20) roam end
\i (00:37:20) zoom in 1 
\i (00:37:20) setwindow pcb
\i (00:37:20) zoom in 816.83 -875.23
\i (00:37:20) trapsize 775
\i (00:37:20) zoom in 1 
\i (00:37:20) setwindow pcb
\i (00:37:20) zoom in 816.83 -875.22
\i (00:37:20) trapsize 387
\i (00:37:21) zoom in 1 
\i (00:37:21) setwindow pcb
\i (00:37:21) zoom in 821.49 -883.74
\i (00:37:21) trapsize 194
\i (00:37:21) zoom out 1 
\i (00:37:21) setwindow pcb
\i (00:37:21) zoom out 821.49 -883.74
\i (00:37:21) trapsize 387
\i (00:37:22) zoom out 1 
\i (00:37:22) setwindow pcb
\i (00:37:22) zoom out 821.50 -883.74
\i (00:37:22) trapsize 775
\i (00:37:22) zoom out 1 
\i (00:37:22) setwindow pcb
\i (00:37:22) zoom out 821.49 -883.74
\i (00:37:22) trapsize 1550
\i (00:37:22) zoom out 1 
\i (00:37:22) setwindow pcb
\i (00:37:22) zoom out 821.49 -883.74
\i (00:37:22) trapsize 3099
\i (00:37:24) zoom in 1 
\i (00:37:24) setwindow pcb
\i (00:37:24) zoom in 951.65 -846.55
\i (00:37:24) trapsize 1550
\i (00:37:24) zoom in 1 
\i (00:37:24) setwindow pcb
\i (00:37:24) zoom in 951.65 -846.54
\i (00:37:24) trapsize 775
\i (00:37:26) zoom in 1 
\i (00:37:26) setwindow pcb
\i (00:37:26) zoom in 1033.77 -1106.86
\i (00:37:26) trapsize 387
\i (00:37:26) zoom out 1 
\i (00:37:26) setwindow pcb
\i (00:37:26) zoom out 1037.65 -1094.46
\i (00:37:26) trapsize 775
\i (00:37:28) QtSignal CVPLayerGrid CVPBoxAllTop clicked false
\i (00:37:30) zoom in 1 
\i (00:37:30) setwindow pcb
\i (00:37:30) zoom in 1127.52 -1311.40
\i (00:37:30) trapsize 387
\i (00:37:30) add connect 
\t (00:37:30) Pick first element.
\i (00:37:31) pick grid 1077.17 -1347.81
\t (00:37:31) last pick:  1077.00 -1348.00
\t (00:37:31) last pick:  1069.00 -1350.00
\i (00:37:31) setwindow cmgr
\i (00:37:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:31) Target Symbol Pin is defined on TOP.
\t (00:37:31) last pick:  1069.00 -1350.00
\i (00:37:31) setwindow pcb
\i (00:37:31) mouse_pos 1077.17 -1347.81
\i (00:37:31) mouse_pos 1105.06 -1324.57
\i (00:37:32) pick grid 1119.00 -1316.05
\t (00:37:32) last pick:  1119.00 -1316.00
\i (00:37:32) setwindow cmgr
\i (00:37:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:32) No DRC errors detected.
\t (00:37:32) last pick:  1119.00 -1317.36
\i (00:37:32) setwindow pcb
\i (00:37:32) roam start
\i (00:37:32) roam y -128
\i (00:37:32) roam y -160
\i (00:37:32) roam y -128
\i (00:37:32) roam y -112
\i (00:37:32) roam end
\i (00:37:33) mouse_pos 1098.86 -628.86
\i (00:37:33) mouse_pos 1089.56 -575.40
\i (00:37:33) pick grid 1088.01 -572.30
\t (00:37:33) last pick:  1088.00 -572.00
\i (00:37:33) setwindow cmgr
\i (00:37:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:33) No DRC errors detected.
\t (00:37:33) Pick first element.
\i (00:37:33) setwindow pcb
\i (00:37:33) roam start
\i (00:37:33) roam y 16
\i (00:37:33) roam x 16
\i (00:37:33) roam y 80
\i (00:37:33) roam x 16
\i (00:37:33) roam y 80
\i (00:37:33) roam x 16
\i (00:37:33) roam y 160
\i (00:37:33) roam y 320
\i (00:37:33) roam y 192
\i (00:37:34) roam end
\i (00:37:34) prepopup 1078.69 -1344.72
\i (00:37:35) done 
\i (00:37:35) generaledit 
\i (00:37:36) QtSignal CVPLayerGrid CVPBoxAllTop clicked true
\i (00:37:36) zoom in 1 
\i (00:37:36) setwindow pcb
\i (00:37:36) zoom in 1098.06 -1344.72
\i (00:37:36) trapsize 194
\i (00:37:37) slide 
\t (00:37:37) Pick element to slide.
\i (00:37:37) pick grid 1067.46 -1346.27
\t (00:37:37) last pick:  1067.00 -1346.00
\t (00:37:37) last pick:  1069.00 -1350.00
\t (00:37:37) Waiting for the destination pick.
\i (00:37:39) pick grid 1092.25 -1351.30
\t (00:37:39) last pick:  1092.00 -1351.00
\t (00:37:39) No DRC errors detected.
\t (00:37:39) Pick another element to slide.
\i (00:37:40) zoom out 1 
\i (00:37:40) setwindow pcb
\i (00:37:40) zoom out 1059.32 -1354.01
\i (00:37:40) trapsize 387
\i (00:37:40) zoom out 1 
\i (00:37:40) setwindow pcb
\i (00:37:40) zoom out 1059.32 -1354.02
\i (00:37:40) trapsize 775
\i (00:37:40) zoom out 1 
\i (00:37:40) setwindow pcb
\i (00:37:40) zoom out 1059.33 -1354.01
\i (00:37:40) trapsize 1550
\i (00:37:40) zoom in 1 
\i (00:37:40) setwindow pcb
\i (00:37:40) zoom in 1059.32 -1354.01
\i (00:37:40) trapsize 775
\i (00:37:40) roam start
\i (00:37:40) roam y -80
\i (00:37:40) roam y -16
\i (00:37:40) roam end
\i (00:37:41) zoom in 1 
\i (00:37:41) setwindow pcb
\i (00:37:41) zoom in 1056.23 -1307.54
\i (00:37:41) trapsize 387
\i (00:37:41) zoom in 1 
\i (00:37:41) setwindow pcb
\i (00:37:41) zoom in 1056.23 -1308.31
\i (00:37:41) trapsize 194
\i (00:37:41) add connect 
\t (00:37:41) Pick first element.
\i (00:37:41) pick grid 1071.34 -1402.83
\t (00:37:41) last pick:  1071.00 -1403.00
\t (00:37:41) last pick:  1069.00 -1400.00
\i (00:37:41) setwindow cmgr
\i (00:37:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:41) Target Symbol Pin is defined on TOP.
\t (00:37:41) last pick:  1069.00 -1400.00
\i (00:37:43) setwindow pcb
\i (00:37:43) pick grid 1086.06 -1326.13
\t (00:37:43) last pick:  1086.00 -1326.00
\i (00:37:43) setwindow cmgr
\i (00:37:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:43) No DRC errors detected.
\i (00:37:43) setwindow pcb
\i (00:37:43) prepopup 1086.06 -1326.13
\i (00:37:44) done 
\i (00:37:44) generaledit 
\i (00:37:44) zoom out 1 
\i (00:37:44) setwindow pcb
\i (00:37:44) zoom out 1086.45 -1326.13
\i (00:37:44) trapsize 387
\i (00:37:44) roam start
\i (00:37:45) roam x 16
\i (00:37:45) roam y -64
\i (00:37:45) roam end
\i (00:37:45) zoom in 1 
\i (00:37:45) setwindow pcb
\i (00:37:45) zoom in 1082.56 -1305.99
\i (00:37:45) trapsize 194
\i (00:37:45) add connect 
\t (00:37:46) Pick first element.
\i (00:37:46) pick grid 1086.05 -1325.36
\t (00:37:46) last pick:  1086.00 -1325.00
\t (00:37:46) last pick:  1086.00 -1326.00
\i (00:37:46) setwindow cmgr
\i (00:37:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:46) Target Symbol Pin is defined on TOP.
\t (00:37:46) last pick:  1086.00 -1326.00
\i (00:37:46) setwindow pcb
\i (00:37:46) mouse_pos 1072.11 -1338.14
\i (00:37:46) pick grid 1067.07 -1343.56
\t (00:37:46) last pick:  1067.00 -1344.00
\i (00:37:46) setwindow cmgr
\i (00:37:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:46) No DRC errors detected.
\t (00:37:46) last pick:  1069.00 -1343.00
\i (00:37:46) setwindow pcb
\i (00:37:46) add connect 
\t (00:37:47) Pick first element.
\i (00:37:47) pick grid 1068.62 -1343.56
\t (00:37:47) last pick:  1069.00 -1344.00
\t (00:37:47) last pick:  1069.00 -1343.00
\i (00:37:47) setwindow cmgr
\i (00:37:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:47) Target Symbol Pin is defined on TOP.
\t (00:37:47) last pick:  1069.00 -1343.00
\i (00:37:47) setwindow pcb
\i (00:37:47) roam start
\i (00:37:47) roam x 32
\i (00:37:47) roam y -64
\i (00:37:47) roam x 16
\i (00:37:47) roam y -32
\i (00:37:47) roam end
\i (00:37:48) pick grid 1092.25 -1257.56
\t (00:37:48) last pick:  1092.00 -1258.00
\i (00:37:48) setwindow cmgr
\i (00:37:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:48) No DRC errors detected.
\i (00:37:48) setwindow pcb
\i (00:37:48) roam start
\i (00:37:48) roam y -176
\i (00:37:48) roam y -160
\i (00:37:48) roam y -128
\i (00:37:48) roam y -64
\i (00:37:49) roam end
\i (00:37:49) zoom out 1 
\i (00:37:49) setwindow pcb
\i (00:37:49) zoom out 1090.71 -1044.12
\i (00:37:49) trapsize 387
\i (00:37:49) zoom out 1 
\i (00:37:49) setwindow pcb
\i (00:37:49) zoom out 1089.15 -1039.48
\i (00:37:49) trapsize 775
\i (00:37:49) roam start
\i (00:37:49) roam y -112
\i (00:37:49) roam y -112
\i (00:37:49) roam end
\i (00:37:49) mouse_pos 1084.50 -613.36
\i (00:37:50) pick grid 1076.76 -600.97
\t (00:37:50) last pick:  1077.00 -601.00
\i (00:37:50) setwindow cmgr
\i (00:37:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:50) No DRC errors detected.
\t (00:37:50) Pick first element.
\i (00:37:50) setwindow pcb
\i (00:37:50) prepopup 1044.22 -721.83
\i (00:37:51) done 
\i (00:37:51) generaledit 
\i (00:37:51) roam start
\i (00:37:51) roam x -16
\i (00:37:51) roam y 96
\i (00:37:51) roam x -48
\i (00:37:51) roam y 144
\i (00:37:51) roam x -16
\i (00:37:51) roam y 64
\i (00:37:51) roam end
\i (00:37:51) zoom out 1 
\i (00:37:51) setwindow pcb
\i (00:37:51) zoom out 928.39 -1234.71
\i (00:37:51) trapsize 1550
\i (00:37:52) zoom out 1 
\i (00:37:52) setwindow pcb
\i (00:37:52) zoom out 928.40 -1234.72
\i (00:37:52) trapsize 3099
\i (00:37:53) zoom in 1 
\i (00:37:53) setwindow pcb
\i (00:37:53) zoom in 885.01 -1240.91
\i (00:37:53) trapsize 1550
\i (00:37:53) zoom in 1 
\i (00:37:53) setwindow pcb
\i (00:37:53) zoom in 885.01 -1240.91
\i (00:37:53) trapsize 775
\i (00:37:53) roam start
\i (00:37:54) roam x -16
\i (00:37:54) roam y -80
\i (00:37:54) roam end
\i (00:37:54) zoom in 1 
\i (00:37:54) setwindow pcb
\i (00:37:54) zoom in 841.62 -958.90
\i (00:37:54) trapsize 387
\i (00:37:54) zoom in 1 
\i (00:37:54) setwindow pcb
\i (00:37:54) zoom in 840.07 -957.35
\i (00:37:54) trapsize 194
\i (00:37:55) zoom out 1 
\i (00:37:55) setwindow pcb
\i (00:37:55) zoom out 845.89 -962.77
\i (00:37:55) trapsize 387
\i (00:37:55) zoom in 1 
\i (00:37:55) setwindow pcb
\i (00:37:55) zoom in 917.93 -909.32
\i (00:37:55) trapsize 194
\i (00:37:55) zoom in 1 
\i (00:37:55) setwindow pcb
\i (00:37:55) zoom in 916.38 -909.32
\i (00:37:55) trapsize 97
\i (00:37:55) add connect 
\t (00:37:55) Pick first element.
\i (00:37:56) pick grid 927.42 -898.08
\t (00:37:56) last pick:  927.00 -898.00
\t (00:37:56) last pick:  929.00 -900.00
\i (00:37:56) setwindow cmgr
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:56) Target Symbol Pin is defined on BOTTOM.
\t (00:37:56) last pick:  929.00 -900.00
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) setwindow pcb
\i (00:37:56) pick grid dbl 927.42 -898.08
\t (00:37:56) last pick:  927.00 -898.00
\t (00:37:56) C_VIA_045_020MM used for drill.
\i (00:37:56) setwindow cmgr
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:56) DRC error(s) created.
\i (00:37:56) setwindow pcb
\i (00:37:56) prepopup 927.42 -898.08
\i (00:37:57) done 
\i (00:37:57) generaledit 
\i (00:37:57) zoom out 1 
\i (00:37:57) setwindow pcb
\i (00:37:57) zoom out 927.62 -898.28
\i (00:37:57) trapsize 194
\i (00:37:57) zoom out 1 
\i (00:37:57) setwindow pcb
\i (00:37:57) zoom out 927.61 -898.28
\i (00:37:57) trapsize 387
\i (00:37:57) zoom out 1 
\i (00:37:57) setwindow pcb
\i (00:37:57) zoom out 927.61 -898.27
\i (00:37:57) trapsize 775
\i (00:37:57) zoom in 1 
\i (00:37:57) setwindow pcb
\i (00:37:57) zoom in 960.15 -1263.95
\i (00:37:57) trapsize 387
\i (00:37:57) zoom in 1 
\i (00:37:57) setwindow pcb
\i (00:37:57) zoom in 960.15 -1264.73
\i (00:37:57) trapsize 194
\i (00:37:58) add connect 
\t (00:37:58) Pick first element.
\i (00:37:58) pick grid 970.61 -1262.40
\t (00:37:58) last pick:  971.00 -1262.00
\t (00:37:58) last pick:  972.00 -1259.00
\i (00:37:58) setwindow cmgr
\i (00:37:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:37:58) Target Symbol Pin is defined on TOP.
\t (00:37:58) last pick:  972.00 -1259.00
\i (00:37:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:37:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:01) setwindow pcb
\i (00:38:01) pick grid 1066.68 -1166.33
\t (00:38:01) last pick:  1067.00 -1166.00
\i (00:38:01) setwindow cmgr
\i (00:38:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:01) No DRC errors detected.
\i (00:38:01) setwindow pcb
\i (00:38:01) zoom out 1 
\i (00:38:01) setwindow pcb
\i (00:38:01) zoom out 1067.07 -1166.33
\i (00:38:01) trapsize 387
\i (00:38:01) zoom out 1 
\i (00:38:01) setwindow pcb
\i (00:38:01) zoom out 1067.07 -1166.33
\i (00:38:01) trapsize 775
\i (00:38:01) roam start
\i (00:38:01) roam x 16
\i (00:38:01) roam y -144
\i (00:38:01) roam x 16
\i (00:38:01) roam y -128
\i (00:38:01) mouse_pos 1101.94 -754.37
\i (00:38:01) roam y -48
\i (00:38:01) roam y -16
\i (00:38:02) roam end
\i (00:38:02) mouse_pos 1077.15 -638.15
\i (00:38:02) mouse_pos 982.63 -566.87
\i (00:38:02) pick grid 979.53 -546.73
\t (00:38:02) last pick:  980.00 -547.00
\i (00:38:02) setwindow cmgr
\i (00:38:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:02) No DRC errors detected.
\t (00:38:02) Pick first element.
\i (00:38:03) setwindow pcb
\i (00:38:03) prepopup 995.02 -661.39
\i (00:38:03) done 
\i (00:38:03) generaledit 
\i (00:38:04) slide 
\t (00:38:04) Pick element to slide.
\i (00:38:05) pick grid 951.64 -1189.77
\t (00:38:05) last pick:  952.00 -1190.00
\t (00:38:05) last pick:  943.28 -1189.77
\t (00:38:05) Waiting for the destination pick.
\i (00:38:06) pick grid 1032.21 -1171.18
\t (00:38:06) last pick:  1032.00 -1171.00
\t (00:38:06) No DRC errors detected.
\t (00:38:06) Pick another element to slide.
\i (00:38:06) prepopup 962.48 -1163.43
\i (00:38:06) done 
\i (00:38:07) generaledit 
\i (00:38:07) zoom in 1 
\i (00:38:07) setwindow pcb
\i (00:38:07) zoom in 911.35 -893.82
\i (00:38:07) trapsize 387
\i (00:38:07) zoom in 1 
\i (00:38:07) setwindow pcb
\i (00:38:07) zoom in 911.36 -893.82
\i (00:38:07) trapsize 194
\i (00:38:08) roam start
\i (00:38:08) roam x 160
\i (00:38:08) roam y 80
\i (00:38:08) roam x 208
\i (00:38:08) roam y 80
\i (00:38:08) roam x 80
\i (00:38:08) roam y 32
\i (00:38:08) roam end
\i (00:38:08) add connect 
\t (00:38:09) Pick first element.
\i (00:38:10) pick grid 927.23 -948.83
\t (00:38:10) last pick:  927.00 -949.00
\t (00:38:10) last pick:  927.00 -950.00
\i (00:38:10) setwindow cmgr
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:10) Target Horizontal Line Segment is defined on TOP.
\t (00:38:10) last pick:  927.00 -950.00
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) setwindow pcb
\i (00:38:10) pick grid dbl 927.23 -948.83
\t (00:38:10) last pick:  927.00 -949.00
\t (00:38:10) C_VIA_045_020MM used for drill.
\i (00:38:10) setwindow cmgr
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:10) No DRC errors detected.
\i (00:38:10) setwindow pcb
\i (00:38:10) add connect 
\t (00:38:10) Pick first element.
\i (00:38:11) pick grid 924.90 -1000.74
\t (00:38:11) last pick:  925.00 -1001.00
\t (00:38:11) last pick:  925.00 -1000.00
\i (00:38:11) setwindow cmgr
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:11) Target Symbol Pin is defined on BOTTOM.
\t (00:38:11) last pick:  925.00 -1000.00
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) setwindow pcb
\i (00:38:11) pick grid dbl 924.90 -1000.74
\t (00:38:11) last pick:  925.00 -1001.00
\t (00:38:11) C_VIA_045_020MM used for drill.
\i (00:38:11) setwindow cmgr
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:11) No DRC errors detected.
\i (00:38:11) setwindow pcb
\i (00:38:11) add connect 
\t (00:38:12) Pick first element.
\i (00:38:12) pick grid 926.06 -1049.94
\t (00:38:12) last pick:  926.00 -1050.00
\i (00:38:12) setwindow cmgr
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:12) Target Symbol Pin is defined on TOP.
\t (00:38:12) last pick:  926.00 -1050.00
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) setwindow pcb
\i (00:38:12) pick grid dbl 926.06 -1049.94
\t (00:38:12) last pick:  926.00 -1050.00
\t (00:38:12) C_VIA_045_020MM used for drill.
\i (00:38:12) setwindow cmgr
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:12) No DRC errors detected.
\i (00:38:12) setwindow pcb
\i (00:38:12) add connect 
\t (00:38:13) Pick first element.
\i (00:38:13) prepopup 941.95 -1018.17
\i (00:38:13) done 
\i (00:38:13) generaledit 
\i (00:38:13) roam start
\i (00:38:13) roam x 96
\i (00:38:13) roam y 16
\i (00:38:13) roam x 64
\i (00:38:13) roam y 32
\i (00:38:14) roam end
\i (00:38:14) zoom out 1 
\i (00:38:14) setwindow pcb
\i (00:38:14) zoom out 998.12 -1025.91
\i (00:38:14) trapsize 387
\i (00:38:15) add connect 
\t (00:38:15) Pick first element.
\i (00:38:15) pick grid 1156.16 -895.76
\t (00:38:15) last pick:  1156.00 -896.00
\t (00:38:15) last pick:  1167.32 -900.00
\i (00:38:15) setwindow cmgr
\i (00:38:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:15) Target Symbol Pin is defined on BOTTOM.
\t (00:38:15) last pick:  1167.32 -900.00
\i (00:38:16) setwindow pcb
\i (00:38:16) pick grid 981.84 -901.96
\t (00:38:16) last pick:  982.00 -902.00
\i (00:38:16) setwindow cmgr
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:16) No DRC errors detected.
\t (00:38:16) last pick:  984.00 -900.00
\i (00:38:16) setwindow pcb
\i (00:38:16) pick grid dbl 981.84 -901.96
\t (00:38:16) last pick:  982.00 -902.00
\t (00:38:16) C_VIA_045_020MM used for drill.
\i (00:38:16) setwindow cmgr
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:16) No DRC errors detected.
\i (00:38:16) setwindow pcb
\i (00:38:16) add connect 
\t (00:38:17) Pick first element.
\i (00:38:17) pick grid 1152.29 -953.87
\t (00:38:17) last pick:  1152.00 -954.00
\t (00:38:17) last pick:  1167.32 -950.00
\i (00:38:17) setwindow cmgr
\i (00:38:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:17) Target Symbol Pin is defined on BOTTOM.
\t (00:38:17) last pick:  1167.32 -950.00
\i (00:38:18) setwindow pcb
\i (00:38:18) pick grid 986.49 -954.64
\t (00:38:18) last pick:  986.00 -955.00
\i (00:38:18) setwindow cmgr
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:18) No DRC errors detected.
\t (00:38:18) last pick:  991.00 -950.00
\i (00:38:18) setwindow pcb
\i (00:38:18) pick grid dbl 984.94 -954.64
\t (00:38:18) last pick:  985.00 -955.00
\t (00:38:18) C_VIA_045_020MM used for drill.
\i (00:38:18) setwindow cmgr
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:18) No DRC errors detected.
\i (00:38:18) setwindow pcb
\i (00:38:18) add connect 
\t (00:38:18) Pick first element.
\i (00:38:19) pick grid 1152.29 -996.48
\t (00:38:19) last pick:  1152.00 -996.00
\t (00:38:19) last pick:  1167.32 -1000.00
\i (00:38:19) setwindow cmgr
\i (00:38:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:19) Target Symbol Pin is defined on BOTTOM.
\t (00:38:19) last pick:  1167.32 -1000.00
\i (00:38:20) setwindow pcb
\i (00:38:20) pick grid 989.59 -996.48
\t (00:38:20) last pick:  990.00 -996.00
\i (00:38:20) setwindow cmgr
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:20) No DRC errors detected.
\t (00:38:20) last pick:  994.00 -1000.00
\i (00:38:20) setwindow pcb
\i (00:38:20) pick grid dbl 989.59 -996.48
\t (00:38:20) last pick:  990.00 -996.00
\t (00:38:20) C_VIA_045_020MM used for drill.
\i (00:38:20) setwindow cmgr
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:20) No DRC errors detected.
\i (00:38:20) setwindow pcb
\i (00:38:20) add connect 
\t (00:38:20) Pick first element.
\i (00:38:21) pick grid 1163.13 -1060.01
\t (00:38:21) last pick:  1163.00 -1060.00
\t (00:38:21) last pick:  1167.32 -1050.00
\i (00:38:21) setwindow cmgr
\i (00:38:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:21) Target Symbol Pin is defined on BOTTOM.
\t (00:38:21) last pick:  1167.32 -1050.00
\i (00:38:22) setwindow pcb
\i (00:38:22) pick grid 992.69 -1053.81
\t (00:38:22) last pick:  993.00 -1054.00
\i (00:38:22) setwindow cmgr
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:22) No DRC errors detected.
\t (00:38:22) last pick:  997.00 -1050.00
\i (00:38:22) setwindow pcb
\i (00:38:22) pick grid dbl 992.69 -1053.81
\t (00:38:22) last pick:  993.00 -1054.00
\t (00:38:22) C_VIA_045_020MM used for drill.
\i (00:38:22) setwindow cmgr
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:22) No DRC errors detected.
\i (00:38:22) setwindow pcb
\i (00:38:22) add connect 
\t (00:38:22) Pick first element.
\i (00:38:22) pick grid 1166.23 -1103.39
\t (00:38:22) last pick:  1166.00 -1103.00
\t (00:38:22) last pick:  1167.32 -1100.00
\i (00:38:22) setwindow cmgr
\i (00:38:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:22) Target Symbol Pin is defined on BOTTOM.
\t (00:38:22) last pick:  1167.32 -1100.00
\i (00:38:23) setwindow pcb
\i (00:38:23) pick grid 995.79 -1097.20
\t (00:38:23) last pick:  996.00 -1097.00
\i (00:38:23) setwindow cmgr
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:23) No DRC errors detected.
\t (00:38:23) last pick:  999.00 -1100.00
\i (00:38:23) setwindow pcb
\i (00:38:23) pick grid dbl 995.79 -1097.20
\t (00:38:23) last pick:  996.00 -1097.00
\t (00:38:23) C_VIA_045_020MM used for drill.
\i (00:38:23) setwindow cmgr
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:23) No DRC errors detected.
\i (00:38:24) setwindow pcb
\i (00:38:24) prepopup 1000.44 -1008.88
\i (00:38:25) done 
\i (00:38:25) generaledit 
\i (00:38:26) zoom in 1 
\i (00:38:26) setwindow pcb
\i (00:38:26) zoom in 1011.28 -1085.58
\i (00:38:26) trapsize 194
\i (00:38:26) slide 
\t (00:38:26) Pick element to slide.
\i (00:38:27) pick grid 1006.25 -1095.26
\t (00:38:27) last pick:  1006.00 -1095.00
\t (00:38:27) last pick:  999.00 -1100.00
\t (00:38:27) Waiting for the destination pick.
\i (00:38:27) pick grid 995.40 -1098.74
\t (00:38:27) last pick:  995.00 -1099.00
\t (00:38:27) No DRC errors detected.
\t (00:38:27) Pick another element to slide.
\i (00:38:28) prepopup 1014.77 -1075.50
\i (00:38:28) done 
\i (00:38:28) generaledit 
\i (00:38:28) zoom out 1 
\i (00:38:28) setwindow pcb
\i (00:38:28) zoom out 1014.77 -1075.50
\i (00:38:28) trapsize 387
\i (00:38:29) zoom out 1 
\i (00:38:29) setwindow pcb
\i (00:38:29) zoom out 1016.31 -1075.50
\i (00:38:29) trapsize 775
\i (00:38:29) roam start
\i (00:38:30) roam x -48
\i (00:38:30) roam y 48
\i (00:38:30) roam x -16
\i (00:38:30) roam y 16
\i (00:38:30) roam end
\i (00:38:31) roam start
\i (00:38:31) roam x -48
\i (00:38:31) roam y 80
\i (00:38:31) roam x -32
\i (00:38:31) roam y 32
\i (00:38:31) roam x -16
\i (00:38:31) roam y 32
\i (00:38:31) roam x -16
\i (00:38:31) roam y 32
\i (00:38:31) roam x -32
\i (00:38:31) roam y 32
\i (00:38:31) roam x -16
\i (00:38:31) roam y 32
\i (00:38:31) roam end
\i (00:38:33) roam start
\i (00:38:33) roam y 16
\i (00:38:33) roam y 16
\i (00:38:34) roam y 80
\i (00:38:34) roam end
\i (00:38:34) zoom out 1 
\i (00:38:34) setwindow pcb
\i (00:38:34) zoom out 894.31 -1195.97
\i (00:38:34) trapsize 1550
\i (00:38:34) zoom out 1 
\i (00:38:34) setwindow pcb
\i (00:38:34) zoom out 894.30 -1195.98
\i (00:38:34) trapsize 3099
\i (00:38:36) roam start
\i (00:38:36) roam x 16
\i (00:38:36) roam y -80
\i (00:38:36) roam end
\i (00:38:39) zoom in 1 
\i (00:38:39) setwindow pcb
\i (00:38:39) zoom in 863.31 -1783.23
\i (00:38:39) trapsize 1550
\i (00:38:39) zoom in 1 
\i (00:38:39) setwindow pcb
\i (00:38:39) zoom in 863.31 -1783.23
\i (00:38:39) trapsize 775
\i (00:38:40) zoom in 1 
\i (00:38:40) setwindow pcb
\i (00:38:40) zoom in 863.32 -1783.23
\i (00:38:40) trapsize 387
\i (00:38:40) zoom in 1 
\i (00:38:40) setwindow pcb
\i (00:38:40) zoom in 902.83 -1701.88
\i (00:38:40) trapsize 194
\i (00:38:41) zoom out 1 
\i (00:38:41) setwindow pcb
\i (00:38:41) zoom out 902.84 -1701.88
\i (00:38:41) trapsize 387
\i (00:38:41) zoom out 1 
\i (00:38:41) setwindow pcb
\i (00:38:41) zoom out 902.83 -1701.88
\i (00:38:41) trapsize 775
\i (00:38:41) zoom in 1 
\i (00:38:41) setwindow pcb
\i (00:38:41) zoom in 845.51 -1711.18
\i (00:38:41) trapsize 387
\i (00:38:42) add connect 
\t (00:38:42) Pick first element.
\i (00:38:42) pick grid 819.94 -1698.01
\t (00:38:42) last pick:  820.00 -1698.00
\t (00:38:42) last pick:  832.68 -1700.00
\i (00:38:42) setwindow cmgr
\i (00:38:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:42) Target Symbol Pin is defined on TOP.
\t (00:38:42) last pick:  832.68 -1700.00
\i (00:38:43) setwindow pcb
\i (00:38:43) pick grid 753.31 -1701.11
\t (00:38:43) last pick:  753.00 -1701.00
\i (00:38:43) setwindow cmgr
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:43) No DRC errors detected.
\t (00:38:43) last pick:  754.00 -1700.00
\i (00:38:43) setwindow pcb
\i (00:38:43) pick grid dbl 753.31 -1701.11
\t (00:38:43) last pick:  753.00 -1701.00
\t (00:38:43) C_VIA_045_020MM used for drill.
\i (00:38:43) setwindow cmgr
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:43) No DRC errors detected.
\i (00:38:43) setwindow pcb
\i (00:38:43) add connect 
\t (00:38:44) Pick first element.
\i (00:38:45) pick grid 1132.17 -1704.20
\t (00:38:45) last pick:  1132.00 -1704.00
\t (00:38:45) last pick:  1167.32 -1700.00
\i (00:38:45) setwindow cmgr
\i (00:38:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:45) Target Symbol Pin is defined on TOP.
\t (00:38:45) last pick:  1167.32 -1700.00
\i (00:38:45) setwindow pcb
\i (00:38:45) mouse_pos 1010.53 -1719.70
\i (00:38:45) mouse_pos 964.05 -1726.67
\i (00:38:45) mouse_pos 945.45 -1730.55
\i (00:38:46) pick grid 927.63 -1727.45
\t (00:38:46) last pick:  928.00 -1727.00
\i (00:38:46) setwindow cmgr
\i (00:38:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:46) No DRC errors detected.
\i (00:38:48) setwindow pcb
\i (00:38:48) pick grid 732.40 -1728.22
\t (00:38:48) last pick:  732.00 -1728.00
\i (00:38:48) setwindow cmgr
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:48) No DRC errors detected.
\t (00:38:48) last pick:  734.25 -1725.75
\i (00:38:48) setwindow pcb
\i (00:38:48) pick grid dbl 732.40 -1728.22
\t (00:38:48) last pick:  732.00 -1728.00
\t (00:38:48) C_VIA_045_020MM used for drill.
\i (00:38:48) setwindow cmgr
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:48) No DRC errors detected.
\i (00:38:49) setwindow pcb
\i (00:38:49) done 
\i (00:38:49) generaledit 
\i (00:38:49) zoom in 1 
\i (00:38:49) setwindow pcb
\i (00:38:49) zoom in 911.36 -1726.67
\i (00:38:49) trapsize 194
\i (00:38:49) zoom in 1 
\i (00:38:49) setwindow pcb
\i (00:38:49) zoom in 911.36 -1726.67
\i (00:38:49) trapsize 97
\i (00:38:49) slide 
\t (00:38:49) Pick element to slide.
\i (00:38:50) pick grid 908.84 -1727.44
\t (00:38:50) last pick:  909.00 -1727.00
\t (00:38:50) last pick:  908.84 -1727.00
\t (00:38:50) Waiting for the destination pick.
\i (00:38:50) pick grid 908.46 -1726.67
\t (00:38:50) last pick:  908.00 -1727.00
\t (00:38:50) No DRC errors detected.
\t (00:38:50) Pick another element to slide.
\i (00:38:51) prepopup 901.48 -1725.31
\i (00:38:51) zoom out 1 
\i (00:38:51) setwindow pcb
\i (00:38:51) zoom out 908.84 -1725.89
\i (00:38:51) trapsize 194
\i (00:38:52) roam start
\i (00:38:52) roam x -128
\i (00:38:52) roam y 16
\i (00:38:52) roam x -80
\i (00:38:52) roam y 32
\i (00:38:52) roam x -48
\i (00:38:52) roam y 16
\i (00:38:52) roam end
\i (00:38:52) add connect 
\t (00:38:52) Pick first element.
\i (00:38:52) pick grid 818.38 -1752.63
\t (00:38:52) last pick:  818.00 -1753.00
\t (00:38:52) last pick:  832.68 -1750.00
\i (00:38:52) setwindow cmgr
\i (00:38:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:52) Target Via is defined from TOP to BOTTOM.
\t (00:38:52) last pick:  832.68 -1750.00
\i (00:38:54) setwindow pcb
\i (00:38:54) pick grid 752.91 -1751.47
\t (00:38:54) last pick:  753.00 -1751.00
\i (00:38:54) setwindow cmgr
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:54) No DRC errors detected.
\t (00:38:54) last pick:  754.00 -1750.00
\i (00:38:54) setwindow pcb
\i (00:38:54) pick grid dbl 752.52 -1751.47
\t (00:38:54) last pick:  753.00 -1751.00
\t (00:38:54) C_VIA_045_020MM used for drill.
\i (00:38:54) setwindow cmgr
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:54) No DRC errors detected.
\i (00:38:54) setwindow pcb
\i (00:38:54) done 
\i (00:38:55) generaledit 
\i (00:38:55) zoom out 1 
\i (00:38:55) setwindow pcb
\i (00:38:55) zoom out 752.13 -1751.08
\i (00:38:55) trapsize 387
\i (00:38:55) add connect 
\t (00:38:55) Pick first element.
\i (00:38:56) pick grid 1117.82 -1745.66
\t (00:38:56) last pick:  1118.00 -1746.00
\t (00:38:56) last pick:  1167.32 -1750.00
\i (00:38:56) setwindow cmgr
\i (00:38:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:56) Target Symbol Pin is defined on TOP.
\t (00:38:56) last pick:  1167.32 -1750.00
\i (00:38:56) setwindow pcb
\i (00:38:56) mouse_pos 1007.03 -1769.67
\i (00:38:56) mouse_pos 972.94 -1773.55
\i (00:38:57) mouse_pos 957.45 -1775.10
\i (00:38:57) mouse_pos 955.12 -1781.29
\i (00:38:57) mouse_pos 954.35 -1780.52
\i (00:38:58) pick grid 945.05 -1770.45
\t (00:38:58) last pick:  945.00 -1770.00
\i (00:38:58) setwindow cmgr
\i (00:38:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:38:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:38:58) No DRC errors detected.
\i (00:38:59) setwindow pcb
\i (00:38:59) mouse_pos 861.38 -1793.69
\i (00:38:59) mouse_pos 822.64 -1800.66
\i (00:39:01) pick grid 750.59 -1778.97
\t (00:39:01) last pick:  751.00 -1779.00
\i (00:39:01) setwindow cmgr
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:01) No DRC errors detected.
\t (00:39:01) last pick:  755.75 -1774.25
\i (00:39:02) setwindow pcb
\i (00:39:02) pick grid 731.99 -1778.19
\t (00:39:02) last pick:  732.00 -1778.00
\i (00:39:02) setwindow cmgr
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:02) No DRC errors detected.
\t (00:39:02) last pick:  732.00 -1774.25
\i (00:39:02) setwindow pcb
\i (00:39:02) pick grid dbl 731.99 -1778.19
\t (00:39:02) last pick:  732.00 -1778.00
\t (00:39:02) C_VIA_045_020MM used for drill.
\i (00:39:02) setwindow cmgr
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:02) No DRC errors detected.
\i (00:39:03) setwindow pcb
\i (00:39:03) done 
\i (00:39:03) generaledit 
\i (00:39:03) add connect 
\t (00:39:03) Pick first element.
\i (00:39:04) pick grid 1138.74 -1801.44
\t (00:39:04) last pick:  1139.00 -1801.00
\t (00:39:04) last pick:  1167.32 -1800.00
\i (00:39:04) setwindow cmgr
\i (00:39:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:04) Target Symbol Pin is defined on TOP.
\t (00:39:04) last pick:  1167.32 -1800.00
\i (00:39:05) setwindow pcb
\i (00:39:05) pick grid 947.38 -1823.91
\t (00:39:05) last pick:  947.00 -1824.00
\i (00:39:05) setwindow cmgr
\i (00:39:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:05) No DRC errors detected.
\i (00:39:07) setwindow pcb
\i (00:39:07) pick grid 749.81 -1822.36
\t (00:39:07) last pick:  750.00 -1822.00
\i (00:39:07) setwindow cmgr
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:07) No DRC errors detected.
\t (00:39:07) last pick:  752.25 -1824.25
\i (00:39:07) setwindow pcb
\i (00:39:07) pick grid dbl 749.81 -1822.36
\t (00:39:07) last pick:  750.00 -1822.00
\t (00:39:07) C_VIA_045_020MM used for drill.
\i (00:39:07) setwindow cmgr
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:07) No DRC errors detected.
\i (00:39:07) setwindow pcb
\i (00:39:07) done 
\i (00:39:07) generaledit 
\i (00:39:07) add connect 
\t (00:39:07) Pick first element.
\i (00:39:07) pick grid 797.85 -1804.54
\t (00:39:07) last pick:  798.00 -1805.00
\t (00:39:07) last pick:  832.68 -1800.00
\i (00:39:07) setwindow cmgr
\i (00:39:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:07) Target Symbol Pin is defined on TOP.
\t (00:39:07) last pick:  832.68 -1800.00
\i (00:39:09) setwindow pcb
\i (00:39:09) pick grid 752.91 -1803.76
\t (00:39:09) last pick:  753.00 -1804.00
\i (00:39:09) setwindow cmgr
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:09) No DRC errors detected.
\t (00:39:09) last pick:  757.00 -1800.00
\i (00:39:09) setwindow pcb
\i (00:39:09) pick grid dbl 752.91 -1803.76
\t (00:39:09) last pick:  753.00 -1804.00
\t (00:39:09) C_VIA_045_020MM used for drill.
\i (00:39:09) setwindow cmgr
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:09) No DRC errors detected.
\i (00:39:09) setwindow pcb
\i (00:39:09) done 
\i (00:39:09) generaledit 
\i (00:39:09) slide 
\t (00:39:09) Pick element to slide.
\i (00:39:10) pick grid 752.91 -1816.16
\t (00:39:10) last pick:  753.00 -1816.00
\t (00:39:10) last pick:  752.25 -1824.25
\t (00:39:10) Waiting for the destination pick.
\i (00:39:11) pick grid 731.99 -1820.81
\t (00:39:11) last pick:  732.00 -1821.00
\t (00:39:11) No DRC errors detected.
\t (00:39:11) Pick another element to slide.
\i (00:39:11) slide 
\t (00:39:11) Pick element to slide.
\i (00:39:11) pick grid 756.79 -1802.99
\t (00:39:11) last pick:  757.00 -1803.00
\t (00:39:11) last pick:  757.00 -1800.00
\t (00:39:11) Waiting for the destination pick.
\i (00:39:13) pick grid 753.69 -1802.21
\t (00:39:13) last pick:  754.00 -1802.00
\t (00:39:13) No DRC errors detected.
\t (00:39:13) Pick another element to slide.
\i (00:39:13) done 
\i (00:39:13) generaledit 
\i (00:39:13) add connect 
\t (00:39:13) Pick first element.
\i (00:39:14) pick grid 1123.24 -1849.47
\t (00:39:14) last pick:  1123.00 -1849.00
\t (00:39:14) last pick:  1167.32 -1850.00
\i (00:39:14) setwindow cmgr
\i (00:39:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:14) Target Symbol Pin is defined on TOP.
\t (00:39:14) last pick:  1167.32 -1850.00
\i (00:39:15) setwindow pcb
\i (00:39:15) pick grid 976.04 -1868.07
\t (00:39:15) last pick:  976.00 -1868.00
\i (00:39:15) setwindow cmgr
\i (00:39:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:15) No DRC errors detected.
\i (00:39:18) setwindow pcb
\i (00:39:18) pick grid 763.76 -1877.36
\t (00:39:18) last pick:  764.00 -1877.00
\i (00:39:18) setwindow cmgr
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:18) No DRC errors detected.
\t (00:39:18) last pick:  766.75 -1874.25
\i (00:39:19) setwindow pcb
\i (00:39:19) pick grid 731.99 -1874.26
\t (00:39:19) last pick:  732.00 -1874.00
\i (00:39:19) setwindow cmgr
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:19) No DRC errors detected.
\t (00:39:19) last pick:  732.00 -1874.25
\i (00:39:19) setwindow pcb
\i (00:39:19) pick grid dbl 731.99 -1874.26
\t (00:39:19) last pick:  732.00 -1874.00
\t (00:39:19) C_VIA_045_020MM used for drill.
\i (00:39:19) setwindow cmgr
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:19) No DRC errors detected.
\i (00:39:19) setwindow pcb
\i (00:39:19) done 
\i (00:39:19) generaledit 
\i (00:39:19) add connect 
\t (00:39:19) Pick first element.
\i (00:39:19) pick grid 796.30 -1855.67
\t (00:39:19) last pick:  796.00 -1856.00
\i (00:39:19) setwindow cmgr
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:19) last pick:  -37.00 -1703.00
\i (00:39:20) setwindow pcb
\i (00:39:20) prepopup 756.01 -1853.35
\i (00:39:21) done 
\i (00:39:21) generaledit 
\i (00:39:21) add connect 
\t (00:39:21) Pick first element.
\i (00:39:22) pick grid 811.79 -1847.15
\t (00:39:22) last pick:  812.00 -1847.00
\t (00:39:22) last pick:  832.68 -1850.00
\i (00:39:22) setwindow cmgr
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:22) Target Via is defined from TOP to BOTTOM.
\t (00:39:22) last pick:  832.68 -1850.00
\i (00:39:22) setwindow pcb
\i (00:39:22) pick grid 752.91 -1849.47
\t (00:39:22) last pick:  753.00 -1849.00
\i (00:39:22) setwindow cmgr
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:22) No DRC errors detected.
\t (00:39:22) last pick:  754.00 -1850.00
\i (00:39:22) setwindow pcb
\i (00:39:22) pick grid dbl 752.91 -1849.47
\t (00:39:22) last pick:  753.00 -1849.00
\t (00:39:22) C_VIA_045_020MM used for drill.
\i (00:39:22) setwindow cmgr
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:22) No DRC errors detected.
\i (00:39:23) setwindow pcb
\i (00:39:23) done 
\i (00:39:23) generaledit 
\i (00:39:23) add connect 
\t (00:39:23) Pick first element.
\i (00:39:23) pick grid 1165.08 -1908.35
\t (00:39:23) last pick:  1165.00 -1908.00
\t (00:39:23) last pick:  1167.32 -1900.00
\i (00:39:23) setwindow cmgr
\i (00:39:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:23) Target Symbol Pin is defined on TOP.
\t (00:39:23) last pick:  1167.32 -1900.00
\i (00:39:25) setwindow pcb
\i (00:39:25) pick grid 975.27 -1929.27
\t (00:39:25) last pick:  975.00 -1929.00
\i (00:39:25) setwindow cmgr
\i (00:39:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:25) No DRC errors detected.
\i (00:39:27) setwindow pcb
\i (00:39:27) pick grid 730.45 -1931.60
\t (00:39:27) last pick:  730.00 -1932.00
\i (00:39:27) setwindow cmgr
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:27) No DRC errors detected.
\t (00:39:27) last pick:  733.00 -1929.00
\i (00:39:27) setwindow pcb
\i (00:39:27) pick grid dbl 730.45 -1931.60
\t (00:39:27) last pick:  730.00 -1932.00
\t (00:39:27) C_VIA_045_020MM used for drill.
\i (00:39:27) setwindow cmgr
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:27) No DRC errors detected.
\i (00:39:27) setwindow pcb
\i (00:39:27) done 
\i (00:39:27) generaledit 
\i (00:39:28) zoom out 1 
\i (00:39:28) setwindow pcb
\i (00:39:28) zoom out 743.62 -1919.20
\i (00:39:28) trapsize 775
\i (00:39:28) roam start
\i (00:39:28) roam x -16
\i (00:39:28) roam y -80
\i (00:39:28) roam x -16
\i (00:39:28) roam y -80
\i (00:39:28) roam end
\i (00:39:29) add connect 
\t (00:39:29) Pick first element.
\i (00:39:30) pick grid 762.60 -1698.01
\t (00:39:30) last pick:  763.00 -1698.00
\t (00:39:30) last pick:  754.00 -1700.00
\i (00:39:30) setwindow cmgr
\i (00:39:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:30) Target Symbol Pin is defined on TOP.
\t (00:39:30) last pick:  754.00 -1700.00
\t (00:39:31) Pick to complete the window.
\i (00:39:32) setwindow pcb
\i (00:39:32) prepopup 779.64 -1519.82
\i (00:39:33) done 
\i (00:39:33) zoom previous
\i (00:39:33) trapsize 387
\i (00:39:34) roam start
\i (00:39:34) roam x 32
\i (00:39:34) roam y -176
\i (00:39:34) roam x 16
\i (00:39:34) roam y -240
\i (00:39:34) roam y -224
\i (00:39:34) roam y -112
\i (00:39:34) roam end
\i (00:39:34) zoom out 1 
\i (00:39:34) setwindow pcb
\i (00:39:34) zoom out 819.15 -1258.73
\i (00:39:34) trapsize 775
\i (00:39:36) pick grid 842.40 -1209.14
\t (00:39:36) last pick:  842.00 -1209.00
\i (00:39:36) setwindow cmgr
\i (00:39:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:36) No DRC errors detected.
\i (00:39:36) setwindow pcb
\i (00:39:36) mouse_pos 916.78 -916.29
\i (00:39:37) pick grid 922.97 -905.44
\t (00:39:37) last pick:  923.00 -905.00
\i (00:39:37) setwindow cmgr
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:37) No DRC errors detected.
\t (00:39:37) Pick first element.
\i (00:39:37) setwindow pcb
\i (00:39:37) add connect 
\t (00:39:37) Pick first element.
\i (00:39:38) pick grid 991.15 -899.24
\t (00:39:38) last pick:  991.00 -899.00
\t (00:39:38) last pick:  984.00 -900.00
\i (00:39:38) setwindow cmgr
\i (00:39:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:38) Target Symbol Pin is defined on BOTTOM.
\t (00:39:38) last pick:  984.00 -900.00
\i (00:39:38) setwindow pcb
\i (00:39:38) mouse_pos 918.32 -925.59
\i (00:39:39) mouse_pos 888.88 -956.58
\i (00:39:39) mouse_pos 887.33 -956.58
\i (00:39:39) mouse_pos 885.79 -959.68
\i (00:39:39) mouse_pos 884.24 -959.68
\i (00:39:39) mouse_pos 884.24 -962.77
\i (00:39:39) pick grid 870.29 -978.27
\t (00:39:39) last pick:  870.00 -978.00
\i (00:39:39) setwindow cmgr
\i (00:39:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:39) No DRC errors detected.
\i (00:39:40) setwindow pcb
\i (00:39:40) roam start
\i (00:39:40) roam y 112
\i (00:39:40) roam y 16
\i (00:39:40) roam y 32
\i (00:39:40) roam end
\i (00:39:41) pick grid 772.67 -1310.64
\t (00:39:41) last pick:  773.00 -1311.00
\i (00:39:41) setwindow cmgr
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:41) No DRC errors detected.
\i (00:39:42) setwindow pcb
\i (00:39:42) roam start
\i (00:39:42) roam x 16
\i (00:39:42) roam y -64
\i (00:39:42) roam x 16
\i (00:39:42) roam y -96
\i (00:39:42) roam x 16
\i (00:39:42) roam end
\i (00:39:42) mouse_pos 973.33 -923.27
\i (00:39:43) mouse_pos 965.58 -901.57
\i (00:39:44) mouse_pos 940.79 -906.22
\i (00:39:44) mouse_pos 940.79 -931.01
\i (00:39:44) mouse_pos 900.50 -960.46
\i (00:39:45) mouse_pos 872.61 -975.95
\i (00:39:45) pick grid 867.96 -985.25
\t (00:39:45) last pick:  868.00 -985.00
\i (00:39:45) setwindow cmgr
\i (00:39:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:45) No DRC errors detected.
\t (00:39:45) last pick:  870.00 -978.00
\i (00:39:45) setwindow pcb
\i (00:39:45) roam start
\i (00:39:45) roam y 160
\i (00:39:45) roam y 96
\i (00:39:46) roam end
\i (00:39:47) pick grid 771.90 -1318.39
\t (00:39:47) last pick:  772.00 -1318.00
\i (00:39:47) setwindow cmgr
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:47) No DRC errors detected.
\i (00:39:48) setwindow pcb
\i (00:39:48) mouse_pos 764.15 -1684.07
\i (00:39:48) mouse_pos 756.40 -1711.96
\i (00:39:48) mouse_pos 750.20 -1724.36
\i (00:39:49) pick grid 734.71 -1730.56
\t (00:39:49) last pick:  735.00 -1731.00
\i (00:39:49) setwindow cmgr
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:49) No DRC errors detected.
\t (00:39:49) Pick first element.
\i (00:39:49) setwindow pcb
\i (00:39:49) roam start
\i (00:39:49) roam y -64
\i (00:39:49) roam x 16
\i (00:39:49) roam y -48
\i (00:39:49) roam y -16
\i (00:39:49) roam end
\i (00:39:50) zoom out 1 
\i (00:39:50) setwindow pcb
\i (00:39:50) zoom out 889.66 -1219.22
\i (00:39:50) trapsize 1550
\i (00:39:50) zoom in 1 
\i (00:39:50) setwindow pcb
\i (00:39:50) zoom in 911.34 -1076.66
\i (00:39:50) trapsize 775
\i (00:39:51) add connect 
\t (00:39:51) Pick first element.
\i (00:39:51) pick grid 925.29 -949.60
\t (00:39:51) last pick:  925.00 -950.00
\t (00:39:51) last pick:  927.00 -950.00
\i (00:39:51) setwindow cmgr
\i (00:39:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:51) Target Via is defined from TOP to BOTTOM.
\t (00:39:51) last pick:  927.00 -950.00
\i (00:39:52) setwindow pcb
\i (00:39:52) pick grid 895.85 -988.34
\t (00:39:52) last pick:  896.00 -988.00
\i (00:39:52) setwindow cmgr
\i (00:39:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:52) No DRC errors detected.
\i (00:39:52) setwindow pcb
\i (00:39:52) mouse_pos 895.85 -988.34
\i (00:39:52) mouse_pos 894.30 -994.54
\i (00:39:52) roam start
\i (00:39:52) roam y 96
\i (00:39:52) roam y 96
\i (00:39:53) roam end
\i (00:39:54) pick grid 801.33 -1318.39
\t (00:39:54) last pick:  801.00 -1318.00
\i (00:39:54) setwindow cmgr
\i (00:39:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:54) No DRC errors detected.
\i (00:39:55) setwindow pcb
\i (00:39:55) mouse_pos 759.49 -1766.19
\i (00:39:55) pick grid 759.49 -1759.99
\t (00:39:55) last pick:  759.00 -1760.00
\i (00:39:55) setwindow cmgr
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:55) No DRC errors detected.
\t (00:39:55) Pick first element.
\i (00:39:56) setwindow pcb
\i (00:39:56) add connect 
\t (00:39:56) Pick first element.
\i (00:39:56) pick grid 740.90 -1778.59
\t (00:39:56) last pick:  741.00 -1779.00
\t (00:39:56) last pick:  732.00 -1774.25
\i (00:39:56) setwindow cmgr
\i (00:39:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:56) Target Symbol Pin is defined on TOP.
\t (00:39:56) last pick:  732.00 -1774.25
\i (00:39:57) setwindow pcb
\i (00:39:57) pick grid 818.37 -1725.91
\t (00:39:57) last pick:  818.00 -1726.00
\i (00:39:57) setwindow cmgr
\i (00:39:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:57) No DRC errors detected.
\i (00:39:58) setwindow pcb
\i (00:39:58) roam start
\i (00:39:58) roam y -16
\i (00:39:58) roam y -64
\i (00:39:58) roam y -16
\i (00:39:58) roam y -32
\i (00:39:58) roam end
\i (00:39:58) mouse_pos 892.75 -1261.05
\i (00:39:58) mouse_pos 895.85 -1256.40
\i (00:39:59) pick grid 909.79 -1237.81
\t (00:39:59) last pick:  910.00 -1238.00
\i (00:39:59) setwindow cmgr
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:39:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:39:59) No DRC errors detected.
\i (00:39:59) setwindow pcb
\i (00:39:59) roam start
\i (00:39:59) roam x 16
\i (00:39:59) roam y -96
\i (00:39:59) roam end
\i (00:40:01) pick grid 928.39 -1081.31
\t (00:40:01) last pick:  928.00 -1081.00
\i (00:40:01) setwindow cmgr
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:01) No DRC errors detected.
\t (00:40:01) last pick:  930.67 -1083.67
\i (00:40:02) setwindow pcb
\i (00:40:02) pick grid 908.25 -1058.07
\t (00:40:02) last pick:  908.00 -1058.00
\i (00:40:02) setwindow cmgr
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:02) No DRC errors detected.
\i (00:40:02) setwindow pcb
\i (00:40:02) mouse_pos 976.43 -952.70
\i (00:40:02) pick grid 990.37 -949.60
\t (00:40:02) last pick:  990.00 -950.00
\i (00:40:02) setwindow cmgr
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:02) No DRC errors detected.
\t (00:40:02) Pick first element.
\i (00:40:03) setwindow pcb
\i (00:40:03) prepopup 959.38 -963.55
\i (00:40:03) done 
\i (00:40:03) generaledit 
\i (00:40:03) zoom in 1 
\i (00:40:03) setwindow pcb
\i (00:40:03) zoom in 959.38 -963.55
\i (00:40:03) trapsize 387
\i (00:40:03) zoom in 1 
\i (00:40:03) setwindow pcb
\i (00:40:03) zoom in 959.39 -963.54
\i (00:40:03) trapsize 194
\i (00:40:04) add connect 
\t (00:40:04) Pick first element.
\i (00:40:04) pick grid 992.32 -948.04
\t (00:40:04) last pick:  992.00 -948.00
\t (00:40:04) last pick:  991.00 -950.00
\i (00:40:04) setwindow cmgr
\i (00:40:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:04) Target Symbol Pin is defined on TOP.
\t (00:40:04) last pick:  991.00 -950.00
\i (00:40:05) setwindow pcb
\i (00:40:05) pick grid 919.49 -978.26
\t (00:40:05) last pick:  919.00 -978.00
\i (00:40:05) setwindow cmgr
\i (00:40:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:05) No DRC errors detected.
\i (00:40:05) setwindow pcb
\i (00:40:05) mouse_pos 919.49 -978.26
\i (00:40:05) mouse_pos 917.94 -980.97
\i (00:40:05) mouse_pos 910.58 -1022.81
\i (00:40:05) mouse_pos 910.58 -1023.97
\i (00:40:05) mouse_pos 910.58 -1025.52
\i (00:40:05) mouse_pos 910.58 -1026.68
\i (00:40:05) mouse_pos 910.58 -1027.84
\i (00:40:05) mouse_pos 910.58 -1035.98
\i (00:40:06) pick grid 910.58 -1037.53
\t (00:40:06) last pick:  911.00 -1038.00
\i (00:40:06) setwindow cmgr
\i (00:40:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:06) No DRC errors detected.
\t (00:40:06) Pick first element.
\i (00:40:06) setwindow pcb
\i (00:40:06) prepopup 914.84 -1027.07
\i (00:40:06) done 
\i (00:40:06) generaledit 
\i (00:40:06) zoom out 1 
\i (00:40:06) setwindow pcb
\i (00:40:06) zoom out 915.23 -1027.45
\i (00:40:06) trapsize 387
\i (00:40:07) roam start
\i (00:40:07) roam x -16
\i (00:40:07) roam x -64
\i (00:40:07) roam y -32
\i (00:40:07) roam end
\i (00:40:07) slide 
\t (00:40:07) Pick element to slide.
\i (00:40:07) pick grid 881.91 -942.63
\t (00:40:07) last pick:  882.00 -943.00
\t (00:40:07) last pick:  884.14 -944.86
\t (00:40:07) Waiting for the destination pick.
\i (00:40:08) pick grid 821.48 -934.88
\t (00:40:08) last pick:  821.00 -935.00
\t (00:40:08) No DRC errors detected.
\t (00:40:08) Pick another element to slide.
\i (00:40:09) pick grid 844.72 -958.90
\t (00:40:09) last pick:  845.00 -959.00
\t (00:40:09) last pick:  842.00 -958.90
\t (00:40:09) Waiting for the destination pick.
\i (00:40:09) pick grid 811.41 -994.54
\t (00:40:09) last pick:  811.00 -995.00
\t (00:40:09) No DRC errors detected.
\t (00:40:09) Pick another element to slide.
\i (00:40:10) pick grid 902.83 -941.85
\t (00:40:10) last pick:  903.00 -942.00
\t (00:40:10) last pick:  904.49 -943.51
\t (00:40:10) Waiting for the destination pick.
\i (00:40:11) pick grid 850.15 -942.63
\t (00:40:11) last pick:  850.00 -943.00
\t (00:40:11) No DRC errors detected.
\t (00:40:11) Pick another element to slide.
\i (00:40:11) pick grid 868.74 -957.35
\t (00:40:11) last pick:  869.00 -957.00
\t (00:40:11) last pick:  870.00 -957.35
\t (00:40:11) Waiting for the destination pick.
\i (00:40:12) pick grid 838.53 -989.11
\t (00:40:12) last pick:  839.00 -989.00
\t (00:40:12) No DRC errors detected.
\t (00:40:12) Pick another element to slide.
\i (00:40:13) pick grid 904.38 -972.84
\t (00:40:13) last pick:  904.00 -973.00
\t (00:40:13) last pick:  904.27 -972.73
\t (00:40:13) Waiting for the destination pick.
\i (00:40:13) pick grid 878.04 -962.00
\t (00:40:13) last pick:  878.00 -962.00
\t (00:40:13) No DRC errors detected.
\t (00:40:13) Pick another element to slide.
\i (00:40:13) pick grid 891.21 -976.72
\t (00:40:13) last pick:  891.00 -977.00
\t (00:40:13) last pick:  890.05 -976.72
\t (00:40:13) Waiting for the destination pick.
\t (00:40:13) New cline would result in DRC error(s); retaining old cline.
\i (00:40:14) pick grid 864.87 -996.09
\t (00:40:14) last pick:  865.00 -996.00
\t (00:40:14) No DRC errors detected.
\t (00:40:14) Pick another element to slide.
\i (00:40:15) pick grid 896.63 -1141.74
\t (00:40:15) last pick:  897.00 -1142.00
\t (00:40:15) last pick:  896.00 -1141.74
\t (00:40:15) Waiting for the destination pick.
\i (00:40:16) pick grid 868.74 -1151.81
\t (00:40:16) last pick:  869.00 -1152.00
\t (00:40:16) No DRC errors detected.
\t (00:40:16) Pick another element to slide.
\i (00:40:16) pick grid 921.42 -1135.54
\t (00:40:16) last pick:  921.00 -1136.00
\t (00:40:16) Pick element to slide.
\i (00:40:17) pick grid 927.62 -1133.22
\t (00:40:17) last pick:  928.00 -1133.00
\t (00:40:17) last pick:  930.67 -1133.22
\t (00:40:17) Waiting for the destination pick.
\i (00:40:18) pick grid 890.43 -1133.99
\t (00:40:18) last pick:  890.00 -1134.00
\t (00:40:18) No DRC errors detected.
\t (00:40:18) Pick another element to slide.
\i (00:40:18) pick grid 903.60 -997.64
\t (00:40:18) last pick:  904.00 -998.00
\t (00:40:18) last pick:  903.20 -997.24
\t (00:40:18) Waiting for the destination pick.
\t (00:40:19) New cline would result in DRC error(s); retaining old cline.
\i (00:40:19) pick grid 894.31 -991.44
\t (00:40:19) last pick:  894.00 -991.00
\t (00:40:19) No DRC errors detected.
\t (00:40:19) Pick another element to slide.
\i (00:40:20) pick grid 963.26 -950.38
\t (00:40:20) last pick:  963.00 -950.00
\t (00:40:20) last pick:  963.26 -950.00
\t (00:40:20) Waiting for the destination pick.
\i (00:40:21) pick grid 946.22 -974.39
\t (00:40:21) last pick:  946.00 -974.00
\t (00:40:21) No DRC errors detected.
\t (00:40:21) Pick another element to slide.
\i (00:40:21) prepopup 940.79 -976.72
\i (00:40:21) done 
\i (00:40:21) generaledit 
\i (00:40:22) zoom out 1 
\i (00:40:22) setwindow pcb
\i (00:40:22) zoom out 940.79 -976.72
\i (00:40:22) trapsize 775
\i (00:40:22) roam start
\i (00:40:22) roam x -32
\i (00:40:22) roam y 64
\i (00:40:22) roam y 16
\i (00:40:22) roam end
\i (00:40:22) add connect 
\t (00:40:23) Pick first element.
\i (00:40:23) pick grid 920.65 -1006.93
\t (00:40:23) last pick:  921.00 -1007.00
\t (00:40:23) last pick:  925.00 -1000.00
\i (00:40:23) setwindow cmgr
\i (00:40:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:23) Target Symbol Pin is defined on BOTTOM.
\t (00:40:23) last pick:  925.00 -1000.00
\i (00:40:23) setwindow pcb
\i (00:40:23) mouse_pos 900.50 -1020.88
\i (00:40:24) pick grid 898.95 -1023.98
\t (00:40:24) last pick:  899.00 -1024.00
\i (00:40:24) setwindow cmgr
\i (00:40:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:24) No DRC errors detected.
\t (00:40:24) last pick:  902.00 -1023.00
\i (00:40:24) setwindow pcb
\i (00:40:24) mouse_pos 898.95 -1023.98
\i (00:40:25) pick grid 898.95 -1093.71
\t (00:40:25) last pick:  899.00 -1094.00
\i (00:40:25) setwindow cmgr
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:25) No DRC errors detected.
\t (00:40:25) last pick:  902.00 -1079.69
\i (00:40:25) setwindow pcb
\i (00:40:25) mouse_pos 898.95 -1093.71
\i (00:40:25) done 
\i (00:40:25) generaledit 
\i (00:40:26) zoom in 1 
\i (00:40:26) setwindow pcb
\i (00:40:26) zoom in 840.07 -1182.03
\i (00:40:26) trapsize 387
\i (00:40:26) slide 
\t (00:40:26) Pick element to slide.
\i (00:40:27) pick grid 813.73 -1166.53
\t (00:40:27) last pick:  814.00 -1167.00
\t (00:40:27) last pick:  811.00 -1166.53
\t (00:40:27) Waiting for the destination pick.
\i (00:40:27) pick grid 806.76 -1165.75
\t (00:40:27) last pick:  807.00 -1166.00
\t (00:40:27) No DRC errors detected.
\t (00:40:27) Pick another element to slide.
\i (00:40:28) pick grid 835.43 -1167.30
\t (00:40:28) last pick:  835.00 -1167.00
\t (00:40:28) last pick:  839.00 -1167.30
\t (00:40:28) Waiting for the destination pick.
\i (00:40:28) pick grid 828.45 -1168.08
\t (00:40:28) last pick:  828.00 -1168.00
\t (00:40:28) No DRC errors detected.
\t (00:40:28) Pick another element to slide.
\i (00:40:29) pick grid 860.99 -1163.43
\t (00:40:29) last pick:  861.00 -1163.00
\t (00:40:29) last pick:  865.00 -1163.43
\t (00:40:29) Waiting for the destination pick.
\i (00:40:29) pick grid 850.92 -1164.20
\t (00:40:29) last pick:  851.00 -1164.00
\t (00:40:29) No DRC errors detected.
\t (00:40:29) Pick another element to slide.
\i (00:40:30) pick grid 887.34 -1161.88
\t (00:40:30) last pick:  887.00 -1162.00
\t (00:40:30) last pick:  890.00 -1161.88
\t (00:40:30) Waiting for the destination pick.
\i (00:40:30) pick grid 873.39 -1164.20
\t (00:40:30) last pick:  873.00 -1164.00
\t (00:40:30) No DRC errors detected.
\t (00:40:30) Pick another element to slide.
\i (00:40:31) add connect 
\t (00:40:31) Pick first element.
\i (00:40:31) pick grid 899.73 -1082.86
\t (00:40:31) last pick:  900.00 -1083.00
\t (00:40:31) last pick:  902.00 -1079.69
\i (00:40:31) setwindow cmgr
\i (00:40:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:31) Target Symbol Pin is defined on BOTTOM.
\t (00:40:31) last pick:  902.00 -1079.69
\i (00:40:32) setwindow pcb
\i (00:40:32) mouse_pos 905.15 -1030.17
\i (00:40:32) pick grid 905.15 -1026.30
\t (00:40:32) last pick:  905.00 -1026.00
\i (00:40:32) setwindow cmgr
\i (00:40:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:32) No DRC errors detected.
\t (00:40:32) last pick:  902.00 -1023.00
\i (00:40:32) setwindow pcb
\i (00:40:32) add connect 
\t (00:40:32) Pick first element.
\i (00:40:32) pick grid 902.06 -1026.30
\t (00:40:32) last pick:  902.00 -1026.00
\t (00:40:32) last pick:  902.00 -1023.00
\i (00:40:32) setwindow cmgr
\i (00:40:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:32) Target Symbol Pin is defined on BOTTOM.
\t (00:40:32) last pick:  902.00 -1023.00
\i (00:40:33) setwindow pcb
\i (00:40:33) pick grid 891.98 -1036.37
\t (00:40:33) last pick:  892.00 -1036.00
\i (00:40:33) setwindow cmgr
\i (00:40:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:33) No DRC errors detected.
\t (00:40:33) last pick:  890.50 -1034.50
\i (00:40:34) setwindow pcb
\i (00:40:34) roam start
\i (00:40:34) roam y 64
\i (00:40:34) roam y 64
\i (00:40:34) roam x -16
\i (00:40:34) roam y 80
\i (00:40:34) mouse_pos 880.36 -1240.91
\i (00:40:34) roam end
\i (00:40:34) mouse_pos 872.61 -1273.45
\i (00:40:34) mouse_pos 866.41 -1294.36
\i (00:40:35) pick grid 840.07 -1336.98
\t (00:40:35) last pick:  840.00 -1337.00
\i (00:40:35) setwindow cmgr
\i (00:40:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:35) No DRC errors detected.
\i (00:40:35) setwindow pcb
\i (00:40:35) roam start
\i (00:40:35) roam y 16
\i (00:40:35) roam x 16
\i (00:40:35) roam y 144
\i (00:40:35) roam x 16
\i (00:40:35) roam y 112
\i (00:40:35) roam x 32
\i (00:40:35) roam y 112
\i (00:40:35) roam x 16
\i (00:40:35) roam y 80
\i (00:40:35) roam x 16
\i (00:40:35) roam y 32
\i (00:40:35) roam y 32
\i (00:40:35) roam x 16
\i (00:40:35) roam y 32
\i (00:40:36) roam end
\i (00:40:36) pick grid 795.13 -1799.50
\t (00:40:36) last pick:  795.00 -1799.00
\i (00:40:36) setwindow cmgr
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:36) No DRC errors detected.
\i (00:40:37) setwindow pcb
\i (00:40:37) mouse_pos 766.47 -1798.73
\i (00:40:37) pick grid 760.27 -1799.50
\t (00:40:37) last pick:  760.00 -1799.00
\i (00:40:37) setwindow cmgr
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:37) No DRC errors detected.
\t (00:40:37) Pick first element.
\i (00:40:37) setwindow pcb
\i (00:40:37) prepopup 810.63 -1748.37
\i (00:40:38) done 
\i (00:40:38) generaledit 
\i (00:40:38) zoom out 1 
\i (00:40:38) setwindow pcb
\i (00:40:38) zoom out 816.83 -1749.14
\i (00:40:38) trapsize 775
\i (00:40:38) zoom out 1 
\i (00:40:38) setwindow pcb
\i (00:40:38) zoom out 818.37 -1749.15
\i (00:40:38) trapsize 1550
\i (00:40:38) roam start
\i (00:40:38) roam y -96
\i (00:40:38) roam x -32
\i (00:40:38) roam y -80
\i (00:40:39) roam y -80
\i (00:40:39) roam end
\i (00:40:39) zoom in 1 
\i (00:40:39) setwindow pcb
\i (00:40:39) zoom in 962.48 -1169.63
\i (00:40:39) trapsize 775
\i (00:40:39) zoom in 1 
\i (00:40:39) setwindow pcb
\i (00:40:39) zoom in 965.58 -1169.63
\i (00:40:39) trapsize 387
\i (00:40:40) add connect 
\t (00:40:40) Pick first element.
\i (00:40:40) pick grid 989.60 -1004.61
\t (00:40:40) last pick:  990.00 -1005.00
\t (00:40:40) last pick:  994.00 -1000.00
\i (00:40:40) setwindow cmgr
\i (00:40:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:40) Target Symbol Pin is defined on BOTTOM.
\t (00:40:40) last pick:  994.00 -1000.00
\i (00:40:41) setwindow pcb
\i (00:40:41) pick grid 964.81 -1016.23
\t (00:40:41) last pick:  965.00 -1016.00
\i (00:40:41) setwindow cmgr
\i (00:40:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:41) No DRC errors detected.
\i (00:40:42) setwindow pcb
\i (00:40:42) pick grid 907.48 -1040.25
\t (00:40:42) last pick:  907.00 -1040.00
\i (00:40:42) setwindow cmgr
\i (00:40:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:42) No DRC errors detected.
\i (00:40:44) setwindow pcb
\i (00:40:44) pick grid 899.73 -1074.34
\t (00:40:44) last pick:  900.00 -1074.00
\i (00:40:44) setwindow cmgr
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:44) No DRC errors detected.
\i (00:40:44) setwindow pcb
\i (00:40:44) mouse_pos 899.73 -1074.34
\i (00:40:44) done 
\i (00:40:44) generaledit 
\i (00:40:45) roam start
\i (00:40:45) roam x -80
\i (00:40:45) roam y 48
\i (00:40:45) roam x -16
\i (00:40:45) roam end
\i (00:40:45) slide 
\t (00:40:45) Pick element to slide.
\i (00:40:46) pick grid 807.53 -1109.20
\t (00:40:46) last pick:  808.00 -1109.00
\t (00:40:46) last pick:  807.00 -1109.20
\t (00:40:46) Waiting for the destination pick.
\i (00:40:48) pick grid 750.20 -1124.70
\t (00:40:48) last pick:  750.00 -1125.00
\t (00:40:48) No DRC errors detected.
\t (00:40:48) Pick another element to slide.
\i (00:40:49) slide 
\t (00:40:49) Pick element to slide.
\i (00:40:49) pick grid 825.35 -1092.93
\t (00:40:49) last pick:  825.00 -1093.00
\t (00:40:49) last pick:  828.00 -1092.93
\t (00:40:49) Waiting for the destination pick.
\i (00:40:50) pick grid 804.43 -1104.55
\t (00:40:50) last pick:  804.00 -1105.00
\t (00:40:50) No DRC errors detected.
\t (00:40:50) Pick another element to slide.
\i (00:40:51) pick grid 847.05 -1117.72
\t (00:40:51) last pick:  847.00 -1118.00
\t (00:40:51) last pick:  851.00 -1117.72
\t (00:40:51) Waiting for the destination pick.
\i (00:40:52) pick grid 825.35 -1130.90
\t (00:40:52) last pick:  825.00 -1131.00
\t (00:40:52) No DRC errors detected.
\t (00:40:52) Pick another element to slide.
\i (00:40:53) pick grid 873.39 -1137.87
\t (00:40:53) last pick:  873.00 -1138.00
\t (00:40:53) last pick:  873.00 -1137.87
\t (00:40:53) Waiting for the destination pick.
\i (00:40:53) pick grid 847.05 -1147.94
\t (00:40:53) last pick:  847.00 -1148.00
\t (00:40:53) No DRC errors detected.
\t (00:40:53) Pick another element to slide.
\i (00:40:54) pick grid 886.56 -1142.52
\t (00:40:54) last pick:  887.00 -1143.00
\t (00:40:54) last pick:  885.00 -1142.52
\t (00:40:54) Waiting for the destination pick.
\i (00:40:54) pick grid 867.96 -1151.04
\t (00:40:54) last pick:  868.00 -1151.00
\t (00:40:54) No DRC errors detected.
\t (00:40:54) Pick another element to slide.
\i (00:40:55) add connect 
\t (00:40:55) Pick first element.
\i (00:40:55) pick grid 898.95 -1078.21
\t (00:40:55) last pick:  899.00 -1078.00
\t (00:40:55) last pick:  900.00 -1074.00
\i (00:40:55) setwindow cmgr
\i (00:40:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:55) Target Symbol Pin is defined on BOTTOM.
\t (00:40:55) last pick:  900.00 -1074.00
\i (00:40:55) setwindow pcb
\i (00:40:55) mouse_pos 904.38 -1051.10
\i (00:40:56) pick grid 904.38 -1044.90
\t (00:40:56) last pick:  904.00 -1045.00
\i (00:40:56) setwindow cmgr
\i (00:40:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:56) No DRC errors detected.
\t (00:40:56) last pick:  907.00 -1040.00
\i (00:40:57) setwindow pcb
\i (00:40:57) pick grid 886.56 -1061.94
\t (00:40:57) last pick:  887.00 -1062.00
\i (00:40:57) setwindow cmgr
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:57) No DRC errors detected.
\t (00:40:57) last pick:  886.00 -1061.00
\i (00:40:57) setwindow pcb
\i (00:40:57) roam start
\i (00:40:58) roam y 160
\i (00:40:58) roam y 96
\i (00:40:58) roam y 80
\i (00:40:58) roam end
\i (00:40:59) pick grid 853.24 -1344.73
\t (00:40:59) last pick:  853.00 -1345.00
\i (00:40:59) setwindow cmgr
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:40:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:40:59) No DRC errors detected.
\i (00:40:59) setwindow pcb
\i (00:40:59) roam start
\i (00:40:59) roam y 16
\i (00:40:59) roam x 16
\i (00:40:59) roam y 128
\i (00:40:59) roam y 160
\i (00:40:59) roam y 144
\i (00:40:59) roam y 64
\i (00:40:59) roam x -16
\i (00:40:59) roam y 16
\i (00:40:59) roam end
\i (00:41:00) pick grid 815.28 -1820.42
\t (00:41:00) last pick:  815.00 -1820.00
\i (00:41:00) setwindow cmgr
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:00) No DRC errors detected.
\i (00:41:00) setwindow pcb
\i (00:41:00) mouse_pos 744.00 -1823.52
\i (00:41:01) pick grid 736.26 -1825.84
\t (00:41:01) last pick:  736.00 -1826.00
\i (00:41:01) setwindow cmgr
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:01) No DRC errors detected.
\t (00:41:01) Pick first element.
\i (00:41:01) setwindow pcb
\i (00:41:01) slide 
\t (00:41:01) Pick element to slide.
\i (00:41:01) zoom in 1 
\i (00:41:01) setwindow pcb
\i (00:41:01) zoom in 771.12 -1816.54
\i (00:41:01) trapsize 194
\i (00:41:02) pick grid 777.71 -1817.32
\t (00:41:02) last pick:  778.00 -1817.00
\t (00:41:02) last pick:  777.71 -1820.00
\t (00:41:02) Waiting for the destination pick.
\t (00:41:02) New cline would result in DRC error(s); retaining old cline.
\i (00:41:02) pick grid 775.77 -1822.35
\t (00:41:02) last pick:  776.00 -1822.00
\t (00:41:02) No DRC errors detected.
\t (00:41:02) Pick another element to slide.
\i (00:41:03) pick grid 784.29 -1797.95
\t (00:41:03) last pick:  784.00 -1798.00
\t (00:41:03) last pick:  784.29 -1799.00
\t (00:41:03) Waiting for the destination pick.
\i (00:41:03) pick grid 783.90 -1798.34
\t (00:41:03) last pick:  784.00 -1798.00
\t (00:41:03) No DRC errors detected.
\t (00:41:03) Pick another element to slide.
\i (00:41:03) prepopup 785.84 -1790.59
\i (00:41:04) done 
\i (00:41:04) generaledit 
\i (00:41:04) zoom out 1 
\i (00:41:04) setwindow pcb
\i (00:41:04) zoom out 785.84 -1790.59
\i (00:41:04) trapsize 387
\i (00:41:04) zoom out 1 
\i (00:41:04) setwindow pcb
\i (00:41:04) zoom out 785.84 -1790.59
\i (00:41:04) trapsize 775
\i (00:41:04) roam start
\i (00:41:04) roam x -32
\i (00:41:04) roam y -128
\i (00:41:04) roam x -64
\i (00:41:04) roam y -112
\i (00:41:04) roam x -32
\i (00:41:04) roam y -80
\i (00:41:05) roam end
\i (00:41:05) zoom in 1 
\i (00:41:05) setwindow pcb
\i (00:41:05) zoom in 953.18 -1299.79
\i (00:41:05) trapsize 387
\i (00:41:05) zoom in 1 
\i (00:41:05) setwindow pcb
\i (00:41:05) zoom in 953.18 -1299.79
\i (00:41:05) trapsize 194
\i (00:41:06) slide 
\t (00:41:06) Pick element to slide.
\i (00:41:06) pick grid 938.46 -1298.63
\t (00:41:06) last pick:  938.00 -1299.00
\t (00:41:06) last pick:  931.00 -1300.00
\t (00:41:06) Waiting for the destination pick.
\i (00:41:07) pick grid 973.32 -1299.02
\t (00:41:07) last pick:  973.00 -1299.00
\t (00:41:07) No DRC errors detected.
\t (00:41:07) Pick another element to slide.
\i (00:41:08) slide 
\t (00:41:08) Pick element to slide.
\i (00:41:08) pick grid 904.37 -1301.34
\t (00:41:08) last pick:  904.00 -1301.00
\t (00:41:08) last pick:  903.00 -1301.34
\t (00:41:08) Waiting for the destination pick.
\i (00:41:09) pick grid 929.16 -1301.34
\t (00:41:09) last pick:  929.00 -1301.00
\t (00:41:09) No DRC errors detected.
\t (00:41:09) Pick another element to slide.
\i (00:41:09) prepopup 932.26 -1302.11
\i (00:41:10) done 
\i (00:41:10) generaledit 
\i (00:41:10) zoom out 1 
\i (00:41:10) setwindow pcb
\i (00:41:10) zoom out 932.26 -1302.11
\i (00:41:10) trapsize 387
\i (00:41:10) roam start
\i (00:41:10) roam x -32
\i (00:41:10) roam y -112
\i (00:41:10) roam x -48
\i (00:41:10) roam y -96
\i (00:41:10) roam x -32
\i (00:41:10) roam y -64
\i (00:41:10) roam end
\i (00:41:11) add connect 
\t (00:41:11) Pick first element.
\i (00:41:12) pick grid 932.26 -1049.55
\t (00:41:12) last pick:  932.00 -1050.00
\t (00:41:12) last pick:  926.00 -1050.00
\i (00:41:12) setwindow cmgr
\i (00:41:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:12) Target Symbol Pin is defined on TOP.
\t (00:41:12) last pick:  926.00 -1050.00
\i (00:41:14) setwindow pcb
\i (00:41:14) pick grid 932.26 -1106.88
\t (00:41:14) last pick:  932.00 -1107.00
\i (00:41:14) setwindow cmgr
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:14) No DRC errors detected.
\i (00:41:14) setwindow pcb
\i (00:41:14) pick grid 903.60 -1140.19
\t (00:41:14) last pick:  904.00 -1140.00
\i (00:41:14) setwindow cmgr
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:14) No DRC errors detected.
\i (00:41:15) setwindow pcb
\i (00:41:15) roam start
\i (00:41:15) roam y 80
\i (00:41:15) roam y 112
\i (00:41:15) roam y 112
\i (00:41:15) roam y 112
\i (00:41:15) roam end
\i (00:41:16) pick grid 875.71 -1347.05
\t (00:41:16) last pick:  876.00 -1347.00
\i (00:41:16) setwindow cmgr
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:16) No DRC errors detected.
\i (00:41:16) setwindow pcb
\i (00:41:16) zoom out 1 
\i (00:41:16) setwindow pcb
\i (00:41:16) zoom out 875.71 -1350.15
\i (00:41:16) trapsize 775
\i (00:41:18) pick grid 829.22 -1850.63
\t (00:41:18) last pick:  829.00 -1851.00
\i (00:41:18) setwindow cmgr
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:18) No DRC errors detected.
\i (00:41:18) setwindow pcb
\i (00:41:18) mouse_pos 770.33 -1852.18
\i (00:41:18) pick grid 762.59 -1852.18
\t (00:41:18) last pick:  763.00 -1852.00
\i (00:41:18) setwindow cmgr
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:18) No DRC errors detected.
\t (00:41:18) Pick first element.
\i (00:41:19) setwindow pcb
\i (00:41:19) roam start
\i (00:41:19) roam y -112
\i (00:41:19) roam x 16
\i (00:41:19) roam y -64
\i (00:41:19) roam end
\i (00:41:19) prepopup 950.08 -1178.93
\i (00:41:20) done 
\i (00:41:20) generaledit 
\i (00:41:20) zoom in 1 
\i (00:41:20) setwindow pcb
\i (00:41:20) zoom in 954.73 -1195.97
\i (00:41:20) trapsize 387
\i (00:41:20) zoom in 1 
\i (00:41:20) setwindow pcb
\i (00:41:20) zoom in 953.19 -1205.26
\i (00:41:20) trapsize 194
\i (00:41:20) slide 
\t (00:41:21) Pick element to slide.
\i (00:41:22) prepopup 938.08 -1244.00
\i (00:41:22) done 
\i (00:41:22) generaledit 
\i (00:41:22) slide 
\t (00:41:22) Pick element to slide.
\i (00:41:23) pick grid 935.37 -1348.98
\t (00:41:23) last pick:  935.00 -1349.00
\t (00:41:23) last pick:  931.00 -1350.00
\t (00:41:23) Waiting for the destination pick.
\i (00:41:27) pick grid 943.12 -1350.14
\t (00:41:27) last pick:  943.00 -1350.00
\t (00:41:27) No DRC errors detected.
\t (00:41:27) Pick another element to slide.
\i (00:41:27) slide 
\t (00:41:28) Pick element to slide.
\i (00:41:28) pick grid 931.88 -1323.41
\t (00:41:28) last pick:  932.00 -1323.00
\t (00:41:28) last pick:  930.72 -1323.41
\t (00:41:28) Waiting for the destination pick.
\i (00:41:29) pick grid 941.18 -1324.57
\t (00:41:29) last pick:  941.00 -1325.00
\t (00:41:29) No DRC errors detected.
\t (00:41:29) Pick another element to slide.
\i (00:41:29) pick grid 944.28 -1370.67
\t (00:41:29) last pick:  944.00 -1371.00
\t (00:41:29) last pick:  943.28 -1367.64
\t (00:41:29) Waiting for the destination pick.
\i (00:41:30) pick grid 943.12 -1370.67
\t (00:41:30) last pick:  943.00 -1371.00
\t (00:41:30) No DRC errors detected.
\t (00:41:30) Pick another element to slide.
\i (00:41:31) prepopup 946.22 -1347.43
\i (00:41:32) done 
\i (00:41:32) generaledit 
\i (00:41:32) zoom out 1 
\i (00:41:32) setwindow pcb
\i (00:41:32) zoom out 970.62 -1219.21
\i (00:41:32) trapsize 387
\i (00:41:33) add connect 
\t (00:41:33) Pick first element.
\i (00:41:33) roam start
\i (00:41:33) roam y -80
\i (00:41:33) roam y -16
\i (00:41:33) roam end
\i (00:41:34) pick grid 990.76 -1051.87
\t (00:41:34) last pick:  991.00 -1052.00
\t (00:41:34) last pick:  997.00 -1050.00
\i (00:41:34) setwindow cmgr
\i (00:41:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:34) Target Symbol Pin is defined on BOTTOM.
\t (00:41:34) last pick:  997.00 -1050.00
\i (00:41:35) setwindow pcb
\i (00:41:35) pick grid 961.32 -1073.57
\t (00:41:35) last pick:  961.00 -1074.00
\i (00:41:35) setwindow cmgr
\i (00:41:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:35) No DRC errors detected.
\i (00:41:35) setwindow pcb
\i (00:41:35) roam start
\i (00:41:35) roam y 64
\i (00:41:35) roam x -32
\i (00:41:35) roam y 80
\i (00:41:36) roam y 16
\i (00:41:36) roam end
\i (00:41:36) pick grid 924.52 -1154.14
\t (00:41:36) last pick:  925.00 -1154.00
\i (00:41:36) setwindow cmgr
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:36) No DRC errors detected.
\i (00:41:37) setwindow pcb
\i (00:41:37) roam start
\i (00:41:37) roam y 96
\i (00:41:37) roam y 128
\i (00:41:37) roam x -16
\i (00:41:37) roam y 64
\i (00:41:37) roam end
\i (00:41:37) pick grid 891.98 -1366.42
\t (00:41:37) last pick:  892.00 -1366.00
\i (00:41:37) setwindow cmgr
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:37) No DRC errors detected.
\i (00:41:38) setwindow pcb
\i (00:41:38) roam start
\i (00:41:38) roam y 96
\i (00:41:38) roam y 96
\i (00:41:38) roam y 128
\i (00:41:38) roam y 80
\i (00:41:38) roam x -16
\i (00:41:38) roam y 96
\i (00:41:38) mouse_pos 879.58 -1770.84
\i (00:41:38) roam end
\i (00:41:38) mouse_pos 867.18 -1773.94
\i (00:41:38) mouse_pos 857.11 -1761.54
\i (00:41:38) mouse_pos 865.63 -1759.99
\i (00:41:38) mouse_pos 869.51 -1763.09
\i (00:41:38) mouse_pos 871.83 -1812.67
\i (00:41:38) mouse_pos 867.18 -1825.85
\i (00:41:39) pick grid 860.21 -1870.78
\t (00:41:39) last pick:  860.00 -1871.00
\i (00:41:39) setwindow cmgr
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:39) No DRC errors detected.
\i (00:41:39) setwindow pcb
\i (00:41:39) mouse_pos 744.00 -1876.98
\i (00:41:39) pick grid 733.15 -1876.98
\t (00:41:39) last pick:  733.00 -1877.00
\i (00:41:39) setwindow cmgr
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:41:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:41:39) No DRC errors detected.
\t (00:41:39) Pick first element.
\i (00:41:40) setwindow pcb
\i (00:41:40) slide 
\t (00:41:40) Pick element to slide.
\i (00:41:40) pick grid 789.71 -1866.91
\t (00:41:40) last pick:  790.00 -1867.00
\t (00:41:40) last pick:  789.71 -1871.00
\t (00:41:40) Waiting for the destination pick.
\t (00:41:40) New cline would result in DRC error(s); retaining old cline.
\i (00:41:41) pick grid 789.71 -1871.56
\t (00:41:41) last pick:  790.00 -1872.00
\t (00:41:41) No DRC errors detected.
\t (00:41:41) Pick another element to slide.
\i (00:41:41) done 
\i (00:41:41) generaledit 
\i (00:41:41) zoom out 1 
\i (00:41:41) setwindow pcb
\i (00:41:41) zoom out 797.46 -1873.88
\i (00:41:41) trapsize 775
\i (00:41:41) zoom out 1 
\i (00:41:41) setwindow pcb
\i (00:41:41) zoom out 808.30 -1873.88
\i (00:41:41) trapsize 1550
\i (00:41:42) roam start
\i (00:41:42) roam y -80
\i (00:41:42) roam y -64
\i (00:41:42) roam end
\i (00:41:43) prepopup -366.23 -1042.57
\i (00:41:44) pick grid -288.75 -937.21
\t (00:41:44) last pick:  -289.00 -937.00
\i (00:41:44) zoom out 1 
\i (00:41:44) setwindow pcb
\i (00:41:44) zoom out -288.75 -937.21
\i (00:41:44) trapsize 3099
\i (00:41:45) move 
\t (00:41:45) Select element(s) to move.
\i (00:41:45) drag_start grid -664.98 -1113.85
\i (00:41:46) drag_stop 314.31 -2657.15
\i (00:41:46) pick grid 208.94 -2527.00
\t (00:41:46) last pick:  209.00 -2527.00
\t (00:41:46) Moving TP33 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP35 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP34 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP30 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP31 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP32 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP5 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP8 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP14 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP15 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP2 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP3 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP10 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP12 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP4 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP13 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP7 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP1 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP9 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP39 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP41 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP40 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP42 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP36 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP37 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP38 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP22 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP23 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP18 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP19 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP20 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP17 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP29 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP28 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP25 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP26 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP27 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Moving TP24 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (00:41:46) Pick new location for the element(s).
\i (00:41:47) pick grid 2520.80 -4640.52
\t (00:41:47) last pick:  2521.00 -4641.00
\i (00:41:47) prepopup 1603.49 -2613.77
\i (00:41:48) done 
\i (00:41:48) generaledit 
\i (00:41:48) roam start
\i (00:41:48) roam y -96
\i (00:41:48) roam y -64
\i (00:41:48) roam end
\i (00:41:49) zoom in 1 
\i (00:41:49) setwindow pcb
\i (00:41:49) zoom in 822.54 -1126.25
\i (00:41:49) trapsize 1550
\i (00:41:49) zoom in 1 
\i (00:41:49) setwindow pcb
\i (00:41:49) zoom in 822.54 -1126.24
\i (00:41:49) trapsize 775
\i (00:41:50) zoom in 1 
\i (00:41:50) setwindow pcb
\i (00:41:50) zoom in 968.20 -1075.11
\i (00:41:50) trapsize 387
\i (00:41:50) zoom in 1 
\i (00:41:50) setwindow pcb
\i (00:41:50) zoom in 968.20 -1075.10
\i (00:41:50) trapsize 194
\i (00:41:50) slide 
\t (00:41:50) Pick element to slide.
\i (00:41:51) pick grid 977.50 -1068.51
\t (00:41:51) last pick:  978.00 -1069.00
\t (00:41:51) last pick:  977.99 -1069.01
\t (00:41:51) Waiting for the destination pick.
\i (00:41:51) pick grid 976.72 -1067.35
\t (00:41:51) last pick:  977.00 -1067.00
\t (00:41:51) No DRC errors detected.
\t (00:41:51) Pick another element to slide.
\i (00:41:51) pick grid 972.08 -1070.06
\t (00:41:51) last pick:  972.00 -1070.00
\t (00:41:51) last pick:  972.01 -1069.99
\t (00:41:51) Waiting for the destination pick.
\i (00:41:52) pick grid 975.18 -1074.71
\t (00:41:52) last pick:  975.00 -1075.00
\t (00:41:52) No DRC errors detected.
\t (00:41:52) Pick another element to slide.
\i (00:41:52) pick grid dbl 975.18 -1075.10
\t (00:41:52) last pick:  975.00 -1075.00
\t (00:41:52) last pick:  975.04 -1074.96
\t (00:41:52) Waiting for the destination pick.
\i (00:41:52) pick grid 974.40 -1074.32
\t (00:41:52) last pick:  974.00 -1074.00
\t (00:41:52) No DRC errors detected.
\t (00:41:52) Pick another element to slide.
\i (00:41:53) done 
\i (00:41:53) generaledit 
\i (00:41:53) slide 
\t (00:41:53) Pick element to slide.
\i (00:41:53) pick grid 925.59 -1072.39
\t (00:41:53) last pick:  926.00 -1072.00
\t (00:41:53) last pick:  926.00 -1072.39
\t (00:41:53) Waiting for the destination pick.
\i (00:41:54) pick grid 936.82 -1071.61
\t (00:41:54) last pick:  937.00 -1072.00
\t (00:41:54) No DRC errors detected.
\t (00:41:54) Pick another element to slide.
\i (00:41:54) done 
\i (00:41:54) generaledit 
\i (00:41:55) zoom out 1 
\i (00:41:55) setwindow pcb
\i (00:41:55) zoom out 962.00 -1080.13
\i (00:41:55) trapsize 387
\i (00:41:55) roam start
\i (00:41:55) roam x -144
\i (00:41:55) roam y 32
\i (00:41:55) roam end
\i (00:41:56) zoom in 1 
\i (00:41:56) setwindow pcb
\i (00:41:56) zoom in 873.38 -1023.20
\i (00:41:56) trapsize 194
\i (00:41:56) zoom out 1 
\i (00:41:56) setwindow pcb
\i (00:41:56) zoom out 873.77 -1023.59
\i (00:41:56) trapsize 387
\i (00:41:57) roam start
\i (00:41:57) roam y -96
\i (00:41:57) roam end
\i (00:41:57) zoom in 1 
\i (00:41:57) setwindow pcb
\i (00:41:57) zoom in 848.21 -1016.24
\i (00:41:57) trapsize 194
\i (00:41:57) roam start
\i (00:41:57) roam y 112
\i (00:41:58) roam end
\i (00:41:58) zoom out 1 
\i (00:41:58) setwindow pcb
\i (00:41:58) zoom out 837.36 -1062.33
\i (00:41:58) trapsize 387
\i (00:42:00) zoom in 1 
\i (00:42:00) setwindow pcb
\i (00:42:00) zoom in 849.76 -1132.83
\i (00:42:00) trapsize 194
\i (00:42:00) zoom in 1 
\i (00:42:00) setwindow pcb
\i (00:42:00) zoom in 849.76 -1132.83
\i (00:42:00) trapsize 97
\i (00:42:00) slide 
\t (00:42:00) Pick element to slide.
\i (00:42:00) pick grid 847.44 -1132.25
\t (00:42:00) last pick:  847.00 -1132.00
\t (00:42:00) last pick:  847.00 -1132.25
\t (00:42:00) Waiting for the destination pick.
\i (00:42:01) pick grid 844.34 -1132.44
\t (00:42:01) last pick:  844.00 -1132.00
\t (00:42:01) No DRC errors detected.
\t (00:42:01) Pick another element to slide.
\i (00:42:01) pick grid 870.29 -1130.89
\t (00:42:01) last pick:  870.00 -1131.00
\t (00:42:01) last pick:  868.00 -1130.89
\t (00:42:01) Waiting for the destination pick.
\i (00:42:02) pick grid 865.45 -1133.22
\t (00:42:02) last pick:  865.00 -1133.00
\t (00:42:02) No DRC errors detected.
\t (00:42:02) Pick another element to slide.
\i (00:42:02) zoom out 1 
\i (00:42:02) setwindow pcb
\i (00:42:02) zoom out 872.03 -1128.96
\i (00:42:02) trapsize 194
\i (00:42:02) done 
\i (00:42:02) generaledit 
\i (00:42:03) zoom out 1 
\i (00:42:03) setwindow pcb
\i (00:42:03) zoom out 892.96 -1117.33
\i (00:42:03) trapsize 387
\i (00:42:03) roam start
\i (00:42:03) roam x -32
\i (00:42:03) roam y -80
\i (00:42:03) roam y -48
\i (00:42:04) roam end
\i (00:42:04) zoom in 1 
\i (00:42:04) setwindow pcb
\i (00:42:04) zoom in 876.49 -983.70
\i (00:42:04) trapsize 194
\i (00:42:04) slide 
\t (00:42:04) Pick element to slide.
\i (00:42:05) pick grid 864.87 -983.70
\t (00:42:05) last pick:  865.00 -984.00
\t (00:42:05) last pick:  864.11 -982.94
\t (00:42:05) Waiting for the destination pick.
\i (00:42:05) pick grid 850.92 -975.18
\t (00:42:05) last pick:  851.00 -975.00
\t (00:42:05) No DRC errors detected.
\t (00:42:05) Pick another element to slide.
\i (00:42:06) pick grid 880.36 -1001.52
\t (00:42:06) last pick:  880.00 -1002.00
\t (00:42:06) last pick:  881.92 -1003.08
\t (00:42:06) Waiting for the destination pick.
\i (00:42:06) pick grid 869.52 -994.16
\t (00:42:06) last pick:  870.00 -994.00
\t (00:42:06) No DRC errors detected.
\t (00:42:06) Pick another element to slide.
\i (00:42:07) pick grid 902.06 -1022.05
\t (00:42:07) last pick:  902.00 -1022.00
\t (00:42:07) last pick:  902.50 -1022.50
\t (00:42:07) Waiting for the destination pick.
\i (00:42:08) pick grid 887.34 -1013.91
\t (00:42:08) last pick:  887.00 -1014.00
\t (00:42:08) No DRC errors detected.
\t (00:42:08) Pick another element to slide.
\i (00:42:08) pick grid 955.51 -1017.01
\t (00:42:08) last pick:  956.00 -1017.00
\t (00:42:08) last pick:  955.51 -1017.36
\t (00:42:08) Waiting for the destination pick.
\i (00:42:09) pick grid 952.03 -1024.76
\t (00:42:09) last pick:  952.00 -1025.00
\t (00:42:09) No DRC errors detected.
\t (00:42:09) Pick another element to slide.
\i (00:42:09) done 
\i (00:42:09) generaledit 
\i (00:42:10) zoom out 1 
\i (00:42:10) setwindow pcb
\i (00:42:10) zoom out 953.19 -1035.99
\i (00:42:10) trapsize 387
\i (00:42:11) zoom in 1 
\i (00:42:11) setwindow pcb
\i (00:42:11) zoom in 912.13 -919.78
\i (00:42:11) trapsize 194
\i (00:42:11) zoom in 1 
\i (00:42:11) setwindow pcb
\i (00:42:11) zoom in 912.13 -919.78
\i (00:42:11) trapsize 97
\i (00:42:11) slide 
\t (00:42:11) Pick element to slide.
\i (00:42:11) pick grid 913.87 -919.19
\t (00:42:11) last pick:  914.00 -919.00
\t (00:42:11) last pick:  913.87 -917.36
\t (00:42:11) Waiting for the destination pick.
\i (00:42:12) pick grid 913.29 -925.58
\t (00:42:12) last pick:  913.00 -926.00
\t (00:42:12) No DRC errors detected.
\t (00:42:12) Pick another element to slide.
\i (00:42:12) pick grid dbl 912.90 -925.58
\t (00:42:12) last pick:  913.00 -926.00
\t (00:42:12) last pick:  912.90 -926.00
\t (00:42:12) Waiting for the destination pick.
\i (00:42:12) pick grid 912.90 -925.39
\t (00:42:12) last pick:  913.00 -925.00
\t (00:42:12) No DRC errors detected.
\t (00:42:12) Pick another element to slide.
\i (00:42:13) pick grid 928.40 -976.72
\t (00:42:13) last pick:  928.00 -977.00
\t (00:42:13) last pick:  928.40 -978.00
\t (00:42:13) Waiting for the destination pick.
\i (00:42:14) pick grid 928.40 -976.33
\t (00:42:14) last pick:  928.00 -976.00
\t (00:42:14) No DRC errors detected.
\t (00:42:14) Pick another element to slide.
\i (00:42:14) done 
\i (00:42:14) generaledit 
\i (00:42:14) zoom out 1 
\i (00:42:14) setwindow pcb
\i (00:42:14) zoom out 906.90 -956.96
\i (00:42:14) trapsize 194
\i (00:42:14) zoom out 1 
\i (00:42:14) setwindow pcb
\i (00:42:14) zoom out 895.28 -941.08
\i (00:42:14) trapsize 387
\i (00:42:15) roam start
\i (00:42:15) roam x 32
\i (00:42:15) roam y 144
\i (00:42:15) roam x 32
\i (00:42:15) roam y 128
\i (00:42:15) roam x 16
\i (00:42:15) roam y 16
\i (00:42:15) roam end
\i (00:42:16) roam start
\i (00:42:16) roam y 112
\i (00:42:16) roam y 80
\i (00:42:16) roam y 96
\i (00:42:16) roam end
\i (00:42:16) roam start
\i (00:42:16) roam y 16
\i (00:42:16) roam y 160
\i (00:42:16) roam y 112
\i (00:42:17) roam y 64
\i (00:42:17) roam y 32
\i (00:42:17) roam end
\i (00:42:18) roam start
\i (00:42:18) roam y -160
\i (00:42:18) roam y -64
\i (00:42:18) roam end
\i (00:42:18) slide 
\t (00:42:18) Pick element to slide.
\i (00:42:19) pick grid 892.75 -1434.60
\t (00:42:19) last pick:  893.00 -1435.00
\t (00:42:19) last pick:  892.00 -1434.60
\t (00:42:19) Waiting for the destination pick.
\i (00:42:20) pick grid 907.47 -1430.73
\t (00:42:20) last pick:  907.00 -1431.00
\t (00:42:20) No DRC errors detected.
\t (00:42:20) Pick another element to slide.
\i (00:42:20) pick grid 873.38 -1430.73
\t (00:42:20) last pick:  873.00 -1431.00
\t (00:42:20) last pick:  876.00 -1430.73
\t (00:42:20) Waiting for the destination pick.
\i (00:42:21) pick grid 879.58 -1429.18
\t (00:42:21) last pick:  880.00 -1429.00
\t (00:42:21) No DRC errors detected.
\t (00:42:21) Pick another element to slide.
\i (00:42:21) pick grid 854.01 -1440.80
\t (00:42:21) last pick:  854.00 -1441.00
\t (00:42:21) last pick:  853.00 -1440.80
\t (00:42:21) Waiting for the destination pick.
\i (00:42:22) pick grid 857.89 -1440.02
\t (00:42:22) last pick:  858.00 -1440.00
\t (00:42:22) No DRC errors detected.
\t (00:42:22) Pick another element to slide.
\i (00:42:23) pick grid 802.88 -1433.83
\t (00:42:23) last pick:  803.00 -1434.00
\t (00:42:23) last pick:  801.00 -1433.83
\t (00:42:23) Waiting for the destination pick.
\i (00:42:24) pick grid 799.78 -1436.15
\t (00:42:24) last pick:  800.00 -1436.00
\t (00:42:24) No DRC errors detected.
\t (00:42:24) Pick another element to slide.
\i (00:42:25) pick grid 776.54 -1442.35
\t (00:42:25) last pick:  777.00 -1442.00
\t (00:42:25) last pick:  772.00 -1442.35
\t (00:42:25) Waiting for the destination pick.
\i (00:42:26) pick grid 778.86 -1442.35
\t (00:42:26) last pick:  779.00 -1442.00
\t (00:42:26) No DRC errors detected.
\t (00:42:26) Pick another element to slide.
\i (00:42:28) pick grid 908.25 -1440.02
\t (00:42:28) last pick:  908.00 -1440.00
\t (00:42:28) last pick:  907.00 -1440.02
\t (00:42:28) Waiting for the destination pick.
\i (00:42:30) pick grid 915.99 -1440.80
\t (00:42:30) last pick:  916.00 -1441.00
\t (00:42:30) No DRC errors detected.
\t (00:42:30) Pick another element to slide.
\i (00:42:30) pick grid 878.81 -1435.38
\t (00:42:30) last pick:  879.00 -1435.00
\t (00:42:30) last pick:  880.00 -1435.38
\t (00:42:30) Waiting for the destination pick.
\i (00:42:31) pick grid 892.75 -1432.28
\t (00:42:31) last pick:  893.00 -1432.00
\t (00:42:31) No DRC errors detected.
\t (00:42:31) Pick another element to slide.
\i (00:42:32) pick grid 860.99 -1433.83
\t (00:42:32) last pick:  861.00 -1434.00
\t (00:42:32) last pick:  858.00 -1433.83
\t (00:42:32) Waiting for the destination pick.
\i (00:42:33) pick grid 870.28 -1431.50
\t (00:42:33) last pick:  870.00 -1431.00
\t (00:42:33) No DRC errors detected.
\t (00:42:33) Pick another element to slide.
\i (00:42:33) pick grid 842.39 -1431.50
\t (00:42:33) last pick:  842.00 -1431.00
\t (00:42:33) last pick:  840.00 -1431.50
\t (00:42:33) Waiting for the destination pick.
\i (00:42:34) pick grid 846.27 -1431.50
\t (00:42:34) last pick:  846.00 -1431.00
\t (00:42:34) No DRC errors detected.
\t (00:42:34) Pick another element to slide.
\i (00:42:35) pick grid 820.70 -1433.05
\t (00:42:35) last pick:  821.00 -1433.00
\t (00:42:35) last pick:  818.00 -1433.05
\t (00:42:35) Waiting for the destination pick.
\i (00:42:35) pick grid 823.02 -1433.05
\t (00:42:35) last pick:  823.00 -1433.00
\t (00:42:35) No DRC errors detected.
\t (00:42:35) Pick another element to slide.
\i (00:42:36) roam start
\i (00:42:36) roam y -96
\i (00:42:36) roam end
\i (00:42:36) zoom in 1 
\i (00:42:36) setwindow pcb
\i (00:42:36) zoom in 909.02 -1335.43
\i (00:42:36) trapsize 194
\i (00:42:36) zoom in 1 
\i (00:42:36) setwindow pcb
\i (00:42:36) zoom in 909.02 -1335.42
\i (00:42:36) trapsize 97
\i (00:42:36) slide 
\t (00:42:37) Pick element to slide.
\i (00:42:37) pick grid 919.09 -1337.55
\t (00:42:37) last pick:  919.00 -1338.00
\t (00:42:37) last pick:  919.77 -1338.23
\t (00:42:37) Waiting for the destination pick.
\i (00:42:37) pick grid 923.16 -1341.62
\t (00:42:37) last pick:  923.00 -1342.00
\t (00:42:37) No DRC errors detected.
\t (00:42:37) Pick another element to slide.
\i (00:42:38) pick grid 900.30 -1326.12
\t (00:42:38) last pick:  900.00 -1326.00
\t (00:42:38) last pick:  898.59 -1324.41
\t (00:42:38) Waiting for the destination pick.
\i (00:42:39) pick grid 903.02 -1324.96
\t (00:42:39) last pick:  903.00 -1325.00
\t (00:42:39) No DRC errors detected.
\t (00:42:39) Pick another element to slide.
\i (00:42:39) pick grid 875.71 -1322.05
\t (00:42:39) last pick:  876.00 -1322.00
\t (00:42:39) last pick:  875.83 -1322.17
\t (00:42:39) Waiting for the destination pick.
\i (00:42:40) pick grid 876.67 -1326.31
\t (00:42:40) last pick:  877.00 -1326.00
\t (00:42:40) No DRC errors detected.
\t (00:42:40) Pick another element to slide.
\i (00:42:40) pick grid 896.04 -1332.12
\t (00:42:40) last pick:  896.00 -1332.00
\t (00:42:40) last pick:  895.96 -1332.04
\t (00:42:40) Waiting for the destination pick.
\i (00:42:40) pick grid 896.62 -1336.58
\t (00:42:40) last pick:  897.00 -1337.00
\t (00:42:40) No DRC errors detected.
\t (00:42:40) Pick another element to slide.
\i (00:42:41) done 
\i (00:42:41) generaledit 
\i (00:42:41) zoom out 1 
\i (00:42:41) setwindow pcb
\i (00:42:41) zoom out 895.85 -1337.35
\i (00:42:41) trapsize 194
\i (00:42:41) zoom out 1 
\i (00:42:41) setwindow pcb
\i (00:42:41) zoom out 895.85 -1337.36
\i (00:42:41) trapsize 387
\i (00:42:41) zoom out 1 
\i (00:42:41) setwindow pcb
\i (00:42:41) zoom out 895.85 -1337.36
\i (00:42:41) trapsize 775
\i (00:42:41) save 
\i (00:42:41) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:42:41) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:42:41) QtSignal "All Layers"
\i (00:42:42) fillin yes 
\i (00:42:42) generaledit 
\i (00:42:43) zoom out 1 
\i (00:42:43) setwindow pcb
\i (00:42:43) zoom out 894.30 -1583.72
\i (00:42:43) trapsize 1550
\i (00:42:43) zoom out 1 
\i (00:42:43) setwindow pcb
\i (00:42:43) zoom out 894.29 -1583.73
\i (00:42:43) trapsize 3099
\i (00:42:47) zoom in 1 
\i (00:42:47) setwindow pcb
\i (00:42:47) zoom in 1972.75 -1534.14
\i (00:42:47) trapsize 1550
\i (00:42:47) zoom in 1 
\i (00:42:47) setwindow pcb
\i (00:42:47) zoom in 1972.75 -1534.14
\i (00:42:47) trapsize 775
\i (00:42:47) zoom in 1 
\i (00:42:47) setwindow pcb
\i (00:42:47) zoom in 1972.75 -1534.14
\i (00:42:47) trapsize 387
\i (00:42:49) zoom out 1 
\i (00:42:49) setwindow pcb
\i (00:42:49) zoom out 1799.98 -1445.81
\i (00:42:49) trapsize 775
\i (00:42:49) zoom out 1 
\i (00:42:49) setwindow pcb
\i (00:42:49) zoom out 1799.98 -1445.81
\i (00:42:49) trapsize 1550
\i (00:42:49) zoom out 1 
\i (00:42:49) setwindow pcb
\i (00:42:49) zoom out 1799.98 -1445.82
\i (00:42:49) trapsize 3099
\i (00:42:50) roam start
\i (00:42:50) roam y -16
\i (00:42:50) roam y -64
\i (00:42:50) roam y -16
\i (00:42:50) roam end
\i (00:42:51) zoom out 1 
\i (00:42:51) setwindow pcb
\i (00:42:51) zoom out 1715.06 -1510.53
\i (00:42:51) trapsize 6198
\i (00:42:51) zoom in 1 
\i (00:42:51) setwindow pcb
\i (00:42:51) zoom in 1867.39 -2062.15
\i (00:42:51) trapsize 3099
\i (00:42:52) zoom in 1 
\i (00:42:52) setwindow pcb
\i (00:42:52) zoom in 1442.35 -2062.14
\i (00:42:52) trapsize 1550
\i (00:42:53) roam start
\i (00:42:53) roam x 64
\i (00:42:53) roam y 64
\i (00:42:53) roam x 48
\i (00:42:53) roam y 64
\i (00:42:53) roam x 32
\i (00:42:53) roam y 48
\i (00:42:53) roam end
\i (00:42:54) zoom in 1 
\i (00:42:54) setwindow pcb
\i (00:42:54) zoom in 2921.05 -1680.96
\i (00:42:54) trapsize 775
\i (00:42:54) zoom in 1 
\i (00:42:54) setwindow pcb
\i (00:42:54) zoom in 2921.05 -1680.96
\i (00:42:54) trapsize 387
\i (00:42:56) zoom out 1 
\i (00:42:56) setwindow pcb
\i (00:42:56) zoom out 2962.11 -1677.85
\i (00:42:56) trapsize 775
\i (00:42:57) zoom out 1 
\i (00:42:57) setwindow pcb
\i (00:42:57) zoom out 2962.11 -1677.86
\i (00:42:57) trapsize 1550
\i (00:42:57) zoom out 1 
\i (00:42:57) setwindow pcb
\i (00:42:57) zoom out 2962.12 -1677.86
\i (00:42:57) trapsize 3099
\i (00:42:58) roam start
\i (00:42:58) roam y -16
\i (00:42:58) roam x 64
\i (00:42:58) roam y -96
\i (00:42:58) roam x 16
\i (00:42:58) roam y -16
\i (00:42:58) roam end
\i (00:42:59) zoom in 1 
\i (00:42:59) setwindow pcb
\i (00:42:59) zoom in 2902.46 -115.98
\i (00:42:59) trapsize 1550
\i (00:43:01) roam start
\i (00:43:01) roam y -16
\i (00:43:01) roam y 16
\i (00:43:01) roam y 64
\i (00:43:01) roam y 48
\i (00:43:01) roam y 32
\i (00:43:01) roam y 48
\i (00:43:01) roam y 32
\i (00:43:01) roam end
\i (00:43:08) roam start
\i (00:43:08) roam y -96
\i (00:43:08) roam x 16
\i (00:43:08) roam y -64
\i (00:43:08) roam x 16
\i (00:43:08) roam y -48
\i (00:43:08) roam x 16
\i (00:43:08) roam y -16
\i (00:43:09) roam y -16
\i (00:43:09) roam end
\i (00:43:10) zoom in 1 
\i (00:43:10) setwindow pcb
\i (00:43:10) zoom in 2939.64 -909.32
\i (00:43:10) trapsize 775
\i (00:43:10) zoom in 1 
\i (00:43:10) setwindow pcb
\i (00:43:10) zoom in 2935.00 -923.26
\i (00:43:10) trapsize 387
\i (00:43:11) slide 
\t (00:43:11) Pick element to slide.
\i (00:43:11) pick grid 2887.74 -1080.53
\t (00:43:11) last pick:  2888.00 -1081.00
\t (00:43:11) last pick:  2888.13 -1080.13
\t (00:43:11) Waiting for the destination pick.
\i (00:43:12) pick grid 2900.14 -1056.51
\t (00:43:12) last pick:  2900.00 -1057.00
\t (00:43:12) No DRC errors detected.
\t (00:43:12) Pick another element to slide.
\i (00:43:13) pick grid 2917.18 -1031.72
\t (00:43:13) last pick:  2917.00 -1032.00
\t (00:43:13) last pick:  2916.45 -1032.45
\t (00:43:13) Waiting for the destination pick.
\i (00:43:13) pick grid 2924.16 -1023.20
\t (00:43:13) last pick:  2924.00 -1023.00
\t (00:43:13) No DRC errors detected.
\t (00:43:13) Pick another element to slide.
\i (00:43:14) pick grid 2947.40 -1005.38
\t (00:43:14) last pick:  2947.00 -1005.00
\t (00:43:14) last pick:  2945.39 -1007.39
\t (00:43:14) Waiting for the destination pick.
\i (00:43:15) pick grid 2955.15 -992.98
\t (00:43:15) last pick:  2955.00 -993.00
\t (00:43:15) No DRC errors detected.
\t (00:43:15) Pick another element to slide.
\i (00:43:15) pick grid 2934.23 -1031.72
\t (00:43:15) last pick:  2934.00 -1032.00
\t (00:43:15) last pick:  2933.47 -1032.47
\t (00:43:15) Waiting for the destination pick.
\i (00:43:16) pick grid 2940.43 -1019.32
\t (00:43:16) last pick:  2940.00 -1019.00
\t (00:43:16) No DRC errors detected.
\t (00:43:16) Pick another element to slide.
\i (00:43:17) pick grid 2910.99 -1059.61
\t (00:43:17) last pick:  2911.00 -1060.00
\t (00:43:17) last pick:  2906.80 -1063.80
\t (00:43:17) Waiting for the destination pick.
\i (00:43:17) pick grid 2925.71 -1046.44
\t (00:43:17) last pick:  2926.00 -1046.00
\t (00:43:17) No DRC errors detected.
\t (00:43:17) Pick another element to slide.
\i (00:43:17) prepopup 2907.11 -1046.44
\i (00:43:18) done 
\i (00:43:18) generaledit 
\i (00:43:18) zoom out 1 
\i (00:43:18) setwindow pcb
\i (00:43:18) zoom out 2907.11 -1046.44
\i (00:43:18) trapsize 775
\i (00:43:19) roam start
\i (00:43:19) roam y -16
\i (00:43:19) roam x 16
\i (00:43:19) roam y -160
\i (00:43:19) roam x 16
\i (00:43:19) roam y -80
\i (00:43:19) roam x 16
\i (00:43:19) roam y -48
\i (00:43:19) roam x 16
\i (00:43:19) roam y -48
\i (00:43:19) roam y -32
\i (00:43:19) roam end
\i (00:43:20) zoom in 1 
\i (00:43:20) setwindow pcb
\i (00:43:20) zoom in 2828.08 -411.92
\i (00:43:20) trapsize 387
\i (00:43:21) zoom in 1 
\i (00:43:21) setwindow pcb
\i (00:43:21) zoom in 2826.54 -411.92
\i (00:43:21) trapsize 194
\i (00:43:22) zoom out 1 
\i (00:43:22) setwindow pcb
\i (00:43:22) zoom out 2826.54 -411.92
\i (00:43:22) trapsize 387
\i (00:43:22) zoom out 1 
\i (00:43:22) setwindow pcb
\i (00:43:22) zoom out 2826.54 -411.92
\i (00:43:22) trapsize 775
\i (00:43:26) copy 
\t (00:43:26) Select the element(s) to copy.
\i (00:43:27) zoom in 1 
\i (00:43:27) setwindow pcb
\i (00:43:27) zoom in 2842.03 -366.98
\i (00:43:27) trapsize 387
\i (00:43:28) drag_start grid 2816.47 -378.60
\i (00:43:28) drag_stop 3095.38 -395.64
\i (00:43:28) setwindow cmgr
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:30) setwindow pcb
\i (00:43:30) zoom out 1 
\i (00:43:30) setwindow pcb
\i (00:43:30) zoom out 2910.21 -336.76
\i (00:43:30) trapsize 775
\i (00:43:30) roam start
\i (00:43:30) roam y 128
\i (00:43:30) roam y 112
\i (00:43:30) roam y 96
\i (00:43:30) roam y 80
\i (00:43:30) roam y 64
\i (00:43:30) roam y 64
\i (00:43:30) roam y 16
\i (00:43:31) roam y -16
\i (00:43:31) roam y -16
\i (00:43:31) roam x 16
\i (00:43:31) roam y -32
\i (00:43:31) roam y -16
\i (00:43:31) roam y -16
\i (00:43:31) roam y -16
\i (00:43:31) roam y -48
\i (00:43:31) roam x 16
\i (00:43:31) roam y -64
\i (00:43:32) roam y -32
\i (00:43:32) roam y -48
\i (00:43:32) roam y -16
\i (00:43:32) roam y -32
\i (00:43:32) roam y -32
\i (00:43:32) roam y -32
\i (00:43:32) roam y -16
\i (00:43:32) roam y -16
\i (00:43:32) roam y -16
\i (00:43:32) roam y 16
\i (00:43:32) roam x 32
\i (00:43:32) roam y 64
\i (00:43:32) roam y 80
\i (00:43:32) roam y 64
\i (00:43:32) roam y 32
\i (00:43:32) roam y 48
\i (00:43:32) roam end
\i (00:43:33) pick grid 3045.01 -1101.45
\t (00:43:33) last pick:  3045.00 -1101.00
\t (00:43:33) last pick:  3044.00 -1100.00
\i (00:43:33) roam start
\i (00:43:33) roam y 128
\i (00:43:33) roam y 112
\i (00:43:34) roam y 48
\i (00:43:34) roam y 64
\i (00:43:34) roam y 64
\i (00:43:34) roam y 80
\i (00:43:34) roam y 32
\i (00:43:34) roam y 64
\i (00:43:34) roam y 48
\i (00:43:34) roam y 48
\i (00:43:34) roam y 32
\i (00:43:34) roam x -16
\i (00:43:34) roam y 48
\i (00:43:34) roam y 32
\i (00:43:34) roam y 48
\i (00:43:34) roam y 32
\i (00:43:34) roam y 48
\i (00:43:34) roam x -16
\i (00:43:34) roam y 32
\i (00:43:34) roam y 16
\i (00:43:34) roam end
\i (00:43:35) zoom in 1 
\i (00:43:35) setwindow pcb
\i (00:43:35) zoom in 3060.50 -2698.99
\i (00:43:35) trapsize 387
\i (00:43:35) zoom in 1 
\i (00:43:35) setwindow pcb
\i (00:43:35) zoom in 3060.50 -2698.99
\i (00:43:35) trapsize 194
\i (00:43:38) pick grid 3063.21 -2700.15
\t (00:43:38) last pick:  3063.00 -2700.00
\i (00:43:39) prepopup 3052.37 -2605.63
\i (00:43:40) done 
\i (00:43:40) generaledit 
\i (00:43:40) zoom out 1 
\i (00:43:40) setwindow pcb
\i (00:43:40) zoom out 3052.37 -2605.63
\i (00:43:40) trapsize 387
\i (00:43:40) zoom out 1 
\i (00:43:40) setwindow pcb
\i (00:43:40) zoom out 3052.36 -2605.63
\i (00:43:40) trapsize 775
\i (00:43:40) roam start
\i (00:43:40) roam y -16
\i (00:43:41) roam y -240
\i (00:43:41) roam y -128
\i (00:43:41) roam y -96
\i (00:43:41) roam y -80
\i (00:43:41) roam y -16
\i (00:43:41) roam y -32
\i (00:43:41) roam y -32
\i (00:43:41) roam y 48
\i (00:43:41) roam y 48
\i (00:43:41) roam y 64
\i (00:43:41) roam y 96
\i (00:43:41) roam y 96
\i (00:43:41) roam y 96
\i (00:43:42) roam y 96
\i (00:43:42) roam y 80
\i (00:43:42) roam y 64
\i (00:43:42) roam y 48
\i (00:43:42) roam end
\i (00:43:42) zoom in 1 
\i (00:43:42) setwindow pcb
\i (00:43:42) zoom in 3075.61 -2712.94
\i (00:43:42) trapsize 387
\i (00:43:42) zoom in 1 
\i (00:43:42) setwindow pcb
\i (00:43:42) zoom in 3075.61 -2712.93
\i (00:43:42) trapsize 194
\i (00:43:42) zoom in 1 
\i (00:43:42) setwindow pcb
\i (00:43:42) zoom in 3075.62 -2712.93
\i (00:43:42) trapsize 97
\i (00:43:43) add connect 
\t (00:43:43) Pick first element.
\i (00:43:43) pick grid 3065.16 -2700.53
\t (00:43:43) last pick:  3065.00 -2701.00
\t (00:43:43) last pick:  3063.00 -2700.00
\t (00:43:43) last pick:  3063.00 -2700.00
\i (00:43:43) pick grid dbl 3065.16 -2700.53
\t (00:43:43) last pick:  3065.00 -2701.00
\t (00:43:43) C_VIA_045_020MM used for drill.
\i (00:43:44) setwindow cmgr
\i (00:43:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:43:44) No DRC errors detected.
\t (00:43:44) Pick first element.
\i (00:43:44) setwindow pcb
\i (00:43:44) prepopup 3065.16 -2700.53
\i (00:43:44) done 
\i (00:43:45) generaledit 
\i (00:43:45) zoom out 1 
\i (00:43:45) setwindow pcb
\i (00:43:45) zoom out 3065.16 -2700.72
\i (00:43:45) trapsize 194
\i (00:43:45) zoom out 1 
\i (00:43:45) setwindow pcb
\i (00:43:45) zoom out 3065.17 -2701.11
\i (00:43:45) trapsize 387
\i (00:43:45) zoom in 1 
\i (00:43:45) setwindow pcb
\i (00:43:45) zoom in 3065.17 -2706.54
\i (00:43:45) trapsize 194
\i (00:43:45) roam start
\i (00:43:45) roam y -112
\i (00:43:45) roam end
\i (00:43:45) zoom in 1 
\i (00:43:45) setwindow pcb
\i (00:43:45) zoom in 3066.72 -2653.28
\i (00:43:45) trapsize 97
\i (00:43:46) zoom in 1 
\i (00:43:46) setwindow pcb
\i (00:43:46) zoom in 3066.72 -2653.28
\i (00:43:46) trapsize 48
\i (00:43:46) add connect 
\t (00:43:46) Pick first element.
\i (00:43:48) pick grid 3083.76 -2649.70
\t (00:43:48) last pick:  3084.00 -2650.00
\t (00:43:48) last pick:  3082.00 -2650.00
\t (00:43:48) last pick:  3082.00 -2650.00
\i (00:43:48) pick grid dbl 3083.76 -2649.70
\t (00:43:48) last pick:  3084.00 -2650.00
\t (00:43:48) C_VIA_045_020MM used for drill.
\t (00:43:48) No DRC errors detected.
\i (00:43:48) mouse_pos 3066.24 -2650.28
\i (00:43:49) mouse_pos 3068.08 -2650.66
\i (00:43:50) prepopup 3089.28 -2650.95
\i (00:43:50) oops 
\t (00:43:50) last pick:  3082.00 -2650.00
\i (00:43:51) zoom out 1 
\i (00:43:51) setwindow pcb
\i (00:43:51) zoom out 3080.76 -2648.73
\i (00:43:51) trapsize 97
\i (00:43:51) zoom out 1 
\i (00:43:51) setwindow pcb
\i (00:43:51) zoom out 3080.76 -2648.72
\i (00:43:51) trapsize 194
\i (00:43:52) prepopup 3080.77 -2648.73
\i (00:43:52) oops 
\t (00:43:52) last pick:  3082.00 -2650.00
\t (00:43:52) Pick first element.
\i (00:43:53) prepopup 3062.17 -2648.73
\i (00:43:53) done 
\i (00:43:53) generaledit 
\i (00:43:54) zoom in 1 
\i (00:43:54) setwindow pcb
\i (00:43:54) zoom in 3068.37 -2647.18
\i (00:43:54) trapsize 97
\i (00:43:54) zoom in 1 
\i (00:43:54) setwindow pcb
\i (00:43:54) zoom in 3068.38 -2647.18
\i (00:43:54) trapsize 48
\i (00:43:54) add connect 
\t (00:43:54) Pick first element.
\i (00:43:55) zoom out 1 
\i (00:43:55) setwindow pcb
\i (00:43:55) zoom out 3064.51 -2649.60
\i (00:43:55) trapsize 97
\i (00:43:56) pick grid 3064.12 -2649.60
\t (00:43:56) last pick:  3064.00 -2650.00
\t (00:43:56) last pick:  3063.00 -2650.00
\i (00:43:56) setwindow cmgr
\i (00:43:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:43:56) Target Horizontal Line Segment is defined on TOP.
\t (00:43:56) last pick:  3063.00 -2650.00
\i (00:43:57) setwindow pcb
\i (00:43:57) zoom in 1 
\i (00:43:57) setwindow pcb
\i (00:43:57) zoom in 3081.36 -2649.99
\i (00:43:57) trapsize 48
\i (00:43:58) pick grid 3082.43 -2649.98
\t (00:43:58) last pick:  3082.00 -2650.00
\i (00:43:58) setwindow cmgr
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:43:58) No DRC errors detected.
\i (00:43:58) setwindow pcb
\i (00:43:58) pick grid dbl 3082.24 -2649.98
\t (00:43:58) last pick:  3082.00 -2650.00
\t (00:43:58) C_VIA_045_020MM used for drill.
\i (00:43:58) setwindow cmgr
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:43:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:43:58) No DRC errors detected.
\t (00:43:58) Pick first element.
\i (00:43:59) setwindow pcb
\i (00:43:59) done 
\i (00:43:59) generaledit 
\i (00:43:59) zoom out 1 
\i (00:43:59) setwindow pcb
\i (00:43:59) zoom out 3079.14 -2659.86
\i (00:43:59) trapsize 97
\i (00:43:59) roam start
\i (00:44:00) roam y -112
\i (00:44:00) roam y -96
\i (00:44:00) roam end
\i (00:44:00) add connect 
\t (00:44:00) Pick first element.
\i (00:44:01) pick grid 3044.08 -2626.16
\t (00:44:01) last pick:  3044.00 -2626.00
\t (00:44:01) last pick:  3044.00 -2625.75
\i (00:44:01) setwindow cmgr
\i (00:44:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:01) Target Via is defined from TOP to BOTTOM.
\t (00:44:01) last pick:  3044.00 -2625.75
\i (00:44:03) setwindow pcb
\i (00:44:03) pick grid 3062.67 -2625.58
\t (00:44:03) last pick:  3063.00 -2626.00
\i (00:44:03) setwindow cmgr
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:03) No DRC errors detected.
\t (00:44:03) last pick:  3063.00 -2625.75
\i (00:44:03) setwindow pcb
\i (00:44:03) pick grid dbl 3062.67 -2625.58
\t (00:44:03) last pick:  3063.00 -2626.00
\t (00:44:03) C_VIA_045_020MM used for drill.
\i (00:44:03) setwindow cmgr
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:03) No DRC errors detected.
\t (00:44:03) Pick first element.
\i (00:44:04) setwindow pcb
\i (00:44:04) done 
\i (00:44:04) generaledit 
\i (00:44:04) add connect 
\t (00:44:04) Pick first element.
\i (00:44:05) pick grid 3063.06 -2600.79
\t (00:44:05) last pick:  3063.00 -2601.00
\t (00:44:05) last pick:  3063.00 -2600.00
\i (00:44:05) setwindow cmgr
\i (00:44:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:05) Target Via is defined from TOP to BOTTOM.
\t (00:44:05) last pick:  3063.00 -2600.00
\i (00:44:06) setwindow pcb
\i (00:44:06) pick grid 3082.81 -2601.17
\t (00:44:06) last pick:  3083.00 -2601.00
\i (00:44:06) setwindow cmgr
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:06) No DRC errors detected.
\t (00:44:06) last pick:  3082.00 -2600.00
\i (00:44:06) setwindow pcb
\i (00:44:06) pick grid dbl 3082.81 -2600.98
\t (00:44:06) last pick:  3083.00 -2601.00
\t (00:44:06) C_VIA_045_020MM used for drill.
\i (00:44:06) setwindow cmgr
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:06) No DRC errors detected.
\t (00:44:06) Pick first element.
\i (00:44:06) setwindow pcb
\i (00:44:06) done 
\i (00:44:06) generaledit 
\i (00:44:07) roam start
\i (00:44:07) roam y -64
\i (00:44:07) roam y -176
\i (00:44:07) roam y -64
\i (00:44:07) roam end
\i (00:44:07) add connect 
\t (00:44:07) Pick first element.
\i (00:44:08) pick grid 3045.43 -2577.16
\t (00:44:08) last pick:  3045.00 -2577.00
\t (00:44:08) last pick:  3045.00 -2575.75
\i (00:44:08) setwindow cmgr
\i (00:44:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:08) Target Via is defined from TOP to BOTTOM.
\t (00:44:08) last pick:  3045.00 -2575.75
\i (00:44:09) setwindow pcb
\i (00:44:09) pick grid 3064.61 -2576.58
\t (00:44:09) last pick:  3065.00 -2577.00
\i (00:44:09) setwindow cmgr
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:09) No DRC errors detected.
\t (00:44:09) last pick:  3063.75 -2575.75
\i (00:44:09) setwindow pcb
\i (00:44:09) pick grid dbl 3064.80 -2576.58
\t (00:44:09) last pick:  3065.00 -2577.00
\t (00:44:09) C_VIA_045_020MM used for drill.
\i (00:44:09) setwindow cmgr
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:09) No DRC errors detected.
\t (00:44:09) Pick first element.
\i (00:44:09) setwindow pcb
\i (00:44:09) done 
\i (00:44:09) generaledit 
\i (00:44:09) add connect 
\t (00:44:10) Pick first element.
\i (00:44:10) pick grid 3059.57 -2551.98
\t (00:44:10) last pick:  3060.00 -2552.00
\t (00:44:10) last pick:  3061.00 -2550.00
\i (00:44:10) setwindow cmgr
\i (00:44:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:10) Target Via is defined from TOP to BOTTOM.
\t (00:44:10) last pick:  3061.00 -2550.00
\i (00:44:12) setwindow pcb
\i (00:44:12) pick grid 3081.65 -2551.59
\t (00:44:12) last pick:  3082.00 -2552.00
\i (00:44:12) setwindow cmgr
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:12) No DRC errors detected.
\t (00:44:12) last pick:  3080.00 -2550.00
\i (00:44:12) setwindow pcb
\i (00:44:12) pick grid dbl 3081.85 -2551.59
\t (00:44:12) last pick:  3082.00 -2552.00
\t (00:44:12) C_VIA_045_020MM used for drill.
\i (00:44:12) setwindow cmgr
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:12) No DRC errors detected.
\t (00:44:12) Pick first element.
\i (00:44:12) setwindow pcb
\i (00:44:12) roam start
\i (00:44:12) roam y -112
\i (00:44:12) roam y -96
\i (00:44:12) roam x 16
\i (00:44:12) roam y -96
\i (00:44:12) roam x 16
\i (00:44:12) roam y -80
\i (00:44:12) roam end
\i (00:44:13) add connect 
\t (00:44:13) Pick first element.
\i (00:44:13) pick grid 3045.20 -2525.26
\t (00:44:13) last pick:  3045.00 -2525.00
\t (00:44:13) last pick:  3045.00 -2525.75
\i (00:44:13) setwindow cmgr
\i (00:44:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:13) Target Via is defined from TOP to BOTTOM.
\t (00:44:13) last pick:  3045.00 -2525.75
\i (00:44:14) setwindow pcb
\i (00:44:14) pick grid 3064.57 -2526.61
\t (00:44:14) last pick:  3065.00 -2527.00
\i (00:44:14) setwindow cmgr
\i (00:44:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:15) No DRC errors detected.
\t (00:44:15) last pick:  3063.75 -2525.75
\i (00:44:15) setwindow pcb
\i (00:44:15) pick grid dbl 3064.57 -2526.61
\t (00:44:15) last pick:  3065.00 -2527.00
\t (00:44:15) C_VIA_045_020MM used for drill.
\i (00:44:15) setwindow cmgr
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:15) No DRC errors detected.
\t (00:44:15) Pick first element.
\i (00:44:15) setwindow pcb
\i (00:44:15) add connect 
\t (00:44:15) Pick first element.
\i (00:44:15) pick grid 3062.25 -2500.66
\t (00:44:15) last pick:  3062.00 -2501.00
\t (00:44:15) last pick:  3062.00 -2500.00
\i (00:44:15) setwindow cmgr
\i (00:44:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:15) Target Via is defined from TOP to BOTTOM.
\t (00:44:15) last pick:  3062.00 -2500.00
\i (00:44:17) setwindow pcb
\i (00:44:17) pick grid 3080.65 -2500.27
\t (00:44:17) last pick:  3081.00 -2500.00
\i (00:44:17) setwindow cmgr
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:17) No DRC errors detected.
\i (00:44:17) setwindow pcb
\i (00:44:17) pick grid dbl 3080.84 -2500.08
\t (00:44:17) last pick:  3081.00 -2500.00
\t (00:44:17) C_VIA_045_020MM used for drill.
\i (00:44:17) setwindow cmgr
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:17) No DRC errors detected.
\t (00:44:17) Pick first element.
\i (00:44:17) setwindow pcb
\i (00:44:17) add connect 
\t (00:44:17) Pick first element.
\i (00:44:18) pick grid 3047.52 -2474.70
\t (00:44:18) last pick:  3048.00 -2475.00
\t (00:44:18) last pick:  3045.00 -2473.00
\i (00:44:18) setwindow cmgr
\i (00:44:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:18) Target Via is defined from TOP to BOTTOM.
\t (00:44:18) last pick:  3045.00 -2473.00
\i (00:44:19) setwindow pcb
\i (00:44:19) pick grid 3066.51 -2471.99
\t (00:44:19) last pick:  3067.00 -2472.00
\i (00:44:19) setwindow cmgr
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:19) No DRC errors detected.
\t (00:44:19) last pick:  3066.00 -2473.00
\i (00:44:19) setwindow pcb
\i (00:44:19) pick grid dbl 3066.70 -2471.99
\t (00:44:19) last pick:  3067.00 -2472.00
\t (00:44:19) C_VIA_045_020MM used for drill.
\i (00:44:19) setwindow cmgr
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:44:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:44:19) No DRC errors detected.
\t (00:44:19) Pick first element.
\i (00:44:19) setwindow pcb
\i (00:44:19) done 
\i (00:44:19) generaledit 
\i (00:44:20) zoom out 1 
\i (00:44:20) setwindow pcb
\i (00:44:20) zoom out 3063.79 -2486.32
\i (00:44:20) trapsize 194
\i (00:44:20) zoom out 1 
\i (00:44:20) setwindow pcb
\i (00:44:20) zoom out 3063.80 -2486.72
\i (00:44:20) trapsize 387
\i (00:44:21) zoom out 1 
\i (00:44:21) setwindow pcb
\i (00:44:21) zoom out 3059.15 -2492.91
\i (00:44:21) trapsize 775
\i (00:44:21) zoom out 1 
\i (00:44:21) setwindow pcb
\i (00:44:21) zoom out 3059.15 -2492.91
\i (00:44:21) trapsize 1550
\i (00:45:00) roam start
\i (00:45:00) roam x 16
\i (00:45:00) roam y -96
\i (00:45:00) roam y -48
\i (00:45:00) roam x 16
\i (00:45:00) roam y -48
\i (00:45:00) roam x 16
\i (00:45:00) roam y -48
\i (00:45:00) roam x 16
\i (00:45:00) roam y -48
\i (00:45:00) roam y -32
\i (00:45:00) roam end
\i (00:45:01) zoom out 1 
\i (00:45:01) setwindow pcb
\i (00:45:01) zoom out 3032.61 -1609.69
\i (00:45:01) trapsize 3099
\i (00:45:05) roam start
\i (00:45:05) roam y -32
\i (00:45:05) roam end
\i (00:55:26) pick grid 3586.85 -2130.33
\t (00:55:26) last pick:  3587.00 -2130.00
\i (00:55:27) zoom in 1 
\i (00:55:27) setwindow pcb
\i (00:55:27) zoom in 3022.84 -1950.59
\i (00:55:27) trapsize 1550
\i (00:55:27) zoom in 1 
\i (00:55:27) setwindow pcb
\i (00:55:27) zoom in 3022.84 -1950.59
\i (00:55:27) trapsize 775
\i (00:55:27) zoom in 1 
\i (00:55:27) setwindow pcb
\i (00:55:27) zoom in 3022.84 -1950.58
\i (00:55:27) trapsize 387
\i (00:55:27) zoom in 1 
\i (00:55:27) setwindow pcb
\i (00:55:27) zoom in 3018.97 -1949.81
\i (00:55:27) trapsize 194
\i (00:55:27) roam start
\i (00:55:27) roam x -240
\i (00:55:27) roam y -128
\i (00:55:27) roam x -128
\i (00:55:27) roam y -64
\i (00:55:27) roam x -64
\i (00:55:27) roam y -32
\i (00:55:27) roam end
\i (00:55:28) zoom out 1 
\i (00:55:28) setwindow pcb
\i (00:55:28) zoom out 2781.59 -1845.99
\i (00:55:28) trapsize 387
\i (00:55:29) zoom out 1 
\i (00:55:29) setwindow pcb
\i (00:55:29) zoom out 2837.38 -1815.00
\i (00:55:29) trapsize 775
\i (00:55:30) zoom in 1 
\i (00:55:30) setwindow pcb
\i (00:55:30) zoom in 2801.74 -1850.64
\i (00:55:30) trapsize 387
\i (00:55:30) zoom out 1 
\i (00:55:30) setwindow pcb
\i (00:55:30) zoom out 2774.62 -1892.47
\i (00:55:30) trapsize 775
\i (00:55:31) add connect 
\t (00:55:31) Pick first element.
\i (00:55:32) pick grid 2700.25 -2076.87
\t (00:55:32) last pick:  2700.00 -2077.00
\t (00:55:32) last pick:  2703.00 -2070.00
\i (00:55:32) setwindow cmgr
\i (00:55:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:32) Target Symbol Pin is defined on TOP.
\t (00:55:32) last pick:  2703.00 -2070.00
\i (00:55:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:33) setwindow pcb
\i (00:55:33) pick grid 2663.06 -1921.92
\t (00:55:33) last pick:  2663.00 -1922.00
\i (00:55:33) setwindow cmgr
\i (00:55:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:33) No DRC errors detected.
\i (00:55:33) setwindow pcb
\i (00:55:33) mouse_pos 2732.79 -1469.46
\i (00:55:34) mouse_pos 2743.63 -1357.90
\i (00:55:34) mouse_pos 2742.08 -1351.70
\i (00:55:34) pick grid 2740.54 -1345.50
\t (00:55:34) last pick:  2741.00 -1345.00
\i (00:55:34) setwindow cmgr
\i (00:55:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:34) No DRC errors detected.
\t (00:55:34) Pick first element.
\i (00:55:35) setwindow pcb
\i (00:55:35) zoom in 1 
\i (00:55:35) setwindow pcb
\i (00:55:35) zoom in 2726.59 -2107.86
\i (00:55:35) trapsize 387
\i (00:55:35) add connect 
\t (00:55:35) Pick first element.
\i (00:55:35) pick grid 2726.59 -2105.53
\t (00:55:35) last pick:  2727.00 -2106.00
\t (00:55:35) last pick:  2731.00 -2100.00
\i (00:55:35) setwindow cmgr
\i (00:55:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:35) Target Symbol Pin is defined on TOP.
\t (00:55:35) last pick:  2731.00 -2100.00
\i (00:55:36) setwindow pcb
\i (00:55:36) mouse_pos 2728.92 -2092.36
\i (00:55:36) mouse_pos 2728.92 -2088.49
\i (00:55:37) pick grid 2690.18 -1912.62
\t (00:55:37) last pick:  2690.00 -1913.00
\i (00:55:37) setwindow cmgr
\i (00:55:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:37) No DRC errors detected.
\i (00:55:37) setwindow pcb
\i (00:55:37) roam start
\i (00:55:37) roam x 16
\i (00:55:37) roam y -96
\i (00:55:37) roam x 32
\i (00:55:37) roam y -64
\i (00:55:37) roam x 32
\i (00:55:37) roam y -80
\i (00:55:37) mouse_pos 2771.52 -1683.29
\i (00:55:38) roam x 32
\i (00:55:38) roam y -64
\i (00:55:38) mouse_pos 2796.32 -1633.71
\i (00:55:38) roam x 16
\i (00:55:38) roam y -80
\i (00:55:38) roam x 32
\i (00:55:38) roam y -96
\i (00:55:38) roam x 16
\i (00:55:38) roam y -128
\i (00:55:38) roam y -80
\i (00:55:38) mouse_pos 2845.90 -1336.20
\i (00:55:38) roam end
\i (00:55:38) mouse_pos 2839.70 -1331.55
\i (00:55:38) mouse_pos 2813.36 -1321.48
\i (00:55:38) mouse_pos 2793.99 -1320.71
\i (00:55:38) mouse_pos 2769.97 -1329.23
\i (00:55:38) mouse_pos 2769.97 -1338.53
\i (00:55:38) mouse_pos 2763.78 -1357.12
\i (00:55:39) pick grid 2761.45 -1366.42
\t (00:55:39) last pick:  2761.00 -1366.00
\i (00:55:39) setwindow cmgr
\i (00:55:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:39) No DRC errors detected.
\i (00:55:39) setwindow pcb
\i (00:55:39) mouse_pos 2757.58 -1336.98
\i (00:55:40) pick grid 2752.93 -1326.13
\t (00:55:40) last pick:  2753.00 -1326.00
\i (00:55:40) setwindow cmgr
\i (00:55:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:40) No DRC errors detected.
\t (00:55:40) Pick first element.
\i (00:55:40) setwindow pcb
\i (00:55:40) prepopup 2788.57 -1332.33
\i (00:55:40) done 
\i (00:55:40) generaledit 
\i (00:55:41) roam start
\i (00:55:41) roam y 32
\i (00:55:41) roam y 80
\i (00:55:41) roam y 128
\i (00:55:41) roam x -32
\i (00:55:41) roam y 80
\i (00:55:41) roam x -16
\i (00:55:41) roam y 64
\i (00:55:41) roam end
\i (00:55:42) zoom out 1 
\i (00:55:42) setwindow pcb
\i (00:55:42) zoom out 2811.03 -1612.79
\i (00:55:42) trapsize 775
\i (00:55:42) add connect 
\t (00:55:42) Pick first element.
\i (00:55:43) pick grid 2834.28 -1434.60
\t (00:55:43) last pick:  2834.00 -1435.00
\t (00:55:43) last pick:  2833.99 -1435.01
\i (00:55:43) setwindow cmgr
\i (00:55:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:43) Target Symbol Pin is defined on TOP.
\t (00:55:43) last pick:  2833.99 -1435.01
\i (00:55:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:44) setwindow pcb
\i (00:55:44) pick grid 2769.20 -1522.92
\t (00:55:44) last pick:  2769.00 -1523.00
\i (00:55:44) setwindow cmgr
\i (00:55:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:44) No DRC errors detected.
\i (00:55:44) setwindow pcb
\i (00:55:44) mouse_pos 2806.39 -1698.02
\i (00:55:44) mouse_pos 2809.49 -1715.06
\i (00:55:44) mouse_pos 2811.04 -1727.46
\i (00:55:44) mouse_pos 2814.14 -1741.40
\i (00:55:44) mouse_pos 2815.69 -1752.25
\i (00:55:44) mouse_pos 2820.34 -1766.20
\i (00:55:44) mouse_pos 2824.98 -1789.44
\i (00:55:44) mouse_pos 2828.08 -1798.74
\i (00:55:44) mouse_pos 2828.08 -1798.74
\i (00:55:44) mouse_pos 2832.73 -1809.58
\i (00:55:44) mouse_pos 2834.28 -1815.78
\i (00:55:44) mouse_pos 2837.38 -1826.63
\i (00:55:44) mouse_pos 2840.48 -1839.02
\i (00:55:44) mouse_pos 2843.58 -1856.07
\i (00:55:44) mouse_pos 2846.68 -1873.11
\i (00:55:44) mouse_pos 2849.78 -1894.81
\i (00:55:44) mouse_pos 2849.78 -1907.20
\i (00:55:44) mouse_pos 2849.78 -1921.15
\i (00:55:44) mouse_pos 2849.78 -1939.74
\i (00:55:44) mouse_pos 2849.78 -1962.98
\i (00:55:44) mouse_pos 2832.73 -2051.30
\i (00:55:44) mouse_pos 2809.49 -2091.59
\i (00:55:44) mouse_pos 2811.04 -2138.08
\i (00:55:45) pick grid 2818.79 -2152.02
\t (00:55:45) last pick:  2819.00 -2152.00
\i (00:55:45) setwindow cmgr
\i (00:55:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:45) No DRC errors detected.
\t (00:55:45) Pick first element.
\i (00:55:45) setwindow pcb
\i (00:55:45) add connect 
\t (00:55:46) Pick first element.
\i (00:55:46) pick grid 2859.07 -1453.20
\t (00:55:46) last pick:  2859.00 -1453.00
\t (00:55:46) last pick:  2855.00 -1460.00
\i (00:55:46) setwindow cmgr
\i (00:55:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:46) Target Symbol Pin is defined on TOP.
\t (00:55:46) last pick:  2855.00 -1460.00
\i (00:55:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:46) setwindow pcb
\i (00:55:46) mouse_pos 2843.58 -1493.48
\i (00:55:46) mouse_pos 2842.03 -1495.03
\i (00:55:47) pick grid 2800.19 -1529.12
\t (00:55:47) last pick:  2800.00 -1529.00
\i (00:55:47) setwindow cmgr
\i (00:55:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:47) No DRC errors detected.
\i (00:55:47) setwindow pcb
\i (00:55:47) mouse_pos 2823.44 -1693.37
\i (00:55:47) mouse_pos 2824.98 -1722.81
\i (00:55:47) mouse_pos 2828.08 -1738.31
\i (00:55:47) mouse_pos 2829.63 -1752.25
\i (00:55:47) mouse_pos 2832.73 -1763.10
\i (00:55:47) mouse_pos 2832.73 -1775.49
\i (00:55:47) mouse_pos 2832.73 -1789.44
\i (00:55:47) mouse_pos 2832.73 -1798.74
\i (00:55:47) mouse_pos 2832.73 -1808.03
\i (00:55:47) mouse_pos 2832.73 -1821.98
\i (00:55:47) mouse_pos 2832.73 -1831.28
\i (00:55:47) mouse_pos 2832.73 -1840.57
\i (00:55:47) mouse_pos 2837.38 -1856.07
\i (00:55:47) mouse_pos 2837.38 -1866.91
\i (00:55:47) mouse_pos 2840.48 -1880.86
\i (00:55:47) mouse_pos 2840.48 -1883.96
\i (00:55:47) mouse_pos 2848.23 -1910.30
\i (00:55:47) mouse_pos 2855.97 -1931.99
\i (00:55:47) mouse_pos 2862.17 -1945.94
\i (00:55:47) mouse_pos 2866.82 -1959.88
\i (00:55:47) mouse_pos 2871.47 -1969.18
\i (00:55:47) mouse_pos 2874.57 -1983.13
\i (00:55:47) mouse_pos 2886.96 -2111.74
\i (00:55:47) mouse_pos 2886.96 -2124.13
\i (00:55:47) mouse_pos 2888.51 -2133.43
\i (00:55:48) mouse_pos 2883.87 -2152.02
\i (00:55:48) mouse_pos 2863.72 -2141.18
\i (00:55:48) mouse_pos 2863.72 -2139.63
\i (00:55:48) mouse_pos 2860.62 -2138.08
\i (00:55:48) mouse_pos 2860.62 -2136.53
\i (00:55:48) mouse_pos 2859.07 -2136.53
\i (00:55:48) mouse_pos 2857.52 -2136.53
\i (00:55:48) mouse_pos 2855.97 -2136.53
\i (00:55:48) mouse_pos 2854.43 -2136.53
\i (00:55:48) mouse_pos 2854.43 -2138.08
\i (00:55:48) mouse_pos 2854.43 -2139.63
\i (00:55:48) mouse_pos 2854.43 -2141.18
\i (00:55:48) mouse_pos 2854.43 -2142.73
\i (00:55:48) mouse_pos 2854.43 -2144.27
\i (00:55:48) mouse_pos 2854.43 -2145.82
\i (00:55:48) mouse_pos 2854.43 -2147.37
\i (00:55:48) mouse_pos 2854.43 -2147.37
\i (00:55:48) mouse_pos 2854.43 -2148.92
\i (00:55:49) pick grid 2865.27 -2158.22
\t (00:55:49) last pick:  2865.00 -2158.00
\i (00:55:49) setwindow cmgr
\i (00:55:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:49) DRC error(s) created.
\t (00:55:49) Pick first element.
\i (00:55:50) setwindow pcb
\i (00:55:50) done 
\i (00:55:50) generaledit 
\i (00:55:50) zoom out 1 
\i (00:55:50) setwindow pcb
\i (00:55:50) zoom out 2800.19 -1918.05
\i (00:55:50) trapsize 1550
\i (00:55:50) zoom in 1 
\i (00:55:50) setwindow pcb
\i (00:55:50) zoom in 2725.82 -1911.85
\i (00:55:50) trapsize 775
\i (00:55:50) zoom in 1 
\i (00:55:50) setwindow pcb
\i (00:55:50) zoom in 2725.82 -1911.85
\i (00:55:50) trapsize 387
\i (00:55:51) slide 
\t (00:55:51) Pick element to slide.
\i (00:55:52) add connect 
\t (00:55:52) Pick first element.
\i (00:55:52) pick grid 2769.21 -1982.35
\t (00:55:52) last pick:  2769.00 -1982.00
\i (00:55:52) setwindow cmgr
\i (00:55:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:52) last pick:  3063.00 -2700.00
\i (00:55:53) setwindow pcb
\i (00:55:53) prepopup 2743.65 -1927.34
\i (00:55:53) done 
\i (00:55:53) generaledit 
\i (00:55:54) add connect 
\t (00:55:54) Pick first element.
\i (00:55:55) pick grid 2772.31 -2017.22
\t (00:55:55) last pick:  2772.00 -2017.00
\t (00:55:55) last pick:  2769.00 -2017.00
\i (00:55:55) setwindow cmgr
\i (00:55:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:55) Target Symbol Pin is defined on TOP.
\t (00:55:55) last pick:  2769.00 -2017.00
\i (00:55:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:56) setwindow pcb
\i (00:55:56) pick grid 2739.00 -1914.17
\t (00:55:56) last pick:  2739.00 -1914.00
\i (00:55:56) setwindow cmgr
\i (00:55:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:56) No DRC errors detected.
\i (00:55:56) setwindow pcb
\i (00:55:56) roam start
\i (00:55:56) roam x 16
\i (00:55:56) roam y -112
\i (00:55:56) roam y -128
\i (00:55:56) roam x 64
\i (00:55:56) roam y -256
\i (00:55:56) mouse_pos 2804.84 -1486.50
\i (00:55:57) roam x 16
\i (00:55:57) roam y -128
\i (00:55:57) mouse_pos 2817.23 -1387.34
\i (00:55:57) roam x 16
\i (00:55:57) roam y -80
\i (00:55:57) mouse_pos 2829.63 -1325.36
\i (00:55:57) roam end
\i (00:55:57) mouse_pos 2828.86 -1319.94
\i (00:55:57) mouse_pos 2813.36 -1334.66
\i (00:55:57) mouse_pos 2807.94 -1351.70
\i (00:55:58) pick grid 2790.12 -1384.24
\t (00:55:58) last pick:  2790.00 -1384.00
\i (00:55:58) setwindow cmgr
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:58) No DRC errors detected.
\i (00:55:58) setwindow pcb
\i (00:55:58) mouse_pos 2798.64 -1333.11
\i (00:55:58) pick grid 2803.29 -1325.36
\t (00:55:58) last pick:  2803.00 -1325.00
\i (00:55:58) setwindow cmgr
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:55:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:55:58) No DRC errors detected.
\t (00:55:58) Pick first element.
\i (00:55:59) setwindow pcb
\i (00:55:59) roam start
\i (00:55:59) roam y 128
\i (00:55:59) roam end
\i (00:56:00) slide 
\t (00:56:00) Pick element to slide.
\i (00:56:00) pick grid 2832.73 -1464.04
\t (00:56:00) last pick:  2833.00 -1464.00
\t (00:56:00) last pick:  2830.34 -1461.66
\t (00:56:00) Waiting for the destination pick.
\i (00:56:01) pick grid 2797.09 -1416.00
\t (00:56:01) last pick:  2797.00 -1416.00
\t (00:56:01) No DRC errors detected.
\t (00:56:01) Pick another element to slide.
\i (00:56:01) slide 
\t (00:56:02) Pick element to slide.
\i (00:56:02) pick grid 2845.13 -1488.05
\t (00:56:02) last pick:  2845.00 -1488.00
\t (00:56:02) last pick:  2843.04 -1485.96
\t (00:56:02) Waiting for the destination pick.
\i (00:56:03) pick grid 2847.45 -1464.04
\t (00:56:03) last pick:  2847.00 -1464.00
\t (00:56:03) No DRC errors detected.
\t (00:56:03) Pick another element to slide.
\i (00:56:03) slide 
\t (00:56:03) Pick element to slide.
\i (00:56:04) pick grid 2873.79 -1405.15
\t (00:56:04) last pick:  2874.00 -1405.00
\t (00:56:04) last pick:  2869.00 -1400.00
\t (00:56:04) Waiting for the destination pick.
\i (00:56:05) pick grid 2813.36 -1398.96
\t (00:56:05) last pick:  2813.00 -1399.00
\t (00:56:05) No DRC errors detected.
\t (00:56:05) Pick another element to slide.
\i (00:56:05) slide 
\t (00:56:06) Pick element to slide.
\i (00:56:06) pick grid 2856.75 -1455.51
\t (00:56:06) last pick:  2857.00 -1456.00
\t (00:56:06) last pick:  2858.12 -1456.88
\t (00:56:06) Waiting for the destination pick.
\i (00:56:07) pick grid 2818.01 -1445.44
\t (00:56:07) last pick:  2818.00 -1445.00
\t (00:56:07) No DRC errors detected.
\t (00:56:07) Pick another element to slide.
\i (00:56:07) slide 
\t (00:56:07) Pick element to slide.
\i (00:56:08) pick grid 2880.77 -1371.06
\t (00:56:08) last pick:  2881.00 -1371.00
\t (00:56:08) last pick:  2886.05 -1371.06
\t (00:56:08) Waiting for the destination pick.
\i (00:56:08) pick grid 2872.24 -1371.06
\t (00:56:08) last pick:  2872.00 -1371.00
\t (00:56:08) No DRC errors detected.
\t (00:56:08) Pick another element to slide.
\i (00:56:08) prepopup 2855.97 -1384.24
\i (00:56:09) done 
\i (00:56:09) generaledit 
\i (00:56:10) zoom out 1 
\i (00:56:10) setwindow pcb
\i (00:56:10) zoom out 2813.36 -1402.06
\i (00:56:10) trapsize 775
\i (00:56:10) zoom out 1 
\i (00:56:10) setwindow pcb
\i (00:56:10) zoom out 2813.36 -1402.05
\i (00:56:10) trapsize 1550
\i (00:56:11) zoom in 1 
\i (00:56:11) setwindow pcb
\i (00:56:11) zoom in 2791.68 -1367.96
\i (00:56:11) trapsize 775
\i (00:56:12) add connect 
\t (00:56:12) Pick first element.
\i (00:56:12) pick grid 2821.12 -1400.50
\t (00:56:12) last pick:  2821.00 -1400.00
\t (00:56:12) last pick:  2813.00 -1400.00
\i (00:56:12) setwindow cmgr
\i (00:56:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:12) Target Symbol Pin is defined on TOP.
\t (00:56:12) last pick:  2813.00 -1400.00
\i (00:56:13) setwindow pcb
\i (00:56:13) zoom out 1 
\i (00:56:13) setwindow pcb
\i (00:56:13) zoom out 2821.12 -1352.46
\i (00:56:13) trapsize 1550
\i (00:56:13) zoom out 1 
\i (00:56:13) setwindow pcb
\i (00:56:13) zoom out 2821.12 -1352.46
\i (00:56:13) trapsize 3099
\i (00:56:14) mouse_pos 1541.51 -1352.46
\i (00:56:14) mouse_pos 2204.70 -1426.84
\i (00:56:14) mouse_pos 2279.08 -1426.84
\i (00:56:14) mouse_pos 2303.87 -1426.84
\i (00:56:14) mouse_pos 2347.25 -1426.84
\i (00:56:14) mouse_pos 2632.36 -1426.84
\i (00:56:14) mouse_pos 2681.95 -1426.84
\i (00:56:14) mouse_pos 2719.13 -1426.84
\i (00:56:14) zoom in 1 
\i (00:56:14) setwindow pcb
\i (00:56:14) zoom in 2762.52 -1414.44
\i (00:56:14) trapsize 1550
\i (00:56:15) zoom in 1 
\i (00:56:15) setwindow pcb
\i (00:56:15) zoom in 2762.52 -1414.44
\i (00:56:15) trapsize 775
\i (00:56:15) zoom in 1 
\i (00:56:15) setwindow pcb
\i (00:56:15) zoom in 2762.52 -1414.44
\i (00:56:15) trapsize 387
\i (00:56:15) mouse_pos 2771.82 -1413.66
\i (00:56:15) mouse_pos 2789.64 -1413.66
\i (00:56:15) mouse_pos 2809.78 -1413.66
\i (00:56:16) prepopup 2831.48 -1384.99
\i (00:56:16) done 
\i (00:56:16) generaledit 
\i (00:56:17) zoom out 1 
\i (00:56:17) setwindow pcb
\i (00:56:17) zoom out 2817.53 -1386.54
\i (00:56:17) trapsize 775
\i (00:56:19) pick grid 2820.63 -1375.70
\t (00:56:19) last pick:  2821.00 -1376.00
\i (00:56:20) delete 
\i (00:56:21) pick grid 2777.25 -1380.35
\t (00:56:21) last pick:  2777.00 -1380.00
\t (00:56:21) Connect Line "Dq14, Etch/Bottom"
\i (00:56:21) setwindow cmgr
\i (00:56:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:21) setwindow pcb
\i (00:56:21) pick grid 2808.24 -1366.40
\t (00:56:21) last pick:  2808.00 -1366.00
\i (00:56:23) roam start
\i (00:56:23) roam x -16
\i (00:56:23) roam y 96
\i (00:56:23) roam x -16
\i (00:56:23) roam y 80
\i (00:56:23) roam end
\i (00:56:23) zoom in 1 
\i (00:56:23) setwindow pcb
\i (00:56:23) zoom in 2719.62 -1877.75
\i (00:56:23) trapsize 387
\i (00:56:24) add connect 
\t (00:56:24) Pick first element.
\i (00:56:25) add connect 
\t (00:56:25) Pick first element.
\i (00:56:26) pick grid 2770.76 -2021.08
\t (00:56:26) last pick:  2771.00 -2021.00
\t (00:56:26) last pick:  2769.00 -2021.00
\i (00:56:26) setwindow cmgr
\i (00:56:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:26) Target Symbol Pin is defined on TOP.
\t (00:56:26) last pick:  2769.00 -2021.00
\i (00:56:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:27) setwindow pcb
\i (00:56:27) pick grid 2743.64 -1921.91
\t (00:56:27) last pick:  2744.00 -1922.00
\i (00:56:27) setwindow cmgr
\i (00:56:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:27) No DRC errors detected.
\i (00:56:27) setwindow pcb
\i (00:56:27) roam start
\i (00:56:27) roam y -160
\i (00:56:27) roam y -128
\i (00:56:27) roam x 32
\i (00:56:27) roam y -128
\i (00:56:27) mouse_pos 2768.42 -1515.95
\i (00:56:27) roam y -48
\i (00:56:27) roam y -32
\i (00:56:27) roam end
\i (00:56:27) mouse_pos 2768.42 -1440.02
\i (00:56:28) pick grid 2776.17 -1440.80
\t (00:56:28) last pick:  2776.00 -1441.00
\i (00:56:28) setwindow cmgr
\i (00:56:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:28) No DRC errors detected.
\t (00:56:28) Pick first element.
\i (00:56:28) setwindow pcb
\i (00:56:28) roam start
\i (00:56:28) roam x 16
\i (00:56:28) roam y -80
\i (00:56:28) roam x 32
\i (00:56:28) roam y -80
\i (00:56:28) roam end
\i (00:56:28) add connect 
\t (00:56:29) Pick first element.
\i (00:56:29) pick grid 2815.68 -1392.76
\t (00:56:29) last pick:  2816.00 -1393.00
\t (00:56:29) last pick:  2813.00 -1400.00
\i (00:56:29) setwindow cmgr
\i (00:56:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:29) Target Via is defined from TOP to BOTTOM.
\t (00:56:29) last pick:  2813.00 -1400.00
\i (00:56:30) setwindow pcb
\i (00:56:30) pick grid 2791.67 -1319.94
\t (00:56:30) last pick:  2792.00 -1320.00
\i (00:56:30) setwindow cmgr
\i (00:56:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:30) No DRC errors detected.
\i (00:56:30) setwindow pcb
\i (00:56:30) zoom out 1 
\i (00:56:30) setwindow pcb
\i (00:56:30) zoom out 2790.12 -1319.16
\i (00:56:30) trapsize 775
\i (00:56:30) mouse_pos 2811.81 -1331.56
\i (00:56:30) mouse_pos 2816.46 -1328.46
\i (00:56:30) roam start
\i (00:56:30) roam x 32
\i (00:56:30) roam y -128
\i (00:56:31) roam y -48
\i (00:56:31) roam end
\i (00:56:31) mouse_pos 2848.22 -1073.57
\i (00:56:31) mouse_pos 2824.98 -1113.85
\i (00:56:31) zoom in 1 
\i (00:56:31) setwindow pcb
\i (00:56:31) zoom in 2792.44 -1203.73
\i (00:56:31) trapsize 387
\i (00:56:32) mouse_pos 2806.39 -1333.88
\i (00:56:32) pick grid 2808.71 -1346.28
\t (00:56:32) last pick:  2809.00 -1346.00
\i (00:56:32) setwindow cmgr
\i (00:56:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:32) No DRC errors detected.
\t (00:56:32) last pick:  2813.00 -1341.00
\i (00:56:33) setwindow pcb
\i (00:56:33) pick grid 2797.09 -1302.12
\t (00:56:33) last pick:  2797.00 -1302.00
\i (00:56:33) setwindow cmgr
\i (00:56:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:33) No DRC errors detected.
\i (00:56:33) setwindow pcb
\i (00:56:33) roam start
\i (00:56:33) roam y -144
\i (00:56:33) roam y -240
\i (00:56:33) roam y -96
\i (00:56:33) roam y -64
\i (00:56:33) roam y -32
\i (00:56:33) roam end
\i (00:56:34) mouse_pos 2809.49 -611.81
\i (00:56:34) pick grid 2809.49 -603.29
\t (00:56:34) last pick:  2809.00 -603.00
\i (00:56:34) setwindow cmgr
\i (00:56:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:34) No DRC errors detected.
\t (00:56:34) Pick first element.
\i (00:56:35) setwindow pcb
\i (00:56:35) done 
\i (00:56:35) generaledit 
\i (00:56:35) roam start
\i (00:56:35) roam x -16
\i (00:56:35) roam y 64
\i (00:56:35) roam end
\i (00:56:35) slide 
\t (00:56:35) Pick element to slide.
\i (00:56:36) pick grid 2798.64 -693.93
\t (00:56:36) last pick:  2799.00 -694.00
\t (00:56:36) last pick:  2797.00 -693.93
\t (00:56:36) Waiting for the destination pick.
\i (00:56:36) pick grid 2802.51 -693.93
\t (00:56:36) last pick:  2803.00 -694.00
\t (00:56:36) No DRC errors detected.
\t (00:56:36) Pick another element to slide.
\i (00:56:36) done 
\i (00:56:36) generaledit 
\i (00:56:36) zoom out 1 
\i (00:56:36) setwindow pcb
\i (00:56:36) zoom out 2800.96 -693.16
\i (00:56:36) trapsize 775
\i (00:56:37) roam start
\i (00:56:37) roam y 96
\i (00:56:37) roam x -16
\i (00:56:37) roam y 80
\i (00:56:37) roam x -16
\i (00:56:37) roam y 64
\i (00:56:37) roam y 16
\i (00:56:37) roam x -16
\i (00:56:37) roam y 48
\i (00:56:37) roam x -16
\i (00:56:37) roam y 48
\i (00:56:37) roam y 32
\i (00:56:37) roam x -16
\i (00:56:37) roam y 32
\i (00:56:37) roam y 16
\i (00:56:37) roam x -16
\i (00:56:37) roam y 48
\i (00:56:37) roam y 48
\i (00:56:37) roam y 32
\i (00:56:37) roam y 48
\i (00:56:37) roam y 32
\i (00:56:38) roam end
\i (00:56:38) roam start
\i (00:56:38) roam x 16
\i (00:56:38) roam y 16
\i (00:56:38) roam x 64
\i (00:56:38) roam y 96
\i (00:56:38) roam end
\i (00:56:38) zoom in 1 
\i (00:56:38) setwindow pcb
\i (00:56:38) zoom in 2776.95 -1949.03
\i (00:56:38) trapsize 387
\i (00:56:38) zoom in 1 
\i (00:56:39) setwindow pcb
\i (00:56:39) zoom in 2773.85 -1952.90
\i (00:56:39) trapsize 194
\i (00:56:39) zoom in 1 
\i (00:56:39) setwindow pcb
\i (00:56:39) zoom in 2773.46 -1953.28
\i (00:56:39) trapsize 97
\i (00:56:39) zoom in 1 
\i (00:56:39) setwindow pcb
\i (00:56:39) zoom in 2773.46 -1953.28
\i (00:56:39) trapsize 48
\i (00:56:39) zoom out 1 
\i (00:56:39) setwindow pcb
\i (00:56:39) zoom out 2773.46 -1953.18
\i (00:56:39) trapsize 97
\i (00:56:39) zoom out 1 
\i (00:56:39) setwindow pcb
\i (00:56:39) zoom out 2773.46 -1952.99
\i (00:56:39) trapsize 194
\i (00:56:40) zoom in 1 
\i (00:56:40) setwindow pcb
\i (00:56:40) zoom in 2753.32 -1943.70
\i (00:56:40) trapsize 97
\i (00:56:40) slide 
\t (00:56:40) Pick element to slide.
\i (00:56:41) pick grid 2757.39 -1934.79
\t (00:56:41) last pick:  2757.00 -1935.00
\t (00:56:41) last pick:  2757.09 -1935.09
\t (00:56:41) Waiting for the destination pick.
\i (00:56:41) pick grid 2751.19 -1946.41
\t (00:56:41) last pick:  2751.00 -1946.00
\t (00:56:41) No DRC errors detected.
\t (00:56:41) Pick another element to slide.
\i (00:56:42) pick grid 2786.63 -1939.05
\t (00:56:42) last pick:  2787.00 -1939.00
\t (00:56:42) last pick:  2786.35 -1939.33
\t (00:56:42) Waiting for the destination pick.
\i (00:56:42) pick grid 2785.86 -1942.53
\t (00:56:42) last pick:  2786.00 -1943.00
\t (00:56:42) No DRC errors detected.
\t (00:56:42) Pick another element to slide.
\i (00:56:43) add connect 
\t (00:56:43) Pick first element.
\i (00:56:43) pick grid 2783.53 -1941.76
\t (00:56:43) last pick:  2784.00 -1942.00
\i (00:56:43) setwindow cmgr
\i (00:56:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:43) last pick:  3063.00 -2700.00
\i (00:56:44) setwindow pcb
\i (00:56:44) mouse_pos 2777.53 -1939.05
\i (00:56:44) done 
\i (00:56:44) generaledit 
\i (00:56:44) add connect 
\t (00:56:44) Pick first element.
\i (00:56:45) pick grid 2779.27 -1940.21
\t (00:56:45) last pick:  2779.00 -1940.00
\t (00:56:45) last pick:  2781.00 -1938.00
\i (00:56:45) setwindow cmgr
\i (00:56:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:45) Target Symbol Pin is defined on TOP.
\t (00:56:45) last pick:  2781.00 -1938.00
\i (00:56:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:46) setwindow pcb
\i (00:56:46) pick grid 2767.46 -1934.98
\t (00:56:46) last pick:  2767.00 -1935.00
\i (00:56:46) setwindow cmgr
\i (00:56:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:46) No DRC errors detected.
\i (00:56:46) setwindow pcb
\i (00:56:46) mouse_pos 2766.88 -1934.59
\i (00:56:46) mouse_pos 2766.88 -1933.43
\i (00:56:46) roam start
\i (00:56:46) roam y -96
\i (00:56:46) roam y -96
\i (00:56:46) roam y -96
\i (00:56:46) roam x 16
\i (00:56:46) roam y -96
\i (00:56:46) roam y -64
\i (00:56:46) roam end
\i (00:56:46) zoom out 1 
\i (00:56:46) setwindow pcb
\i (00:56:46) zoom out 2770.56 -1840.38
\i (00:56:46) trapsize 194
\i (00:56:46) mouse_pos 2775.98 -1831.08
\i (00:56:47) zoom out 1 
\i (00:56:47) setwindow pcb
\i (00:56:47) zoom out 2784.50 -1813.65
\i (00:56:47) trapsize 387
\i (00:56:47) zoom out 1 
\i (00:56:47) setwindow pcb
\i (00:56:47) zoom out 2784.50 -1813.64
\i (00:56:47) trapsize 775
\i (00:56:47) mouse_pos 2795.36 -1818.30
\i (00:56:47) roam start
\i (00:56:47) roam y -96
\i (00:56:47) mouse_pos 2806.20 -1665.48
\i (00:56:47) roam y -64
\i (00:56:47) roam end
\i (00:56:48) zoom in 1 
\i (00:56:48) setwindow pcb
\i (00:56:48) zoom in 2807.75 -1574.05
\i (00:56:48) trapsize 387
\i (00:56:48) mouse_pos 2807.76 -1574.05
\i (00:56:48) mouse_pos 2806.98 -1574.82
\i (00:56:48) zoom in 1 
\i (00:56:48) setwindow pcb
\i (00:56:48) zoom in 2806.98 -1574.82
\i (00:56:48) trapsize 194
\i (00:56:48) mouse_pos 2806.99 -1574.82
\i (00:56:48) mouse_pos 2804.66 -1548.87
\i (00:56:48) mouse_pos 2794.20 -1592.64
\i (00:56:48) roam start
\i (00:56:48) roam y -112
\i (00:56:48) roam y -112
\i (00:56:48) roam x 16
\i (00:56:48) roam y -80
\i (00:56:48) roam end
\i (00:56:49) mouse_pos 2794.77 -1485.73
\i (00:56:49) mouse_pos 2805.62 -1465.20
\i (00:56:49) mouse_pos 2805.62 -1464.42
\i (00:56:49) pick grid 2805.62 -1464.42
\t (00:56:49) last pick:  2806.00 -1464.00
\i (00:56:49) setwindow cmgr
\i (00:56:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:56:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:56:49) No DRC errors detected.
\t (00:56:49) Pick first element.
\i (00:56:49) setwindow pcb
\i (00:56:49) done 
\i (00:56:50) generaledit 
\i (00:56:50) roam start
\i (00:56:50) roam x -16
\i (00:56:50) roam y 80
\i (00:56:50) roam x -16
\i (00:56:50) roam y 128
\i (00:56:50) roam x -16
\i (00:56:50) roam y 112
\i (00:56:50) roam x -16
\i (00:56:50) roam y 112
\i (00:56:50) roam y 80
\i (00:56:50) roam y 32
\i (00:56:50) roam y 80
\i (00:56:50) roam y 16
\i (00:56:50) roam y 32
\i (00:56:50) roam x -16
\i (00:56:50) roam y 48
\i (00:56:50) roam y 32
\i (00:56:50) roam y 48
\i (00:56:50) roam y 48
\i (00:56:50) roam y 32
\i (00:56:50) roam y 32
\i (00:56:50) roam x -16
\i (00:56:50) roam y 48
\i (00:56:51) roam end
\i (00:56:51) zoom out 1 
\i (00:56:51) setwindow pcb
\i (00:56:51) zoom out 2761.07 -1865.35
\i (00:56:51) trapsize 387
\i (00:56:51) zoom in 1 
\i (00:56:51) setwindow pcb
\i (00:56:51) zoom in 2740.14 -1914.17
\i (00:56:51) trapsize 194
\i (00:56:51) slide 
\t (00:56:52) Pick element to slide.
\i (00:56:52) pick grid 2741.70 -1899.06
\t (00:56:52) last pick:  2742.00 -1899.00
\t (00:56:52) last pick:  2744.00 -1899.06
\t (00:56:52) Waiting for the destination pick.
\i (00:56:53) pick grid 2734.34 -1895.19
\t (00:56:53) last pick:  2734.00 -1895.00
\t (00:56:53) No DRC errors detected.
\t (00:56:53) Pick another element to slide.
\i (00:56:53) pick grid 2763.39 -1895.96
\t (00:56:53) last pick:  2763.00 -1896.00
\t (00:56:53) last pick:  2765.04 -1895.96
\t (00:56:53) Waiting for the destination pick.
\i (00:56:54) pick grid 2753.32 -1892.09
\t (00:56:54) last pick:  2753.00 -1892.00
\t (00:56:54) No DRC errors detected.
\t (00:56:54) Pick another element to slide.
\i (00:56:54) pick grid 2792.44 -1944.77
\t (00:56:54) last pick:  2792.00 -1945.00
\t (00:56:54) last pick:  2790.10 -1947.10
\t (00:56:54) Waiting for the destination pick.
\i (00:56:55) pick grid 2786.24 -1952.52
\t (00:56:55) last pick:  2786.00 -1953.00
\t (00:56:55) No DRC errors detected.
\t (00:56:55) Pick another element to slide.
\i (00:56:56) pick grid 2695.99 -1955.23
\t (00:56:56) last pick:  2696.00 -1955.00
\t (00:56:56) last pick:  2696.11 -1955.11
\t (00:56:56) Waiting for the destination pick.
\i (00:56:56) pick grid 2683.59 -1988.93
\t (00:56:56) last pick:  2684.00 -1989.00
\t (00:56:56) No DRC errors detected.
\t (00:56:56) Pick another element to slide.
\i (00:56:57) pick grid 2713.03 -1933.15
\t (00:56:57) last pick:  2713.00 -1933.00
\t (00:56:57) last pick:  2711.59 -1934.59
\t (00:56:57) Waiting for the destination pick.
\i (00:56:57) pick grid 2703.73 -1976.54
\t (00:56:57) last pick:  2704.00 -1977.00
\t (00:56:57) No DRC errors detected.
\t (00:56:57) Pick another element to slide.
\i (00:56:58) pick grid 2749.06 -1937.41
\t (00:56:58) last pick:  2749.00 -1937.00
\t (00:56:58) last pick:  2745.73 -1940.73
\t (00:56:58) Waiting for the destination pick.
\i (00:56:58) pick grid 2735.89 -1975.37
\t (00:56:58) last pick:  2736.00 -1975.00
\t (00:56:58) No DRC errors detected.
\t (00:56:58) Pick another element to slide.
\i (00:56:59) pick grid 2770.75 -1938.96
\t (00:56:59) last pick:  2771.00 -1939.00
\t (00:56:59) last pick:  2770.85 -1938.85
\t (00:56:59) Waiting for the destination pick.
\i (00:57:00) pick grid 2763.39 -1964.14
\t (00:57:00) last pick:  2763.00 -1964.00
\t (00:57:00) No DRC errors detected.
\t (00:57:00) Pick another element to slide.
\i (00:57:00) done 
\i (00:57:00) generaledit 
\i (00:57:01) zoom out 1 
\i (00:57:01) setwindow pcb
\i (00:57:01) zoom out 2762.23 -1926.18
\i (00:57:01) trapsize 387
\i (00:57:01) roam start
\i (00:57:01) roam x 80
\i (00:57:01) roam y -48
\i (00:57:01) roam x 64
\i (00:57:01) roam y -32
\i (00:57:01) roam x 112
\i (00:57:01) roam y -64
\i (00:57:01) roam x 80
\i (00:57:01) roam y -48
\i (00:57:01) roam end
\i (00:57:03) add connect 
\t (00:57:03) Pick first element.
\i (00:57:04) pick grid 3049.65 -1673.22
\t (00:57:04) last pick:  3050.00 -1673.00
\t (00:57:04) last pick:  3045.00 -1673.00
\i (00:57:04) setwindow cmgr
\i (00:57:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:04) Target Horizontal Line Segment is defined on BOTTOM.
\t (00:57:04) last pick:  3045.00 -1673.00
\i (00:57:04) setwindow pcb
\i (00:57:04) zoom in 1 
\i (00:57:04) setwindow pcb
\i (00:57:04) zoom in 2840.47 -1663.15
\i (00:57:04) trapsize 194
\i (00:57:04) zoom in 1 
\i (00:57:04) setwindow pcb
\i (00:57:04) zoom in 2836.21 -1667.79
\i (00:57:04) trapsize 97
\i (00:57:06) mouse_pos 2736.27 -1669.53
\i (00:57:07) pick grid 2735.49 -1669.72
\t (00:57:07) last pick:  2735.00 -1670.00
\i (00:57:07) setwindow cmgr
\i (00:57:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:07) No DRC errors detected.
\t (00:57:07) last pick:  2733.00 -1673.00
\i (00:57:08) setwindow pcb
\i (00:57:08) pick grid 2840.66 -1669.92
\t (00:57:08) last pick:  2841.00 -1670.00
\i (00:57:08) setwindow cmgr
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:08) No DRC errors detected.
\i (00:57:09) setwindow pcb
\i (00:57:09) mouse_pos 2840.66 -1669.92
\i (00:57:09) pick grid dbl 2840.66 -1669.92
\t (00:57:09) last pick:  2841.00 -1670.00
\t (00:57:09) C_VIA_045_020MM used for drill.
\i (00:57:09) setwindow cmgr
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:09) No DRC errors detected.
\t (00:57:09) Pick first element.
\i (00:57:09) setwindow pcb
\i (00:57:09) done 
\i (00:57:09) generaledit 
\i (00:57:09) slide 
\t (00:57:09) Pick element to slide.
\i (00:57:09) pick grid 2826.72 -1672.63
\t (00:57:09) last pick:  2827.00 -1673.00
\t (00:57:09) last pick:  2826.72 -1673.00
\t (00:57:09) Waiting for the destination pick.
\i (00:57:10) pick grid 2827.11 -1670.89
\t (00:57:10) last pick:  2827.00 -1671.00
\t (00:57:10) No DRC errors detected.
\t (00:57:10) Pick another element to slide.
\i (00:57:10) zoom out 1 
\i (00:57:10) setwindow pcb
\i (00:57:10) zoom out 2827.69 -1669.72
\i (00:57:10) trapsize 194
\i (00:57:11) zoom in 1 
\i (00:57:11) setwindow pcb
\i (00:57:11) zoom in 2802.51 -1703.82
\i (00:57:11) trapsize 97
\i (00:57:11) zoom in 1 
\i (00:57:11) setwindow pcb
\i (00:57:11) zoom in 2802.51 -1703.82
\i (00:57:11) trapsize 48
\i (00:57:11) add connect 
\t (00:57:11) Pick first element.
\i (00:57:12) pick grid 2802.61 -1700.72
\t (00:57:12) last pick:  2803.00 -1701.00
\t (00:57:12) last pick:  2804.00 -1700.00
\i (00:57:12) setwindow cmgr
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:12) Target Via is defined from TOP to BOTTOM.
\t (00:57:12) last pick:  2804.00 -1700.00
\i (00:57:12) setwindow pcb
\i (00:57:12) pick grid dbl 2802.61 -1700.72
\t (00:57:12) last pick:  2803.00 -1701.00
\t (00:57:12) C_VIA_045_020MM used for drill.
\i (00:57:12) setwindow cmgr
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:12) No DRC errors detected.
\t (00:57:12) Pick first element.
\i (00:57:12) setwindow pcb
\i (00:57:12) done 
\i (00:57:12) generaledit 
\i (00:57:13) roam start
\i (00:57:13) roam x 208
\i (00:57:13) roam y 80
\i (00:57:13) roam x 320
\i (00:57:13) roam y 80
\i (00:57:13) roam x 272
\i (00:57:13) roam y 64
\i (00:57:13) roam x 128
\i (00:57:13) roam y 32
\i (00:57:13) roam end
\i (00:57:13) zoom out 1 
\i (00:57:13) setwindow pcb
\i (00:57:13) zoom out 2922.60 -1738.88
\i (00:57:13) trapsize 97
\i (00:57:15) slide 
\t (00:57:15) Pick element to slide.
\i (00:57:16) pick grid 2902.26 -1725.53
\t (00:57:16) last pick:  2902.00 -1726.00
\t (00:57:16) last pick:  2902.26 -1725.75
\t (00:57:16) Waiting for the destination pick.
\t (00:57:16) New cline would result in DRC error(s); retaining old cline.
\i (00:57:17) pick grid 2902.26 -1724.36
\t (00:57:17) last pick:  2902.00 -1724.00
\t (00:57:17) No DRC errors detected.
\t (00:57:17) Pick another element to slide.
\i (00:57:17) add connect 
\t (00:57:17) Pick first element.
\i (00:57:18) pick grid 2844.74 -1723.78
\t (00:57:18) last pick:  2845.00 -1724.00
\t (00:57:18) last pick:  2846.00 -1724.00
\i (00:57:18) setwindow cmgr
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:18) Target Horizontal Line Segment is defined on TOP.
\t (00:57:18) last pick:  2846.00 -1724.00
\i (00:57:18) setwindow pcb
\i (00:57:18) pick grid dbl 2844.74 -1723.78
\t (00:57:18) last pick:  2845.00 -1724.00
\t (00:57:18) C_VIA_045_020MM used for drill.
\i (00:57:18) setwindow cmgr
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:18) No DRC errors detected.
\i (00:57:18) setwindow pcb
\i (00:57:18) mouse_pos 2844.74 -1723.78
\i (00:57:18) done 
\i (00:57:18) generaledit 
\i (00:57:18) roam start
\i (00:57:18) roam y 16
\i (00:57:18) roam x -80
\i (00:57:18) roam y 96
\i (00:57:18) roam x -64
\i (00:57:18) roam y 48
\i (00:57:18) roam x -48
\i (00:57:18) roam y 48
\i (00:57:18) roam end
\i (00:57:19) add connect 
\t (00:57:19) Pick first element.
\i (00:57:19) pick grid 2798.64 -1749.53
\t (00:57:19) last pick:  2799.00 -1750.00
\t (00:57:19) last pick:  2801.00 -1750.00
\i (00:57:19) setwindow cmgr
\i (00:57:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:19) Target Horizontal Line Segment is defined on TOP.
\t (00:57:19) last pick:  2801.00 -1750.00
\i (00:57:20) setwindow pcb
\i (00:57:20) pick grid dbl 2798.64 -1749.53
\t (00:57:20) last pick:  2799.00 -1750.00
\t (00:57:20) C_VIA_045_020MM used for drill.
\i (00:57:20) setwindow cmgr
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:20) No DRC errors detected.
\t (00:57:20) Pick first element.
\i (00:57:20) setwindow pcb
\i (00:57:20) done 
\i (00:57:20) generaledit 
\i (00:57:20) add connect 
\t (00:57:20) Pick first element.
\i (00:57:21) slide 
\t (00:57:21) Pick element to slide.
\i (00:57:21) pick grid 2841.64 -1777.42
\t (00:57:21) last pick:  2842.00 -1777.00
\t (00:57:21) last pick:  2841.64 -1775.75
\t (00:57:21) Waiting for the destination pick.
\t (00:57:21) New cline would result in DRC error(s); retaining old cline.
\i (00:57:25) pick grid 2844.35 -1772.58
\t (00:57:25) last pick:  2844.00 -1773.00
\t (00:57:25) No DRC errors detected.
\t (00:57:25) Pick another element to slide.
\i (00:57:25) slide 
\t (00:57:26) Pick element to slide.
\i (00:57:26) add connect 
\t (00:57:26) Pick first element.
\i (00:57:27) pick grid 2842.99 -1774.13
\t (00:57:27) last pick:  2843.00 -1774.00
\i (00:57:27) setwindow cmgr
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:27) Target Horizontal Line Segment is defined on TOP.
\t (00:57:27) last pick:  2843.00 -1774.00
\i (00:57:27) setwindow pcb
\i (00:57:27) pick grid dbl 2842.99 -1774.13
\t (00:57:27) last pick:  2843.00 -1774.00
\t (00:57:27) C_VIA_045_020MM used for drill.
\i (00:57:27) setwindow cmgr
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:27) No DRC errors detected.
\i (00:57:27) setwindow pcb
\i (00:57:27) mouse_pos 2842.99 -1774.13
\i (00:57:27) done 
\i (00:57:27) generaledit 
\i (00:57:28) slide 
\t (00:57:28) Pick element to slide.
\i (00:57:28) pick grid 2855.00 -1774.32
\t (00:57:28) last pick:  2855.00 -1774.00
\t (00:57:28) last pick:  2855.00 -1774.25
\t (00:57:28) Waiting for the destination pick.
\i (00:57:30) pick grid 2854.03 -1774.32
\t (00:57:30) last pick:  2854.00 -1774.00
\t (00:57:30) No DRC errors detected.
\t (00:57:30) Pick another element to slide.
\i (00:57:30) zoom out 1 
\i (00:57:30) setwindow pcb
\i (00:57:30) zoom out 2861.39 -1774.71
\i (00:57:30) trapsize 194
\i (00:57:31) roam start
\i (00:57:31) roam x 128
\i (00:57:31) roam y 16
\i (00:57:31) roam x 192
\i (00:57:31) roam y 32
\i (00:57:31) roam x 96
\i (00:57:31) roam end
\i (00:57:32) prepopup 3066.31 -1772.78
\i (00:57:33) done 
\i (00:57:33) generaledit 
\i (00:57:34) zoom out 1 
\i (00:57:34) setwindow pcb
\i (00:57:34) zoom out 3066.31 -1772.78
\i (00:57:34) trapsize 387
\i (00:57:34) zoom in 1 
\i (00:57:34) setwindow pcb
\i (00:57:34) zoom in 3066.32 -1772.78
\i (00:57:34) trapsize 194
\i (00:57:35) roam start
\i (00:57:35) roam x -112
\i (00:57:35) roam y 32
\i (00:57:35) roam x -128
\i (00:57:35) roam y 32
\i (00:57:35) roam x -112
\i (00:57:35) roam y 16
\i (00:57:36) roam x -96
\i (00:57:36) roam x -32
\i (00:57:36) roam end
\i (00:57:37) zoom in 1 
\i (00:57:37) setwindow pcb
\i (00:57:37) zoom in 2805.22 -1800.66
\i (00:57:37) trapsize 97
\i (00:57:37) add connect 
\t (00:57:37) Pick first element.
\i (00:57:38) pick grid 2801.35 -1800.28
\t (00:57:38) last pick:  2801.00 -1800.00
\t (00:57:38) last pick:  2802.00 -1800.00
\i (00:57:38) setwindow cmgr
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:38) Target Horizontal Line Segment is defined on TOP.
\t (00:57:38) last pick:  2802.00 -1800.00
\i (00:57:38) setwindow pcb
\i (00:57:38) pick grid dbl 2801.35 -1800.28
\t (00:57:38) last pick:  2801.00 -1800.00
\t (00:57:38) C_VIA_045_020MM used for drill.
\i (00:57:38) setwindow cmgr
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:38) No DRC errors detected.
\t (00:57:38) Pick first element.
\i (00:57:38) setwindow pcb
\i (00:57:38) done 
\i (00:57:38) generaledit 
\i (00:57:38) roam start
\i (00:57:38) roam y 16
\i (00:57:38) roam x 16
\i (00:57:38) roam y 176
\i (00:57:38) roam end
\i (00:57:39) add connect 
\t (00:57:39) Pick first element.
\i (00:57:39) pick grid 2844.35 -1825.26
\t (00:57:39) last pick:  2844.00 -1825.00
\t (00:57:39) last pick:  2844.00 -1827.00
\i (00:57:39) setwindow cmgr
\i (00:57:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:39) Target Horizontal Line Segment is defined on TOP.
\t (00:57:39) last pick:  2844.00 -1827.00
\i (00:57:40) setwindow pcb
\i (00:57:40) prepopup 2843.58 -1825.26
\i (00:57:41) done 
\i (00:57:41) generaledit 
\i (00:57:41) roam start
\i (00:57:41) roam x 144
\i (00:57:41) roam y 16
\i (00:57:42) roam x 192
\i (00:57:42) roam x 144
\i (00:57:42) roam x 80
\i (00:57:42) roam end
\i (00:57:42) zoom out 1 
\i (00:57:42) setwindow pcb
\i (00:57:42) zoom out 2896.45 -1824.68
\i (00:57:42) trapsize 194
\i (00:57:43) add connect 
\t (00:57:43) Pick first element.
\i (00:57:43) pick grid 3045.59 -1827.78
\t (00:57:43) last pick:  3046.00 -1828.00
\t (00:57:43) last pick:  3044.00 -1825.75
\i (00:57:43) setwindow cmgr
\i (00:57:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:43) Target Odd-angle Line Segment is defined on BOTTOM.
\t (00:57:43) last pick:  3044.00 -1825.75
\i (00:57:44) setwindow pcb
\i (00:57:44) mouse_pos 2798.44 -1825.46
\i (00:57:44) pick grid 2783.33 -1833.98
\t (00:57:44) last pick:  2783.00 -1834.00
\i (00:57:44) setwindow cmgr
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:44) No DRC errors detected.
\t (00:57:44) last pick:  2785.00 -1836.00
\i (00:57:45) setwindow pcb
\i (00:57:45) zoom in 1 
\i (00:57:45) setwindow pcb
\i (00:57:45) zoom in 2815.49 -1828.95
\i (00:57:45) trapsize 97
\i (00:57:45) zoom in 1 
\i (00:57:45) setwindow pcb
\i (00:57:45) zoom in 2815.49 -1828.94
\i (00:57:45) trapsize 48
\i (00:57:45) zoom in 1 
\i (00:57:45) setwindow pcb
\i (00:57:45) zoom in 2815.68 -1828.65
\i (00:57:45) trapsize 24
\i (00:57:45) zoom out 1 
\i (00:57:45) setwindow pcb
\i (00:57:45) zoom out 2807.59 -1826.76
\i (00:57:45) trapsize 48
\i (00:57:45) zoom out 1 
\i (00:57:45) setwindow pcb
\i (00:57:45) zoom out 2807.60 -1826.76
\i (00:57:45) trapsize 97
\i (00:57:47) pick grid 2795.40 -1826.56
\t (00:57:47) last pick:  2795.00 -1827.00
\i (00:57:47) setwindow cmgr
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:47) No DRC errors detected.
\t (00:57:47) last pick:  2794.50 -1826.50
\i (00:57:47) setwindow pcb
\i (00:57:47) zoom in 1 
\i (00:57:47) setwindow pcb
\i (00:57:47) zoom in 2832.78 -1827.34
\i (00:57:47) trapsize 48
\i (00:57:49) pick grid 2844.50 -1827.73
\t (00:57:49) last pick:  2845.00 -1828.00
\i (00:57:49) setwindow cmgr
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:49) No DRC errors detected.
\t (00:57:49) last pick:  2843.50 -1826.50
\i (00:57:49) setwindow pcb
\i (00:57:49) pick grid dbl 2844.59 -1827.73
\t (00:57:49) last pick:  2845.00 -1828.00
\t (00:57:49) C_VIA_045_020MM used for drill.
\i (00:57:49) setwindow cmgr
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:49) No DRC errors detected.
\i (00:57:50) setwindow pcb
\i (00:57:50) mouse_pos 2844.59 -1827.73
\i (00:57:51) pick grid 2849.53 -1832.57
\t (00:57:51) last pick:  2850.00 -1833.00
\i (00:57:51) setwindow cmgr
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:57:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:51) No DRC errors detected.
\t (00:57:51) Pick first element.
\i (00:57:51) setwindow pcb
\i (00:57:51) done 
\i (00:57:51) generaledit 
\i (00:57:51) zoom out 1 
\i (00:57:51) setwindow pcb
\i (00:57:51) zoom out 2851.47 -1830.34
\i (00:57:51) trapsize 97
\i (00:57:51) zoom out 1 
\i (00:57:51) setwindow pcb
\i (00:57:51) zoom out 2851.47 -1830.34
\i (00:57:51) trapsize 194
\i (00:57:52) add connect 
\t (00:57:52) Pick first element.
\i (00:57:53) pick grid 3065.69 -1852.82
\t (00:57:53) last pick:  3066.00 -1853.00
\t (00:57:53) last pick:  3063.00 -1850.00
\i (00:57:53) setwindow cmgr
\i (00:57:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:53) Target Horizontal Line Segment is defined on BOTTOM.
\t (00:57:53) last pick:  3063.00 -1850.00
\i (00:57:53) setwindow pcb
\i (00:57:53) mouse_pos 3025.79 -1852.43
\i (00:57:54) mouse_pos 2904.54 -1852.43
\i (00:57:54) mouse_pos 2909.97 -1852.43
\i (00:57:55) pick grid 2920.42 -1850.49
\t (00:57:55) last pick:  2920.00 -1850.00
\i (00:57:55) setwindow cmgr
\i (00:57:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:55) No DRC errors detected.
\t (00:57:55) Pick first element.
\i (00:57:55) setwindow pcb
\i (00:57:55) done 
\i (00:57:55) generaledit 
\i (00:57:56) add connect 
\t (00:57:56) Pick first element.
\i (00:57:56) pick grid 2797.63 -1875.67
\t (00:57:56) last pick:  2798.00 -1876.00
\t (00:57:56) last pick:  2796.75 -1874.25
\i (00:57:56) setwindow cmgr
\i (00:57:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:57:56) Target Via is defined from TOP to BOTTOM.
\t (00:57:56) last pick:  2796.75 -1874.25
\i (00:57:58) setwindow pcb
\i (00:57:58) prepopup 2805.37 -1875.28
\i (00:57:59) oops 
\t (00:57:59) last pick:  2796.75 -1874.25
\t (00:57:59) Pick first element.
\i (00:58:00) slide 
\t (00:58:00) Pick element to slide.
\i (00:58:00) pick grid 2788.33 -1866.76
\t (00:58:00) last pick:  2788.00 -1867.00
\t (00:58:00) last pick:  2786.78 -1865.22
\t (00:58:00) Waiting for the destination pick.
\i (00:58:01) pick grid 2804.60 -1865.99
\t (00:58:01) last pick:  2805.00 -1866.00
\t (00:58:01) No DRC errors detected.
\t (00:58:01) Pick another element to slide.
\i (00:58:02) zoom in 1 
\i (00:58:02) setwindow pcb
\i (00:58:02) zoom in 2796.46 -1882.64
\i (00:58:02) trapsize 97
\i (00:58:02) zoom in 1 
\i (00:58:02) setwindow pcb
\i (00:58:02) zoom in 2796.47 -1882.64
\i (00:58:02) trapsize 48
\i (00:58:02) add connect 
\t (00:58:02) Pick first element.
\i (00:58:02) pick grid 2796.86 -1874.40
\t (00:58:02) last pick:  2797.00 -1874.00
\t (00:58:02) last pick:  2796.75 -1874.25
\i (00:58:02) setwindow cmgr
\i (00:58:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:02) Target Via is defined from TOP to BOTTOM.
\t (00:58:02) last pick:  2796.75 -1874.25
\i (00:58:03) setwindow pcb
\i (00:58:03) pick grid dbl 2796.86 -1874.40
\t (00:58:03) last pick:  2797.00 -1874.00
\t (00:58:03) C_VIA_045_020MM used for drill.
\i (00:58:03) setwindow cmgr
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:03) No DRC errors detected.
\t (00:58:03) Pick first element.
\i (00:58:03) setwindow pcb
\i (00:58:03) done 
\i (00:58:03) generaledit 
\i (00:58:03) zoom out 1 
\i (00:58:03) setwindow pcb
\i (00:58:03) zoom out 2796.86 -1874.99
\i (00:58:03) trapsize 97
\i (00:58:03) zoom out 1 
\i (00:58:03) setwindow pcb
\i (00:58:03) zoom out 2796.85 -1875.95
\i (00:58:03) trapsize 194
\i (00:58:04) add connect 
\t (00:58:04) Pick first element.
\i (00:58:05) pick grid 3062.21 -1898.03
\t (00:58:05) last pick:  3062.00 -1898.00
\t (00:58:05) last pick:  3063.00 -1900.00
\i (00:58:05) setwindow cmgr
\i (00:58:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:05) Target Via is defined from TOP to BOTTOM.
\t (00:58:05) last pick:  3063.00 -1900.00
\i (00:58:05) setwindow pcb
\i (00:58:05) mouse_pos 3028.12 -1895.70
\i (00:58:06) pick grid 2973.11 -1899.58
\t (00:58:06) last pick:  2973.00 -1900.00
\i (00:58:06) setwindow cmgr
\i (00:58:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:06) No DRC errors detected.
\t (00:58:06) Pick first element.
\i (00:58:06) setwindow pcb
\i (00:58:06) done 
\i (00:58:06) generaledit 
\i (00:58:06) add connect 
\t (00:58:06) Pick first element.
\i (00:58:07) zoom in 1 
\i (00:58:07) setwindow pcb
\i (00:58:07) zoom in 2780.58 -1920.50
\i (00:58:07) trapsize 97
\i (00:58:07) slide 
\t (00:58:07) Pick element to slide.
\i (00:58:07) pick grid 2780.59 -1915.84
\t (00:58:07) last pick:  2781.00 -1916.00
\t (00:58:07) last pick:  2780.87 -1916.13
\t (00:58:07) Waiting for the destination pick.
\i (00:58:09) pick grid 2800.54 -1914.88
\t (00:58:09) last pick:  2801.00 -1915.00
\t (00:58:09) No DRC errors detected.
\t (00:58:09) Pick another element to slide.
\i (00:58:09) add connect 
\t (00:58:09) Pick first element.
\i (00:58:09) pick grid 2788.33 -1926.50
\t (00:58:09) last pick:  2788.00 -1926.00
\t (00:58:09) last pick:  2790.00 -1926.00
\i (00:58:09) setwindow cmgr
\i (00:58:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:09) Target Via is defined from TOP to BOTTOM.
\t (00:58:09) last pick:  2790.00 -1926.00
\i (00:58:10) setwindow pcb
\i (00:58:10) pick grid dbl 2788.33 -1926.50
\t (00:58:10) last pick:  2788.00 -1926.00
\t (00:58:10) C_VIA_045_020MM used for drill.
\i (00:58:10) setwindow cmgr
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:10) No DRC errors detected.
\t (00:58:10) Pick first element.
\i (00:58:10) setwindow pcb
\i (00:58:10) done 
\i (00:58:10) generaledit 
\i (00:58:10) zoom out 1 
\i (00:58:10) setwindow pcb
\i (00:58:10) zoom out 2788.33 -1926.50
\i (00:58:10) trapsize 194
\i (00:58:11) roam start
\i (00:58:11) roam x 16
\i (00:58:11) roam y -16
\i (00:58:11) roam x 160
\i (00:58:11) roam y -112
\i (00:58:11) roam x 80
\i (00:58:11) roam y -64
\i (00:58:11) roam end
\i (00:58:11) zoom out 1 
\i (00:58:11) setwindow pcb
\i (00:58:11) zoom out 2996.98 -1810.35
\i (00:58:11) trapsize 387
\i (00:58:12) prepopup 3102.34 -1732.10
\i (00:58:12) pick grid 3211.58 -1688.71
\t (00:58:12) last pick:  3212.00 -1689.00
\i (00:58:13) delete 
\i (00:58:13) pick grid 3045.01 -1698.78
\t (00:58:13) last pick:  3045.00 -1699.00
\t (00:58:13) Connect Line "A8, Etch/Top"
\i (00:58:13) setwindow cmgr
\i (00:58:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:15) setwindow pcb
\i (00:58:15) pick grid 3033.39 -1723.57
\t (00:58:15) last pick:  3033.00 -1724.00
\t (00:58:15) Connect Line "A1, Etch/Top"
\i (00:58:15) setwindow cmgr
\i (00:58:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:16) setwindow pcb
\i (00:58:16) pick grid 3028.74 -1746.82
\t (00:58:16) last pick:  3029.00 -1747.00
\t (00:58:16) Connect Line "A7, Etch/Top"
\i (00:58:16) setwindow cmgr
\i (00:58:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:17) setwindow pcb
\i (00:58:17) pick grid 3028.74 -1770.06
\t (00:58:17) last pick:  3029.00 -1770.00
\t (00:58:17) Connect Line "A2, Etch/Top"
\i (00:58:17) setwindow cmgr
\i (00:58:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:18) setwindow pcb
\i (00:58:18) pick grid 3024.86 -1801.05
\t (00:58:18) last pick:  3025.00 -1801.00
\t (00:58:18) Connect Line "A6, Etch/Top"
\i (00:58:18) setwindow cmgr
\i (00:58:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:18) setwindow pcb
\i (00:58:18) pick grid 3078.32 -1769.28
\t (00:58:18) last pick:  3078.00 -1769.00
\i (00:58:18) prepopup 3078.32 -1759.21
\i (00:58:20) add connect 
\t (00:58:20) Pick first element.
\i (00:58:21) pick grid 2659.96 -1756.11
\t (00:58:21) last pick:  2660.00 -1756.00
\t (00:58:21) last pick:  2632.68 -1750.00
\i (00:58:21) setwindow cmgr
\i (00:58:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:21) Target Via is defined from TOP to BOTTOM.
\t (00:58:21) last pick:  2632.68 -1750.00
\i (00:58:22) setwindow pcb
\i (00:58:22) pick grid 2756.03 -1725.12
\t (00:58:22) last pick:  2756.00 -1725.00
\i (00:58:22) setwindow cmgr
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:22) No DRC errors detected.
\i (00:58:22) setwindow pcb
\i (00:58:22) mouse_pos 2835.82 -1725.12
\i (00:58:22) pick grid 2849.00 -1725.12
\t (00:58:22) last pick:  2849.00 -1725.00
\i (00:58:22) setwindow cmgr
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:22) No DRC errors detected.
\t (00:58:22) Pick first element.
\i (00:58:22) setwindow pcb
\i (00:58:22) slide 
\t (00:58:23) Pick element to slide.
\i (00:58:23) pick grid 2799.41 -1725.90
\t (00:58:23) last pick:  2799.00 -1726.00
\t (00:58:23) last pick:  2799.41 -1725.00
\t (00:58:23) Waiting for the destination pick.
\i (00:58:23) pick grid 2799.41 -1725.90
\t (00:58:23) last pick:  2799.00 -1726.00
\t (00:58:23) No DRC errors detected.
\t (00:58:23) Pick another element to slide.
\i (00:58:23) done 
\i (00:58:23) generaledit 
\i (00:58:24) zoom out 1 
\i (00:58:24) setwindow pcb
\i (00:58:24) zoom out 2801.74 -1725.12
\i (00:58:24) trapsize 775
\i (00:58:24) save 
\i (00:58:24) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (00:58:24) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (00:58:24) QtSignal "All Layers"
\i (00:58:25) fillin yes 
\i (00:58:25) generaledit 
\i (00:58:26) roam start
\i (00:58:26) roam x -32
\i (00:58:26) roam y 64
\i (00:58:26) roam x -64
\i (00:58:26) roam y 80
\i (00:58:26) roam x -64
\i (00:58:26) roam y 64
\i (00:58:26) roam x -48
\i (00:58:26) roam y 80
\i (00:58:26) roam end
\i (00:58:26) zoom in 1 
\i (00:58:26) setwindow pcb
\i (00:58:26) zoom in 2902.45 -2266.68
\i (00:58:26) trapsize 387
\i (00:58:28) zoom out 1 
\i (00:58:28) setwindow pcb
\i (00:58:28) zoom out 2862.17 -2184.55
\i (00:58:28) trapsize 775
\i (00:58:28) zoom in 1 
\i (00:58:28) setwindow pcb
\i (00:58:28) zoom in 2857.52 -2183.00
\i (00:58:28) trapsize 387
\i (00:58:28) zoom in 1 
\i (00:58:28) setwindow pcb
\i (00:58:28) zoom in 2857.53 -2182.99
\i (00:58:28) trapsize 194
\i (00:58:28) zoom in 1 
\i (00:58:28) setwindow pcb
\i (00:58:28) zoom in 2857.53 -2182.99
\i (00:58:28) trapsize 97
\i (00:58:28) slide 
\t (00:58:28) Pick element to slide.
\i (00:58:29) pick grid 2870.51 -2193.64
\t (00:58:29) last pick:  2871.00 -2194.00
\t (00:58:29) last pick:  2869.00 -2200.00
\t (00:58:29) Waiting for the destination pick.
\t (00:58:29) Start slide location has pre-existing DRC errors.
\i (00:58:29) zoom out 1 
\i (00:58:29) setwindow pcb
\i (00:58:29) zoom out 2837.39 -2190.92
\i (00:58:29) trapsize 194
\i (00:58:31) pick grid 2834.30 -2199.84
\t (00:58:31) last pick:  2834.00 -2200.00
\t (00:58:31) No DRC errors detected.
\t (00:58:31) Pick another element to slide.
\i (00:58:31) slide 
\t (00:58:31) Pick element to slide.
\i (00:58:31) pick grid 2863.74 -2155.29
\t (00:58:31) last pick:  2864.00 -2155.00
\t (00:58:31) last pick:  2869.00 -2150.00
\t (00:58:31) Waiting for the destination pick.
\i (00:58:33) pick grid 2834.30 -2145.61
\t (00:58:33) last pick:  2834.00 -2146.00
\t (00:58:33) No DRC errors detected.
\t (00:58:33) Pick another element to slide.
\i (00:58:33) slide 
\t (00:58:33) Pick element to slide.
\i (00:58:33) pick grid 2809.12 -2149.87
\t (00:58:33) last pick:  2809.00 -2150.00
\t (00:58:33) Pick element to slide.
\i (00:58:33) pick grid 2812.99 -2149.87
\t (00:58:33) last pick:  2813.00 -2150.00
\t (00:58:33) last pick:  2815.93 -2146.93
\t (00:58:33) Waiting for the destination pick.
\i (00:58:34) pick grid 2809.51 -2187.83
\t (00:58:34) last pick:  2810.00 -2188.00
\t (00:58:34) No DRC errors detected.
\t (00:58:34) Pick another element to slide.
\i (00:58:34) slide 
\t (00:58:35) Pick element to slide.
\i (00:58:35) pick grid 2838.17 -2149.87
\t (00:58:35) last pick:  2838.00 -2150.00
\t (00:58:35) last pick:  2836.78 -2143.22
\t (00:58:35) Waiting for the destination pick.
\i (00:58:35) pick grid 2838.17 -2149.87
\t (00:58:35) last pick:  2838.00 -2150.00
\t (00:58:35) No DRC errors detected.
\t (00:58:35) Pick another element to slide.
\i (00:58:36) pick grid 2836.23 -2132.05
\t (00:58:36) last pick:  2836.00 -2132.00
\t (00:58:36) last pick:  2836.78 -2132.05
\t (00:58:36) Waiting for the destination pick.
\i (00:58:37) pick grid 2791.30 -2128.56
\t (00:58:37) last pick:  2791.00 -2129.00
\t (00:58:37) No DRC errors detected.
\t (00:58:37) Pick another element to slide.
\i (00:58:37) zoom out 1 
\i (00:58:37) setwindow pcb
\i (00:58:37) zoom out 2808.73 -2140.57
\i (00:58:37) trapsize 387
\i (00:58:37) zoom out 1 
\i (00:58:37) setwindow pcb
\i (00:58:37) zoom out 2810.28 -2146.77
\i (00:58:37) trapsize 775
\i (00:58:37) roam start
\i (00:58:37) roam y -16
\i (00:58:37) roam x -32
\i (00:58:37) roam y -64
\i (00:58:38) roam y -16
\i (00:58:38) roam x -16
\i (00:58:38) roam y -64
\i (00:58:38) roam end
\i (00:58:38) zoom in 1 
\i (00:58:38) setwindow pcb
\i (00:58:38) zoom in 2905.56 -2082.29
\i (00:58:38) trapsize 387
\i (00:58:39) roam start
\i (00:58:39) roam x -32
\i (00:58:39) roam y -48
\i (00:58:39) roam end
\i (00:58:39) slide 
\t (00:58:39) Pick element to slide.
\i (00:58:40) pick grid 2855.20 -2055.95
\t (00:58:40) last pick:  2855.00 -2056.00
\t (00:58:40) last pick:  2856.00 -2055.95
\t (00:58:40) Waiting for the destination pick.
\i (00:58:40) pick grid 2820.33 -2055.18
\t (00:58:40) last pick:  2820.00 -2055.00
\t (00:58:40) No DRC errors detected.
\t (00:58:40) Pick another element to slide.
\i (00:58:40) slide 
\t (00:58:40) Pick element to slide.
\i (00:58:41) pick grid 2849.77 -2090.04
\t (00:58:41) last pick:  2850.00 -2090.00
\t (00:58:41) last pick:  2845.90 -2093.90
\t (00:58:41) Waiting for the destination pick.
\i (00:58:41) pick grid 2845.12 -2121.03
\t (00:58:41) last pick:  2845.00 -2121.00
\t (00:58:41) No DRC errors detected.
\t (00:58:41) Pick another element to slide.
\i (00:58:42) slide 
\t (00:58:42) Pick element to slide.
\i (00:58:42) pick grid 2879.99 -2063.70
\t (00:58:42) last pick:  2880.00 -2064.00
\t (00:58:42) last pick:  2885.00 -2063.70
\t (00:58:42) Waiting for the destination pick.
\i (00:58:43) pick grid 2849.00 -2057.50
\t (00:58:43) last pick:  2849.00 -2057.00
\t (00:58:43) No DRC errors detected.
\t (00:58:43) Pick another element to slide.
\i (00:58:43) slide 
\t (00:58:43) Pick element to slide.
\i (00:58:43) pick grid 2863.72 -2079.97
\t (00:58:43) last pick:  2864.00 -2080.00
\t (00:58:43) last pick:  2861.84 -2081.84
\t (00:58:43) Waiting for the destination pick.
\i (00:58:44) pick grid 2862.94 -2095.46
\t (00:58:44) last pick:  2863.00 -2095.00
\t (00:58:44) No DRC errors detected.
\t (00:58:44) Pick another element to slide.
\i (00:58:44) pick grid 2907.88 -2124.90
\t (00:58:44) last pick:  2908.00 -2125.00
\t (00:58:44) last pick:  2906.39 -2126.39
\t (00:58:44) Waiting for the destination pick.
\i (00:58:45) pick grid 2902.46 -2140.40
\t (00:58:45) last pick:  2902.00 -2140.00
\t (00:58:45) No DRC errors detected.
\t (00:58:45) Pick another element to slide.
\i (00:58:45) pick grid 2899.36 -2138.08
\t (00:58:45) last pick:  2899.00 -2138.00
\t (00:58:45) last pick:  2899.85 -2137.58
\t (00:58:45) Waiting for the destination pick.
\i (00:58:45) pick grid 2897.81 -2142.72
\t (00:58:45) last pick:  2898.00 -2143.00
\t (00:58:45) No DRC errors detected.
\t (00:58:45) Pick another element to slide.
\i (00:58:46) pick grid 2869.92 -2144.27
\t (00:58:46) last pick:  2870.00 -2144.00
\t (00:58:46) last pick:  2869.09 -2145.09
\t (00:58:46) Waiting for the destination pick.
\i (00:58:47) pick grid 2869.92 -2144.27
\t (00:58:47) last pick:  2870.00 -2144.00
\t (00:58:47) No DRC errors detected.
\t (00:58:47) Pick another element to slide.
\i (00:58:48) zoom out 1 
\i (00:58:48) setwindow pcb
\i (00:58:48) zoom out 2914.08 -2141.95
\i (00:58:48) trapsize 775
\i (00:58:48) zoom in 1 
\i (00:58:48) setwindow pcb
\i (00:58:48) zoom in 3081.42 -2110.96
\i (00:58:48) trapsize 387
\i (00:58:48) zoom in 1 
\i (00:58:48) setwindow pcb
\i (00:58:48) zoom in 3081.42 -2110.18
\i (00:58:48) trapsize 194
\i (00:58:48) add connect 
\t (00:58:49) Pick first element.
\i (00:58:49) pick grid 3041.13 -2146.98
\t (00:58:49) last pick:  3041.00 -2147.00
\i (00:58:49) setwindow cmgr
\i (00:58:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:49) Target Symbol Pin is defined on TOP.
\t (00:58:49) last pick:  3041.00 -2147.00
\i (00:58:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:50) setwindow pcb
\i (00:58:50) pick grid 3067.09 -2114.44
\t (00:58:50) last pick:  3067.00 -2114.00
\i (00:58:50) setwindow cmgr
\i (00:58:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:50) DRC error(s) created.
\i (00:58:50) setwindow pcb
\i (00:58:50) zoom out 1 
\i (00:58:50) setwindow pcb
\i (00:58:50) zoom out 3067.09 -2114.44
\i (00:58:50) trapsize 387
\i (00:58:50) roam start
\i (00:58:50) roam x -48
\i (00:58:50) roam y -128
\i (00:58:50) roam x -32
\i (00:58:50) roam y -96
\i (00:58:51) roam x -16
\i (00:58:51) roam y -112
\i (00:58:51) roam end
\i (00:58:51) mouse_pos 2984.58 -1836.69
\i (00:58:51) mouse_pos 2983.03 -1835.92
\i (00:58:51) mouse_pos 2982.25 -1834.37
\i (00:58:51) mouse_pos 2993.87 -1825.07
\i (00:58:51) mouse_pos 3020.22 -1834.37
\i (00:58:52) pick grid 3031.84 -1835.14
\t (00:58:52) last pick:  3032.00 -1835.00
\i (00:58:52) setwindow cmgr
\i (00:58:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:58:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:58:52) No DRC errors detected.
\t (00:58:52) Pick first element.
\i (00:58:52) setwindow pcb
\i (00:58:52) done 
\i (00:58:52) generaledit 
\i (00:58:53) roam start
\i (00:58:53) roam y 208
\i (00:58:53) roam y 64
\i (00:58:53) roam y 48
\i (00:58:53) roam end
\i (00:58:53) zoom out 1 
\i (00:58:53) setwindow pcb
\i (00:58:53) zoom out 3030.29 -2095.46
\i (00:58:53) trapsize 775
\i (00:58:55) prepopup 2827.30 -1928.11
\i (00:58:56) pick grid 2810.25 -1943.61
\t (00:58:56) last pick:  2810.00 -1944.00
\i (00:58:57) zoom out 1 
\i (00:58:57) setwindow pcb
\i (00:58:57) zoom out 2804.06 -1917.26
\i (00:58:57) trapsize 1550
\i (00:58:58) zoom out 1 
\i (00:58:58) setwindow pcb
\i (00:58:58) zoom out 2804.05 -1917.27
\i (00:58:58) trapsize 3099
\i (00:58:59) zoom in 1 
\i (00:58:59) setwindow pcb
\i (00:58:59) zoom in 3159.19 -1061.95
\i (00:58:59) trapsize 1550
\i (00:58:59) zoom in 1 
\i (00:58:59) setwindow pcb
\i (00:58:59) zoom in 3159.20 -1061.95
\i (00:58:59) trapsize 775
\i (00:59:00) roam start
\i (00:59:01) roam y 80
\i (00:59:01) roam end
\i (00:59:04) zoom out 1 
\i (00:59:04) setwindow pcb
\i (00:59:04) zoom out 3005.80 -1228.51
\i (00:59:04) trapsize 1550
\i (00:59:06) zoom in 1 
\i (00:59:06) setwindow pcb
\i (00:59:06) zoom in 979.05 -1141.74
\i (00:59:06) trapsize 775
\i (00:59:06) zoom in 1 
\i (00:59:06) setwindow pcb
\i (00:59:06) zoom in 977.50 -1141.73
\i (00:59:06) trapsize 387
\i (00:59:07) add connect 
\t (00:59:07) Pick first element.
\i (00:59:07) pick grid 995.33 -1101.45
\t (00:59:07) last pick:  995.00 -1101.00
\t (00:59:07) last pick:  995.00 -1100.00
\i (00:59:07) setwindow cmgr
\i (00:59:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:07) Target Symbol Pin is defined on BOTTOM.
\t (00:59:07) last pick:  995.00 -1100.00
\i (00:59:08) setwindow pcb
\i (00:59:08) pick grid 947.29 -1168.85
\t (00:59:08) last pick:  947.00 -1169.00
\i (00:59:08) setwindow cmgr
\i (00:59:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:08) No DRC errors detected.
\i (00:59:08) setwindow pcb
\i (00:59:08) zoom out 1 
\i (00:59:08) setwindow pcb
\i (00:59:08) zoom out 947.29 -1168.85
\i (00:59:08) trapsize 775
\i (00:59:10) done 
\i (00:59:10) generaledit 
\i (00:59:10) roam start
\i (00:59:10) roam x -48
\i (00:59:10) roam y 48
\i (00:59:10) roam end
\i (00:59:11) roam start
\i (00:59:11) roam x -64
\i (00:59:11) roam x -64
\i (00:59:11) roam x -16
\i (00:59:11) roam x -48
\i (00:59:11) roam end
\i (00:59:12) zoom in 1 
\i (00:59:12) setwindow pcb
\i (00:59:12) zoom in 979.52 -1310.64
\i (00:59:12) trapsize 387
\i (00:59:12) roam start
\i (00:59:12) roam x -112
\i (00:59:12) roam y 32
\i (00:59:12) roam end
\i (00:59:13) slide 
\t (00:59:13) Pick element to slide.
\i (00:59:13) pick grid 977.20 -1301.34
\t (00:59:13) last pick:  977.00 -1301.00
\t (00:59:13) last pick:  971.99 -1300.00
\t (00:59:13) Waiting for the destination pick.
\i (00:59:14) pick grid 1002.00 -1300.57
\t (00:59:14) last pick:  1002.00 -1301.00
\t (00:59:14) No DRC errors detected.
\t (00:59:14) Pick another element to slide.
\i (00:59:15) pick grid 971.78 -1270.35
\t (00:59:15) last pick:  972.00 -1270.00
\t (00:59:15) last pick:  972.45 -1270.35
\t (00:59:15) Waiting for the destination pick.
\i (00:59:16) pick grid 1005.87 -1269.58
\t (00:59:16) last pick:  1006.00 -1270.00
\t (00:59:16) No DRC errors detected.
\t (00:59:16) Pick another element to slide.
\i (00:59:17) pick grid 972.56 -1346.28
\t (00:59:17) last pick:  973.00 -1346.00
\t (00:59:17) last pick:  972.00 -1341.00
\t (00:59:17) Waiting for the destination pick.
\i (00:59:18) pick grid 991.15 -1347.83
\t (00:59:18) last pick:  991.00 -1348.00
\t (00:59:18) No DRC errors detected.
\t (00:59:18) Pick another element to slide.
\i (00:59:18) zoom out 1 
\i (00:59:18) setwindow pcb
\i (00:59:18) zoom out 991.15 -1347.83
\i (00:59:18) trapsize 775
\i (00:59:19) zoom in 1 
\i (00:59:19) setwindow pcb
\i (00:59:19) zoom in 941.57 -1344.73
\i (00:59:19) trapsize 387
\i (00:59:19) zoom in 1 
\i (00:59:19) setwindow pcb
\i (00:59:19) zoom in 942.34 -1344.73
\i (00:59:19) trapsize 194
\i (00:59:20) pick grid 948.93 -1343.95
\t (00:59:20) last pick:  949.00 -1344.00
\t (00:59:20) last pick:  943.00 -1350.00
\t (00:59:20) Waiting for the destination pick.
\i (00:59:21) pick grid 963.65 -1349.77
\t (00:59:21) last pick:  964.00 -1350.00
\t (00:59:21) No DRC errors detected.
\t (00:59:21) Pick another element to slide.
\i (00:59:21) pick grid 944.28 -1317.61
\t (00:59:21) last pick:  944.00 -1318.00
\t (00:59:21) last pick:  943.00 -1317.61
\t (00:59:21) Waiting for the destination pick.
\i (00:59:22) pick grid 962.10 -1318.78
\t (00:59:22) last pick:  962.00 -1319.00
\t (00:59:22) No DRC errors detected.
\t (00:59:22) Pick another element to slide.
\i (00:59:23) pick grid 977.59 -1327.30
\t (00:59:23) last pick:  978.00 -1327.00
\t (00:59:23) last pick:  977.45 -1324.55
\t (00:59:23) Waiting for the destination pick.
\i (00:59:25) pick grid 995.80 -1331.17
\t (00:59:25) last pick:  996.00 -1331.00
\t (00:59:25) No DRC errors detected.
\t (00:59:25) Pick another element to slide.
\i (00:59:25) pick grid 943.50 -1375.33
\t (00:59:25) last pick:  944.00 -1375.00
\t (00:59:25) last pick:  943.00 -1375.33
\t (00:59:25) Waiting for the destination pick.
\i (00:59:26) pick grid 962.10 -1373.01
\t (00:59:26) last pick:  962.00 -1373.00
\t (00:59:26) No DRC errors detected.
\t (00:59:26) Pick another element to slide.
\i (00:59:26) zoom out 1 
\i (00:59:26) setwindow pcb
\i (00:59:26) zoom out 960.94 -1367.58
\i (00:59:26) trapsize 387
\i (00:59:27) zoom out 1 
\i (00:59:27) setwindow pcb
\i (00:59:27) zoom out 960.93 -1366.81
\i (00:59:27) trapsize 775
\i (00:59:28) zoom in 1 
\i (00:59:28) setwindow pcb
\i (00:59:28) zoom in 995.02 -1171.58
\i (00:59:28) trapsize 387
\i (00:59:28) add connect 
\t (00:59:28) Pick first element.
\i (00:59:28) pick grid 945.44 -1172.35
\t (00:59:28) last pick:  945.00 -1172.00
\t (00:59:28) last pick:  947.00 -1169.00
\i (00:59:28) setwindow cmgr
\i (00:59:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:28) Target Symbol Pin is defined on BOTTOM.
\t (00:59:28) last pick:  947.00 -1169.00
\i (00:59:29) setwindow pcb
\i (00:59:29) pick grid 945.44 -1197.92
\t (00:59:29) last pick:  945.00 -1198.00
\i (00:59:29) setwindow cmgr
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:29) No DRC errors detected.
\t (00:59:29) last pick:  947.00 -1196.00
\i (00:59:29) setwindow pcb
\i (00:59:29) roam start
\i (00:59:29) roam x -16
\i (00:59:29) roam y 144
\i (00:59:29) roam x -16
\i (00:59:29) roam y 64
\i (00:59:29) roam y 80
\i (00:59:30) roam x -16
\i (00:59:30) roam y 48
\i (00:59:30) roam y 32
\i (00:59:30) roam end
\i (00:59:30) mouse_pos 909.03 -1493.48
\i (00:59:30) mouse_pos 923.75 -1453.97
\i (00:59:30) roam start
\i (00:59:30) roam y -96
\i (00:59:30) roam end
\i (00:59:32) pick grid 943.89 -1355.57
\t (00:59:32) last pick:  944.00 -1356.00
\i (00:59:32) setwindow cmgr
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:32) No DRC errors detected.
\t (00:59:32) last pick:  946.64 -1356.00
\i (00:59:32) setwindow pcb
\i (00:59:32) roam start
\i (00:59:32) roam y 64
\i (00:59:32) roam y 80
\i (00:59:32) roam x -16
\i (00:59:32) roam y 112
\i (00:59:32) roam y 80
\i (00:59:32) roam y 80
\i (00:59:32) roam y 80
\i (00:59:32) roam y 80
\i (00:59:32) roam x -16
\i (00:59:32) roam y 64
\i (00:59:32) roam y 32
\i (00:59:32) roam end
\i (00:59:35) pick grid 912.13 -1928.89
\t (00:59:35) last pick:  912.00 -1929.00
\i (00:59:35) setwindow cmgr
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:35) No DRC errors detected.
\i (00:59:35) setwindow pcb
\i (00:59:35) mouse_pos 745.56 -1935.09
\i (00:59:36) pick grid 737.03 -1934.32
\t (00:59:36) last pick:  737.00 -1934.00
\i (00:59:36) setwindow cmgr
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:36) No DRC errors detected.
\t (00:59:36) Pick first element.
\i (00:59:36) setwindow pcb
\i (00:59:36) done 
\i (00:59:36) generaledit 
\i (00:59:36) zoom out 1 
\i (00:59:36) setwindow pcb
\i (00:59:36) zoom out 836.20 -1921.92
\i (00:59:36) trapsize 775
\i (00:59:37) roam start
\i (00:59:37) roam y -80
\i (00:59:37) roam y -80
\i (00:59:37) roam y -64
\i (00:59:37) roam y -96
\i (00:59:37) roam y -32
\i (00:59:37) roam end
\i (00:59:37) zoom in 1 
\i (00:59:37) setwindow pcb
\i (00:59:37) zoom in 1034.54 -1323.04
\i (00:59:37) trapsize 387
\i (00:59:38) zoom out 1 
\i (00:59:38) setwindow pcb
\i (00:59:38) zoom out 986.50 -1347.05
\i (00:59:38) trapsize 775
\i (00:59:39) zoom out 1 
\i (00:59:39) setwindow pcb
\i (00:59:39) zoom out 984.96 -1347.05
\i (00:59:39) trapsize 1550
\i (00:59:39) roam start
\i (00:59:39) roam x 64
\i (00:59:39) roam y -32
\i (00:59:39) roam x 80
\i (00:59:39) roam y -16
\i (00:59:39) roam x 48
\i (00:59:39) roam y -16
\i (00:59:40) roam end
\i (00:59:40) done 
\i (00:59:40) generaledit 
\i (00:59:42) zoom in 1 
\i (00:59:42) setwindow pcb
\i (00:59:42) zoom in 3082.20 -1606.59
\i (00:59:42) trapsize 775
\i (00:59:43) roam start
\i (00:59:43) roam y -64
\i (00:59:43) roam x 32
\i (00:59:43) roam y -48
\i (00:59:43) roam end
\i (00:59:43) zoom in 1 
\i (00:59:43) setwindow pcb
\i (00:59:43) zoom in 3096.14 -1437.70
\i (00:59:43) trapsize 387
\i (00:59:44) zoom out 1 
\i (00:59:44) setwindow pcb
\i (00:59:44) zoom out 3038.03 -1433.05
\i (00:59:44) trapsize 775
\i (00:59:44) zoom out 1 
\i (00:59:44) setwindow pcb
\i (00:59:44) zoom out 3038.04 -1433.04
\i (00:59:44) trapsize 1550
\i (00:59:45) roam start
\i (00:59:45) roam y 16
\i (00:59:45) roam y 64
\i (00:59:45) roam y 32
\i (00:59:45) roam y 16
\i (00:59:46) roam y 32
\i (00:59:46) roam end
\i (00:59:48) zoom in 1 
\i (00:59:48) setwindow pcb
\i (00:59:48) zoom in 2985.35 -2372.05
\i (00:59:48) trapsize 775
\i (00:59:48) zoom in 1 
\i (00:59:48) setwindow pcb
\i (00:59:48) zoom in 2985.36 -2372.05
\i (00:59:48) trapsize 387
\i (00:59:49) zoom out 1 
\i (00:59:49) setwindow pcb
\i (00:59:49) zoom out 2987.69 -2293.02
\i (00:59:49) trapsize 775
\i (00:59:53) zoom out 1 
\i (00:59:53) setwindow pcb
\i (00:59:53) zoom out 3038.82 -2153.56
\i (00:59:53) trapsize 1550
\i (00:59:53) zoom out 1 
\i (00:59:53) setwindow pcb
\i (00:59:53) zoom out 3038.81 -2153.57
\i (00:59:53) trapsize 3099
\i (00:59:54) roam start
\i (00:59:54) roam y -32
\i (00:59:54) roam y -112
\i (00:59:54) roam y -96
\i (00:59:54) roam y -48
\i (00:59:54) roam end
\i (00:59:55) zoom in 1 
\i (00:59:55) setwindow pcb
\i (00:59:55) zoom in 1414.94 373.67
\i (00:59:55) trapsize 1550
\i (00:59:56) zoom in 1 
\i (00:59:56) setwindow pcb
\i (00:59:56) zoom in 1418.04 370.57
\i (00:59:56) trapsize 775
\i (00:59:56) roam start
\i (00:59:56) roam y 112
\i (00:59:56) roam end
\i (00:59:57) zoom in 1 
\i (00:59:57) setwindow pcb
\i (00:59:57) zoom in 1548.21 -114.42
\i (00:59:57) trapsize 387
\i (00:59:57) zoom in 1 
\i (00:59:57) setwindow pcb
\i (00:59:57) zoom in 1546.66 -122.94
\i (00:59:57) trapsize 194
\i (00:59:57) add connect 
\t (00:59:57) Pick first element.
\i (00:59:58) pick grid 1543.95 -155.87
\t (00:59:58) last pick:  1544.00 -156.00
\t (00:59:58) last pick:  1543.28 -156.00
\i (00:59:58) setwindow cmgr
\i (00:59:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:58) Target Symbol Pin is defined on BOTTOM.
\t (00:59:58) last pick:  1543.28 -156.00
\i (00:59:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:59) setwindow pcb
\i (00:59:59) pick grid 1465.32 -72.58
\t (00:59:59) last pick:  1465.00 -73.00
\i (00:59:59) setwindow cmgr
\i (00:59:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (00:59:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (00:59:59) No DRC errors detected.
\i (00:59:59) setwindow pcb
\i (00:59:59) roam start
\i (00:59:59) roam y -16
\i (00:59:59) roam x 32
\i (00:59:59) roam y -128
\i (00:59:59) roam x 16
\i (00:59:59) roam y -128
\i (00:59:59) roam x 32
\i (00:59:59) roam y -128
\i (00:59:59) roam x 16
\i (00:59:59) roam y -64
\i (00:59:59) roam end
\i (00:59:59) zoom out 1 
\i (00:59:59) setwindow pcb
\i (00:59:59) zoom out 1511.39 136.99
\i (00:59:59) trapsize 387
\i (01:00:00) mouse_pos 1536.18 161.00
\i (01:00:00) mouse_pos 1535.40 233.83
\i (01:00:00) mouse_pos 1534.63 236.15
\i (01:00:00) mouse_pos 1534.63 236.15
\i (01:00:00) mouse_pos 1533.85 236.92
\i (01:00:00) mouse_pos 1533.85 236.92
\i (01:00:00) mouse_pos 1533.85 237.70
\i (01:00:00) mouse_pos 1533.85 237.70
\i (01:00:00) mouse_pos 1533.08 238.47
\i (01:00:01) pick grid 1532.30 241.57
\t (01:00:01) last pick:  1532.00 242.00
\i (01:00:01) setwindow cmgr
\i (01:00:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:01) No DRC errors detected.
\t (01:00:01) Pick first element.
\i (01:00:01) setwindow pcb
\i (01:00:01) add connect 
\t (01:00:01) Pick first element.
\i (01:00:02) pick grid 1573.36 -184.54
\t (01:00:02) last pick:  1573.00 -185.00
\t (01:00:02) last pick:  1572.00 -185.00
\i (01:00:02) setwindow cmgr
\i (01:00:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:02) Target Symbol Pin is defined on BOTTOM.
\t (01:00:02) last pick:  1572.00 -185.00
\i (01:00:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:03) setwindow pcb
\i (01:00:03) pick grid 1533.08 -92.34
\t (01:00:03) last pick:  1533.00 -92.00
\i (01:00:03) setwindow cmgr
\i (01:00:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:03) No DRC errors detected.
\i (01:00:03) setwindow pcb
\i (01:00:03) roam start
\i (01:00:03) roam y -144
\i (01:00:03) roam x 16
\i (01:00:03) roam y -48
\i (01:00:03) mouse_pos 1566.79 266.76
\i (01:00:03) roam end
\i (01:00:03) mouse_pos 1570.66 277.60
\i (01:00:04) mouse_pos 1572.21 268.31
\i (01:00:04) mouse_pos 1572.99 260.56
\i (01:00:04) mouse_pos 1563.69 231.89
\i (01:00:04) pick grid 1562.14 228.80
\t (01:00:04) last pick:  1562.00 229.00
\i (01:00:04) setwindow cmgr
\i (01:00:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:04) No DRC errors detected.
\t (01:00:04) last pick:  1533.00 -13.47
\i (01:00:04) setwindow pcb
\i (01:00:04) mouse_pos 1565.24 228.80
\i (01:00:05) pick grid 1569.89 230.34
\t (01:00:05) last pick:  1570.00 230.00
\i (01:00:05) setwindow cmgr
\i (01:00:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:05) No DRC errors detected.
\t (01:00:05) Pick first element.
\i (01:00:05) setwindow pcb
\i (01:00:05) roam start
\i (01:00:05) roam y 16
\i (01:00:05) roam y 112
\i (01:00:05) roam y 64
\i (01:00:05) roam end
\i (01:00:06) slide 
\t (01:00:06) Pick element to slide.
\i (01:00:07) pick grid 1529.60 -61.74
\t (01:00:07) last pick:  1530.00 -62.00
\t (01:00:07) last pick:  1533.00 -61.74
\t (01:00:07) Waiting for the destination pick.
\i (01:00:07) pick grid 1529.60 -61.74
\t (01:00:07) last pick:  1530.00 -62.00
\t (01:00:07) No DRC errors detected.
\t (01:00:07) Pick another element to slide.
\i (01:00:08) pick grid 1533.48 39.75
\t (01:00:08) last pick:  1533.00 40.00
\t (01:00:08) last pick:  1533.00 39.75
\t (01:00:08) Waiting for the destination pick.
\i (01:00:08) pick grid 1542.00 40.52
\t (01:00:08) last pick:  1542.00 41.00
\t (01:00:08) No DRC errors detected.
\t (01:00:08) Pick another element to slide.
\i (01:00:09) done 
\i (01:00:09) generaledit 
\i (01:00:09) roam start
\i (01:00:09) roam y 16
\i (01:00:09) roam x -16
\i (01:00:09) roam y 112
\i (01:00:09) roam end
\i (01:00:10) slide 
\t (01:00:10) Pick element to slide.
\i (01:00:11) pick grid 1507.13 -115.19
\t (01:00:11) last pick:  1507.00 -115.00
\t (01:00:11) last pick:  1507.16 -115.16
\t (01:00:11) Waiting for the destination pick.
\i (01:00:11) pick grid 1517.98 -227.53
\t (01:00:11) last pick:  1518.00 -228.00
\t (01:00:11) No DRC errors detected.
\t (01:00:11) Pick another element to slide.
\i (01:00:12) pick grid 1554.39 -113.64
\t (01:00:12) last pick:  1554.00 -114.00
\t (01:00:12) last pick:  1554.51 -113.51
\t (01:00:12) Waiting for the destination pick.
\i (01:00:12) pick grid 1548.19 -205.84
\t (01:00:12) last pick:  1548.00 -206.00
\t (01:00:12) No DRC errors detected.
\t (01:00:12) Pick another element to slide.
\i (01:00:13) prepopup 1548.19 -128.36
\i (01:00:13) done 
\i (01:00:13) generaledit 
\i (01:00:13) add connect 
\t (01:00:14) Pick first element.
\i (01:00:14) pick grid 1618.70 -236.83
\t (01:00:14) last pick:  1619.00 -237.00
\t (01:00:14) last pick:  1622.00 -237.00
\i (01:00:14) setwindow cmgr
\i (01:00:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:14) Target Symbol Pin is defined on BOTTOM.
\t (01:00:14) last pick:  1622.00 -237.00
\i (01:00:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:15) setwindow pcb
\i (01:00:15) pick grid 1572.21 -171.75
\t (01:00:15) last pick:  1572.00 -172.00
\i (01:00:15) setwindow cmgr
\i (01:00:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:15) DRC error(s) created.
\i (01:00:15) setwindow pcb
\i (01:00:15) roam start
\i (01:00:15) roam y -144
\i (01:00:15) roam y -80
\i (01:00:15) roam y -64
\i (01:00:15) roam y -64
\i (01:00:15) roam end
\i (01:00:16) pick grid 1599.33 198.58
\t (01:00:16) last pick:  1599.00 199.00
\i (01:00:16) setwindow cmgr
\i (01:00:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:16) No DRC errors detected.
\i (01:00:16) setwindow pcb
\i (01:00:16) mouse_pos 1657.43 199.35
\i (01:00:17) pick grid 1667.50 200.13
\t (01:00:17) last pick:  1668.00 200.00
\i (01:00:17) setwindow cmgr
\i (01:00:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:17) No DRC errors detected.
\t (01:00:17) Pick first element.
\i (01:00:17) setwindow pcb
\i (01:00:17) done 
\i (01:00:17) generaledit 
\i (01:00:17) slide 
\t (01:00:17) Pick element to slide.
\i (01:00:18) pick grid 1637.29 197.80
\t (01:00:18) last pick:  1637.00 198.00
\t (01:00:18) last pick:  1637.29 199.00
\t (01:00:18) Waiting for the destination pick.
\i (01:00:18) pick grid 1637.29 197.80
\t (01:00:18) last pick:  1637.00 198.00
\t (01:00:18) No DRC errors detected.
\t (01:00:18) Pick another element to slide.
\i (01:00:18) done 
\i (01:00:19) generaledit 
\i (01:00:19) add connect 
\t (01:00:19) Pick first element.
\i (01:00:20) pick grid 1683.77 167.59
\t (01:00:20) last pick:  1684.00 168.00
\t (01:00:20) last pick:  1683.50 168.50
\i (01:00:20) setwindow cmgr
\i (01:00:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:20) Target Symbol Pin is defined on BOTTOM.
\t (01:00:20) last pick:  1683.50 168.50
\i (01:00:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:22) setwindow pcb
\i (01:00:22) mouse_pos 1648.14 145.12
\i (01:00:22) pick grid 1662.08 148.22
\t (01:00:22) last pick:  1662.00 148.00
\i (01:00:22) setwindow cmgr
\i (01:00:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:22) No DRC errors detected.
\t (01:00:22) Pick first element.
\i (01:00:22) setwindow pcb
\i (01:00:22) done 
\i (01:00:22) generaledit 
\i (01:00:23) roam start
\i (01:00:23) roam y 16
\i (01:00:23) roam x -16
\i (01:00:23) roam y 80
\i (01:00:23) roam x -32
\i (01:00:23) roam y 112
\i (01:00:23) roam x -16
\i (01:00:23) roam y 112
\i (01:00:23) roam end
\i (01:00:23) zoom out 1 
\i (01:00:23) setwindow pcb
\i (01:00:23) zoom out 1560.59 -98.15
\i (01:00:23) trapsize 775
\i (01:00:23) slide 
\t (01:00:23) Pick element to slide.
\i (01:00:24) pick grid 1466.08 59.90
\t (01:00:24) last pick:  1466.00 60.00
\t (01:00:24) last pick:  1465.00 59.90
\t (01:00:24) Waiting for the destination pick.
\i (01:00:24) pick grid 1416.49 59.90
\t (01:00:24) last pick:  1416.00 60.00
\t (01:00:24) No DRC errors detected.
\t (01:00:24) Pick another element to slide.
\i (01:00:25) slide 
\t (01:00:25) Pick element to slide.
\i (01:00:25) pick grid 1537.35 -305.79
\t (01:00:25) last pick:  1537.00 -306.00
\t (01:00:25) last pick:  1543.28 -305.79
\t (01:00:25) Waiting for the destination pick.
\i (01:00:26) pick grid 1422.69 -298.04
\t (01:00:26) last pick:  1423.00 -298.00
\t (01:00:26) No DRC errors detected.
\t (01:00:26) Pick another element to slide.
\i (01:00:27) slide 
\t (01:00:27) Pick element to slide.
\i (01:00:27) pick grid 1565.24 -324.38
\t (01:00:27) last pick:  1565.00 -324.00
\t (01:00:27) last pick:  1571.00 -326.00
\t (01:00:27) Waiting for the destination pick.
\i (01:00:28) prepopup 1565.24 -322.83
\i (01:00:28) done 
\i (01:00:28) generaledit 
\i (01:00:29) slide 
\t (01:00:29) Pick element to slide.
\i (01:00:29) pick grid 1571.44 -280.99
\t (01:00:29) last pick:  1571.00 -281.00
\t (01:00:29) last pick:  1572.00 -280.99
\t (01:00:29) Waiting for the destination pick.
\i (01:00:30) pick grid 1449.03 -262.40
\t (01:00:30) last pick:  1449.00 -262.00
\t (01:00:30) No DRC errors detected.
\t (01:00:30) Pick another element to slide.
\i (01:00:31) slide 
\t (01:00:31) Pick element to slide.
\i (01:00:32) pick grid 1616.38 -412.70
\t (01:00:32) last pick:  1616.00 -413.00
\t (01:00:32) last pick:  1622.00 -412.70
\t (01:00:32) Waiting for the destination pick.
\i (01:00:34) pick grid 1469.18 -327.48
\t (01:00:34) last pick:  1469.00 -327.00
\t (01:00:34) No DRC errors detected.
\t (01:00:34) Pick another element to slide.
\i (01:00:34) slide 
\t (01:00:34) Pick element to slide.
\i (01:00:35) pick grid 1450.58 -243.81
\t (01:00:35) last pick:  1451.00 -244.00
\t (01:00:35) last pick:  1449.00 -243.81
\t (01:00:35) Waiting for the destination pick.
\i (01:00:35) pick grid 1441.28 -240.71
\t (01:00:35) last pick:  1441.00 -241.00
\t (01:00:35) No DRC errors detected.
\t (01:00:35) Pick another element to slide.
\i (01:00:36) slide 
\t (01:00:36) Pick element to slide.
\i (01:00:37) pick grid 1659.76 -330.58
\t (01:00:37) last pick:  1660.00 -331.00
\t (01:00:37) last pick:  1655.00 -330.58
\t (01:00:37) Waiting for the destination pick.
\i (01:00:38) pick grid 1534.25 -279.44
\t (01:00:38) last pick:  1534.00 -279.00
\t (01:00:38) No DRC errors detected.
\t (01:00:38) Pick another element to slide.
\i (01:00:39) zoom in 1 
\i (01:00:39) setwindow pcb
\i (01:00:39) zoom in 1577.64 73.84
\i (01:00:39) trapsize 387
\i (01:00:39) slide 
\t (01:00:39) Pick element to slide.
\i (01:00:39) pick grid 1571.45 48.28
\t (01:00:39) last pick:  1571.00 48.00
\t (01:00:39) last pick:  1567.36 52.36
\t (01:00:39) Waiting for the destination pick.
\i (01:00:40) pick grid 1565.25 124.20
\t (01:00:40) last pick:  1565.00 124.00
\t (01:00:40) No DRC errors detected.
\t (01:00:40) Pick another element to slide.
\i (01:00:40) slide 
\t (01:00:40) Pick element to slide.
\i (01:00:41) pick grid 1604.76 131.18
\t (01:00:41) last pick:  1605.00 131.00
\t (01:00:41) last pick:  1604.76 133.70
\t (01:00:41) Waiting for the destination pick.
\t (01:00:41) New cline would result in DRC error(s); retaining old cline.
\i (01:00:41) pick grid 1643.50 172.24
\t (01:00:41) last pick:  1644.00 172.00
\t (01:00:41) No DRC errors detected.
\t (01:00:41) Pick another element to slide.
\i (01:00:42) prepopup 1630.33 171.46
\i (01:00:42) done 
\i (01:00:42) generaledit 
\i (01:00:43) zoom out 1 
\i (01:00:43) setwindow pcb
\i (01:00:43) zoom out 1630.33 171.46
\i (01:00:43) trapsize 775
\i (01:00:43) save 
\i (01:00:43) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:00:43) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:00:43) QtSignal "All Layers"
\i (01:00:44) fillin yes 
\i (01:00:44) generaledit 
\i (01:00:44) roam start
\i (01:00:44) roam x 144
\i (01:00:44) roam y 48
\i (01:00:44) roam x 64
\i (01:00:44) roam y 32
\i (01:00:44) roam x 64
\i (01:00:44) roam y 32
\i (01:00:44) roam x 48
\i (01:00:44) roam y 16
\i (01:00:45) roam end
\i (01:00:45) zoom out 1 
\i (01:00:45) setwindow pcb
\i (01:00:45) zoom out 2085.87 -461.51
\i (01:00:45) trapsize 1550
\i (01:00:45) zoom out 1 
\i (01:00:45) setwindow pcb
\i (01:00:45) zoom out 2088.97 -458.41
\i (01:00:45) trapsize 3099
\i (01:00:46) zoom in 1 
\i (01:00:46) setwindow pcb
\i (01:00:46) zoom in 2365.85 25.03
\i (01:00:46) trapsize 1550
\i (01:00:46) zoom in 1 
\i (01:00:46) setwindow pcb
\i (01:00:46) zoom in 2365.85 25.03
\i (01:00:46) trapsize 775
\i (01:00:47) roam start
\i (01:00:47) roam y 96
\i (01:00:47) roam end
\i (01:00:47) zoom out 1 
\i (01:00:47) setwindow pcb
\i (01:00:47) zoom out 2296.12 -142.32
\i (01:00:47) trapsize 1550
\i (01:00:48) zoom in 1 
\i (01:00:48) setwindow pcb
\i (01:00:48) zoom in 2296.13 -142.31
\i (01:00:48) trapsize 775
\i (01:00:48) slide 
\t (01:00:48) Pick element to slide.
\i (01:00:49) pick grid 2254.30 -71.03
\t (01:00:49) last pick:  2254.00 -71.00
\t (01:00:49) last pick:  2255.00 -71.03
\t (01:00:49) Waiting for the destination pick.
\i (01:00:50) pick grid 2384.46 -80.32
\t (01:00:50) last pick:  2384.00 -80.00
\t (01:00:50) No DRC errors detected.
\t (01:00:50) Pick another element to slide.
\i (01:00:51) slide 
\t (01:00:51) Pick element to slide.
\i (01:00:51) pick grid 2226.41 -86.52
\t (01:00:51) last pick:  2226.00 -87.00
\t (01:00:51) last pick:  2222.00 -86.52
\t (01:00:51) Waiting for the destination pick.
\i (01:00:53) pick grid 2252.75 -86.52
\t (01:00:53) last pick:  2253.00 -87.00
\t (01:00:53) No DRC errors detected.
\t (01:00:53) Pick another element to slide.
\i (01:00:53) add connect 
\t (01:00:53) Pick first element.
\i (01:00:54) pick grid 2274.44 197.04
\t (01:00:54) last pick:  2274.00 197.00
\t (01:00:54) last pick:  2269.00 200.00
\i (01:00:54) setwindow cmgr
\i (01:00:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:54) Target Symbol Pin is defined on BOTTOM.
\t (01:00:54) last pick:  2269.00 200.00
\i (01:00:54) setwindow pcb
\i (01:00:54) pick grid 2355.02 114.91
\t (01:00:54) last pick:  2355.00 115.00
\i (01:00:54) setwindow cmgr
\i (01:00:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:54) No DRC errors detected.
\t (01:00:54) last pick:  2354.00 115.00
\i (01:00:55) setwindow pcb
\i (01:00:55) mouse_pos 2262.05 -236.82
\i (01:00:56) pick grid 2255.85 -495.59
\t (01:00:56) last pick:  2256.00 -496.00
\i (01:00:56) setwindow cmgr
\i (01:00:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:00:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:00:56) No DRC errors detected.
\t (01:00:56) Pick first element.
\i (01:00:56) setwindow pcb
\i (01:00:56) done 
\i (01:00:56) generaledit 
\i (01:00:56) roam start
\i (01:00:56) roam y 16
\i (01:00:56) roam y 80
\i (01:00:57) roam end
\i (01:00:57) zoom in 1 
\i (01:00:57) setwindow pcb
\i (01:00:57) zoom in 2255.85 -658.30
\i (01:00:57) trapsize 387
\i (01:00:57) zoom in 1 
\i (01:00:57) setwindow pcb
\i (01:00:57) zoom in 2255.85 -654.42
\i (01:00:57) trapsize 194
\i (01:00:57) slide 
\t (01:00:57) Pick element to slide.
\i (01:00:58) pick grid 2248.10 -569.19
\t (01:00:58) last pick:  2248.00 -569.00
\t (01:00:58) last pick:  2253.00 -569.19
\t (01:00:58) Waiting for the destination pick.
\i (01:00:58) pick grid 2240.36 -569.19
\t (01:00:58) last pick:  2240.00 -569.00
\t (01:00:58) No DRC errors detected.
\t (01:00:58) Pick another element to slide.
\i (01:00:58) pick grid 2253.53 -521.16
\t (01:00:58) last pick:  2254.00 -521.00
\t (01:00:58) last pick:  2253.00 -521.16
\t (01:00:58) Waiting for the destination pick.
\i (01:00:59) pick grid 2238.03 -525.81
\t (01:00:59) last pick:  2238.00 -526.00
\t (01:00:59) No DRC errors detected.
\t (01:00:59) Pick another element to slide.
\i (01:00:59) pick grid 2239.19 -526.97
\t (01:00:59) last pick:  2239.00 -527.00
\t (01:00:59) last pick:  2238.00 -526.97
\t (01:00:59) Waiting for the destination pick.
\i (01:01:00) pick grid 2241.52 -526.97
\t (01:01:00) last pick:  2242.00 -527.00
\t (01:01:00) No DRC errors detected.
\t (01:01:00) Pick another element to slide.
\i (01:01:00) done 
\i (01:01:00) generaledit 
\i (01:01:00) zoom out 1 
\i (01:01:00) setwindow pcb
\i (01:01:00) zoom out 2241.13 -527.75
\i (01:01:00) trapsize 387
\i (01:01:00) slide 
\t (01:01:01) Pick element to slide.
\i (01:01:01) pick grid 2338.75 -482.03
\t (01:01:01) last pick:  2339.00 -482.00
\t (01:01:01) last pick:  2337.86 -481.14
\t (01:01:01) Waiting for the destination pick.
\i (01:01:01) pick grid 2339.53 -490.55
\t (01:01:01) last pick:  2340.00 -491.00
\t (01:01:01) No DRC errors detected.
\t (01:01:01) Pick another element to slide.
\i (01:01:02) pick grid 2286.07 -530.84
\t (01:01:02) last pick:  2286.00 -531.00
\t (01:01:02) last pick:  2287.11 -531.89
\t (01:01:02) Waiting for the destination pick.
\i (01:01:04) pick grid 2291.49 -533.16
\t (01:01:04) last pick:  2291.00 -533.00
\t (01:01:04) No DRC errors detected.
\t (01:01:04) Pick another element to slide.
\i (01:01:04) pick grid 2323.26 -502.95
\t (01:01:04) last pick:  2323.00 -503.00
\t (01:01:04) last pick:  2325.65 -505.35
\t (01:01:04) Waiting for the destination pick.
\i (01:01:06) pick grid 2323.26 -502.17
\t (01:01:06) last pick:  2323.00 -502.00
\t (01:01:06) No DRC errors detected.
\t (01:01:06) Pick another element to slide.
\i (01:01:06) pick grid 2286.84 -529.29
\t (01:01:06) last pick:  2287.00 -529.00
\t (01:01:06) last pick:  2288.27 -530.73
\t (01:01:06) Waiting for the destination pick.
\i (01:01:07) pick grid 2292.27 -530.07
\t (01:01:07) last pick:  2292.00 -530.00
\t (01:01:07) No DRC errors detected.
\t (01:01:07) Pick another element to slide.
\i (01:01:07) zoom in 1 
\i (01:01:07) setwindow pcb
\i (01:01:07) zoom in 2281.42 -541.69
\i (01:01:07) trapsize 194
\i (01:01:07) zoom in 1 
\i (01:01:07) setwindow pcb
\i (01:01:07) zoom in 2281.04 -541.69
\i (01:01:07) trapsize 97
\i (01:01:07) zoom in 1 
\i (01:01:07) setwindow pcb
\i (01:01:07) zoom in 2281.04 -541.68
\i (01:01:07) trapsize 48
\i (01:01:07) slide 
\t (01:01:08) Pick element to slide.
\i (01:01:08) pick grid 2280.17 -541.87
\t (01:01:08) last pick:  2280.00 -542.00
\t (01:01:08) last pick:  2278.65 -540.35
\t (01:01:08) Waiting for the destination pick.
\i (01:01:09) pick grid 2282.11 -543.52
\t (01:01:09) last pick:  2282.00 -544.00
\t (01:01:09) No DRC errors detected.
\t (01:01:09) Pick another element to slide.
\i (01:01:10) zoom out 1 
\i (01:01:10) setwindow pcb
\i (01:01:10) zoom out 2283.47 -539.45
\i (01:01:10) trapsize 97
\i (01:01:10) zoom out 1 
\i (01:01:10) setwindow pcb
\i (01:01:10) zoom out 2283.46 -539.45
\i (01:01:10) trapsize 194
\i (01:01:10) zoom out 1 
\i (01:01:10) setwindow pcb
\i (01:01:10) zoom out 2281.14 -540.22
\i (01:01:10) trapsize 387
\i (01:01:10) done 
\i (01:01:10) generaledit 
\i (01:01:10) zoom out 1 
\i (01:01:10) setwindow pcb
\i (01:01:10) zoom out 2272.61 -571.99
\i (01:01:10) trapsize 775
\i (01:01:10) zoom out 1 
\i (01:01:10) setwindow pcb
\i (01:01:10) zoom out 2271.07 -575.09
\i (01:01:10) trapsize 1550
\i (01:01:11) roam start
\i (01:01:11) roam y -128
\i (01:01:11) roam x -16
\i (01:01:11) roam y -48
\i (01:01:11) roam end
\i (01:01:12) zoom in 1 
\i (01:01:12) setwindow pcb
\i (01:01:12) zoom in 2167.99 60.68
\i (01:01:12) trapsize 775
\i (01:01:12) add connect 
\t (01:01:12) Pick first element.
\i (01:01:13) pick grid 2174.19 221.83
\t (01:01:13) last pick:  2174.00 222.00
\t (01:01:13) last pick:  2172.00 222.00
\i (01:01:13) setwindow cmgr
\i (01:01:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:13) Target Symbol Pin is defined on BOTTOM.
\t (01:01:13) last pick:  2172.00 222.00
\i (01:01:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:14) setwindow pcb
\i (01:01:14) pick grid 2287.31 118.01
\t (01:01:14) last pick:  2287.00 118.00
\i (01:01:14) setwindow cmgr
\i (01:01:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:14) No DRC errors detected.
\i (01:01:15) setwindow pcb
\i (01:01:15) pick grid 2322.95 80.83
\t (01:01:15) last pick:  2323.00 81.00
\i (01:01:15) setwindow cmgr
\i (01:01:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:15) No DRC errors detected.
\t (01:01:15) last pick:  2323.50 81.50
\i (01:01:16) setwindow pcb
\i (01:01:16) roam start
\i (01:01:16) roam x -16
\i (01:01:16) roam y 112
\i (01:01:16) roam y 64
\i (01:01:16) roam end
\i (01:01:16) mouse_pos 2234.62 -565.32
\i (01:01:16) mouse_pos 2229.97 -526.59
\i (01:01:17) mouse_pos 2158.69 -487.85
\i (01:01:17) pick grid 2154.04 -477.00
\t (01:01:17) last pick:  2154.00 -477.00
\i (01:01:17) setwindow cmgr
\i (01:01:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:17) No DRC errors detected.
\t (01:01:17) Pick first element.
\i (01:01:18) setwindow pcb
\i (01:01:18) roam start
\i (01:01:18) roam x 16
\i (01:01:18) roam y -64
\i (01:01:18) roam x 16
\i (01:01:18) roam y -64
\i (01:01:18) roam x 32
\i (01:01:18) roam y -64
\i (01:01:18) roam end
\i (01:01:18) add connect 
\t (01:01:18) Pick first element.
\i (01:01:19) pick grid 2144.75 187.73
\t (01:01:19) last pick:  2145.00 188.00
\i (01:01:19) setwindow cmgr
\i (01:01:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:19) last pick:  2269.00 250.00
\i (01:01:19) setwindow pcb
\i (01:01:19) mouse_pos 2144.75 187.73
\i (01:01:19) mouse_pos 2155.59 179.98
\i (01:01:19) prepopup 2169.54 164.49
\i (01:01:20) done 
\i (01:01:20) generaledit 
\i (01:01:20) add connect 
\t (01:01:20) Pick first element.
\i (01:01:21) pick grid 2141.65 212.52
\t (01:01:21) last pick:  2142.00 213.00
\t (01:01:21) last pick:  2143.28 213.00
\i (01:01:21) setwindow cmgr
\i (01:01:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:21) Target Symbol Pin is defined on BOTTOM.
\t (01:01:21) last pick:  2143.28 213.00
\i (01:01:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:21) setwindow pcb
\i (01:01:21) pick grid 2267.16 87.01
\t (01:01:21) last pick:  2267.00 87.00
\i (01:01:21) setwindow cmgr
\i (01:01:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:21) DRC error(s) created.
\i (01:01:22) setwindow pcb
\i (01:01:22) roam start
\i (01:01:22) roam y 64
\i (01:01:22) roam x -32
\i (01:01:22) roam y 80
\i (01:01:22) roam x -32
\i (01:01:22) roam y 80
\i (01:01:22) roam x -32
\i (01:01:22) roam y 64
\i (01:01:22) roam end
\i (01:01:22) mouse_pos 2093.62 -495.60
\i (01:01:22) mouse_pos 2110.66 -483.21
\i (01:01:22) mouse_pos 2110.66 -480.11
\i (01:01:22) mouse_pos 2115.31 -473.91
\i (01:01:22) mouse_pos 2116.86 -470.81
\i (01:01:23) pick grid 2135.45 -442.92
\t (01:01:23) last pick:  2135.00 -443.00
\i (01:01:23) setwindow cmgr
\i (01:01:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:23) No DRC errors detected.
\t (01:01:23) Pick first element.
\i (01:01:23) setwindow pcb
\i (01:01:23) done 
\i (01:01:23) generaledit 
\i (01:01:23) roam start
\i (01:01:23) roam x 16
\i (01:01:23) roam y -112
\i (01:01:23) roam x 32
\i (01:01:23) roam y -96
\i (01:01:24) roam x 16
\i (01:01:24) roam y -48
\i (01:01:24) roam x 16
\i (01:01:24) roam y -48
\i (01:01:24) roam end
\i (01:01:24) zoom in 1 
\i (01:01:24) setwindow pcb
\i (01:01:24) zoom in 2270.26 59.12
\i (01:01:24) trapsize 387
\i (01:01:24) slide 
\t (01:01:24) Pick element to slide.
\i (01:01:24) pick grid 2267.16 52.15
\t (01:01:24) last pick:  2267.00 52.00
\t (01:01:24) last pick:  2267.00 52.15
\t (01:01:24) Waiting for the destination pick.
\i (01:01:25) pick grid 2256.31 51.38
\t (01:01:25) last pick:  2256.00 51.00
\t (01:01:25) No DRC errors detected.
\t (01:01:25) Pick another element to slide.
\i (01:01:26) pick grid 2261.74 -19.90
\t (01:01:26) last pick:  2262.00 -20.00
\t (01:01:26) last pick:  2267.00 -21.82
\t (01:01:26) Waiting for the destination pick.
\i (01:01:27) pick grid 2258.64 -47.79
\t (01:01:27) last pick:  2259.00 -48.00
\t (01:01:27) No DRC errors detected.
\t (01:01:27) Pick another element to slide.
\i (01:01:27) roam start
\i (01:01:28) roam y -80
\i (01:01:28) roam end
\i (01:01:28) slide 
\t (01:01:28) Pick element to slide.
\i (01:01:28) pick grid 2169.54 245.84
\t (01:01:28) last pick:  2170.00 246.00
\t (01:01:28) last pick:  2172.00 245.84
\t (01:01:28) Waiting for the destination pick.
\i (01:01:29) pick grid 2179.61 245.84
\t (01:01:29) last pick:  2180.00 246.00
\t (01:01:29) No DRC errors detected.
\t (01:01:29) Pick another element to slide.
\i (01:01:30) done 
\i (01:01:30) generaledit 
\i (01:01:30) zoom out 1 
\i (01:01:30) setwindow pcb
\i (01:01:30) zoom out 2198.98 221.82
\i (01:01:30) trapsize 775
\i (01:01:30) zoom out 1 
\i (01:01:30) setwindow pcb
\i (01:01:30) zoom out 2198.98 218.73
\i (01:01:30) trapsize 1550
\i (01:01:31) save 
\i (01:01:31) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:01:31) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:01:31) QtSignal "All Layers"
\i (01:01:33) fillin yes 
\i (01:01:33) generaledit 
\i (01:01:33) zoom in 1 
\i (01:01:33) setwindow pcb
\i (01:01:33) zoom in 1650.47 32.78
\i (01:01:33) trapsize 775
\i (01:01:33) zoom in 1 
\i (01:01:33) setwindow pcb
\i (01:01:33) zoom in 1650.47 34.33
\i (01:01:33) trapsize 387
\i (01:01:33) zoom in 1 
\i (01:01:33) setwindow pcb
\i (01:01:33) zoom in 1650.47 35.88
\i (01:01:33) trapsize 194
\i (01:01:34) zoom out 1 
\i (01:01:34) setwindow pcb
\i (01:01:34) zoom out 1650.47 35.11
\i (01:01:34) trapsize 387
\i (01:01:34) zoom out 1 
\i (01:01:34) setwindow pcb
\i (01:01:34) zoom out 1650.47 35.10
\i (01:01:34) trapsize 775
\i (01:01:34) zoom out 1 
\i (01:01:34) setwindow pcb
\i (01:01:34) zoom out 1650.47 35.10
\i (01:01:34) trapsize 1550
\i (01:01:35) roam start
\i (01:01:35) roam x -48
\i (01:01:35) roam y -64
\i (01:01:35) roam x -32
\i (01:01:35) roam y -32
\i (01:01:35) roam x -16
\i (01:01:35) roam y -16
\i (01:01:35) roam end
\i (01:01:36) zoom in 1 
\i (01:01:36) setwindow pcb
\i (01:01:36) zoom in 1473.82 128.85
\i (01:01:36) trapsize 775
\i (01:01:36) zoom in 1 
\i (01:01:36) setwindow pcb
\i (01:01:36) zoom in 1473.82 128.86
\i (01:01:36) trapsize 387
\i (01:01:37) zoom in 1 
\i (01:01:37) setwindow pcb
\i (01:01:37) zoom in 1641.95 83.15
\i (01:01:37) trapsize 194
\i (01:01:38) add connect 
\t (01:01:38) Pick first element.
\i (01:01:38) pick grid 1633.43 73.86
\t (01:01:38) last pick:  1633.00 74.00
\t (01:01:38) last pick:  1632.28 75.98
\i (01:01:38) setwindow cmgr
\i (01:01:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:38) Target Via is defined from TOP to BOTTOM.
\t (01:01:38) last pick:  1632.28 75.98
\i (01:01:39) setwindow pcb
\i (01:01:39) pick grid 1650.86 144.75
\t (01:01:39) last pick:  1651.00 145.00
\i (01:01:39) setwindow cmgr
\i (01:01:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:39) No DRC errors detected.
\i (01:01:39) setwindow pcb
\i (01:01:39) zoom out 1 
\i (01:01:39) setwindow pcb
\i (01:01:39) zoom out 1651.25 145.13
\i (01:01:39) trapsize 387
\i (01:01:40) roam start
\i (01:01:40) roam x 64
\i (01:01:40) roam y -32
\i (01:01:40) roam x 80
\i (01:01:40) roam y -48
\i (01:01:40) roam end
\i (01:01:41) pick grid 1735.69 184.63
\t (01:01:41) last pick:  1736.00 185.00
\i (01:01:41) setwindow cmgr
\i (01:01:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:41) No DRC errors detected.
\i (01:01:42) setwindow pcb
\i (01:01:42) zoom out 1 
\i (01:01:42) setwindow pcb
\i (01:01:42) zoom out 1734.91 186.18
\i (01:01:42) trapsize 775
\i (01:01:42) zoom out 1 
\i (01:01:42) setwindow pcb
\i (01:01:42) zoom out 1733.36 189.28
\i (01:01:42) trapsize 1550
\i (01:01:42) zoom in 1 
\i (01:01:42) setwindow pcb
\i (01:01:42) zoom in 1730.26 195.47
\i (01:01:42) trapsize 775
\i (01:01:42) zoom in 1 
\i (01:01:42) setwindow pcb
\i (01:01:42) zoom in 1730.26 195.48
\i (01:01:42) trapsize 387
\i (01:01:43) roam start
\i (01:01:43) roam x -48
\i (01:01:43) roam y -96
\i (01:01:43) roam x -16
\i (01:01:43) roam y -32
\i (01:01:43) roam end
\i (01:01:45) pick grid 1728.71 354.30
\t (01:01:45) last pick:  1729.00 354.00
\i (01:01:45) setwindow cmgr
\i (01:01:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:45) No DRC errors detected.
\i (01:01:45) setwindow pcb
\i (01:01:45) mouse_pos 1728.71 354.30
\i (01:01:45) mouse_pos 1727.93 354.30
\i (01:01:45) roam start
\i (01:01:46) roam x -160
\i (01:01:46) roam x -144
\i (01:01:46) roam x -112
\i (01:01:46) roam x -80
\i (01:01:46) roam x -32
\i (01:01:46) roam end
\i (01:01:46) mouse_pos 932.27 312.47
\i (01:01:47) pick grid 933.05 303.95
\t (01:01:47) last pick:  933.00 304.00
\i (01:01:47) setwindow cmgr
\i (01:01:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:01:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:47) No DRC errors detected.
\t (01:01:47) Pick first element.
\i (01:01:47) setwindow pcb
\i (01:01:47) roam start
\i (01:01:47) roam x 16
\i (01:01:47) roam x 320
\i (01:01:47) roam y 32
\i (01:01:47) roam x 208
\i (01:01:47) roam x 64
\i (01:01:47) roam end
\i (01:01:47) add connect 
\t (01:01:48) Pick first element.
\i (01:01:48) prepopup 1657.43 176.11
\i (01:01:49) done 
\i (01:01:49) generaledit 
\i (01:01:49) zoom in 1 
\i (01:01:49) setwindow pcb
\i (01:01:49) zoom in 1656.65 190.06
\i (01:01:49) trapsize 194
\i (01:01:49) slide 
\t (01:01:49) Pick element to slide.
\i (01:01:50) pick grid 1671.38 195.10
\t (01:01:50) last pick:  1671.00 195.00
\t (01:01:50) last pick:  1669.00 200.00
\t (01:01:50) Waiting for the destination pick.
\i (01:01:51) pick grid 1621.02 223.38
\t (01:01:51) last pick:  1621.00 223.00
\t (01:01:51) No DRC errors detected.
\t (01:01:51) Pick another element to slide.
\i (01:01:51) slide 
\t (01:01:51) Pick element to slide.
\i (01:01:52) pick grid 1674.48 171.86
\t (01:01:52) last pick:  1674.00 172.00
\t (01:01:52) last pick:  1674.48 172.00
\t (01:01:52) Waiting for the destination pick.
\i (01:01:53) pick grid 1683.00 228.41
\t (01:01:53) last pick:  1683.00 228.00
\t (01:01:53) No DRC errors detected.
\t (01:01:53) Pick another element to slide.
\i (01:01:53) prepopup 1679.90 231.90
\i (01:01:54) done 
\i (01:01:54) generaledit 
\i (01:01:54) zoom out 1 
\i (01:01:54) setwindow pcb
\i (01:01:54) zoom out 1679.90 231.90
\i (01:01:54) trapsize 387
\i (01:01:55) add connect 
\t (01:01:55) Pick first element.
\i (01:01:55) slide 
\t (01:01:55) Pick element to slide.
\i (01:01:56) pick grid 1717.86 166.82
\t (01:01:56) last pick:  1718.00 167.00
\t (01:01:56) last pick:  1717.84 166.84
\t (01:01:56) Waiting for the destination pick.
\i (01:01:56) pick grid 1684.55 191.61
\t (01:01:56) last pick:  1685.00 192.00
\t (01:01:56) No DRC errors detected.
\t (01:01:56) Pick another element to slide.
\i (01:01:57) add connect 
\t (01:01:58) Pick first element.
\i (01:01:58) pick grid 1666.73 118.01
\t (01:01:58) last pick:  1667.00 118.00
\t (01:01:58) last pick:  1663.78 75.98
\i (01:01:58) setwindow cmgr
\i (01:01:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:01:58) Target Via is defined from TOP to BOTTOM.
\t (01:01:58) last pick:  1663.78 75.98
\i (01:01:59) setwindow pcb
\i (01:01:59) zoom out 1 
\i (01:01:59) setwindow pcb
\i (01:01:59) zoom out 1709.34 179.22
\i (01:01:59) trapsize 775
\i (01:02:00) pick grid 1751.18 222.60
\t (01:02:00) last pick:  1751.00 223.00
\i (01:02:00) setwindow cmgr
\i (01:02:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:00) No DRC errors detected.
\i (01:02:00) setwindow pcb
\i (01:02:00) mouse_pos 1746.53 276.84
\i (01:02:01) mouse_pos 1735.68 351.21
\i (01:02:01) mouse_pos 1738.78 363.61
\i (01:02:01) mouse_pos 1738.78 366.71
\i (01:02:01) pick grid 1726.38 383.75
\t (01:02:01) last pick:  1726.00 384.00
\i (01:02:01) setwindow cmgr
\i (01:02:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:01) No DRC errors detected.
\i (01:02:02) setwindow pcb
\i (01:02:02) mouse_pos 1524.95 362.06
\i (01:02:02) mouse_pos 1397.89 341.92
\i (01:02:02) mouse_pos 948.53 303.18
\i (01:02:02) mouse_pos 917.54 301.63
\i (01:02:03) pick grid 900.50 310.93
\t (01:02:03) last pick:  901.00 311.00
\i (01:02:03) setwindow cmgr
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:03) No DRC errors detected.
\i (01:02:03) setwindow pcb
\i (01:02:03) mouse_pos 925.29 264.44
\i (01:02:03) pick grid 928.39 258.24
\t (01:02:03) last pick:  928.00 258.00
\i (01:02:03) setwindow cmgr
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:03) No DRC errors detected.
\t (01:02:03) Pick first element.
\i (01:02:04) setwindow pcb
\i (01:02:04) add connect 
\t (01:02:04) Pick first element.
\i (01:02:05) pick grid 1698.49 111.04
\t (01:02:05) last pick:  1698.00 111.00
\t (01:02:05) last pick:  1695.28 75.98
\i (01:02:05) setwindow cmgr
\i (01:02:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:05) Target Via is defined from TOP to BOTTOM.
\t (01:02:05) last pick:  1695.28 75.98
\i (01:02:14) setwindow pcb
\i (01:02:14) done 
\i (01:02:14) generaledit 
\i (01:02:14) save 
\i (01:02:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:02:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:02:14) QtSignal "All Layers"
\i (01:02:15) fillin yes 
\i (01:02:15) generaledit 
\i (01:02:20) zoom in 1 
\i (01:02:20) setwindow pcb
\i (01:02:20) zoom in 1693.84 281.48
\i (01:02:20) trapsize 387
\i (01:02:20) slide 
\t (01:02:20) Pick element to slide.
\i (01:02:20) pick grid 1731.80 291.55
\t (01:02:20) last pick:  1732.00 292.00
\t (01:02:20) last pick:  1731.80 300.00
\t (01:02:20) Waiting for the destination pick.
\i (01:02:21) pick grid 1736.45 296.98
\t (01:02:21) last pick:  1736.00 297.00
\t (01:02:21) No DRC errors detected.
\t (01:02:21) Pick another element to slide.
\i (01:02:22) slide 
\t (01:02:22) Pick element to slide.
\i (01:02:22) pick grid 1736.45 272.19
\t (01:02:22) last pick:  1736.00 272.00
\t (01:02:22) last pick:  1736.00 272.19
\t (01:02:22) Waiting for the destination pick.
\i (01:02:23) pick grid 1713.99 269.86
\t (01:02:23) last pick:  1714.00 270.00
\t (01:02:23) No DRC errors detected.
\t (01:02:23) Pick another element to slide.
\i (01:02:24) slide 
\t (01:02:24) Pick element to slide.
\i (01:02:25) pick grid 1712.44 350.44
\t (01:02:25) last pick:  1712.00 350.00
\t (01:02:25) last pick:  1711.50 349.50
\t (01:02:25) Waiting for the destination pick.
\i (01:02:25) pick grid 1698.49 330.29
\t (01:02:25) last pick:  1698.00 330.00
\t (01:02:25) No DRC errors detected.
\t (01:02:25) Pick another element to slide.
\i (01:02:25) pick grid 1745.75 365.16
\t (01:02:25) last pick:  1746.00 365.00
\t (01:02:25) last pick:  1745.29 364.71
\t (01:02:25) Waiting for the destination pick.
\i (01:02:26) pick grid 1723.28 350.44
\t (01:02:26) last pick:  1723.00 350.00
\t (01:02:26) No DRC errors detected.
\t (01:02:26) Pick another element to slide.
\i (01:02:27) pick grid 1746.52 285.36
\t (01:02:27) last pick:  1747.00 285.00
\t (01:02:27) last pick:  1751.00 285.36
\t (01:02:27) Waiting for the destination pick.
\i (01:02:28) pick grid 1737.23 284.58
\t (01:02:28) last pick:  1737.00 285.00
\t (01:02:28) No DRC errors detected.
\t (01:02:28) Pick another element to slide.
\i (01:02:28) done 
\i (01:02:28) generaledit 
\i (01:02:28) zoom out 1 
\i (01:02:28) setwindow pcb
\i (01:02:28) zoom out 1737.23 284.58
\i (01:02:28) trapsize 775
\i (01:02:28) zoom out 1 
\i (01:02:28) setwindow pcb
\i (01:02:28) zoom out 1735.68 284.58
\i (01:02:28) trapsize 1550
\i (01:02:28) save 
\i (01:02:28) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:02:28) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:02:28) QtSignal "All Layers"
\i (01:02:29) fillin yes 
\i (01:02:29) generaledit 
\i (01:02:30) zoom out 1 
\i (01:02:30) setwindow pcb
\i (01:02:30) zoom out 1590.02 -28.41
\i (01:02:30) trapsize 3099
\i (01:02:30) roam start
\i (01:02:30) roam x 16
\i (01:02:30) roam y 96
\i (01:02:30) roam end
\i (01:02:31) zoom in 1 
\i (01:02:31) setwindow pcb
\i (01:02:31) zoom in 1904.58 -326.70
\i (01:02:31) trapsize 1550
\i (01:02:31) zoom in 1 
\i (01:02:31) setwindow pcb
\i (01:02:31) zoom in 1904.58 -326.70
\i (01:02:31) trapsize 775
\i (01:02:31) zoom in 1 
\i (01:02:31) setwindow pcb
\i (01:02:31) zoom in 1904.58 -326.70
\i (01:02:31) trapsize 387
\i (01:02:32) zoom out 1 
\i (01:02:32) setwindow pcb
\i (01:02:32) zoom out 1817.04 -306.56
\i (01:02:32) trapsize 775
\i (01:02:32) zoom out 1 
\i (01:02:32) setwindow pcb
\i (01:02:32) zoom out 1815.49 -306.55
\i (01:02:32) trapsize 1550
\i (01:02:33) zoom in 1 
\i (01:02:33) setwindow pcb
\i (01:02:33) zoom in 1638.85 -86.53
\i (01:02:33) trapsize 775
\i (01:02:33) zoom in 1 
\i (01:02:33) setwindow pcb
\i (01:02:33) zoom in 1638.85 -86.53
\i (01:02:33) trapsize 387
\i (01:02:33) roam start
\i (01:02:33) roam x -48
\i (01:02:33) roam y -32
\i (01:02:33) roam end
\i (01:02:34) zoom out 1 
\i (01:02:34) setwindow pcb
\i (01:02:34) zoom out 1617.92 -81.11
\i (01:02:34) trapsize 775
\i (01:02:35) zoom out 1 
\i (01:02:35) setwindow pcb
\i (01:02:35) zoom out 1617.93 -81.11
\i (01:02:35) trapsize 1550
\i (01:02:39) zoom in 1 
\i (01:02:39) setwindow pcb
\i (01:02:39) zoom in 1602.43 -53.21
\i (01:02:39) trapsize 775
\i (01:02:39) zoom in 1 
\i (01:02:39) setwindow pcb
\i (01:02:39) zoom in 1602.43 -53.21
\i (01:02:39) trapsize 387
\i (01:02:40) zoom out 1 
\i (01:02:40) setwindow pcb
\i (01:02:40) zoom out 1602.43 -53.21
\i (01:02:40) trapsize 775
\i (01:02:42) roam start
\i (01:02:42) roam x -48
\i (01:02:42) roam y -64
\i (01:02:42) roam x -16
\i (01:02:42) roam y -32
\i (01:02:43) roam x -32
\i (01:02:43) roam y -16
\i (01:02:43) roam end
\i (01:02:48) zoom out 1 
\i (01:02:48) setwindow pcb
\i (01:02:48) zoom out 1476.91 35.88
\i (01:02:48) trapsize 1550
\i (01:02:49) roam start
\i (01:02:49) roam x 32
\i (01:02:49) roam y 96
\i (01:02:49) roam x 48
\i (01:02:49) roam y 96
\i (01:02:49) roam x 16
\i (01:02:49) roam y 80
\i (01:02:49) roam y 112
\i (01:02:49) roam y 32
\i (01:02:49) roam y 32
\i (01:02:49) roam end
\i (01:02:50) zoom in 1 
\i (01:02:50) setwindow pcb
\i (01:02:50) zoom in 1805.41 -1439.24
\i (01:02:50) trapsize 775
\i (01:02:50) zoom in 1 
\i (01:02:50) setwindow pcb
\i (01:02:50) zoom in 1805.42 -1439.24
\i (01:02:50) trapsize 387
\i (01:02:50) zoom in 1 
\i (01:02:50) setwindow pcb
\i (01:02:50) zoom in 1805.42 -1439.24
\i (01:02:50) trapsize 194
\i (01:02:50) zoom in 1 
\i (01:02:50) setwindow pcb
\i (01:02:50) zoom in 1805.42 -1439.24
\i (01:02:50) trapsize 97
\i (01:02:51) zoom out 1 
\i (01:02:51) setwindow pcb
\i (01:02:51) zoom out 1805.43 -1439.23
\i (01:02:51) trapsize 194
\i (01:02:51) zoom out 1 
\i (01:02:51) setwindow pcb
\i (01:02:51) zoom out 1805.03 -1439.24
\i (01:02:51) trapsize 387
\i (01:02:51) zoom out 1 
\i (01:02:51) setwindow pcb
\i (01:02:51) zoom out 1805.04 -1439.23
\i (01:02:51) trapsize 775
\i (01:02:51) zoom out 1 
\i (01:02:51) setwindow pcb
\i (01:02:51) zoom out 1805.04 -1439.23
\i (01:02:51) trapsize 1550
\i (01:02:52) roam start
\i (01:02:52) roam y -16
\i (01:02:52) roam x -32
\i (01:02:52) roam y -48
\i (01:02:52) roam x -16
\i (01:02:52) roam y -16
\i (01:02:52) roam end
\i (01:02:52) add connect 
\t (01:02:53) Pick first element.
\i (01:02:53) pick grid 1796.11 -1436.14
\t (01:02:53) last pick:  1796.00 -1436.00
\t (01:02:53) last pick:  1767.32 -1450.00
\i (01:02:53) setwindow cmgr
\i (01:02:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:53) Target Symbol Pin is defined on TOP.
\t (01:02:53) last pick:  1767.32 -1450.00
\i (01:02:53) setwindow pcb
\i (01:02:53) mouse_pos 1796.11 -1436.14
\i (01:02:53) mouse_pos 1845.69 -1429.95
\i (01:02:53) zoom out 1 
\i (01:02:53) setwindow pcb
\i (01:02:53) zoom out 1864.29 -1417.55
\i (01:02:53) trapsize 3099
\i (01:02:53) mouse_pos 1727.45 -1417.55
\i (01:02:54) prepopup 1727.45 -1417.55
\i (01:02:55) done 
\i (01:02:55) generaledit 
\i (01:02:56) zoom in 1 
\i (01:02:56) setwindow pcb
\i (01:02:56) zoom in 1213.02 -1386.56
\i (01:02:56) trapsize 1550
\i (01:02:56) zoom in 1 
\i (01:02:56) setwindow pcb
\i (01:02:56) zoom in 1209.92 -1386.55
\i (01:02:56) trapsize 775
\i (01:02:56) zoom in 1 
\i (01:02:56) setwindow pcb
\i (01:02:56) zoom in 1209.93 -1386.55
\i (01:02:56) trapsize 387
\i (01:02:57) add connect 
\t (01:02:57) Pick first element.
\i (01:02:58) pick grid 1154.93 -1453.17
\t (01:02:58) last pick:  1155.00 -1453.00
\t (01:02:58) last pick:  1167.32 -1450.00
\i (01:02:58) setwindow cmgr
\i (01:02:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:58) Target Symbol Pin is defined on TOP.
\t (01:02:58) last pick:  1167.32 -1450.00
\i (01:02:59) setwindow pcb
\i (01:02:59) pick grid 1095.27 -1453.95
\t (01:02:59) last pick:  1095.00 -1454.00
\i (01:02:59) setwindow cmgr
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:59) No DRC errors detected.
\t (01:02:59) last pick:  1099.00 -1450.00
\i (01:02:59) setwindow pcb
\i (01:02:59) pick grid dbl 1095.27 -1453.95
\t (01:02:59) last pick:  1095.00 -1454.00
\t (01:02:59) C_VIA_045_020MM used for drill.
\i (01:02:59) setwindow cmgr
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:02:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:02:59) No DRC errors detected.
\i (01:03:00) setwindow pcb
\i (01:03:00) roam start
\i (01:03:00) roam x 16
\i (01:03:00) roam y -80
\i (01:03:00) roam x 16
\i (01:03:00) roam y -80
\i (01:03:00) roam end
\i (01:03:01) pick grid 1153.07 -1352.47
\t (01:03:01) last pick:  1153.00 -1352.00
\i (01:03:01) setwindow cmgr
\i (01:03:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:01) No DRC errors detected.
\i (01:03:01) setwindow pcb
\i (01:03:01) zoom out 1 
\i (01:03:01) setwindow pcb
\i (01:03:01) zoom out 1153.07 -1351.70
\i (01:03:01) trapsize 775
\i (01:03:01) roam start
\i (01:03:01) roam y -160
\i (01:03:01) roam y -80
\i (01:03:01) roam y -80
\i (01:03:01) roam y -16
\i (01:03:01) roam y -16
\i (01:03:01) roam y -48
\i (01:03:01) roam y -48
\i (01:03:02) roam y -32
\i (01:03:02) roam y -48
\i (01:03:02) roam y -32
\i (01:03:02) roam y -48
\i (01:03:02) roam y -32
\i (01:03:02) roam y -32
\i (01:03:02) roam y -32
\i (01:03:02) roam y -16
\i (01:03:02) roam y -32
\i (01:03:02) roam y -16
\i (01:03:02) roam y -16
\i (01:03:02) roam end
\i (01:03:03) zoom in 1 
\i (01:03:03) setwindow pcb
\i (01:03:03) zoom in 1125.19 138.14
\i (01:03:03) trapsize 387
\i (01:03:03) zoom in 1 
\i (01:03:03) setwindow pcb
\i (01:03:03) zoom in 1121.31 144.34
\i (01:03:03) trapsize 194
\i (01:03:04) pick grid 1095.36 150.54
\t (01:03:04) last pick:  1095.00 151.00
\i (01:03:04) setwindow cmgr
\i (01:03:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:04) No DRC errors detected.
\i (01:03:05) setwindow pcb
\i (01:03:05) pick grid dbl 1094.58 150.54
\t (01:03:05) last pick:  1095.00 151.00
\t (01:03:05) C_VIA_045_020MM used for drill.
\i (01:03:05) setwindow cmgr
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:05) No DRC errors detected.
\i (01:03:05) setwindow pcb
\i (01:03:05) mouse_pos 1106.59 150.54
\i (01:03:05) pick grid 1158.50 150.54
\t (01:03:05) last pick:  1159.00 151.00
\i (01:03:05) setwindow cmgr
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:05) No DRC errors detected.
\t (01:03:05) Pick first element.
\i (01:03:05) setwindow pcb
\i (01:03:05) prepopup 1150.37 139.31
\i (01:03:06) done 
\i (01:03:06) generaledit 
\i (01:03:06) zoom out 1 
\i (01:03:06) setwindow pcb
\i (01:03:06) zoom out 1150.37 139.31
\i (01:03:06) trapsize 387
\i (01:03:06) zoom out 1 
\i (01:03:06) setwindow pcb
\i (01:03:06) zoom out 1150.36 139.31
\i (01:03:06) trapsize 775
\i (01:03:06) zoom out 1 
\i (01:03:06) setwindow pcb
\i (01:03:06) zoom out 1150.36 139.31
\i (01:03:06) trapsize 1550
\i (01:03:08) roam start
\i (01:03:08) roam y 112
\i (01:03:08) roam y 80
\i (01:03:08) roam x -16
\i (01:03:08) roam y 112
\i (01:03:08) roam x -16
\i (01:03:08) roam y 80
\i (01:03:08) roam y 32
\i (01:03:08) roam end
\i (01:03:11) roam start
\i (01:03:11) roam x 32
\i (01:03:11) roam y -48
\i (01:03:11) roam x 48
\i (01:03:11) roam y -48
\i (01:03:11) roam y -16
\i (01:03:11) roam end
\i (01:03:11) zoom in 1 
\i (01:03:11) setwindow pcb
\i (01:03:11) zoom in 1805.41 -1454.74
\i (01:03:11) trapsize 775
\i (01:03:11) zoom in 1 
\i (01:03:11) setwindow pcb
\i (01:03:11) zoom in 1805.41 -1454.74
\i (01:03:11) trapsize 387
\i (01:03:12) zoom in 1 
\i (01:03:12) setwindow pcb
\i (01:03:12) zoom in 1803.09 -1453.96
\i (01:03:12) trapsize 194
\i (01:03:12) zoom out 1 
\i (01:03:12) setwindow pcb
\i (01:03:12) zoom out 1794.18 -1451.64
\i (01:03:12) trapsize 387
\i (01:03:12) zoom out 1 
\i (01:03:12) setwindow pcb
\i (01:03:12) zoom out 1793.41 -1450.86
\i (01:03:12) trapsize 775
\i (01:03:13) zoom in 1 
\i (01:03:13) setwindow pcb
\i (01:03:13) zoom in 1791.86 -1450.86
\i (01:03:13) trapsize 387
\i (01:03:13) zoom in 1 
\i (01:03:13) setwindow pcb
\i (01:03:13) zoom in 1791.87 -1450.86
\i (01:03:13) trapsize 194
\i (01:03:13) add connect 
\t (01:03:13) Pick first element.
\i (01:03:13) pick grid 1790.71 -1450.47
\t (01:03:13) last pick:  1791.00 -1450.00
\t (01:03:13) last pick:  1767.32 -1450.00
\i (01:03:13) setwindow cmgr
\i (01:03:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:13) Target Symbol Pin is defined on TOP.
\t (01:03:13) last pick:  1767.32 -1450.00
\i (01:03:13) setwindow pcb
\i (01:03:13) mouse_pos 1760.49 -1450.47
\i (01:03:14) pick grid 1695.41 -1451.25
\t (01:03:14) last pick:  1695.00 -1451.00
\t (01:03:14) No DRC errors detected.
\t (01:03:14) Pick first element.
\i (01:03:14) pick grid dbl 1695.41 -1451.25
\t (01:03:14) last pick:  1695.00 -1451.00
\t (01:03:14) Pick first element.
\t (01:03:14) last pick:  1695.00 -1450.00
\i (01:03:14) setwindow cmgr
\i (01:03:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:14) Target Symbol Pin is defined on TOP.
\t (01:03:14) last pick:  1695.00 -1450.00
\i (01:03:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:15) setwindow pcb
\i (01:03:15) pick grid 1695.41 -1451.25
\t (01:03:15) last pick:  1695.00 -1451.00
\t (01:03:15) No DRC errors detected.
\t (01:03:15) last pick:  1695.00 -1450.00
\i (01:03:15) pick grid dbl 1695.41 -1451.25
\t (01:03:15) last pick:  1695.00 -1451.00
\t (01:03:15) C_VIA_045_020MM used for drill.
\i (01:03:15) setwindow cmgr
\i (01:03:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:15) No DRC errors detected.
\i (01:03:16) setwindow pcb
\i (01:03:16) roam start
\i (01:03:16) roam y 16
\i (01:03:16) roam y 160
\i (01:03:16) roam x 16
\i (01:03:16) roam y 192
\i (01:03:16) roam y 160
\i (01:03:16) roam y 112
\i (01:03:16) roam end
\i (01:03:16) zoom out 1 
\i (01:03:16) setwindow pcb
\i (01:03:16) zoom out 1705.47 -1701.11
\i (01:03:16) trapsize 387
\i (01:03:16) zoom out 1 
\i (01:03:16) setwindow pcb
\i (01:03:16) zoom out 1704.69 -1698.79
\i (01:03:16) trapsize 775
\i (01:03:17) roam start
\i (01:03:17) roam y 144
\i (01:03:17) roam y 160
\i (01:03:17) roam y 192
\i (01:03:17) roam y 16
\i (01:03:17) roam end
\i (01:03:18) pick grid 1706.23 -2034.25
\t (01:03:18) last pick:  1706.00 -2034.00
\i (01:03:18) setwindow cmgr
\i (01:03:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:18) No DRC errors detected.
\t (01:03:18) last pick:  1695.00 -2023.00
\i (01:03:19) setwindow pcb
\i (01:03:19) pick grid 1727.93 -2065.24
\t (01:03:19) last pick:  1728.00 -2065.00
\i (01:03:19) setwindow cmgr
\i (01:03:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:19) No DRC errors detected.
\i (01:03:19) setwindow pcb
\i (01:03:19) zoom out 1 
\i (01:03:19) setwindow pcb
\i (01:03:19) zoom out 1727.93 -2065.24
\i (01:03:19) trapsize 1550
\i (01:03:20) zoom out 1 
\i (01:03:20) setwindow pcb
\i (01:03:20) zoom out 1727.92 -2065.24
\i (01:03:20) trapsize 3099
\i (01:03:20) mouse_pos 1014.68 -1739.85
\i (01:03:20) mouse_pos 1058.07 -1733.65
\i (01:03:20) mouse_pos 1151.04 -1721.26
\i (01:03:20) mouse_pos 1510.52 -1708.86
\i (01:03:20) mouse_pos 1578.70 -1708.86
\i (01:03:20) mouse_pos 1609.69 -1708.86
\i (01:03:20) mouse_pos 1640.68 -1708.86
\i (01:03:21) roam start
\i (01:03:21) mouse_pos 1665.47 -1566.31
\i (01:03:21) roam y -16
\i (01:03:21) mouse_pos 1653.08 -1442.34
\i (01:03:21) roam y -32
\i (01:03:21) roam y -48
\i (01:03:21) roam y -32
\i (01:03:21) roam y -32
\i (01:03:21) roam y -32
\i (01:03:21) roam y -16
\i (01:03:21) roam y -32
\i (01:03:21) roam y -32
\i (01:03:22) roam end
\i (01:03:22) mouse_pos 1659.28 7.99
\i (01:03:23) zoom in 1 
\i (01:03:23) setwindow pcb
\i (01:03:23) zoom in 1851.41 -1355.57
\i (01:03:23) trapsize 1550
\i (01:03:24) zoom in 1 
\i (01:03:24) setwindow pcb
\i (01:03:24) zoom in 1851.42 -1355.57
\i (01:03:24) trapsize 775
\i (01:03:24) zoom in 1 
\i (01:03:24) setwindow pcb
\i (01:03:24) zoom in 1848.32 -1360.22
\i (01:03:24) trapsize 387
\i (01:03:25) mouse_pos 1705.00 -1446.99
\i (01:03:26) pick grid 1694.15 -1451.63
\t (01:03:26) last pick:  1694.00 -1452.00
\i (01:03:26) setwindow cmgr
\i (01:03:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:26) No DRC errors detected.
\t (01:03:26) Pick first element.
\i (01:03:26) setwindow pcb
\i (01:03:26) prepopup 1743.74 -1413.67
\i (01:03:27) done 
\i (01:03:27) generaledit 
\i (01:03:28) pick grid 1862.27 -1361.76
\t (01:03:28) last pick:  1862.00 -1362.00
\i (01:03:28) delete 
\i (01:03:29) pick grid 1698.80 -1446.21
\t (01:03:29) last pick:  1699.00 -1446.00
\t (01:03:29) Via "Cas_B_0, C_Via_045_020Mm, (1695.00 -1450.00)"
\i (01:03:29) setwindow cmgr
\i (01:03:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:30) setwindow pcb
\i (01:03:30) pick grid 1855.30 -1347.82
\t (01:03:30) last pick:  1855.00 -1348.00
\i (01:03:30) prepopup 1855.30 -1347.82
\i (01:03:31) zoom out 1 
\i (01:03:31) setwindow pcb
\i (01:03:31) zoom out 1880.09 -1347.82
\i (01:03:31) trapsize 775
\i (01:03:34) setwindow form.find
\i (01:03:34) FORM find nets YES 
\i (01:03:35) setwindow pcb
\i (01:03:35) pick grid 1275.79 -1434.59
\t (01:03:35) last pick:  1276.00 -1435.00
\i (01:03:35) zoom out 1 
\i (01:03:35) setwindow pcb
\i (01:03:35) zoom out 1275.79 -1434.59
\i (01:03:35) trapsize 1550
\i (01:03:37) pick grid 1285.08 -1434.58
\t (01:03:37) last pick:  1285.00 -1435.00
\i (01:03:38) roam start
\i (01:03:38) roam y -16
\i (01:03:38) roam y -16
\i (01:03:38) roam end
\i (01:03:38) zoom out 1 
\i (01:03:38) setwindow pcb
\i (01:03:38) zoom out 1436.94 -1253.31
\i (01:03:38) trapsize 3099
\i (01:03:44) zoom in 1 
\i (01:03:44) setwindow pcb
\i (01:03:44) zoom in 2805.91 203.22
\i (01:03:44) trapsize 1550
\i (01:03:44) zoom in 1 
\i (01:03:44) setwindow pcb
\i (01:03:44) zoom in 2740.83 215.62
\i (01:03:44) trapsize 775
\i (01:03:44) zoom in 1 
\i (01:03:44) setwindow pcb
\i (01:03:44) zoom in 2733.09 215.62
\i (01:03:44) trapsize 387
\i (01:03:45) zoom in 1 
\i (01:03:45) setwindow pcb
\i (01:03:45) zoom in 2726.12 214.07
\i (01:03:45) trapsize 194
\i (01:03:45) roam start
\i (01:03:45) roam x -64
\i (01:03:45) roam x -80
\i (01:03:45) roam end
\i (01:03:45) add connect 
\t (01:03:46) Pick first element.
\i (01:03:46) pick grid 2558.47 200.51
\t (01:03:46) last pick:  2558.00 201.00
\t (01:03:46) last pick:  2558.00 200.00
\i (01:03:46) setwindow cmgr
\i (01:03:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:46) Target Symbol Pin is defined on BOTTOM.
\t (01:03:46) last pick:  2558.00 200.00
\i (01:03:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) setwindow pcb
\i (01:03:47) pick grid dbl 2558.47 200.51
\t (01:03:47) last pick:  2558.00 201.00
\t (01:03:47) C_VIA_045_020MM used for drill.
\i (01:03:47) setwindow cmgr
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:47) No DRC errors detected.
\i (01:03:47) setwindow pcb
\i (01:03:47) roam start
\i (01:03:47) roam y 96
\i (01:03:47) roam y 64
\i (01:03:47) roam y 112
\i (01:03:47) roam y 80
\i (01:03:47) roam end
\i (01:03:48) zoom out 1 
\i (01:03:48) setwindow pcb
\i (01:03:48) zoom out 2558.85 55.64
\i (01:03:48) trapsize 387
\i (01:03:48) roam start
\i (01:03:48) roam y 96
\i (01:03:48) roam y 80
\i (01:03:48) roam y 96
\i (01:03:48) roam y 64
\i (01:03:48) roam y 80
\i (01:03:48) roam y 32
\i (01:03:48) roam end
\i (01:03:49) pick grid 2591.40 -270.15
\t (01:03:49) last pick:  2591.00 -270.00
\i (01:03:49) setwindow cmgr
\i (01:03:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:49) No DRC errors detected.
\i (01:03:49) setwindow pcb
\i (01:03:49) roam start
\i (01:03:49) roam y 96
\i (01:03:49) roam x 16
\i (01:03:49) roam y 64
\i (01:03:49) roam x 16
\i (01:03:49) roam y 64
\i (01:03:49) roam y 64
\i (01:03:50) roam x 16
\i (01:03:50) roam y 32
\i (01:03:50) roam end
\i (01:03:52) pick grid 2718.07 -588.57
\t (01:03:52) last pick:  2718.00 -589.00
\i (01:03:52) setwindow cmgr
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:52) No DRC errors detected.
\i (01:03:52) setwindow pcb
\i (01:03:52) zoom in 1 
\i (01:03:52) setwindow pcb
\i (01:03:52) zoom in 2718.07 -588.57
\i (01:03:52) trapsize 194
\i (01:03:52) zoom in 1 
\i (01:03:52) setwindow pcb
\i (01:03:52) zoom in 2718.07 -588.57
\i (01:03:52) trapsize 97
\i (01:03:52) done 
\i (01:03:52) generaledit 
\i (01:03:53) add connect 
\t (01:03:53) Pick first element.
\i (01:03:53) pick grid 2670.81 -599.80
\t (01:03:53) last pick:  2671.00 -600.00
\t (01:03:53) last pick:  2632.68 -600.00
\i (01:03:53) setwindow cmgr
\i (01:03:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:53) Target Symbol Pin is defined on TOP.
\t (01:03:53) last pick:  2632.68 -600.00
\i (01:03:54) setwindow pcb
\i (01:03:54) pick grid 2714.39 -598.83
\t (01:03:54) last pick:  2714.00 -599.00
\i (01:03:54) setwindow cmgr
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:54) No DRC errors detected.
\t (01:03:54) last pick:  2713.00 -600.00
\i (01:03:54) setwindow pcb
\i (01:03:54) pick grid dbl 2714.39 -598.83
\t (01:03:54) last pick:  2714.00 -599.00
\t (01:03:54) C_VIA_045_020MM used for drill.
\i (01:03:54) setwindow cmgr
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:54) No DRC errors detected.
\i (01:03:54) setwindow pcb
\i (01:03:54) mouse_pos 2717.68 -593.22
\i (01:03:55) pick grid 2718.46 -589.15
\t (01:03:55) last pick:  2718.00 -589.00
\i (01:03:55) setwindow cmgr
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:03:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:03:55) No DRC errors detected.
\t (01:03:55) Pick first element.
\i (01:03:55) setwindow pcb
\i (01:03:55) slide 
\t (01:03:55) Pick element to slide.
\i (01:03:55) pick grid 2719.43 -591.86
\t (01:03:55) last pick:  2719.00 -592.00
\t (01:03:55) last pick:  2717.28 -589.72
\t (01:03:55) Waiting for the destination pick.
\i (01:03:56) pick grid 2714.20 -582.56
\t (01:03:56) last pick:  2714.00 -583.00
\t (01:03:56) No DRC errors detected.
\t (01:03:56) Pick another element to slide.
\i (01:03:56) prepopup 2716.33 -571.72
\i (01:03:56) done 
\i (01:03:56) generaledit 
\i (01:03:57) zoom out 1 
\i (01:03:57) setwindow pcb
\i (01:03:57) zoom out 2716.52 -571.72
\i (01:03:57) trapsize 194
\i (01:03:57) zoom out 1 
\i (01:03:57) setwindow pcb
\i (01:03:57) zoom out 2716.52 -571.72
\i (01:03:57) trapsize 387
\i (01:03:57) zoom out 1 
\i (01:03:57) setwindow pcb
\i (01:03:57) zoom out 2716.52 -571.71
\i (01:03:57) trapsize 775
\i (01:03:59) zoom out 1 
\i (01:03:59) setwindow pcb
\i (01:03:59) zoom out 2553.82 -594.95
\i (01:03:59) trapsize 1550
\i (01:04:05) roam start
\i (01:04:05) roam x -16
\i (01:04:05) roam y -80
\i (01:04:05) roam x -32
\i (01:04:05) roam y -112
\i (01:04:05) roam x -16
\i (01:04:05) roam y -64
\i (01:04:05) roam x -16
\i (01:04:05) roam y -32
\i (01:04:05) roam end
\i (01:04:15) roam start
\i (01:04:15) roam y 80
\i (01:04:15) roam y 32
\i (01:04:15) roam x -16
\i (01:04:15) roam y 32
\i (01:04:15) roam end
\i (01:04:16) roam start
\i (01:04:16) roam x -80
\i (01:04:16) roam y 80
\i (01:04:16) roam x -144
\i (01:04:16) roam y 160
\i (01:04:16) roam x -64
\i (01:04:16) roam y 48
\i (01:04:16) roam end
\i (01:04:17) zoom in 1 
\i (01:04:17) setwindow pcb
\i (01:04:17) zoom in 1160.81 -627.31
\i (01:04:17) trapsize 775
\i (01:04:17) zoom in 1 
\i (01:04:17) setwindow pcb
\i (01:04:17) zoom in 1153.07 -638.16
\i (01:04:17) trapsize 387
\i (01:04:19) zoom out 1 
\i (01:04:19) setwindow pcb
\i (01:04:19) zoom out 1207.30 -655.98
\i (01:04:19) trapsize 775
\i (01:04:19) zoom out 1 
\i (01:04:19) setwindow pcb
\i (01:04:19) zoom out 1205.76 -657.53
\i (01:04:19) trapsize 1550
\i (01:04:24) zoom in 1 
\i (01:04:24) setwindow pcb
\i (01:04:24) zoom in 1196.45 -614.14
\i (01:04:24) trapsize 775
\i (01:04:25) zoom in 1 
\i (01:04:25) setwindow pcb
\i (01:04:25) zoom in 1196.46 -614.13
\i (01:04:25) trapsize 387
\i (01:04:25) zoom in 1 
\i (01:04:25) setwindow pcb
\i (01:04:25) zoom in 1196.46 -614.13
\i (01:04:25) trapsize 194
\i (01:04:25) zoom in 1 
\i (01:04:25) setwindow pcb
\i (01:04:25) zoom in 1196.08 -614.12
\i (01:04:25) trapsize 97
\i (01:04:25) zoom out 1 
\i (01:04:25) setwindow pcb
\i (01:04:25) zoom out 1198.22 -627.87
\i (01:04:25) trapsize 194
\i (01:04:26) zoom out 1 
\i (01:04:26) setwindow pcb
\i (01:04:26) zoom out 1198.21 -627.88
\i (01:04:26) trapsize 387
\i (01:04:29) pick grid 918.53 -628.65
\t (01:04:29) last pick:  919.00 -629.00
\i (01:04:29) add connect 
\t (01:04:29) Pick first element.
\i (01:04:29) pick grid 860.42 -607.73
\t (01:04:29) last pick:  860.00 -608.00
\t (01:04:29) last pick:  832.68 -600.00
\i (01:04:29) setwindow cmgr
\i (01:04:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:29) Target Symbol Pin is defined on TOP.
\t (01:04:29) last pick:  832.68 -600.00
\i (01:04:30) setwindow pcb
\i (01:04:30) zoom out 1 
\i (01:04:30) setwindow pcb
\i (01:04:30) zoom out 860.42 -607.73
\i (01:04:30) trapsize 775
\i (01:04:30) mouse_pos 860.42 -607.73
\i (01:04:30) zoom out 1 
\i (01:04:30) setwindow pcb
\i (01:04:30) zoom out 860.42 -607.73
\i (01:04:30) trapsize 1550
\i (01:04:31) mouse_pos 869.72 -620.13
\i (01:04:33) zoom in 1 
\i (01:04:33) setwindow pcb
\i (01:04:33) zoom in 872.81 -626.32
\i (01:04:33) trapsize 775
\i (01:04:33) zoom in 1 
\i (01:04:33) setwindow pcb
\i (01:04:33) zoom in 872.82 -626.32
\i (01:04:33) trapsize 387
\i (01:04:33) zoom in 1 
\i (01:04:33) setwindow pcb
\i (01:04:33) zoom in 872.82 -626.32
\i (01:04:33) trapsize 194
\i (01:04:34) roam start
\i (01:04:34) roam x -64
\i (01:04:34) roam x -80
\i (01:04:34) roam end
\i (01:04:34) zoom out 1 
\i (01:04:34) setwindow pcb
\i (01:04:34) zoom out 857.89 -622.06
\i (01:04:34) trapsize 387
\i (01:04:34) zoom out 1 
\i (01:04:34) setwindow pcb
\i (01:04:34) zoom out 857.88 -622.06
\i (01:04:34) trapsize 775
\i (01:04:38) pick grid 744.77 -617.40
\t (01:04:38) last pick:  745.00 -617.00
\i (01:04:38) setwindow cmgr
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:38) No DRC errors detected.
\i (01:04:38) setwindow pcb
\i (01:04:38) pick grid dbl 744.77 -617.40
\t (01:04:38) last pick:  745.00 -617.00
\t (01:04:38) C_VIA_045_020MM used for drill.
\i (01:04:38) setwindow cmgr
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:38) No DRC errors detected.
\i (01:04:39) setwindow pcb
\i (01:04:39) roam start
\i (01:04:39) roam y 64
\i (01:04:39) roam x -16
\i (01:04:39) roam y 144
\i (01:04:39) roam x -48
\i (01:04:39) roam y 96
\i (01:04:39) roam end
\i (01:04:41) pick grid 719.21 -989.89
\t (01:04:41) last pick:  719.00 -990.00
\i (01:04:41) setwindow cmgr
\i (01:04:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:41) No DRC errors detected.
\i (01:04:42) setwindow pcb
\i (01:04:42) pick grid 697.51 -1140.19
\t (01:04:42) last pick:  698.00 -1140.00
\i (01:04:42) setwindow cmgr
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:42) No DRC errors detected.
\i (01:04:43) setwindow pcb
\i (01:04:43) mouse_pos 744.00 -1383.46
\i (01:04:43) mouse_pos 742.45 -1392.76
\i (01:04:43) pick grid 726.95 -1395.86
\t (01:04:43) last pick:  727.00 -1396.00
\i (01:04:43) setwindow cmgr
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:43) No DRC errors detected.
\i (01:04:43) setwindow pcb
\i (01:04:43) pick grid dbl 726.95 -1395.86
\t (01:04:43) last pick:  727.00 -1396.00
\t (01:04:43) C_VIA_045_020MM used for drill.
\i (01:04:43) setwindow cmgr
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:43) No DRC errors detected.
\i (01:04:44) setwindow pcb
\i (01:04:44) mouse_pos 768.79 -1402.05
\i (01:04:44) pick grid 826.12 -1405.15
\t (01:04:44) last pick:  826.00 -1405.00
\i (01:04:44) setwindow cmgr
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:44) No DRC errors detected.
\t (01:04:44) Pick first element.
\i (01:04:44) setwindow pcb
\i (01:04:44) zoom in 1 
\i (01:04:44) setwindow pcb
\i (01:04:44) zoom in 770.34 -1402.05
\i (01:04:44) trapsize 387
\i (01:04:44) zoom in 1 
\i (01:04:44) setwindow pcb
\i (01:04:44) zoom in 766.47 -1401.28
\i (01:04:44) trapsize 194
\i (01:04:45) slide 
\t (01:04:45) Pick element to slide.
\i (01:04:45) pick grid 731.60 -1397.02
\t (01:04:45) last pick:  732.00 -1397.00
\t (01:04:45) last pick:  731.60 -1396.00
\t (01:04:45) Waiting for the destination pick.
\i (01:04:46) pick grid 731.60 -1398.18
\t (01:04:46) last pick:  732.00 -1398.00
\t (01:04:46) No DRC errors detected.
\t (01:04:46) Pick another element to slide.
\i (01:04:46) pick grid 725.02 -1402.05
\t (01:04:46) last pick:  725.00 -1402.00
\t (01:04:46) last pick:  727.00 -1396.00
\t (01:04:46) Waiting for the destination pick.
\i (01:04:47) pick grid 729.67 -1401.28
\t (01:04:47) last pick:  730.00 -1401.00
\t (01:04:47) No DRC errors detected.
\t (01:04:47) Pick another element to slide.
\i (01:04:48) prepopup 732.77 -1374.94
\i (01:04:48) done 
\i (01:04:48) generaledit 
\i (01:04:48) zoom out 1 
\i (01:04:48) setwindow pcb
\i (01:04:48) zoom out 732.77 -1374.94
\i (01:04:48) trapsize 387
\i (01:04:49) zoom out 1 
\i (01:04:49) setwindow pcb
\i (01:04:49) zoom out 819.54 -1416.00
\i (01:04:49) trapsize 775
\i (01:04:49) zoom out 1 
\i (01:04:49) setwindow pcb
\i (01:04:49) zoom out 819.53 -1415.99
\i (01:04:49) trapsize 1550
\i (01:04:49) zoom out 1 
\i (01:04:49) setwindow pcb
\i (01:04:49) zoom out 819.53 -1415.99
\i (01:04:49) trapsize 3099
\i (01:04:51) zoom in 1 
\i (01:04:51) setwindow pcb
\i (01:04:51) zoom in 3103.41 -1453.18
\i (01:04:51) trapsize 1550
\i (01:04:53) zoom in 1 
\i (01:04:53) setwindow pcb
\i (01:04:53) zoom in 3032.14 -1456.28
\i (01:04:53) trapsize 775
\i (01:04:53) zoom in 1 
\i (01:04:53) setwindow pcb
\i (01:04:53) zoom in 3032.14 -1457.83
\i (01:04:53) trapsize 387
\i (01:04:53) zoom in 1 
\i (01:04:53) setwindow pcb
\i (01:04:53) zoom in 3032.15 -1458.60
\i (01:04:53) trapsize 194
\i (01:04:54) zoom out 1 
\i (01:04:54) setwindow pcb
\i (01:04:54) zoom out 3023.24 -1465.57
\i (01:04:54) trapsize 387
\i (01:04:55) add connect 
\t (01:04:55) Pick first element.
\i (01:04:55) pick grid 2650.59 -1392.74
\t (01:04:55) last pick:  2651.00 -1393.00
\t (01:04:55) last pick:  2632.68 -1400.00
\i (01:04:55) setwindow cmgr
\i (01:04:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:55) Target Symbol Pin is defined on TOP.
\t (01:04:55) last pick:  2632.68 -1400.00
\i (01:04:56) setwindow pcb
\i (01:04:56) zoom out 1 
\i (01:04:56) setwindow pcb
\i (01:04:56) zoom out 2650.59 -1392.74
\i (01:04:56) trapsize 775
\i (01:04:56) zoom out 1 
\i (01:04:56) setwindow pcb
\i (01:04:56) zoom out 2650.60 -1392.73
\i (01:04:56) trapsize 1550
\i (01:04:57) prepopup 2418.53 -1392.74
\i (01:04:57) done 
\i (01:04:57) generaledit 
\i (01:04:57) zoom in 1 
\i (01:04:57) setwindow pcb
\i (01:04:57) zoom in 2418.53 -1392.74
\i (01:04:57) trapsize 775
\i (01:04:57) zoom in 1 
\i (01:04:57) setwindow pcb
\i (01:04:57) zoom in 2418.54 -1392.73
\i (01:04:57) trapsize 387
\i (01:04:58) add connect 
\t (01:04:58) Pick first element.
\i (01:04:59) pick grid 2542.50 -1400.47
\t (01:04:59) last pick:  2543.00 -1400.00
\i (01:04:59) setwindow cmgr
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:59) Target Symbol Pin is defined on TOP.
\t (01:04:59) last pick:  2543.00 -1400.00
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) setwindow pcb
\i (01:04:59) pick grid dbl 2542.50 -1400.47
\t (01:04:59) last pick:  2543.00 -1400.00
\t (01:04:59) C_VIA_045_020MM used for drill.
\i (01:04:59) setwindow cmgr
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:04:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:04:59) No DRC errors detected.
\i (01:04:59) setwindow pcb
\i (01:04:59) roam start
\i (01:04:59) roam y 128
\i (01:04:59) roam y 128
\i (01:04:59) roam y 96
\i (01:04:59) roam y 16
\i (01:04:59) roam end
\i (01:05:00) roam start
\i (01:05:00) roam x 16
\i (01:05:00) roam y 192
\i (01:05:00) roam x 16
\i (01:05:00) roam y 96
\i (01:05:00) roam x 16
\i (01:05:00) roam y 80
\i (01:05:00) roam end
\i (01:05:01) pick grid 2625.87 -1924.24
\t (01:05:01) last pick:  2626.00 -1924.00
\i (01:05:01) setwindow cmgr
\i (01:05:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:01) No DRC errors detected.
\i (01:05:03) setwindow pcb
\i (01:05:03) pick grid 2731.23 -2197.73
\t (01:05:03) last pick:  2731.00 -2198.00
\i (01:05:03) setwindow cmgr
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:03) No DRC errors detected.
\i (01:05:03) setwindow pcb
\i (01:05:03) pick grid dbl 2731.23 -2197.73
\t (01:05:03) last pick:  2731.00 -2198.00
\t (01:05:03) C_VIA_045_020MM used for drill.
\i (01:05:03) setwindow cmgr
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:03) No DRC errors detected.
\i (01:05:04) setwindow pcb
\i (01:05:04) mouse_pos 2694.82 -2204.70
\i (01:05:04) pick grid 2684.75 -2204.70
\t (01:05:04) last pick:  2685.00 -2205.00
\i (01:05:04) setwindow cmgr
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:04) No DRC errors detected.
\t (01:05:04) Pick first element.
\i (01:05:05) setwindow pcb
\i (01:05:05) done 
\i (01:05:05) generaledit 
\i (01:05:05) zoom in 1 
\i (01:05:05) setwindow pcb
\i (01:05:05) zoom in 2744.40 -2203.15
\i (01:05:05) trapsize 194
\i (01:05:05) zoom in 1 
\i (01:05:05) setwindow pcb
\i (01:05:05) zoom in 2744.41 -2203.15
\i (01:05:05) trapsize 97
\i (01:05:05) zoom in 1 
\i (01:05:05) setwindow pcb
\i (01:05:05) zoom in 2744.41 -2203.15
\i (01:05:05) trapsize 48
\i (01:05:05) slide 
\t (01:05:05) Pick element to slide.
\i (01:05:05) pick grid 2735.41 -2199.85
\t (01:05:05) last pick:  2735.00 -2200.00
\t (01:05:05) last pick:  2731.00 -2198.00
\t (01:05:05) Waiting for the destination pick.
\i (01:05:07) pick grid 2732.11 -2199.46
\t (01:05:07) last pick:  2732.00 -2199.00
\t (01:05:07) No DRC errors detected.
\t (01:05:07) Pick another element to slide.
\i (01:05:07) pick grid 2710.42 -2199.46
\t (01:05:07) last pick:  2710.00 -2199.00
\t (01:05:07) last pick:  2710.42 -2198.00
\t (01:05:07) Waiting for the destination pick.
\i (01:05:08) pick grid 2709.35 -2200.43
\t (01:05:08) last pick:  2709.00 -2200.00
\t (01:05:08) No DRC errors detected.
\t (01:05:08) Pick another element to slide.
\i (01:05:09) pick grid 2720.49 -2198.30
\t (01:05:09) last pick:  2720.00 -2198.00
\t (01:05:09) last pick:  2720.49 -2199.00
\t (01:05:09) Waiting for the destination pick.
\i (01:05:10) pick grid 2720.69 -2200.43
\t (01:05:10) last pick:  2721.00 -2200.00
\t (01:05:10) No DRC errors detected.
\t (01:05:10) Pick another element to slide.
\i (01:05:11) slide 
\t (01:05:11) Pick element to slide.
\i (01:05:11) pick grid 2735.79 -2201.30
\t (01:05:11) last pick:  2736.00 -2201.00
\t (01:05:11) last pick:  2732.00 -2199.00
\t (01:05:11) Waiting for the destination pick.
\i (01:05:12) pick grid 2733.18 -2200.43
\t (01:05:12) last pick:  2733.00 -2200.00
\t (01:05:12) No DRC errors detected.
\t (01:05:12) Pick another element to slide.
\i (01:05:13) done 
\i (01:05:13) generaledit 
\i (01:05:13) zoom out 1 
\i (01:05:13) setwindow pcb
\i (01:05:13) zoom out 2738.21 -2184.74
\i (01:05:13) trapsize 97
\i (01:05:13) zoom out 1 
\i (01:05:13) setwindow pcb
\i (01:05:13) zoom out 2738.22 -2184.75
\i (01:05:13) trapsize 194
\i (01:05:13) zoom out 1 
\i (01:05:13) setwindow pcb
\i (01:05:13) zoom out 2738.22 -2184.75
\i (01:05:13) trapsize 387
\i (01:05:13) prepopup 2739.76 -2168.48
\i (01:05:14) pick grid 2657.64 -2010.43
\t (01:05:14) last pick:  2658.00 -2010.00
\i (01:05:15) zoom out 1 
\i (01:05:15) setwindow pcb
\i (01:05:15) zoom out 2657.64 -2010.43
\i (01:05:15) trapsize 775
\i (01:05:15) zoom out 1 
\i (01:05:15) setwindow pcb
\i (01:05:15) zoom out 2657.63 -2010.43
\i (01:05:15) trapsize 1550
\i (01:05:15) roam start
\i (01:05:15) roam x -64
\i (01:05:15) roam y -112
\i (01:05:15) roam x -48
\i (01:05:15) roam y -128
\i (01:05:15) roam x -32
\i (01:05:15) roam y -48
\i (01:05:15) roam end
\i (01:05:16) zoom out 1 
\i (01:05:16) setwindow pcb
\i (01:05:16) zoom out 2316.74 -1553.90
\i (01:05:16) trapsize 3099
\i (01:05:17) roam start
\i (01:05:17) roam y -64
\i (01:05:17) roam end
\i (01:05:17) zoom in 1 
\i (01:05:17) setwindow pcb
\i (01:05:17) zoom in 1944.38 -487.86
\i (01:05:17) trapsize 1550
\i (01:05:17) zoom in 1 
\i (01:05:17) setwindow pcb
\i (01:05:17) zoom in 1907.19 -494.05
\i (01:05:17) trapsize 775
\i (01:05:18) zoom in 1 
\i (01:05:18) setwindow pcb
\i (01:05:18) zoom in 1778.58 -605.61
\i (01:05:18) trapsize 387
\i (01:05:18) zoom in 1 
\i (01:05:18) setwindow pcb
\i (01:05:18) zoom in 1774.71 -616.45
\i (01:05:18) trapsize 194
\i (01:05:19) zoom out 1 
\i (01:05:19) setwindow pcb
\i (01:05:19) zoom out 1773.94 -620.32
\i (01:05:19) trapsize 387
\i (01:05:19) zoom out 1 
\i (01:05:19) setwindow pcb
\i (01:05:19) zoom out 1773.94 -620.32
\i (01:05:19) trapsize 775
\i (01:05:19) zoom out 1 
\i (01:05:19) setwindow pcb
\i (01:05:19) zoom out 1773.95 -620.32
\i (01:05:19) trapsize 1550
\i (01:05:21) done 
\i (01:05:21) generaledit 
\i (01:05:23) pick grid 1873.11 -474.67
\t (01:05:23) last pick:  1873.00 -475.00
\i (01:05:24) setwindow form.find
\i (01:05:24) FORM find nets YES 
\i (01:05:25) setwindow pcb
\i (01:05:25) pick grid 1885.51 -468.47
\t (01:05:25) last pick:  1886.00 -468.00
\i (01:05:25) setwindow cmgr
\i (01:05:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:26) setwindow pcb
\i (01:05:26) zoom out 1 
\i (01:05:26) setwindow pcb
\i (01:05:26) zoom out 1885.51 -468.47
\i (01:05:26) trapsize 3099
\i (01:05:28) zoom in 1 
\i (01:05:28) setwindow pcb
\i (01:05:28) zoom in 2217.10 -1584.12
\i (01:05:28) trapsize 1550
\i (01:05:32) zoom in 1 
\i (01:05:32) setwindow pcb
\i (01:05:32) zoom in 1250.21 -750.48
\i (01:05:32) trapsize 775
\i (01:05:32) zoom in 1 
\i (01:05:32) setwindow pcb
\i (01:05:32) zoom in 1247.11 -750.48
\i (01:05:32) trapsize 387
\i (01:05:32) roam start
\i (01:05:33) roam x -32
\i (01:05:33) roam y -96
\i (01:05:33) roam x -96
\i (01:05:33) roam y -208
\i (01:05:33) roam x -96
\i (01:05:33) roam y -192
\i (01:05:33) roam x -16
\i (01:05:33) roam y -48
\i (01:05:33) roam end
\i (01:05:34) pick grid 1271.61 -572.30
\t (01:05:34) last pick:  1272.00 -572.00
\i (01:05:34) roam start
\i (01:05:34) roam y 96
\i (01:05:34) roam y 80
\i (01:05:34) roam y 16
\i (01:05:34) roam end
\i (01:05:34) zoom in 1 
\i (01:05:34) setwindow pcb
\i (01:05:34) zoom in 1270.83 -700.13
\i (01:05:34) trapsize 194
\i (01:05:35) add connect 
\t (01:05:35) Pick first element.
\i (01:05:36) pick grid 1256.50 -649.77
\t (01:05:36) last pick:  1257.00 -650.00
\i (01:05:36) setwindow cmgr
\i (01:05:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:36) Target Symbol Pin is defined on TOP.
\t (01:05:36) last pick:  1257.00 -650.00
\i (01:05:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:37) setwindow pcb
\i (01:05:37) pick grid dbl 1256.50 -649.77
\t (01:05:37) last pick:  1257.00 -650.00
\t (01:05:37) C_VIA_045_020MM used for drill.
\i (01:05:37) setwindow cmgr
\i (01:05:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:37) No DRC errors detected.
\i (01:05:37) setwindow pcb
\i (01:05:37) zoom out 1 
\i (01:05:37) setwindow pcb
\i (01:05:37) zoom out 1257.27 -654.03
\i (01:05:37) trapsize 387
\i (01:05:37) roam start
\i (01:05:37) roam y 16
\i (01:05:37) roam x 16
\i (01:05:37) roam y 176
\i (01:05:37) roam x 16
\i (01:05:37) roam y 144
\i (01:05:37) roam y 128
\i (01:05:37) roam y 80
\i (01:05:37) roam y 64
\i (01:05:38) roam y 32
\i (01:05:38) roam end
\i (01:05:38) zoom out 1 
\i (01:05:38) setwindow pcb
\i (01:05:38) zoom out 1288.65 -1173.51
\i (01:05:38) trapsize 775
\i (01:05:39) pick grid 1240.61 -1102.23
\t (01:05:39) last pick:  1241.00 -1102.00
\i (01:05:39) setwindow cmgr
\i (01:05:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:39) No DRC errors detected.
\i (01:05:39) setwindow pcb
\i (01:05:39) roam start
\i (01:05:39) roam y 128
\i (01:05:39) roam y 96
\i (01:05:39) roam x 16
\i (01:05:39) roam y 64
\i (01:05:39) roam end
\i (01:05:40) zoom out 1 
\i (01:05:40) setwindow pcb
\i (01:05:40) zoom out 1292.52 -1436.14
\i (01:05:40) trapsize 1550
\i (01:05:40) zoom out 1 
\i (01:05:40) setwindow pcb
\i (01:05:40) zoom out 1292.53 -1436.14
\i (01:05:40) trapsize 3099
\i (01:05:40) roam start
\i (01:05:40) roam y 16
\i (01:05:41) roam end
\i (01:05:41) zoom in 1 
\i (01:05:41) setwindow pcb
\i (01:05:41) zoom in 1286.33 -2365.84
\i (01:05:41) trapsize 1550
\i (01:05:41) zoom in 1 
\i (01:05:41) setwindow pcb
\i (01:05:41) zoom in 1286.33 -2365.84
\i (01:05:41) trapsize 775
\i (01:05:41) zoom in 1 
\i (01:05:41) setwindow pcb
\i (01:05:41) zoom in 1286.34 -2351.89
\i (01:05:41) trapsize 387
\i (01:05:41) zoom in 1 
\i (01:05:41) setwindow pcb
\i (01:05:41) zoom in 1286.34 -2342.59
\i (01:05:41) trapsize 194
\i (01:05:43) zoom in 1 
\i (01:05:43) setwindow pcb
\i (01:05:43) zoom in 1256.52 -2249.23
\i (01:05:43) trapsize 97
\i (01:05:43) zoom in 1 
\i (01:05:43) setwindow pcb
\i (01:05:43) zoom in 1256.52 -2249.23
\i (01:05:43) trapsize 48
\i (01:05:44) pick grid 1256.52 -2249.91
\t (01:05:44) last pick:  1257.00 -2250.00
\i (01:05:44) setwindow cmgr
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:44) No DRC errors detected.
\i (01:05:44) setwindow pcb
\i (01:05:44) pick grid dbl 1257.01 -2249.91
\t (01:05:44) last pick:  1257.00 -2250.00
\t (01:05:44) C_VIA_045_020MM used for drill.
\i (01:05:44) setwindow cmgr
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:05:44) No DRC errors detected.
\t (01:05:44) Pick first element.
\i (01:05:45) setwindow pcb
\i (01:05:45) done 
\i (01:05:45) generaledit 
\i (01:05:45) zoom out 1 
\i (01:05:45) setwindow pcb
\i (01:05:45) zoom out 1257.01 -2249.91
\i (01:05:45) trapsize 97
\i (01:05:45) zoom out 1 
\i (01:05:45) setwindow pcb
\i (01:05:45) zoom out 1257.00 -2249.91
\i (01:05:45) trapsize 194
\i (01:05:45) zoom out 1 
\i (01:05:45) setwindow pcb
\i (01:05:45) zoom out 1257.01 -2249.91
\i (01:05:45) trapsize 387
\i (01:05:45) zoom out 1 
\i (01:05:45) setwindow pcb
\i (01:05:45) zoom out 1257.00 -2249.90
\i (01:05:45) trapsize 775
\i (01:05:45) zoom out 1 
\i (01:05:45) setwindow pcb
\i (01:05:45) zoom out 1257.00 -2251.45
\i (01:05:45) trapsize 1550
\i (01:05:45) zoom out 1 
\i (01:05:45) setwindow pcb
\i (01:05:45) zoom out 1257.00 -2257.65
\i (01:05:45) trapsize 3099
\i (01:05:46) roam start
\i (01:05:46) roam y -16
\i (01:05:46) roam y -96
\i (01:05:46) roam y -64
\i (01:05:46) roam y -32
\i (01:05:46) roam end
\i (01:05:48) zoom in 1 
\i (01:05:48) setwindow pcb
\i (01:05:48) zoom in 2043.55 -766.76
\i (01:05:48) trapsize 1550
\i (01:05:48) zoom in 1 
\i (01:05:48) setwindow pcb
\i (01:05:48) zoom in 2043.56 -766.75
\i (01:05:48) trapsize 775
\i (01:05:48) zoom in 1 
\i (01:05:48) setwindow pcb
\i (01:05:48) zoom in 2043.56 -766.75
\i (01:05:48) trapsize 387
\i (01:05:51) pick grid 2019.55 -771.39
\t (01:05:51) last pick:  2020.00 -771.00
\i (01:05:51) setwindow cmgr
\i (01:05:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:51) setwindow pcb
\i (01:05:51) zoom out 1 
\i (01:05:51) setwindow pcb
\i (01:05:51) zoom out 2019.55 -771.39
\i (01:05:51) trapsize 775
\i (01:05:51) zoom out 1 
\i (01:05:51) setwindow pcb
\i (01:05:51) zoom out 2019.54 -771.39
\i (01:05:51) trapsize 1550
\i (01:05:52) zoom out 1 
\i (01:05:52) setwindow pcb
\i (01:05:52) zoom out 2019.55 -771.40
\i (01:05:52) trapsize 3099
\i (01:05:53) zoom in 1 
\i (01:05:53) setwindow pcb
\i (01:05:53) zoom in 1851.41 -771.40
\i (01:05:53) trapsize 1550
\i (01:05:56) pick grid 2040.46 -780.69
\t (01:05:56) last pick:  2040.00 -781.00
\i (01:05:56) setwindow cmgr
\i (01:05:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:05:57) setwindow pcb
\i (01:05:57) roam start
\i (01:05:57) roam y 16
\i (01:05:57) roam end
\i (01:05:59) pick grid 2582.78 -779.16
\t (01:05:59) last pick:  2583.00 -779.00
\i (01:05:59) setwindow cmgr
\i (01:05:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:00) setwindow pcb
\i (01:06:00) zoom out 1 
\i (01:06:00) setwindow pcb
\i (01:06:00) zoom out 2582.78 -779.16
\i (01:06:00) trapsize 3099
\i (01:06:02) zoom in 1 
\i (01:06:02) setwindow pcb
\i (01:06:02) zoom in 2496.01 -779.16
\i (01:06:02) trapsize 1550
\i (01:06:02) zoom in 1 
\i (01:06:02) setwindow pcb
\i (01:06:02) zoom in 2496.02 -779.16
\i (01:06:02) trapsize 775
\i (01:06:05) pick grid 2627.73 -779.16
\t (01:06:05) last pick:  2628.00 -779.00
\i (01:06:05) setwindow cmgr
\i (01:06:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:05) setwindow pcb
\i (01:06:05) zoom out 1 
\i (01:06:05) setwindow pcb
\i (01:06:05) zoom out 2627.73 -779.16
\i (01:06:05) trapsize 1550
\i (01:06:07) pick grid 2723.80 -782.26
\t (01:06:07) last pick:  2724.00 -782.00
\i (01:06:07) setwindow cmgr
\i (01:06:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:09) setwindow pcb
\i (01:06:09) zoom out 1 
\i (01:06:09) setwindow pcb
\i (01:06:09) zoom out 2723.80 -782.26
\i (01:06:09) trapsize 3099
\i (01:06:11) zoom in 1 
\i (01:06:11) setwindow pcb
\i (01:06:11) zoom in 2723.80 -782.26
\i (01:06:11) trapsize 1550
\i (01:06:11) zoom in 1 
\i (01:06:11) setwindow pcb
\i (01:06:11) zoom in 2723.80 -782.26
\i (01:06:11) trapsize 775
\i (01:06:11) zoom in 1 
\i (01:06:11) setwindow pcb
\i (01:06:11) zoom in 2723.80 -782.26
\i (01:06:11) trapsize 387
\i (01:06:11) zoom in 1 
\i (01:06:11) setwindow pcb
\i (01:06:11) zoom in 2723.80 -782.26
\i (01:06:11) trapsize 194
\i (01:06:12) zoom out 1 
\i (01:06:12) setwindow pcb
\i (01:06:12) zoom out 2716.06 -780.71
\i (01:06:12) trapsize 387
\i (01:06:12) zoom out 1 
\i (01:06:12) setwindow pcb
\i (01:06:12) zoom out 2716.06 -780.70
\i (01:06:12) trapsize 775
\i (01:06:12) zoom out 1 
\i (01:06:12) setwindow pcb
\i (01:06:12) zoom out 2716.05 -780.70
\i (01:06:12) trapsize 1550
\i (01:06:13) roam start
\i (01:06:13) roam y -16
\i (01:06:13) roam x 16
\i (01:06:13) roam y -64
\i (01:06:13) roam y -16
\i (01:06:14) roam y -32
\i (01:06:14) roam y -32
\i (01:06:14) roam end
\i (01:06:15) zoom in 1 
\i (01:06:15) setwindow pcb
\i (01:06:15) zoom in 2812.58 26.58
\i (01:06:15) trapsize 775
\i (01:06:17) pick grid 2807.94 25.04
\t (01:06:17) last pick:  2808.00 25.00
\i (01:06:18) zoom in 1 
\i (01:06:18) setwindow pcb
\i (01:06:18) zoom in 2488.74 147.45
\i (01:06:18) trapsize 387
\i (01:06:18) zoom in 1 
\i (01:06:18) setwindow pcb
\i (01:06:18) zoom in 2488.74 148.22
\i (01:06:18) trapsize 194
\i (01:06:18) zoom in 1 
\i (01:06:18) setwindow pcb
\i (01:06:18) zoom in 2489.13 148.22
\i (01:06:18) trapsize 97
\i (01:06:19) roam start
\i (01:06:19) roam x 208
\i (01:06:19) roam y 48
\i (01:06:19) roam end
\i (01:06:19) add connect 
\t (01:06:19) Pick first element.
\i (01:06:20) pick grid 2532.12 99.40
\t (01:06:20) last pick:  2532.00 99.00
\t (01:06:20) last pick:  2532.00 100.00
\i (01:06:20) setwindow cmgr
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:20) Target Symbol Pin is defined on BOTTOM.
\t (01:06:20) last pick:  2532.00 100.00
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) setwindow pcb
\i (01:06:20) pick grid dbl 2532.12 99.40
\t (01:06:20) last pick:  2532.00 99.00
\t (01:06:20) C_VIA_045_020MM used for drill.
\i (01:06:20) setwindow cmgr
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:20) No DRC errors detected.
\i (01:06:20) setwindow pcb
\i (01:06:20) zoom out 1 
\i (01:06:20) setwindow pcb
\i (01:06:20) zoom out 2532.12 99.40
\i (01:06:20) trapsize 194
\i (01:06:20) zoom out 1 
\i (01:06:20) setwindow pcb
\i (01:06:20) zoom out 2532.13 99.41
\i (01:06:20) trapsize 387
\i (01:06:20) roam start
\i (01:06:20) roam y 112
\i (01:06:20) roam y 96
\i (01:06:21) roam y 144
\i (01:06:21) roam y 64
\i (01:06:21) roam end
\i (01:06:21) zoom out 1 
\i (01:06:21) setwindow pcb
\i (01:06:21) zoom out 2533.67 -239.16
\i (01:06:21) trapsize 775
\i (01:06:21) mouse_pos 2581.71 -281.00
\i (01:06:22) mouse_pos 2578.61 -332.13
\i (01:06:22) pick grid 2566.21 -355.37
\t (01:06:22) last pick:  2566.00 -355.00
\i (01:06:22) setwindow cmgr
\i (01:06:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:22) No DRC errors detected.
\i (01:06:22) setwindow pcb
\i (01:06:22) roam start
\i (01:06:22) roam y 16
\i (01:06:23) roam y 64
\i (01:06:23) roam y 80
\i (01:06:23) roam end
\i (01:06:23) zoom in 1 
\i (01:06:23) setwindow pcb
\i (01:06:23) zoom in 2566.21 -653.65
\i (01:06:23) trapsize 387
\i (01:06:23) zoom in 1 
\i (01:06:23) setwindow pcb
\i (01:06:23) zoom in 2566.21 -653.65
\i (01:06:23) trapsize 194
\i (01:06:23) zoom in 1 
\i (01:06:23) setwindow pcb
\i (01:06:23) zoom in 2566.22 -653.65
\i (01:06:23) trapsize 97
\i (01:06:24) zoom out 1 
\i (01:06:24) setwindow pcb
\i (01:06:24) zoom out 2561.57 -671.27
\i (01:06:24) trapsize 194
\i (01:06:24) zoom out 1 
\i (01:06:24) setwindow pcb
\i (01:06:24) zoom out 2569.70 -673.21
\i (01:06:24) trapsize 387
\i (01:06:24) zoom in 1 
\i (01:06:24) setwindow pcb
\i (01:06:24) zoom in 2575.90 -679.40
\i (01:06:24) trapsize 194
\i (01:06:24) zoom in 1 
\i (01:06:24) setwindow pcb
\i (01:06:24) zoom in 2575.90 -680.17
\i (01:06:24) trapsize 97
\i (01:06:25) zoom in 1 
\i (01:06:25) setwindow pcb
\i (01:06:25) zoom in 2575.91 -680.94
\i (01:06:25) trapsize 48
\i (01:06:25) zoom out 1 
\i (01:06:25) setwindow pcb
\i (01:06:25) zoom out 2576.59 -681.23
\i (01:06:25) trapsize 97
\t (01:06:25) Pick to complete the window.
\i (01:06:25) zoom out 1 
\i (01:06:25) setwindow pcb
\i (01:06:25) zoom out 2576.98 -681.23
\i (01:06:25) trapsize 194
\i (01:06:25) zoom out 1 
\i (01:06:25) setwindow pcb
\i (01:06:25) zoom out 2577.37 -681.23
\i (01:06:25) trapsize 387
\i (01:06:25) zoom out 1 
\i (01:06:25) setwindow pcb
\i (01:06:25) zoom out 2577.36 -681.24
\i (01:06:25) trapsize 775
\i (01:06:26) pick 2681.18 -687.43
\t (01:06:26) last pick:  2681.18 -687.43
\i (01:06:26) setwindow pcb
\i (01:06:26) zoom fit
\i (01:06:26) trapsize 6925
\i (01:06:26) zoom out 1 
\i (01:06:26) setwindow pcb
\i (01:06:26) zoom out 8351.80 -1634.35
\i (01:06:26) trapsize 6925
\i (01:06:27) mouse_pos 2742.38 -526.32
\i (01:06:27) mouse_pos 2686.98 -526.32
\i (01:06:27) mouse_pos 2645.43 -526.32
\i (01:06:27) mouse_pos 2465.37 -554.02
\i (01:06:27) mouse_pos 2340.72 -581.72
\i (01:06:27) mouse_pos 2257.62 -595.57
\i (01:06:27) mouse_pos 2160.67 -623.27
\i (01:06:27) zoom in 1 
\i (01:06:27) setwindow pcb
\i (01:06:27) zoom in 1994.46 -637.12
\i (01:06:27) trapsize 3463
\i (01:06:27) zoom in 1 
\i (01:06:27) setwindow pcb
\i (01:06:27) zoom in 6.92 -650.97
\i (01:06:27) trapsize 1731
\i (01:06:27) zoom in 1 
\i (01:06:27) setwindow pcb
\i (01:06:27) zoom in 10.39 -657.89
\i (01:06:27) trapsize 866
\i (01:06:27) zoom in 1 
\i (01:06:27) setwindow pcb
\i (01:06:27) zoom in 13.86 -659.62
\i (01:06:27) trapsize 433
\i (01:06:27) roam start
\i (01:06:28) roam x 128
\i (01:06:28) roam y 48
\i (01:06:28) roam x 160
\i (01:06:28) roam y 16
\i (01:06:28) roam x 160
\i (01:06:28) roam y 16
\i (01:06:28) roam x 160
\i (01:06:28) roam x 128
\i (01:06:28) roam end
\i (01:06:28) zoom out 1 
\i (01:06:28) setwindow pcb
\i (01:06:28) zoom out 979.91 -736.67
\i (01:06:28) trapsize 866
\i (01:06:28) zoom out 1 
\i (01:06:28) setwindow pcb
\i (01:06:28) zoom out 957.40 -733.21
\i (01:06:28) trapsize 1731
\i (01:06:28) mouse_pos 926.24 -719.35
\i (01:06:28) roam start
\i (01:06:28) roam x 16
\i (01:06:28) roam x 144
\i (01:06:28) roam y 32
\i (01:06:28) roam x 144
\i (01:06:28) roam y 16
\i (01:06:28) roam x 112
\i (01:06:29) roam x 96
\i (01:06:29) roam x 32
\i (01:06:29) roam y 16
\i (01:06:29) roam end
\i (01:06:29) mouse_pos 2818.55 -959.14
\i (01:06:29) mouse_pos 2780.46 -959.14
\i (01:06:29) mouse_pos 2749.30 -973.00
\i (01:06:29) mouse_pos 2718.14 -990.31
\i (01:06:30) zoom in 1 
\i (01:06:30) setwindow pcb
\i (01:06:30) zoom in 2648.88 -1004.16
\i (01:06:30) trapsize 866
\i (01:06:30) zoom in 1 
\i (01:06:30) setwindow pcb
\i (01:06:30) zoom in 2648.88 -1004.15
\i (01:06:30) trapsize 433
\i (01:06:30) zoom in 1 
\i (01:06:30) setwindow pcb
\i (01:06:30) zoom in 2648.89 -1004.15
\i (01:06:30) trapsize 216
\i (01:06:30) roam start
\i (01:06:30) roam y -160
\i (01:06:30) roam y -176
\i (01:06:30) roam y -128
\i (01:06:30) roam y -96
\i (01:06:30) roam end
\i (01:06:32) pick grid 2715.55 -693.79
\t (01:06:32) last pick:  2716.00 -694.00
\i (01:06:32) setwindow cmgr
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:32) No DRC errors detected.
\i (01:06:32) setwindow pcb
\i (01:06:32) pick grid dbl 2715.55 -693.79
\t (01:06:32) last pick:  2716.00 -694.00
\t (01:06:32) C_VIA_045_020MM used for drill.
\i (01:06:32) setwindow cmgr
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:32) No DRC errors detected.
\i (01:06:32) setwindow pcb
\i (01:06:32) mouse_pos 2693.04 -706.77
\i (01:06:33) pick grid 2680.49 -708.93
\t (01:06:33) last pick:  2680.00 -709.00
\i (01:06:33) setwindow cmgr
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:33) No DRC errors detected.
\t (01:06:33) Pick first element.
\i (01:06:33) setwindow pcb
\i (01:06:33) zoom in 1 
\i (01:06:33) setwindow pcb
\i (01:06:33) zoom in 2719.44 -700.28
\i (01:06:33) trapsize 108
\i (01:06:33) zoom in 1 
\i (01:06:33) setwindow pcb
\i (01:06:33) zoom in 2719.44 -700.28
\i (01:06:33) trapsize 54
\i (01:06:33) slide 
\t (01:06:33) Pick element to slide.
\i (01:06:33) pick grid 2719.44 -699.74
\t (01:06:33) last pick:  2719.00 -700.00
\t (01:06:33) last pick:  2716.00 -694.00
\t (01:06:33) Waiting for the destination pick.
\i (01:06:34) pick grid 2719.44 -699.74
\t (01:06:34) last pick:  2719.00 -700.00
\t (01:06:34) No DRC errors detected.
\t (01:06:34) Pick another element to slide.
\i (01:06:34) slide 
\t (01:06:35) Pick element to slide.
\i (01:06:35) pick grid 2710.24 -692.38
\t (01:06:35) last pick:  2710.00 -692.00
\t (01:06:35) last pick:  2710.81 -691.81
\t (01:06:35) Waiting for the destination pick.
\i (01:06:35) pick grid 2711.54 -690.86
\t (01:06:35) last pick:  2712.00 -691.00
\t (01:06:35) No DRC errors detected.
\t (01:06:35) Pick another element to slide.
\i (01:06:36) slide 
\t (01:06:36) Pick element to slide.
\i (01:06:36) pick grid 2696.17 -677.45
\t (01:06:36) last pick:  2696.00 -677.00
\t (01:06:36) last pick:  2697.81 -675.81
\t (01:06:36) Waiting for the destination pick.
\i (01:06:37) pick grid 2696.50 -677.99
\t (01:06:37) last pick:  2697.00 -678.00
\t (01:06:37) No DRC errors detected.
\t (01:06:37) Pick another element to slide.
\i (01:06:37) zoom out 1 
\i (01:06:37) setwindow pcb
\i (01:06:37) zoom out 2696.61 -678.42
\i (01:06:37) trapsize 108
\i (01:06:37) zoom out 1 
\i (01:06:37) setwindow pcb
\i (01:06:37) zoom out 2696.39 -679.50
\i (01:06:37) trapsize 216
\i (01:06:37) zoom out 1 
\i (01:06:37) setwindow pcb
\i (01:06:37) zoom out 2695.95 -682.10
\i (01:06:37) trapsize 433
\i (01:06:37) zoom out 1 
\i (01:06:37) setwindow pcb
\i (01:06:37) zoom out 2695.95 -690.76
\i (01:06:37) trapsize 866
\i (01:06:38) roam start
\i (01:06:38) roam x -64
\i (01:06:38) roam y -16
\i (01:06:38) roam x -112
\i (01:06:38) roam y -32
\i (01:06:38) roam x -64
\i (01:06:38) roam y -16
\i (01:06:38) roam end
\i (01:06:38) done 
\i (01:06:38) generaledit 
\i (01:06:39) pick grid 2468.48 -732.55
\t (01:06:39) last pick:  2468.00 -733.00
\i (01:06:39) setwindow cmgr
\i (01:06:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:39) setwindow pcb
\i (01:06:39) zoom out 1 
\i (01:06:39) setwindow pcb
\i (01:06:39) zoom out 2468.48 -732.55
\i (01:06:39) trapsize 1731
\i (01:06:40) zoom in 1 
\i (01:06:40) setwindow pcb
\i (01:06:40) zoom in 837.67 -756.79
\i (01:06:40) trapsize 866
\i (01:06:44) pick grid 809.97 -786.22
\t (01:06:44) last pick:  810.00 -786.00
\i (01:06:45) zoom in 1 
\i (01:06:45) setwindow pcb
\i (01:06:45) zoom in 733.80 -832.96
\i (01:06:45) trapsize 433
\i (01:06:45) slide 
\t (01:06:45) Pick element to slide.
\i (01:06:45) pick grid 742.46 -832.96
\t (01:06:45) last pick:  742.00 -833.00
\t (01:06:45) last pick:  745.00 -832.96
\t (01:06:45) Waiting for the destination pick.
\i (01:06:46) pick grid 684.47 -853.74
\t (01:06:46) last pick:  684.00 -854.00
\t (01:06:46) No DRC errors detected.
\t (01:06:46) Pick another element to slide.
\i (01:06:46) zoom out 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom out 695.72 -840.75
\i (01:06:46) trapsize 866
\i (01:06:47) add connect 
\t (01:06:47) Pick first element.
\i (01:06:47) pick grid 842.87 -698.79
\t (01:06:47) last pick:  843.00 -699.00
\t (01:06:47) last pick:  832.68 -700.00
\i (01:06:47) setwindow cmgr
\i (01:06:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:47) Target Symbol Pin is defined on TOP.
\t (01:06:47) last pick:  832.68 -700.00
\i (01:06:50) setwindow pcb
\i (01:06:50) mouse_pos 848.06 -700.52
\i (01:06:51) mouse_pos 844.60 -697.06
\i (01:06:52) pick grid 747.65 -698.79
\t (01:06:52) last pick:  748.00 -699.00
\i (01:06:52) setwindow cmgr
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:52) No DRC errors detected.
\t (01:06:52) last pick:  749.00 -700.00
\i (01:06:52) setwindow pcb
\i (01:06:52) pick grid dbl 747.65 -698.79
\t (01:06:52) last pick:  748.00 -699.00
\t (01:06:52) C_VIA_045_020MM used for drill.
\i (01:06:52) setwindow cmgr
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:52) No DRC errors detected.
\i (01:06:53) setwindow pcb
\i (01:06:53) pick grid 719.95 -736.88
\t (01:06:53) last pick:  720.00 -737.00
\i (01:06:53) setwindow cmgr
\i (01:06:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:53) No DRC errors detected.
\i (01:06:53) setwindow pcb
\i (01:06:53) mouse_pos 719.95 -736.88
\i (01:06:53) mouse_pos 719.95 -762.85
\i (01:06:53) mouse_pos 742.46 -1005.22
\i (01:06:53) mouse_pos 745.92 -1072.74
\i (01:06:53) mouse_pos 745.92 -1096.97
\i (01:06:53) mouse_pos 745.92 -1107.36
\i (01:06:53) mouse_pos 744.19 -1131.60
\i (01:06:54) mouse_pos 740.73 -1138.52
\i (01:06:55) pick grid 737.27 -1157.57
\t (01:06:55) last pick:  737.00 -1158.00
\i (01:06:55) setwindow cmgr
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:55) No DRC errors detected.
\t (01:06:55) last pick:  737.27 -1157.73
\i (01:06:55) setwindow pcb
\i (01:06:55) mouse_pos 728.61 -1380.89
\i (01:06:55) mouse_pos 725.15 -1413.79
\i (01:06:56) mouse_pos 733.80 -1410.32
\i (01:06:56) mouse_pos 733.80 -1384.36
\i (01:06:56) pick grid 733.80 -1349.73
\t (01:06:56) last pick:  734.00 -1350.00
\i (01:06:56) setwindow cmgr
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:06:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:56) No DRC errors detected.
\t (01:06:56) last pick:  739.31 -1344.69
\i (01:06:56) setwindow pcb
\i (01:06:56) done 
\i (01:06:56) generaledit 
\i (01:06:57) roam start
\i (01:06:57) roam y 16
\i (01:06:57) roam y 144
\i (01:06:57) roam end
\i (01:06:57) zoom in 1 
\i (01:06:57) setwindow pcb
\i (01:06:57) zoom in 745.92 -1419.85
\i (01:06:57) trapsize 433
\i (01:06:57) slide 
\t (01:06:57) Pick element to slide.
\i (01:06:58) pick grid 728.61 -1404.27
\t (01:06:58) last pick:  729.00 -1404.00
\t (01:06:58) last pick:  731.00 -1400.00
\t (01:06:58) Waiting for the destination pick.
\i (01:06:58) pick grid 712.16 -1402.54
\t (01:06:58) last pick:  712.00 -1403.00
\t (01:06:58) No DRC errors detected.
\t (01:06:58) Pick another element to slide.
\i (01:06:59) add connect 
\t (01:06:59) Pick first element.
\i (01:06:59) pick grid 739.00 -1348.00
\t (01:06:59) last pick:  739.00 -1348.00
\t (01:06:59) last pick:  739.31 -1344.69
\i (01:06:59) setwindow cmgr
\i (01:06:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:06:59) Target Symbol Pin is defined on TOP.
\t (01:06:59) last pick:  739.31 -1344.69
\i (01:07:00) setwindow pcb
\i (01:07:00) pick grid 720.82 -1483.90
\t (01:07:00) last pick:  721.00 -1484.00
\i (01:07:00) setwindow cmgr
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:00) No DRC errors detected.
\i (01:07:00) setwindow pcb
\i (01:07:00) pick grid dbl 720.82 -1483.90
\t (01:07:00) last pick:  721.00 -1484.00
\t (01:07:00) C_VIA_045_020MM used for drill.
\i (01:07:00) setwindow cmgr
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:00) No DRC errors detected.
\i (01:07:00) setwindow pcb
\i (01:07:00) mouse_pos 771.02 -1501.21
\i (01:07:01) pick grid 793.53 -1503.81
\t (01:07:01) last pick:  794.00 -1504.00
\i (01:07:01) setwindow cmgr
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:01) No DRC errors detected.
\t (01:07:01) Pick first element.
\i (01:07:01) setwindow pcb
\i (01:07:01) slide 
\t (01:07:01) Pick element to slide.
\i (01:07:02) pick grid 736.40 -1452.74
\t (01:07:02) last pick:  736.00 -1453.00
\t (01:07:02) last pick:  739.31 -1452.74
\t (01:07:02) Waiting for the destination pick.
\i (01:07:04) pick grid 730.34 -1451.01
\t (01:07:04) last pick:  730.00 -1451.00
\t (01:07:04) No DRC errors detected.
\t (01:07:04) Pick another element to slide.
\i (01:07:05) add connect 
\t (01:07:05) Pick first element.
\i (01:07:05) pick grid 739.86 -1372.24
\t (01:07:05) last pick:  740.00 -1372.00
\t (01:07:05) last pick:  739.31 -1372.00
\i (01:07:05) setwindow cmgr
\i (01:07:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:05) Target Symbol Pin is defined on TOP.
\t (01:07:05) last pick:  739.31 -1372.00
\i (01:07:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:06) setwindow pcb
\i (01:07:06) mouse_pos 691.39 -1303.86
\i (01:07:06) mouse_pos 692.25 -1302.12
\i (01:07:06) pick grid 703.51 -1301.26
\t (01:07:06) last pick:  704.00 -1301.00
\i (01:07:06) setwindow cmgr
\i (01:07:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:06) No DRC errors detected.
\i (01:07:07) setwindow pcb
\i (01:07:07) mouse_pos 690.52 -1206.04
\i (01:07:07) mouse_pos 692.25 -1131.60
\i (01:07:07) mouse_pos 713.03 -1134.20
\i (01:07:08) pick grid 713.89 -1136.79
\t (01:07:08) last pick:  714.00 -1137.00
\i (01:07:08) setwindow cmgr
\i (01:07:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:08) No DRC errors detected.
\t (01:07:08) Pick first element.
\i (01:07:08) setwindow pcb
\i (01:07:08) done 
\i (01:07:08) generaledit 
\i (01:07:09) zoom out 1 
\i (01:07:09) setwindow pcb
\i (01:07:09) zoom out 702.64 -1228.55
\i (01:07:09) trapsize 866
\i (01:07:11) pick grid 972.71 -1526.32
\t (01:07:11) last pick:  973.00 -1526.00
\i (01:07:11) setwindow cmgr
\i (01:07:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:11) setwindow pcb
\i (01:07:11) zoom out 1 
\i (01:07:11) setwindow pcb
\i (01:07:11) zoom out 972.71 -1526.32
\i (01:07:11) trapsize 1731
\i (01:07:12) zoom in 1 
\i (01:07:12) setwindow pcb
\i (01:07:12) zoom in 2762.79 -1557.47
\i (01:07:12) trapsize 866
\i (01:07:12) zoom in 1 
\i (01:07:12) setwindow pcb
\i (01:07:12) zoom in 2762.79 -1555.74
\i (01:07:12) trapsize 433
\i (01:07:12) zoom in 1 
\i (01:07:12) setwindow pcb
\i (01:07:12) zoom in 2762.80 -1554.87
\i (01:07:12) trapsize 216
\i (01:07:13) done 
\i (01:07:13) generaledit 
\i (01:07:13) setwindow cmgr
\i (01:07:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:13) setwindow pcb
\i (01:07:13) add connect 
\t (01:07:13) Selected item not valid for current operation, ignored: Net "A9"
\t (01:07:13) No valid items selected for the current operation, exiting.
\i (01:07:13) generaledit 
\i (01:07:14) setwindow cmgr
\i (01:07:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:14) setwindow pcb
\i (01:07:14) pick grid 2516.54 -1501.63
\t (01:07:14) last pick:  2517.00 -1502.00
\i (01:07:14) setwindow cmgr
\i (01:07:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:14) setwindow pcb
\i (01:07:14) pick grid dbl 2516.54 -1501.63
\t (01:07:14) last pick:  2517.00 -1502.00
\i (01:07:14) setwindow cmgr
\i (01:07:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:15) setwindow pcb
\i (01:07:15) pick grid 2515.24 -1515.48
\t (01:07:15) last pick:  2515.00 -1515.00
\i (01:07:15) add connect 
\t (01:07:15) Pick first element.
\i (01:07:16) pick grid 2516.10 -1502.06
\t (01:07:16) last pick:  2516.00 -1502.00
\t (01:07:16) last pick:  2516.00 -1500.00
\i (01:07:16) setwindow cmgr
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:16) Target Symbol Pin is defined on TOP.
\t (01:07:16) last pick:  2516.00 -1500.00
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) setwindow pcb
\i (01:07:16) pick grid dbl 2516.10 -1502.06
\t (01:07:16) last pick:  2516.00 -1502.00
\t (01:07:16) C_VIA_045_020MM used for drill.
\i (01:07:16) setwindow cmgr
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:16) No DRC errors detected.
\i (01:07:16) setwindow pcb
\i (01:07:16) zoom out 1 
\i (01:07:16) setwindow pcb
\i (01:07:16) zoom out 2516.10 -1503.36
\i (01:07:16) trapsize 433
\i (01:07:17) roam start
\i (01:07:17) roam y 160
\i (01:07:17) roam y 80
\i (01:07:17) roam y 80
\i (01:07:17) roam y 80
\i (01:07:17) roam x 16
\i (01:07:17) roam y 64
\i (01:07:17) roam x 16
\i (01:07:17) roam y 96
\i (01:07:17) roam y 32
\i (01:07:17) roam y 32
\i (01:07:17) roam end
\i (01:07:18) pick grid 2579.28 -1959.11
\t (01:07:18) last pick:  2579.00 -1959.00
\i (01:07:18) setwindow cmgr
\i (01:07:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:18) No DRC errors detected.
\i (01:07:18) setwindow pcb
\i (01:07:18) roam start
\i (01:07:18) roam y 112
\i (01:07:18) roam x 16
\i (01:07:18) roam y 96
\i (01:07:18) roam x 16
\i (01:07:18) roam y 64
\i (01:07:18) roam end
\i (01:07:20) pick grid 2729.02 -2301.03
\t (01:07:20) last pick:  2729.00 -2301.00
\i (01:07:20) setwindow cmgr
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:20) No DRC errors detected.
\i (01:07:20) setwindow pcb
\i (01:07:20) pick grid dbl 2729.02 -2301.03
\t (01:07:20) last pick:  2729.00 -2301.00
\t (01:07:20) C_VIA_045_020MM used for drill.
\i (01:07:20) setwindow cmgr
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:20) No DRC errors detected.
\i (01:07:21) setwindow pcb
\i (01:07:21) mouse_pos 2696.13 -2301.03
\i (01:07:21) pick grid 2669.29 -2301.03
\t (01:07:21) last pick:  2669.00 -2301.00
\i (01:07:21) setwindow cmgr
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:07:21) No DRC errors detected.
\t (01:07:21) Pick first element.
\i (01:07:22) setwindow pcb
\i (01:07:22) zoom in 1 
\i (01:07:22) setwindow pcb
\i (01:07:22) zoom in 2719.50 -2312.29
\i (01:07:22) trapsize 216
\i (01:07:22) zoom in 1 
\i (01:07:22) setwindow pcb
\i (01:07:22) zoom in 2719.50 -2312.29
\i (01:07:22) trapsize 108
\i (01:07:22) zoom in 1 
\i (01:07:22) setwindow pcb
\i (01:07:22) zoom in 2719.51 -2312.29
\i (01:07:22) trapsize 54
\i (01:07:22) slide 
\t (01:07:22) Pick element to slide.
\i (01:07:23) pick grid 2731.52 -2305.04
\t (01:07:23) last pick:  2732.00 -2305.00
\t (01:07:23) last pick:  2729.00 -2301.00
\t (01:07:23) Waiting for the destination pick.
\i (01:07:24) pick grid 2730.01 -2300.38
\t (01:07:24) last pick:  2730.00 -2300.00
\t (01:07:24) No DRC errors detected.
\t (01:07:24) Pick another element to slide.
\i (01:07:24) pick grid 2707.61 -2304.17
\t (01:07:24) last pick:  2708.00 -2304.00
\t (01:07:24) last pick:  2707.61 -2301.00
\t (01:07:24) Waiting for the destination pick.
\i (01:07:25) pick grid 2706.85 -2300.49
\t (01:07:25) last pick:  2707.00 -2300.00
\t (01:07:25) No DRC errors detected.
\t (01:07:25) Pick another element to slide.
\i (01:07:26) pick grid 2713.35 -2284.26
\t (01:07:26) last pick:  2713.00 -2284.00
\t (01:07:26) last pick:  2712.80 -2284.80
\t (01:07:26) Waiting for the destination pick.
\i (01:07:27) pick grid 2713.56 -2284.15
\t (01:07:27) last pick:  2714.00 -2284.00
\t (01:07:27) No DRC errors detected.
\t (01:07:27) Pick another element to slide.
\i (01:07:27) done 
\i (01:07:27) generaledit 
\i (01:07:27) zoom out 1 
\i (01:07:27) setwindow pcb
\i (01:07:27) zoom out 2713.89 -2284.04
\i (01:07:27) trapsize 108
\i (01:07:27) zoom out 1 
\i (01:07:27) setwindow pcb
\i (01:07:27) zoom out 2713.88 -2284.05
\i (01:07:27) trapsize 216
\i (01:07:27) zoom out 1 
\i (01:07:27) setwindow pcb
\i (01:07:27) zoom out 2713.89 -2284.91
\i (01:07:27) trapsize 433
\i (01:07:27) zoom out 1 
\i (01:07:27) setwindow pcb
\i (01:07:27) zoom out 2713.89 -2287.51
\i (01:07:27) trapsize 866
\i (01:07:27) zoom out 1 
\i (01:07:27) setwindow pcb
\i (01:07:27) zoom out 2713.88 -2299.63
\i (01:07:27) trapsize 1731
\i (01:07:27) zoom out 1 
\i (01:07:27) setwindow pcb
\i (01:07:27) zoom out 2503.58 -2316.95
\i (01:07:27) trapsize 3462
\i (01:07:28) roam start
\i (01:07:28) roam y -64
\i (01:07:28) roam y -16
\i (01:07:28) roam end
\i (01:07:28) save 
\i (01:07:28) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:07:28) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:07:28) QtSignal "All Layers"
\i (01:07:29) fillin yes 
\i (01:07:29) generaledit 
\i (01:07:30) zoom in 1 
\i (01:07:30) setwindow pcb
\i (01:07:30) zoom in 1731.46 -242.61
\i (01:07:30) trapsize 1731
\i (01:07:30) zoom in 1 
\i (01:07:30) setwindow pcb
\i (01:07:30) zoom in 1731.46 -242.61
\i (01:07:30) trapsize 866
\i (01:07:30) zoom in 1 
\i (01:07:30) setwindow pcb
\i (01:07:30) zoom in 1731.46 -242.61
\i (01:07:30) trapsize 433
\i (01:07:32) pick grid 1683.85 -367.25
\t (01:07:32) last pick:  1684.00 -367.00
\i (01:07:32) setwindow cmgr
\i (01:07:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:33) setwindow pcb
\i (01:07:33) zoom out 1 
\i (01:07:33) setwindow pcb
\i (01:07:33) zoom out 1683.85 -367.25
\i (01:07:33) trapsize 866
\i (01:07:33) zoom out 1 
\i (01:07:33) setwindow pcb
\i (01:07:33) zoom out 1683.86 -367.26
\i (01:07:33) trapsize 1731
\i (01:07:33) zoom out 1 
\i (01:07:33) setwindow pcb
\i (01:07:33) zoom out 1683.86 -367.25
\i (01:07:33) trapsize 3462
\i (01:07:35) zoom in 1 
\i (01:07:35) setwindow pcb
\i (01:07:35) zoom in 1932.28 -575.00
\i (01:07:35) trapsize 1731
\i (01:07:38) pick grid 2264.67 -401.87
\t (01:07:38) last pick:  2265.00 -402.00
\i (01:07:38) setwindow cmgr
\i (01:07:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:40) setwindow pcb
\i (01:07:40) zoom out 1 
\i (01:07:40) setwindow pcb
\i (01:07:40) zoom out 1890.73 -429.57
\i (01:07:40) trapsize 3462
\i (01:07:41) save 
\i (01:07:41) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:07:41) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:07:41) QtSignal "All Layers"
\i (01:07:42) fillin yes 
\i (01:07:43) generaledit 
\i (01:07:43) setwindow cmgr
\i (01:07:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:43) setwindow pcb
\i (01:07:43) zoom in 1 
\i (01:07:43) setwindow pcb
\i (01:07:43) zoom in 1800.71 -1599.88
\i (01:07:43) trapsize 1731
\i (01:07:43) zoom in 1 
\i (01:07:43) setwindow pcb
\i (01:07:43) zoom in 1800.71 -1599.87
\i (01:07:43) trapsize 866
\i (01:07:43) zoom in 1 
\i (01:07:43) setwindow pcb
\i (01:07:43) zoom in 1800.72 -1599.87
\i (01:07:43) trapsize 433
\i (01:07:44) pick grid 1788.60 -1453.58
\t (01:07:44) last pick:  1789.00 -1454.00
\i (01:07:44) zoom out 1 
\i (01:07:44) setwindow pcb
\i (01:07:44) zoom out 1788.60 -1453.58
\i (01:07:44) trapsize 866
\i (01:07:45) zoom out 1 
\i (01:07:45) setwindow pcb
\i (01:07:45) zoom out 1788.60 -1453.57
\i (01:07:45) trapsize 1731
\i (01:07:45) pick grid 1840.54 -1612.84
\t (01:07:45) last pick:  1841.00 -1613.00
\i (01:07:45) add connect 
\t (01:07:46) Pick first element.
\i (01:07:46) prepopup 1802.45 -1467.42
\i (01:07:47) done 
\i (01:07:47) generaledit 
\i (01:07:48) pick grid 1684.73 -1453.57
\t (01:07:48) last pick:  1685.00 -1454.00
\i (01:07:48) setwindow cmgr
\i (01:07:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:07:48) setwindow pcb
\i (01:07:48) zoom out 1 
\i (01:07:48) setwindow pcb
\i (01:07:48) zoom out 1684.73 -1453.57
\i (01:07:48) trapsize 3462
\i (01:07:49) roam start
\i (01:07:49) roam y -64
\i (01:07:50) roam y -32
\i (01:07:50) roam end
\i (01:07:51) zoom in 1 
\i (01:07:51) setwindow pcb
\i (01:07:51) zoom in 2597.07 -1101.29
\i (01:07:51) trapsize 1731
\i (01:07:53) pick grid 2372.02 -1198.24
\t (01:07:53) last pick:  2372.00 -1198.00
\i (01:07:53) zoom out 1 
\i (01:07:53) setwindow pcb
\i (01:07:53) zoom out 2372.02 -1198.24
\i (01:07:53) trapsize 3462
\i (01:07:53) save 
\i (01:07:53) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:07:53) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:07:53) QtSignal "All Layers"
\i (01:07:54) fillin yes 
\i (01:07:54) generaledit 
\i (01:07:57) zoom in 1 
\i (01:07:57) setwindow pcb
\i (01:07:57) zoom in 1863.03 -7.16
\i (01:07:57) trapsize 1731
\i (01:07:57) zoom in 1 
\i (01:07:57) setwindow pcb
\i (01:07:57) zoom in 1863.04 -7.16
\i (01:07:57) trapsize 866
\i (01:07:58) roam start
\i (01:07:58) roam y -64
\i (01:07:58) roam end
\i (01:07:58) zoom in 1 
\i (01:07:58) setwindow pcb
\i (01:07:58) zoom in 1615.47 -92.00
\i (01:07:58) trapsize 433
\i (01:07:58) zoom in 1 
\i (01:07:58) setwindow pcb
\i (01:07:58) zoom in 1610.28 -91.99
\i (01:07:58) trapsize 216
\i (01:07:59) add connect 
\t (01:07:59) Pick first element.
\i (01:08:00) pick grid 1603.36 -86.36
\t (01:08:00) last pick:  1603.00 -86.00
\t (01:08:00) last pick:  1600.79 -75.98
\i (01:08:00) setwindow cmgr
\i (01:08:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:00) Target Via is defined from TOP to BOTTOM.
\t (01:08:00) last pick:  1600.79 -75.98
\i (01:08:01) setwindow pcb
\i (01:08:01) roam start
\i (01:08:01) roam y -16
\i (01:08:01) roam x -16
\i (01:08:01) roam y -80
\i (01:08:01) roam x -16
\i (01:08:01) roam y -64
\i (01:08:01) roam end
\i (01:08:05) prepopup 1590.31 -8.46
\i (01:08:06) done 
\i (01:08:06) generaledit 
\i (01:08:06) zoom out 1 
\i (01:08:06) setwindow pcb
\i (01:08:06) zoom out 1590.31 -8.46
\i (01:08:06) trapsize 433
\i (01:08:07) roam start
\i (01:08:07) roam y -64
\i (01:08:07) roam end
\i (01:08:09) zoom in 1 
\i (01:08:09) setwindow pcb
\i (01:08:09) zoom in 1580.79 47.37
\i (01:08:09) trapsize 216
\i (01:08:09) add connect 
\t (01:08:09) Pick first element.
\i (01:08:09) pick grid 1597.24 43.91
\t (01:08:09) last pick:  1597.00 44.00
\t (01:08:09) last pick:  1600.79 75.98
\i (01:08:09) setwindow cmgr
\i (01:08:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:09) Target Symbol Pin is defined on BOTTOM.
\t (01:08:09) last pick:  1600.79 75.98
\i (01:08:10) setwindow pcb
\i (01:08:10) pick grid 1603.30 9.71
\t (01:08:10) last pick:  1603.00 10.00
\i (01:08:10) setwindow cmgr
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:10) No DRC errors detected.
\t (01:08:10) last pick:  1600.79 12.21
\i (01:08:10) setwindow pcb
\i (01:08:10) pick grid dbl 1603.30 9.71
\t (01:08:10) last pick:  1603.00 10.00
\t (01:08:10) C_VIA_060_030MM used for drill.
\i (01:08:10) setwindow cmgr
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:10) No DRC errors detected.
\t (01:08:10) Pick first element.
\i (01:08:10) setwindow pcb
\i (01:08:10) add connect 
\t (01:08:11) Pick first element.
\i (01:08:11) pick grid 1595.51 -48.28
\t (01:08:11) last pick:  1596.00 -48.00
\t (01:08:11) last pick:  1600.79 -75.98
\i (01:08:11) setwindow cmgr
\i (01:08:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:11) Target Via is defined from TOP to BOTTOM.
\t (01:08:11) last pick:  1600.79 -75.98
\i (01:08:12) setwindow pcb
\i (01:08:12) pick grid 1595.94 -11.49
\t (01:08:12) last pick:  1596.00 -11.00
\i (01:08:12) setwindow cmgr
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:12) No DRC errors detected.
\t (01:08:12) last pick:  1600.79 -15.79
\i (01:08:12) setwindow pcb
\i (01:08:12) pick grid dbl 1596.37 -10.63
\t (01:08:12) last pick:  1596.00 -11.00
\t (01:08:12) C_VIA_060_030MM used for drill.
\i (01:08:12) setwindow cmgr
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:12) No DRC errors detected.
\t (01:08:12) Pick first element.
\i (01:08:12) setwindow pcb
\i (01:08:12) done 
\i (01:08:12) generaledit 
\i (01:08:13) zoom out 1 
\i (01:08:13) setwindow pcb
\i (01:08:13) zoom out 1628.40 -5.00
\i (01:08:13) trapsize 433
\i (01:08:13) roam start
\i (01:08:13) roam x 112
\i (01:08:13) roam x 112
\i (01:08:13) roam x 96
\i (01:08:14) roam x 128
\i (01:08:14) roam x 144
\i (01:08:14) roam x 32
\i (01:08:14) roam x 48
\i (01:08:14) roam x 48
\i (01:08:14) roam x 96
\i (01:08:14) roam x 32
\i (01:08:14) roam end
\i (01:08:14) zoom in 1 
\i (01:08:14) setwindow pcb
\i (01:08:14) zoom in 2190.62 7.98
\i (01:08:14) trapsize 216
\i (01:08:15) add connect 
\t (01:08:15) Pick first element.
\i (01:08:15) pick grid 2196.68 39.58
\t (01:08:15) last pick:  2197.00 40.00
\t (01:08:15) last pick:  2199.21 75.98
\i (01:08:15) setwindow cmgr
\i (01:08:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:15) Target Via is defined from TOP to BOTTOM.
\t (01:08:15) last pick:  2199.21 75.98
\i (01:08:16) setwindow pcb
\i (01:08:16) pick grid 2199.71 14.47
\t (01:08:16) last pick:  2200.00 14.00
\i (01:08:16) setwindow cmgr
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:16) No DRC errors detected.
\t (01:08:16) last pick:  2199.21 14.79
\i (01:08:16) setwindow pcb
\i (01:08:16) pick grid dbl 2199.28 14.04
\t (01:08:16) last pick:  2199.00 14.00
\t (01:08:16) C_VIA_060_030MM used for drill.
\i (01:08:16) setwindow cmgr
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:16) No DRC errors detected.
\t (01:08:16) Pick first element.
\i (01:08:16) setwindow pcb
\i (01:08:16) add connect 
\t (01:08:16) Pick first element.
\i (01:08:17) pick grid 2199.28 -34.87
\t (01:08:17) last pick:  2199.00 -35.00
\t (01:08:17) last pick:  2199.21 -75.98
\i (01:08:17) setwindow cmgr
\i (01:08:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:17) Target Via is defined from TOP to BOTTOM.
\t (01:08:17) last pick:  2199.21 -75.98
\i (01:08:18) setwindow pcb
\i (01:08:18) pick grid 2196.68 -14.96
\t (01:08:18) last pick:  2197.00 -15.00
\i (01:08:18) setwindow cmgr
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:18) No DRC errors detected.
\t (01:08:18) last pick:  2199.21 -17.21
\i (01:08:18) setwindow pcb
\i (01:08:18) pick grid dbl 2196.25 -14.52
\t (01:08:18) last pick:  2196.00 -15.00
\t (01:08:18) C_VIA_060_030MM used for drill.
\i (01:08:18) setwindow cmgr
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:18) No DRC errors detected.
\t (01:08:18) Pick first element.
\i (01:08:18) setwindow pcb
\i (01:08:18) done 
\i (01:08:18) generaledit 
\i (01:08:18) zoom out 1 
\i (01:08:18) setwindow pcb
\i (01:08:18) zoom out 2199.28 -11.50
\i (01:08:18) trapsize 433
\i (01:08:19) save 
\i (01:08:19) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:08:19) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:08:19) QtSignal "All Layers"
\i (01:08:20) fillin yes 
\i (01:08:21) roam start
\i (01:08:21) generaledit 
\i (01:08:21) roam x -1280
\i (01:08:21) roam y 208
\i (01:08:21) roam end
\i (01:08:21) roam start
\i (01:08:21) roam x -16
\i (01:08:21) roam x -128
\i (01:08:21) roam y 48
\i (01:08:22) roam x -48
\i (01:08:22) roam y 16
\i (01:08:22) roam end
\i (01:08:22) zoom out 1 
\i (01:08:22) setwindow pcb
\i (01:08:22) zoom out 1472.16 -143.93
\i (01:08:22) trapsize 866
\i (01:08:22) roam start
\i (01:08:22) roam x 112
\i (01:08:22) roam x 112
\i (01:08:22) roam x 96
\i (01:08:22) roam x 80
\i (01:08:22) roam x 16
\i (01:08:22) roam end
\i (01:08:23) roam start
\i (01:08:23) roam x 48
\i (01:08:23) roam y -32
\i (01:08:23) roam x 80
\i (01:08:23) roam y -48
\i (01:08:23) roam end
\i (01:08:24) zoom in 1 
\i (01:08:24) setwindow pcb
\i (01:08:24) zoom in 1632.29 -53.91
\i (01:08:24) trapsize 433
\i (01:08:24) add connect 
\t (01:08:24) Pick first element.
\i (01:08:24) pick grid 1604.60 -85.93
\t (01:08:24) last pick:  1605.00 -86.00
\t (01:08:24) last pick:  1600.79 -75.98
\i (01:08:24) setwindow cmgr
\i (01:08:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:24) Target Symbol Pin is defined on TOP.
\t (01:08:24) last pick:  1600.79 -75.98
\i (01:08:26) setwindow pcb
\i (01:08:26) done 
\i (01:08:26) generaledit 
\i (01:08:27) add connect 
\t (01:08:27) Pick first element.
\i (01:08:28) pick grid 1633.16 -78.14
\t (01:08:28) last pick:  1633.00 -78.00
\t (01:08:28) last pick:  1632.28 -75.98
\i (01:08:28) setwindow cmgr
\i (01:08:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:28) Target Via is defined from TOP to BOTTOM.
\t (01:08:28) last pick:  1632.28 -75.98
\i (01:08:30) setwindow pcb
\i (01:08:30) zoom out 1 
\i (01:08:30) setwindow pcb
\i (01:08:30) zoom out 1633.16 -17.55
\i (01:08:30) trapsize 866
\i (01:08:31) zoom out 1 
\i (01:08:31) setwindow pcb
\i (01:08:31) zoom out 1633.17 -17.55
\i (01:08:31) trapsize 1731
\i (01:08:31) zoom in 1 
\i (01:08:31) setwindow pcb
\i (01:08:31) zoom in 1633.16 -17.55
\i (01:08:31) trapsize 866
\i (01:08:32) zoom in 1 
\i (01:08:32) setwindow pcb
\i (01:08:32) zoom in 1633.17 -17.55
\i (01:08:32) trapsize 433
\i (01:08:32) zoom in 1 
\i (01:08:32) setwindow pcb
\i (01:08:32) zoom in 1633.17 -17.55
\i (01:08:32) trapsize 216
\i (01:08:32) zoom in 1 
\i (01:08:32) setwindow pcb
\i (01:08:32) zoom in 1633.17 -17.55
\i (01:08:32) trapsize 108
\i (01:08:33) pick grid 1632.74 -15.39
\t (01:08:33) last pick:  1633.00 -15.00
\i (01:08:33) setwindow cmgr
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:33) No DRC errors detected.
\t (01:08:33) last pick:  1632.28 -15.72
\i (01:08:33) setwindow pcb
\i (01:08:33) pick grid dbl 1632.31 -14.52
\t (01:08:33) last pick:  1632.00 -15.00
\t (01:08:33) C_VIA_045_020MM used for drill.
\i (01:08:33) setwindow cmgr
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:33) No DRC errors detected.
\i (01:08:35) setwindow pcb
\i (01:08:35) pick grid 1621.06 -48.50
\t (01:08:35) last pick:  1621.00 -48.00
\i (01:08:35) setwindow cmgr
\i (01:08:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:35) No DRC errors detected.
\i (01:08:35) setwindow pcb
\i (01:08:35) zoom out 1 
\i (01:08:35) setwindow pcb
\i (01:08:35) zoom out 1620.62 -47.85
\i (01:08:35) trapsize 216
\i (01:08:35) zoom out 1 
\i (01:08:35) setwindow pcb
\i (01:08:35) zoom out 1618.03 -48.71
\i (01:08:35) trapsize 433
\i (01:08:36) roam start
\i (01:08:36) roam x -96
\i (01:08:36) roam x -112
\i (01:08:36) roam x -96
\i (01:08:36) roam y -16
\i (01:08:36) roam x -80
\i (01:08:36) roam x -48
\i (01:08:36) roam x -32
\i (01:08:36) roam end
\i (01:08:37) mouse_pos 843.73 -79.88
\i (01:08:37) mouse_pos 847.19 -78.15
\i (01:08:38) pick grid 875.76 -64.30
\t (01:08:38) last pick:  876.00 -64.00
\i (01:08:38) setwindow cmgr
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:38) No DRC errors detected.
\i (01:08:38) setwindow pcb
\i (01:08:38) mouse_pos 846.33 -79.88
\i (01:08:38) pick grid 840.27 -92.86
\t (01:08:38) last pick:  840.00 -93.00
\i (01:08:38) setwindow cmgr
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:08:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:38) No DRC errors detected.
\t (01:08:38) Pick first element.
\i (01:08:38) setwindow pcb
\i (01:08:38) slide 
\t (01:08:39) Pick element to slide.
\i (01:08:39) pick grid 878.36 -56.51
\t (01:08:39) last pick:  878.00 -57.00
\t (01:08:39) last pick:  880.92 -59.08
\t (01:08:39) Waiting for the destination pick.
\i (01:08:40) pick grid 864.51 -49.58
\t (01:08:40) last pick:  865.00 -50.00
\t (01:08:40) No DRC errors detected.
\t (01:08:40) Pick another element to slide.
\i (01:08:40) done 
\i (01:08:40) generaledit 
\i (01:08:40) roam start
\i (01:08:40) roam x 128
\i (01:08:40) roam x 64
\i (01:08:40) roam x 64
\i (01:08:40) roam end
\i (01:08:41) add connect 
\t (01:08:41) Pick first element.
\i (01:08:41) pick grid 1669.52 -41.79
\t (01:08:41) last pick:  1670.00 -42.00
\t (01:08:41) last pick:  1663.78 -75.98
\i (01:08:41) setwindow cmgr
\i (01:08:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:08:41) Target Via is defined from TOP to BOTTOM.
\t (01:08:41) last pick:  1663.78 -75.98
\i (01:08:42) setwindow pcb
\i (01:08:42) zoom out 1 
\i (01:08:42) setwindow pcb
\i (01:08:42) zoom out 1665.19 -16.69
\i (01:08:42) trapsize 866
\i (01:08:49) prepopup 1665.19 -16.69
\i (01:08:49) oops 
\t (01:08:49) last pick:  1663.78 -75.98
\t (01:08:49) Pick first element.
\i (01:08:51) delete 
\i (01:08:54) setwindow form.find
\i (01:08:54) FORM find clines NO 
\i (01:08:57) FORM find nets NO 
\i (01:08:59) setwindow pcb
\i (01:08:59) delete 
\i (01:09:00) pick grid 880.95 -46.12
\t (01:09:00) last pick:  881.00 -46.00
\i (01:09:01) setwindow form.find
\i (01:09:01) FORM find cline_segs YES 
\i (01:09:02) setwindow pcb
\i (01:09:02) zoom in 1 
\i (01:09:02) setwindow pcb
\i (01:09:02) zoom in 875.75 -72.08
\i (01:09:02) trapsize 433
\i (01:09:02) zoom in 1 
\i (01:09:02) setwindow pcb
\i (01:09:02) zoom in 869.69 -73.81
\i (01:09:02) trapsize 216
\i (01:09:02) zoom in 1 
\i (01:09:02) setwindow pcb
\i (01:09:02) zoom in 866.23 -74.24
\i (01:09:02) trapsize 108
\i (01:09:03) drag_start grid 815.81 -37.45
\i (01:09:04) drag_stop 893.07 -79.22
\i (01:09:04) setwindow cmgr
\i (01:09:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:04) setwindow pcb
\i (01:09:04) pick grid 888.52 -67.96
\t (01:09:04) last pick:  889.00 -68.00
\i (01:09:04) zoom out 1 
\i (01:09:04) setwindow pcb
\i (01:09:04) zoom out 877.05 -66.88
\i (01:09:04) trapsize 216
\i (01:09:04) roam start
\i (01:09:04) roam x 176
\i (01:09:04) roam x 304
\i (01:09:05) roam x 224
\i (01:09:05) roam x 128
\i (01:09:05) roam x 48
\i (01:09:05) roam end
\i (01:09:05) zoom out 1 
\i (01:09:05) setwindow pcb
\i (01:09:05) zoom out 1261.81 -66.88
\i (01:09:05) trapsize 433
\i (01:09:06) zoom in 1 
\i (01:09:06) setwindow pcb
\i (01:09:06) zoom in 1633.16 -33.99
\i (01:09:06) trapsize 216
\i (01:09:06) zoom in 1 
\i (01:09:06) setwindow pcb
\i (01:09:06) zoom in 1633.17 -33.98
\i (01:09:06) trapsize 108
\i (01:09:06) pick grid 1628.84 -41.34
\t (01:09:06) last pick:  1629.00 -41.00
\t (01:09:06) Odd-angle Line Segment "A0, Etch/Top"
\i (01:09:06) setwindow cmgr
\i (01:09:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:07) setwindow pcb
\i (01:09:07) pick grid 1632.95 -27.49
\t (01:09:07) last pick:  1633.00 -27.00
\t (01:09:07) Vertical Line Segment "A0, Etch/Top"
\i (01:09:07) setwindow cmgr
\i (01:09:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:07) setwindow pcb
\i (01:09:07) pick grid 1634.47 -11.90
\t (01:09:07) last pick:  1634.00 -12.00
\t (01:09:07) Via "A0, C_Via_045_020Mm, (1632.28 -15.72)"
\i (01:09:07) setwindow cmgr
\i (01:09:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:08) setwindow pcb
\i (01:09:08) pick grid 1633.17 -32.46
\t (01:09:08) last pick:  1633.00 -32.00
\t (01:09:08) Vertical Line Segment "A0, Etch/Bottom"
\i (01:09:08) setwindow cmgr
\i (01:09:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:08) setwindow pcb
\i (01:09:08) prepopup 1631.87 -5.41
\i (01:09:09) done 
\i (01:09:09) generaledit 
\i (01:09:09) zoom out 1 
\i (01:09:09) setwindow pcb
\i (01:09:09) zoom out 1631.65 -5.85
\i (01:09:09) trapsize 216
\i (01:09:10) save 
\i (01:09:10) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:09:10) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:09:10) QtSignal "All Layers"
\i (01:09:10) fillin yes 
\i (01:09:10) generaledit 
\i (01:09:11) zoom out 1 
\i (01:09:11) setwindow pcb
\i (01:09:11) zoom out 1543.37 -90.67
\i (01:09:11) trapsize 433
\i (01:09:12) zoom out 1 
\i (01:09:12) setwindow pcb
\i (01:09:12) zoom out 1537.30 -92.40
\i (01:09:12) trapsize 866
\i (01:09:12) zoom out 1 
\i (01:09:12) setwindow pcb
\i (01:09:12) zoom out 1537.30 -92.40
\i (01:09:12) trapsize 1731
\i (01:09:12) roam start
\i (01:09:12) roam y 16
\i (01:09:12) roam x 16
\i (01:09:12) roam y 64
\i (01:09:13) roam x 16
\i (01:09:13) roam y 64
\i (01:09:13) roam y 48
\i (01:09:13) roam y 64
\i (01:09:13) roam end
\i (01:09:14) zoom in 1 
\i (01:09:14) setwindow pcb
\i (01:09:14) zoom in 1453.98 -422.66
\i (01:09:14) trapsize 866
\i (01:09:14) zoom in 1 
\i (01:09:14) setwindow pcb
\i (01:09:14) zoom in 1355.30 -581.93
\i (01:09:14) trapsize 433
\i (01:09:14) zoom in 1 
\i (01:09:14) setwindow pcb
\i (01:09:14) zoom in 1347.52 -594.04
\i (01:09:14) trapsize 216
\i (01:09:15) add connect 
\t (01:09:15) Pick first element.
\i (01:09:15) pick grid 1254.90 -645.55
\t (01:09:15) last pick:  1255.00 -646.00
\t (01:09:15) last pick:  1257.00 -650.00
\i (01:09:15) setwindow cmgr
\i (01:09:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:09:15) Target Symbol Pin is defined on BOTTOM.
\t (01:09:15) last pick:  1257.00 -650.00
\i (01:09:16) setwindow pcb
\i (01:09:16) mouse_pos 1255.77 -622.17
\i (01:09:17) mouse_pos 1258.37 -622.61
\i (01:09:18) mouse_pos 1265.29 -634.29
\i (01:09:18) mouse_pos 1290.83 -630.83
\i (01:09:18) mouse_pos 1350.12 -618.28
\i (01:09:18) mouse_pos 1399.89 -602.70
\i (01:09:18) mouse_pos 1436.68 -590.58
\i (01:09:20) setwindow form.mini
\i (01:09:20) FORM mini active_subclass BOTTOM 
\i (01:09:20) setwindow pcb
\i (01:09:20) mouse_pos 1611.53 -489.30
\i (01:09:20) mouse_pos 1593.36 -492.33
\i (01:09:20) mouse_pos 1569.12 -497.09
\i (01:09:20) mouse_pos 1556.57 -500.99
\i (01:09:20) mouse_pos 1540.99 -505.32
\i (01:09:20) mouse_pos 1526.70 -510.08
\i (01:09:20) mouse_pos 1496.84 -521.33
\i (01:09:20) mouse_pos 1481.26 -526.96
\i (01:09:21) zoom out 1 
\i (01:09:21) setwindow pcb
\i (01:09:21) zoom out 1192.15 -617.85
\i (01:09:21) trapsize 433
\i (01:09:21) zoom out 1 
\i (01:09:21) setwindow pcb
\i (01:09:21) zoom out 1193.01 -615.24
\i (01:09:21) trapsize 866
\i (01:09:26) prepopup 1347.09 -488.87
\i (01:09:27) done 
\i (01:09:27) generaledit 
\i (01:09:29) pick grid 1296.88 -630.83
\t (01:09:29) last pick:  1297.00 -631.00
\i (01:09:29) setwindow cmgr
\i (01:09:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:30) setwindow pcb
\i (01:09:30) zoom out 1 
\i (01:09:30) setwindow pcb
\i (01:09:30) zoom out 1296.88 -629.10
\i (01:09:30) trapsize 1731
\i (01:09:30) zoom out 1 
\i (01:09:30) setwindow pcb
\i (01:09:30) zoom out 1296.88 -629.10
\i (01:09:30) trapsize 3462
\i (01:09:31) zoom in 1 
\i (01:09:31) setwindow pcb
\i (01:09:31) zoom in 1946.13 -497.52
\i (01:09:31) trapsize 1731
\i (01:09:32) zoom in 1 
\i (01:09:32) setwindow pcb
\i (01:09:32) zoom in 1946.14 -497.52
\i (01:09:32) trapsize 866
\i (01:09:33) pick grid 1902.86 -530.41
\t (01:09:33) last pick:  1903.00 -530.00
\i (01:09:34) pick grid 2141.77 -97.60
\t (01:09:34) last pick:  2142.00 -98.00
\i (01:09:35) pick grid 2126.19 -379.79
\t (01:09:35) last pick:  2126.00 -380.00
\i (01:09:37) pick grid 2107.15 -397.11
\t (01:09:37) last pick:  2107.00 -397.00
\e (01:09:39) Command not found: bdww
\i (01:09:40) add connect 
\t (01:09:40) Pick first element.
\i (01:09:42) pick grid 2134.85 -92.41
\t (01:09:42) last pick:  2135.00 -92.00
\t (01:09:42) last pick:  2136.22 -75.98
\i (01:09:42) setwindow cmgr
\i (01:09:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:09:42) Target Via is defined from TOP to BOTTOM.
\t (01:09:42) last pick:  2136.22 -75.98
\i (01:09:44) setwindow pcb
\i (01:09:44) pick grid 2036.17 -461.16
\t (01:09:44) last pick:  2036.00 -461.00
\i (01:09:44) setwindow cmgr
\i (01:09:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:09:44) No DRC errors detected.
\i (01:09:44) setwindow pcb
\i (01:09:44) zoom in 1 
\i (01:09:44) setwindow pcb
\i (01:09:44) zoom in 1871.70 -634.28
\i (01:09:45) trapsize 433
\i (01:09:45) zoom in 1 
\i (01:09:45) setwindow pcb
\i (01:09:45) zoom in 1870.84 -634.28
\i (01:09:45) trapsize 216
\i (01:09:45) zoom in 1 
\i (01:09:45) setwindow pcb
\i (01:09:45) zoom in 1869.54 -635.58
\i (01:09:45) trapsize 108
\i (01:09:46) pick grid 1862.19 -644.23
\t (01:09:46) last pick:  1862.00 -644.00
\i (01:09:46) setwindow cmgr
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:09:46) No DRC errors detected.
\i (01:09:46) setwindow pcb
\i (01:09:46) pick grid dbl 1861.97 -644.23
\t (01:09:46) last pick:  1862.00 -644.00
\t (01:09:46) C_VIA_045_020MM used for drill.
\i (01:09:46) setwindow cmgr
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:09:46) No DRC errors detected.
\i (01:09:49) setwindow form.mini
\i (01:09:49) FORM mini active_subclass TOP 
\i (01:09:49) setwindow pcb
\i (01:09:49) mouse_pos 1904.82 -600.09
\i (01:09:49) mouse_pos 1899.41 -604.85
\i (01:09:50) mouse_pos 1826.05 -649.21
\i (01:09:50) pick grid 1816.09 -653.32
\t (01:09:50) last pick:  1816.00 -653.00
\i (01:09:50) setwindow cmgr
\i (01:09:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:09:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:09:50) No DRC errors detected.
\t (01:09:50) Pick first element.
\i (01:09:50) setwindow pcb
\i (01:09:50) slide 
\t (01:09:50) Pick element to slide.
\i (01:09:51) pick grid 1848.55 -645.32
\t (01:09:51) last pick:  1849.00 -645.00
\t (01:09:51) last pick:  1848.55 -644.00
\t (01:09:51) Waiting for the destination pick.
\i (01:09:51) pick grid 1846.39 -648.56
\t (01:09:51) last pick:  1846.00 -649.00
\t (01:09:51) No DRC errors detected.
\t (01:09:51) Pick another element to slide.
\i (01:09:52) slide 
\t (01:09:52) Pick element to slide.
\i (01:09:52) pick grid 1866.30 -649.43
\t (01:09:52) last pick:  1866.00 -649.00
\t (01:09:52) last pick:  1862.00 -644.00
\t (01:09:52) Waiting for the destination pick.
\t (01:09:52) New cline would result in DRC error(s); retaining old cline.
\i (01:09:53) pick grid 1855.91 -650.08
\t (01:09:53) last pick:  1856.00 -650.00
\t (01:09:53) No DRC errors detected.
\t (01:09:53) Pick another element to slide.
\i (01:09:53) prepopup 1866.95 -626.92
\i (01:09:54) done 
\i (01:09:54) generaledit 
\i (01:09:54) zoom out 1 
\i (01:09:54) setwindow pcb
\i (01:09:54) zoom out 1866.95 -626.92
\i (01:09:54) trapsize 216
\i (01:09:54) zoom out 1 
\i (01:09:54) setwindow pcb
\i (01:09:54) zoom out 1866.95 -626.92
\i (01:09:54) trapsize 433
\i (01:09:54) zoom out 1 
\i (01:09:54) setwindow pcb
\i (01:09:54) zoom out 1866.95 -626.93
\i (01:09:54) trapsize 866
\i (01:09:54) zoom out 1 
\i (01:09:54) setwindow pcb
\i (01:09:54) zoom out 1866.94 -626.93
\i (01:09:54) trapsize 1731
\i (01:09:55) zoom in 1 
\i (01:09:55) setwindow pcb
\i (01:09:55) zoom in 2188.95 -429.56
\i (01:09:55) trapsize 866
\i (01:09:55) slide 
\t (01:09:55) Pick element to slide.
\i (01:09:56) pick grid 2086.81 -415.71
\t (01:09:56) last pick:  2087.00 -416.00
\t (01:09:56) last pick:  2084.05 -412.95
\t (01:09:56) Waiting for the destination pick.
\i (01:09:56) pick grid dbl 2086.81 -415.71
\t (01:09:56) last pick:  2087.00 -416.00
\t (01:09:56) No DRC errors detected.
\t (01:09:56) Pick another element to slide.
\i (01:09:57) zoom out 1 
\i (01:09:57) setwindow pcb
\i (01:09:57) zoom out 2086.81 -417.44
\i (01:09:57) trapsize 1731
\i (01:09:58) prepopup 2076.43 -337.80
\i (01:09:58) done 
\i (01:09:58) generaledit 
\i (01:10:00) zoom in 1 
\i (01:10:00) setwindow pcb
\i (01:10:00) zoom in 2173.38 -123.13
\i (01:10:00) trapsize 866
\i (01:10:00) zoom in 1 
\i (01:10:00) setwindow pcb
\i (01:10:00) zoom in 2173.38 -123.13
\i (01:10:00) trapsize 433
\i (01:10:00) add connect 
\t (01:10:00) Pick first element.
\i (01:10:00) pick grid 2172.52 -110.14
\t (01:10:00) last pick:  2173.00 -110.00
\t (01:10:00) last pick:  2167.72 -75.98
\i (01:10:00) setwindow cmgr
\i (01:10:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:00) Target Symbol Pin is defined on TOP.
\t (01:10:00) last pick:  2167.72 -75.98
\i (01:10:01) setwindow pcb
\i (01:10:01) zoom out 1 
\i (01:10:01) setwindow pcb
\i (01:10:01) zoom out 2172.52 -149.09
\i (01:10:01) trapsize 866
\i (01:10:03) mouse_pos 2148.28 -277.20
\i (01:10:03) mouse_pos 2124.05 -368.96
\i (01:10:03) mouse_pos 2099.81 -424.36
\i (01:10:04) pick grid 2082.50 -452.06
\t (01:10:04) last pick:  2083.00 -452.00
\i (01:10:04) setwindow cmgr
\i (01:10:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:04) No DRC errors detected.
\i (01:10:04) setwindow pcb
\i (01:10:04) mouse_pos 2091.15 -526.50
\i (01:10:04) mouse_pos 2091.15 -535.15
\i (01:10:04) zoom in 1 
\i (01:10:04) setwindow pcb
\i (01:10:04) zoom in 2091.15 -545.54
\i (01:10:04) trapsize 433
\i (01:10:05) zoom in 1 
\i (01:10:05) setwindow pcb
\i (01:10:05) zoom in 2091.16 -549.86
\i (01:10:05) trapsize 216
\i (01:10:05) zoom in 1 
\i (01:10:05) setwindow pcb
\i (01:10:05) zoom in 2091.16 -551.16
\i (01:10:05) trapsize 108
\i (01:10:05) zoom out 1 
\i (01:10:05) setwindow pcb
\i (01:10:05) zoom out 2092.67 -554.19
\i (01:10:05) trapsize 216
\i (01:10:05) zoom out 1 
\i (01:10:05) setwindow pcb
\i (01:10:05) zoom out 2092.68 -554.18
\i (01:10:05) trapsize 433
\i (01:10:07) pick grid 2108.26 -622.57
\t (01:10:07) last pick:  2108.00 -623.00
\i (01:10:07) setwindow cmgr
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:07) No DRC errors detected.
\i (01:10:07) setwindow pcb
\i (01:10:07) pick grid dbl 2108.26 -623.44
\t (01:10:07) last pick:  2108.00 -623.00
\t (01:10:07) C_VIA_045_020MM used for drill.
\i (01:10:07) setwindow cmgr
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:07) No DRC errors detected.
\i (01:10:08) setwindow pcb
\i (01:10:08) pick grid 2205.21 -648.54
\t (01:10:08) last pick:  2205.00 -649.00
\i (01:10:08) setwindow cmgr
\i (01:10:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:08) No DRC errors detected.
\i (01:10:08) setwindow pcb
\i (01:10:08) mouse_pos 2307.35 -653.73
\i (01:10:08) pick grid 2340.24 -653.73
\t (01:10:08) last pick:  2340.00 -654.00
\i (01:10:08) setwindow cmgr
\i (01:10:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:08) No DRC errors detected.
\t (01:10:08) Pick first element.
\i (01:10:09) setwindow pcb
\i (01:10:09) zoom out 1 
\i (01:10:09) setwindow pcb
\i (01:10:09) zoom out 2270.99 -652.00
\i (01:10:09) trapsize 866
\i (01:10:09) zoom in 1 
\i (01:10:09) setwindow pcb
\i (01:10:09) zoom in 2245.03 -652.01
\i (01:10:09) trapsize 433
\i (01:10:09) zoom in 1 
\i (01:10:09) setwindow pcb
\i (01:10:09) zoom in 2230.31 -652.00
\i (01:10:09) trapsize 216
\i (01:10:09) slide 
\t (01:10:09) Pick element to slide.
\i (01:10:10) pick grid 2221.23 -648.11
\t (01:10:10) last pick:  2221.00 -648.00
\t (01:10:10) last pick:  2221.23 -649.00
\t (01:10:10) Waiting for the destination pick.
\i (01:10:10) pick grid 2221.23 -648.11
\t (01:10:10) last pick:  2221.00 -648.00
\t (01:10:10) No DRC errors detected.
\t (01:10:10) Pick another element to slide.
\i (01:10:10) done 
\i (01:10:10) generaledit 
\i (01:10:11) zoom out 1 
\i (01:10:11) setwindow pcb
\i (01:10:11) zoom out 2170.59 -621.27
\i (01:10:11) trapsize 433
\i (01:10:11) zoom out 1 
\i (01:10:11) setwindow pcb
\i (01:10:11) zoom out 2167.99 -619.54
\i (01:10:11) trapsize 866
\i (01:10:12) zoom in 1 
\i (01:10:12) setwindow pcb
\i (01:10:12) zoom in 2114.33 -101.91
\i (01:10:13) trapsize 433
\i (01:10:13) zoom in 1 
\i (01:10:13) setwindow pcb
\i (01:10:13) zoom in 2114.33 -101.91
\i (01:10:13) trapsize 216
\i (01:10:13) add connect 
\t (01:10:13) Pick first element.
\i (01:10:13) pick grid 2106.98 -103.64
\t (01:10:13) last pick:  2107.00 -104.00
\t (01:10:13) last pick:  2104.72 -75.98
\i (01:10:13) setwindow cmgr
\i (01:10:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:13) Target Symbol Pin is defined on TOP.
\t (01:10:13) last pick:  2104.72 -75.98
\i (01:10:14) setwindow pcb
\i (01:10:14) zoom out 1 
\i (01:10:14) setwindow pcb
\i (01:10:14) zoom out 2106.98 -103.21
\i (01:10:14) trapsize 433
\i (01:10:14) zoom out 1 
\i (01:10:14) setwindow pcb
\i (01:10:14) zoom out 2106.97 -103.20
\i (01:10:14) trapsize 866
\i (01:10:21) done 
\i (01:10:21) generaledit 
\i (01:10:21) add connect 
\t (01:10:21) Pick first element.
\i (01:10:22) pick grid 2075.81 -101.47
\t (01:10:22) last pick:  2076.00 -101.00
\t (01:10:22) last pick:  2073.23 -75.98
\i (01:10:22) setwindow cmgr
\i (01:10:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:22) Target Via is defined from TOP to BOTTOM.
\t (01:10:22) last pick:  2073.23 -75.98
\i (01:10:27) setwindow pcb
\i (01:10:27) done 
\i (01:10:27) generaledit 
\i (01:10:28) zoom out 1 
\i (01:10:28) setwindow pcb
\i (01:10:28) zoom out 2053.31 -6.26
\i (01:10:28) trapsize 1731
\i (01:10:29) roam start
\i (01:10:29) roam x -16
\i (01:10:29) roam y 96
\i (01:10:29) roam end
\i (01:10:29) save 
\i (01:10:29) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:10:29) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:10:29) QtSignal "All Layers"
\i (01:10:30) fillin yes 
\i (01:10:30) generaledit 
\i (01:10:30) roam start
\i (01:10:31) roam y 96
\i (01:10:31) roam x -16
\i (01:10:31) roam y 128
\i (01:10:31) roam x -16
\i (01:10:31) roam y 128
\i (01:10:31) roam x -16
\i (01:10:31) roam y 32
\i (01:10:31) roam x -16
\i (01:10:31) roam y 32
\i (01:10:31) roam end
\i (01:10:32) roam start
\i (01:10:32) roam x 48
\i (01:10:32) roam y -128
\i (01:10:32) roam x 16
\i (01:10:32) roam y -64
\i (01:10:32) roam y -32
\i (01:10:32) roam end
\i (01:10:33) roam start
\i (01:10:33) roam y -32
\i (01:10:33) roam y -48
\i (01:10:33) roam x 16
\i (01:10:33) roam y -32
\i (01:10:34) roam end
\i (01:10:34) zoom in 1 
\i (01:10:34) setwindow pcb
\i (01:10:34) zoom in 2032.21 -291.09
\i (01:10:34) trapsize 866
\i (01:10:34) zoom in 1 
\i (01:10:34) setwindow pcb
\i (01:10:34) zoom in 2032.21 -291.08
\i (01:10:34) trapsize 433
\i (01:10:35) pick grid 2003.65 -362.93
\t (01:10:35) last pick:  2004.00 -363.00
\i (01:10:35) setwindow cmgr
\i (01:10:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:36) setwindow pcb
\i (01:10:36) zoom out 1 
\i (01:10:36) setwindow pcb
\i (01:10:36) zoom out 2003.65 -362.93
\i (01:10:36) trapsize 866
\i (01:10:37) zoom out 1 
\i (01:10:37) setwindow pcb
\i (01:10:37) zoom out 2003.65 -362.92
\i (01:10:37) trapsize 1731
\i (01:10:41) pick grid 1982.87 -439.10
\t (01:10:41) last pick:  1983.00 -439.00
\i (01:10:42) zoom in 1 
\i (01:10:42) setwindow pcb
\i (01:10:42) zoom in 2000.19 -214.04
\i (01:10:42) trapsize 866
\i (01:10:42) zoom in 1 
\i (01:10:42) setwindow pcb
\i (01:10:42) zoom in 2000.19 -214.04
\i (01:10:42) trapsize 433
\i (01:10:42) add connect 
\t (01:10:42) Pick first element.
\i (01:10:43) pick grid 1982.02 -100.64
\t (01:10:43) last pick:  1982.00 -101.00
\t (01:10:43) last pick:  1978.74 -75.98
\i (01:10:43) setwindow cmgr
\i (01:10:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:43) Target Symbol Pin is defined on TOP.
\t (01:10:43) last pick:  1978.74 -75.98
\i (01:10:43) setwindow pcb
\i (01:10:43) zoom out 1 
\i (01:10:43) setwindow pcb
\i (01:10:43) zoom out 1982.02 -278.09
\i (01:10:43) trapsize 866
\i (01:10:46) pick grid 1843.51 -577.59
\t (01:10:46) last pick:  1844.00 -578.00
\i (01:10:46) setwindow cmgr
\i (01:10:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:46) No DRC errors detected.
\i (01:10:48) setwindow pcb
\i (01:10:48) zoom out 1 
\i (01:10:48) setwindow pcb
\i (01:10:48) zoom out 1831.40 -667.62
\i (01:10:48) trapsize 1731
\i (01:10:49) zoom out 1 
\i (01:10:49) setwindow pcb
\i (01:10:49) zoom out 1831.39 -667.61
\i (01:10:49) trapsize 3462
\i (01:10:49) mouse_pos 1599.89 -916.91
\i (01:10:49) mouse_pos 1682.99 -923.83
\i (01:10:49) mouse_pos 1752.23 -937.68
\i (01:10:49) zoom in 1 
\i (01:10:49) setwindow pcb
\i (01:10:49) zoom in 1966.91 -868.44
\i (01:10:49) trapsize 1731
\i (01:10:49) zoom in 1 
\i (01:10:49) setwindow pcb
\i (01:10:49) zoom in 1959.99 -868.43
\i (01:10:49) trapsize 866
\i (01:10:50) zoom in 1 
\i (01:10:50) setwindow pcb
\i (01:10:50) zoom in 1909.79 -842.46
\i (01:10:50) trapsize 433
\i (01:10:51) pick grid 1830.15 -674.53
\t (01:10:51) last pick:  1830.00 -675.00
\i (01:10:51) setwindow cmgr
\i (01:10:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:10:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:10:51) No DRC errors detected.
\i (01:10:51) setwindow pcb
\i (01:10:51) done 
\i (01:10:51) generaledit 
\i (01:10:51) zoom in 1 
\i (01:10:51) setwindow pcb
\i (01:10:51) zoom in 1859.58 -652.03
\i (01:10:51) trapsize 216
\i (01:10:51) zoom in 1 
\i (01:10:51) setwindow pcb
\i (01:10:51) zoom in 1859.58 -652.03
\i (01:10:51) trapsize 108
\i (01:10:51) slide 
\t (01:10:52) Pick element to slide.
\i (01:10:52) pick grid 1868.03 -644.67
\t (01:10:52) last pick:  1868.00 -645.00
\t (01:10:52) last pick:  1864.68 -641.32
\t (01:10:52) Waiting for the destination pick.
\i (01:10:54) pick grid 1859.80 -644.67
\t (01:10:54) last pick:  1860.00 -645.00
\t (01:10:54) No DRC errors detected.
\t (01:10:54) Pick another element to slide.
\i (01:10:54) slide 
\t (01:10:54) Pick element to slide.
\i (01:10:54) pick grid 1862.18 -654.19
\t (01:10:54) last pick:  1862.00 -654.00
\t (01:10:54) last pick:  1856.00 -650.00
\t (01:10:54) Waiting for the destination pick.
\t (01:10:54) New cline would result in DRC error(s); retaining old cline.
\i (01:10:56) pick grid 1883.17 -622.60
\t (01:10:56) last pick:  1883.00 -623.00
\t (01:10:56) No DRC errors detected.
\t (01:10:56) Pick another element to slide.
\i (01:10:56) zoom out 1 
\i (01:10:56) setwindow pcb
\i (01:10:56) zoom out 1882.96 -622.82
\i (01:10:56) trapsize 216
\i (01:10:56) zoom out 1 
\i (01:10:56) setwindow pcb
\i (01:10:56) zoom out 1882.09 -624.54
\i (01:10:56) trapsize 433
\i (01:10:56) roam start
\i (01:10:56) roam x 48
\i (01:10:56) roam y -80
\i (01:10:56) roam x 16
\i (01:10:56) roam y -16
\i (01:10:57) roam x 16
\i (01:10:57) roam y -32
\i (01:10:57) roam x 16
\i (01:10:57) roam y -32
\i (01:10:57) roam x 16
\i (01:10:57) roam y -16
\i (01:10:57) roam x 16
\i (01:10:57) roam y -32
\i (01:10:57) roam end
\i (01:10:57) zoom in 1 
\i (01:10:57) setwindow pcb
\i (01:10:57) zoom in 1899.77 -629.54
\i (01:10:57) trapsize 216
\i (01:10:57) zoom in 1 
\i (01:10:57) setwindow pcb
\i (01:10:57) zoom in 1897.17 -630.40
\i (01:10:57) trapsize 108
\i (01:10:57) slide 
\t (01:10:58) Pick element to slide.
\i (01:10:58) pick grid 1886.78 -627.58
\t (01:10:58) last pick:  1887.00 -628.00
\t (01:10:58) last pick:  1883.00 -623.00
\t (01:10:58) Waiting for the destination pick.
\i (01:11:00) pick grid 1956.47 -624.77
\t (01:11:00) last pick:  1956.00 -625.00
\t (01:11:00) No DRC errors detected.
\t (01:11:00) Pick another element to slide.
\i (01:11:00) add connect 
\t (01:11:01) Pick first element.
\i (01:11:01) pick grid 1828.79 -677.36
\t (01:11:01) last pick:  1829.00 -677.00
\t (01:11:01) last pick:  1830.00 -675.00
\i (01:11:01) setwindow cmgr
\i (01:11:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:01) Target Symbol Pin is defined on TOP.
\t (01:11:01) last pick:  1830.00 -675.00
\i (01:11:02) setwindow pcb
\i (01:11:02) mouse_pos 1855.19 -573.27
\i (01:11:02) mouse_pos 1860.82 -554.22
\i (01:11:02) mouse_pos 1861.25 -555.09
\i (01:11:02) mouse_pos 1861.25 -568.51
\i (01:11:02) roam start
\i (01:11:02) roam x 96
\i (01:11:02) roam y -192
\i (01:11:02) roam x 96
\i (01:11:02) roam y -176
\i (01:11:02) roam x 48
\i (01:11:02) roam y -80
\i (01:11:02) roam end
\i (01:11:03) mouse_pos 1917.95 -510.30
\i (01:11:03) pick grid 1920.11 -503.16
\t (01:11:03) last pick:  1920.00 -503.00
\i (01:11:03) setwindow cmgr
\i (01:11:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:03) No DRC errors detected.
\t (01:11:03) last pick:  1919.50 -502.50
\i (01:11:03) setwindow pcb
\i (01:11:03) zoom out 1 
\i (01:11:03) setwindow pcb
\i (01:11:03) zoom out 1920.33 -504.03
\i (01:11:03) trapsize 216
\i (01:11:06) zoom in 1 
\i (01:11:06) setwindow pcb
\i (01:11:06) zoom in 1915.13 -649.01
\i (01:11:06) trapsize 108
\i (01:11:06) zoom in 1 
\i (01:11:06) setwindow pcb
\i (01:11:06) zoom in 1915.13 -649.01
\i (01:11:06) trapsize 54
\i (01:11:07) pick grid 1915.02 -649.55
\t (01:11:07) last pick:  1915.00 -650.00
\i (01:11:07) setwindow cmgr
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:07) No DRC errors detected.
\i (01:11:07) setwindow pcb
\i (01:11:07) pick grid dbl 1915.02 -649.88
\t (01:11:07) last pick:  1915.00 -650.00
\t (01:11:07) C_VIA_045_020MM used for drill.
\i (01:11:07) setwindow cmgr
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:07) No DRC errors detected.
\t (01:11:07) Pick first element.
\i (01:11:07) setwindow pcb
\i (01:11:07) done 
\i (01:11:07) generaledit 
\i (01:11:07) zoom out 1 
\i (01:11:07) setwindow pcb
\i (01:11:07) zoom out 1915.02 -649.88
\i (01:11:07) trapsize 108
\i (01:11:07) zoom out 1 
\i (01:11:07) setwindow pcb
\i (01:11:07) zoom out 1915.02 -649.87
\i (01:11:07) trapsize 216
\i (01:11:08) zoom out 1 
\i (01:11:08) setwindow pcb
\i (01:11:08) zoom out 1915.03 -649.87
\i (01:11:08) trapsize 433
\i (01:11:08) zoom out 1 
\i (01:11:08) setwindow pcb
\i (01:11:08) zoom out 1915.02 -649.88
\i (01:11:08) trapsize 866
\i (01:11:09) zoom in 1 
\i (01:11:09) setwindow pcb
\i (01:11:09) zoom in 2037.94 -199.76
\i (01:11:09) trapsize 433
\i (01:11:09) add connect 
\t (01:11:09) Pick first element.
\i (01:11:10) pick grid 2015.43 -84.64
\t (01:11:10) last pick:  2015.00 -85.00
\t (01:11:10) last pick:  2010.24 -75.98
\i (01:11:10) setwindow cmgr
\i (01:11:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:10) Target Symbol Pin is defined on TOP.
\t (01:11:10) last pick:  2010.24 -75.98
\i (01:11:10) setwindow pcb
\i (01:11:10) zoom out 1 
\i (01:11:10) setwindow pcb
\i (01:11:10) zoom out 2026.69 -233.52
\i (01:11:10) trapsize 866
\i (01:11:11) roam start
\i (01:11:11) roam x -16
\i (01:11:11) roam y 112
\i (01:11:11) mouse_pos 1982.00 -524.80
\i (01:11:11) roam x -16
\i (01:11:11) roam y 64
\i (01:11:11) roam x -32
\i (01:11:11) roam y 64
\i (01:11:11) mouse_pos 1898.90 -746.40
\i (01:11:11) roam end
\i (01:11:12) mouse_pos 1905.83 -606.17
\i (01:11:12) mouse_pos 1928.33 -554.23
\i (01:11:13) pick grid 1938.72 -512.68
\t (01:11:13) last pick:  1939.00 -513.00
\i (01:11:13) setwindow cmgr
\i (01:11:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:13) No DRC errors detected.
\i (01:11:13) setwindow pcb
\i (01:11:13) roam start
\i (01:11:13) roam y 80
\i (01:11:13) roam y 80
\i (01:11:13) roam y 32
\i (01:11:13) roam y 32
\i (01:11:13) roam y 32
\i (01:11:14) roam x 16
\i (01:11:14) roam y 32
\i (01:11:14) roam y 32
\i (01:11:14) roam end
\i (01:11:16) zoom out 1 
\i (01:11:16) setwindow pcb
\i (01:11:16) zoom out 1983.73 -1087.45
\i (01:11:16) trapsize 1731
\i (01:11:17) zoom in 1 
\i (01:11:17) setwindow pcb
\i (01:11:17) zoom in 1973.35 -1094.37
\i (01:11:17) trapsize 866
\i (01:11:17) zoom in 1 
\i (01:11:17) setwindow pcb
\i (01:11:17) zoom in 1968.16 -1097.83
\i (01:11:17) trapsize 433
\i (01:11:19) pick grid 1900.64 -1116.87
\t (01:11:19) last pick:  1901.00 -1117.00
\i (01:11:19) setwindow cmgr
\i (01:11:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:19) No DRC errors detected.
\i (01:11:19) setwindow pcb
\i (01:11:19) roam start
\i (01:11:19) roam x -16
\i (01:11:19) roam y 128
\i (01:11:19) roam x -16
\i (01:11:19) roam y 128
\i (01:11:19) roam x -16
\i (01:11:19) roam y 96
\i (01:11:19) roam x -16
\i (01:11:19) roam y 96
\i (01:11:19) roam y 16
\i (01:11:19) roam end
\i (01:11:20) zoom in 1 
\i (01:11:20) setwindow pcb
\i (01:11:20) zoom in 1885.06 -1432.82
\i (01:11:20) trapsize 216
\i (01:11:20) zoom in 1 
\i (01:11:20) setwindow pcb
\i (01:11:20) zoom in 1885.06 -1432.82
\i (01:11:20) trapsize 108
\i (01:11:21) pick grid 1889.39 -1449.70
\t (01:11:21) last pick:  1889.00 -1450.00
\i (01:11:21) setwindow cmgr
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:21) No DRC errors detected.
\i (01:11:21) setwindow pcb
\i (01:11:21) pick grid dbl 1889.39 -1450.13
\t (01:11:21) last pick:  1889.00 -1450.00
\t (01:11:21) C_VIA_045_020MM used for drill.
\i (01:11:21) setwindow cmgr
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:21) No DRC errors detected.
\t (01:11:21) Pick first element.
\i (01:11:21) setwindow pcb
\i (01:11:21) done 
\i (01:11:21) generaledit 
\i (01:11:21) zoom out 1 
\i (01:11:21) setwindow pcb
\i (01:11:21) zoom out 1889.39 -1450.13
\i (01:11:21) trapsize 216
\i (01:11:21) zoom out 1 
\i (01:11:21) setwindow pcb
\i (01:11:21) zoom out 1889.40 -1450.14
\i (01:11:21) trapsize 433
\i (01:11:22) zoom out 1 
\i (01:11:22) setwindow pcb
\i (01:11:22) zoom out 1892.85 -1450.13
\i (01:11:22) trapsize 866
\i (01:11:22) zoom out 1 
\i (01:11:22) setwindow pcb
\i (01:11:22) zoom out 1892.86 -1450.14
\i (01:11:22) trapsize 1731
\i (01:11:22) roam start
\i (01:11:22) roam y -16
\i (01:11:22) roam y -80
\i (01:11:23) roam x 16
\i (01:11:23) roam y -96
\i (01:11:23) roam x 16
\i (01:11:23) roam y -48
\i (01:11:23) roam end
\i (01:11:23) zoom in 1 
\i (01:11:23) setwindow pcb
\i (01:11:23) zoom in 2056.45 -166.44
\i (01:11:23) trapsize 866
\i (01:11:23) zoom in 1 
\i (01:11:23) setwindow pcb
\i (01:11:23) zoom in 2056.46 -162.98
\i (01:11:23) trapsize 433
\i (01:11:24) add connect 
\t (01:11:24) Pick first element.
\i (01:11:24) pick grid 2039.15 -66.90
\t (01:11:24) last pick:  2039.00 -67.00
\t (01:11:24) last pick:  2041.73 -75.98
\i (01:11:24) setwindow cmgr
\i (01:11:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:24) Target Symbol Pin is defined on TOP.
\t (01:11:24) last pick:  2041.73 -75.98
\i (01:11:25) setwindow pcb
\i (01:11:25) roam start
\i (01:11:25) roam x -16
\i (01:11:25) roam y 80
\i (01:11:25) roam x -16
\i (01:11:25) roam y 80
\i (01:11:25) mouse_pos 2012.30 -347.35
\i (01:11:25) roam x -16
\i (01:11:25) roam y 64
\i (01:11:25) roam x -32
\i (01:11:25) roam y 64
\i (01:11:25) roam y 32
\i (01:11:25) mouse_pos 1970.75 -485.85
\i (01:11:25) roam end
\i (01:11:25) mouse_pos 1969.01 -494.51
\i (01:11:26) pick grid 1962.96 -520.47
\t (01:11:26) last pick:  1963.00 -520.00
\i (01:11:26) setwindow cmgr
\i (01:11:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:26) No DRC errors detected.
\i (01:11:26) setwindow pcb
\i (01:11:26) done 
\i (01:11:26) generaledit 
\i (01:11:27) zoom in 1 
\i (01:11:27) setwindow pcb
\i (01:11:27) zoom in 1924.00 -594.92
\i (01:11:27) trapsize 216
\i (01:11:27) slide 
\t (01:11:27) Pick element to slide.
\i (01:11:28) pick grid 1916.65 -656.37
\t (01:11:28) last pick:  1917.00 -656.00
\t (01:11:28) last pick:  1915.00 -650.00
\t (01:11:28) Waiting for the destination pick.
\i (01:11:29) pick grid 1889.38 -651.18
\t (01:11:29) last pick:  1889.00 -651.00
\t (01:11:29) No DRC errors detected.
\t (01:11:29) Pick another element to slide.
\i (01:11:29) slide 
\t (01:11:30) Pick element to slide.
\i (01:11:30) pick grid 1914.48 -587.12
\t (01:11:30) last pick:  1914.00 -587.00
\t (01:11:30) last pick:  1915.00 -587.12
\t (01:11:30) Waiting for the destination pick.
\i (01:11:32) pick grid 1891.11 -603.14
\t (01:11:32) last pick:  1891.00 -603.00
\t (01:11:32) No DRC errors detected.
\t (01:11:32) Pick another element to slide.
\i (01:11:32) slide 
\t (01:11:32) Pick element to slide.
\i (01:11:32) pick grid 1937.86 -576.74
\t (01:11:32) last pick:  1938.00 -577.00
\t (01:11:32) last pick:  1938.64 -576.74
\t (01:11:32) Waiting for the destination pick.
\t (01:11:32) New cline would result in DRC error(s); retaining old cline.
\i (01:11:33) pick grid 1915.35 -591.02
\t (01:11:33) last pick:  1915.00 -591.00
\t (01:11:33) No DRC errors detected.
\t (01:11:33) Pick another element to slide.
\i (01:11:33) slide 
\t (01:11:33) Pick element to slide.
\i (01:11:34) pick grid 1940.02 -648.15
\t (01:11:34) last pick:  1940.00 -648.00
\t (01:11:34) last pick:  1939.00 -648.15
\t (01:11:34) Waiting for the destination pick.
\i (01:11:35) pick grid 1917.08 -645.55
\t (01:11:35) last pick:  1917.00 -646.00
\t (01:11:35) No DRC errors detected.
\t (01:11:35) Pick another element to slide.
\i (01:11:35) add connect 
\t (01:11:36) Pick first element.
\i (01:11:36) pick grid 1964.69 -523.50
\t (01:11:36) last pick:  1965.00 -523.00
\t (01:11:36) last pick:  1963.00 -520.00
\i (01:11:36) setwindow cmgr
\i (01:11:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:36) Target Symbol Pin is defined on TOP.
\t (01:11:36) last pick:  1963.00 -520.00
\i (01:11:37) setwindow pcb
\i (01:11:37) pick grid 1939.15 -543.41
\t (01:11:37) last pick:  1939.00 -543.00
\i (01:11:37) setwindow cmgr
\i (01:11:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:37) No DRC errors detected.
\t (01:11:37) last pick:  1939.50 -543.50
\i (01:11:37) setwindow pcb
\i (01:11:37) roam start
\i (01:11:37) roam y 144
\i (01:11:37) roam x -16
\i (01:11:37) roam y 96
\i (01:11:37) roam end
\i (01:11:38) pick grid 1933.53 -657.24
\t (01:11:38) last pick:  1934.00 -657.00
\i (01:11:38) setwindow cmgr
\i (01:11:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:38) No DRC errors detected.
\i (01:11:38) setwindow pcb
\i (01:11:38) zoom out 1 
\i (01:11:38) setwindow pcb
\i (01:11:38) zoom out 1933.53 -657.24
\i (01:11:38) trapsize 433
\i (01:11:38) zoom out 1 
\i (01:11:38) setwindow pcb
\i (01:11:38) zoom out 1933.52 -657.25
\i (01:11:38) trapsize 866
\i (01:11:39) roam start
\i (01:11:39) roam y 112
\i (01:11:39) roam x 16
\i (01:11:39) roam y 112
\i (01:11:39) roam y 64
\i (01:11:39) roam end
\i (01:11:40) pick grid 1978.54 -1094.37
\t (01:11:40) last pick:  1979.00 -1094.00
\i (01:11:40) setwindow cmgr
\i (01:11:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:40) No DRC errors detected.
\t (01:11:40) last pick:  1979.00 -1093.91
\i (01:11:40) setwindow pcb
\i (01:11:40) roam start
\i (01:11:41) roam y 64
\i (01:11:41) roam y 144
\i (01:11:41) roam y 16
\i (01:11:41) roam end
\i (01:11:42) roam start
\i (01:11:42) roam x 16
\i (01:11:42) roam y 128
\i (01:11:42) roam y 80
\i (01:11:42) roam end
\i (01:11:44) zoom in 1 
\i (01:11:44) setwindow pcb
\i (01:11:44) zoom in 1962.96 -2249.10
\i (01:11:44) trapsize 433
\i (01:11:44) zoom in 1 
\i (01:11:44) setwindow pcb
\i (01:11:44) zoom in 1962.96 -2249.09
\i (01:11:44) trapsize 216
\i (01:11:44) zoom in 1 
\i (01:11:44) setwindow pcb
\i (01:11:44) zoom in 1962.10 -2249.09
\i (01:11:44) trapsize 108
\i (01:11:45) pick grid 1935.27 -2249.96
\t (01:11:45) last pick:  1935.00 -2250.00
\i (01:11:45) setwindow cmgr
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:45) No DRC errors detected.
\i (01:11:45) setwindow pcb
\i (01:11:45) pick grid dbl 1935.05 -2249.96
\t (01:11:45) last pick:  1935.00 -2250.00
\t (01:11:45) C_VIA_045_020MM used for drill.
\i (01:11:45) setwindow cmgr
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:11:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:45) No DRC errors detected.
\t (01:11:45) Pick first element.
\i (01:11:45) setwindow pcb
\i (01:11:45) done 
\i (01:11:45) generaledit 
\i (01:11:46) zoom out 1 
\i (01:11:46) setwindow pcb
\i (01:11:46) zoom out 1945.00 -2243.68
\i (01:11:46) trapsize 216
\i (01:11:46) zoom out 1 
\i (01:11:46) setwindow pcb
\i (01:11:46) zoom out 1945.01 -2243.68
\i (01:11:46) trapsize 433
\i (01:11:46) zoom out 1 
\i (01:11:46) setwindow pcb
\i (01:11:46) zoom out 1946.74 -2242.82
\i (01:11:46) trapsize 866
\i (01:11:46) zoom out 1 
\i (01:11:46) setwindow pcb
\i (01:11:46) zoom out 1946.74 -2242.82
\i (01:11:46) trapsize 1731
\i (01:11:47) roam start
\i (01:11:47) roam y -144
\i (01:11:47) roam y -144
\i (01:11:47) roam y -80
\i (01:11:47) roam end
\i (01:11:48) prepopup 2182.19 -204.52
\i (01:11:50) pick grid 1645.51 -398.42
\t (01:11:50) last pick:  1646.00 -398.00
\i (01:11:50) save 
\i (01:11:50) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:11:50) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:11:50) QtSignal "All Layers"
\i (01:11:51) fillin yes 
\i (01:11:51) generaledit 
\i (01:11:52) zoom in 1 
\i (01:11:52) setwindow pcb
\i (01:11:52) zoom in 1738.99 -1561.80
\i (01:11:52) trapsize 866
\i (01:11:53) zoom in 1 
\i (01:11:53) setwindow pcb
\i (01:11:53) zoom in 1740.73 -1560.06
\i (01:11:53) trapsize 433
\i (01:11:53) zoom in 1 
\i (01:11:53) setwindow pcb
\i (01:11:53) zoom in 1745.06 -1556.60
\i (01:11:53) trapsize 216
\i (01:11:54) zoom out 1 
\i (01:11:54) setwindow pcb
\i (01:11:54) zoom out 1797.87 -1452.72
\i (01:11:54) trapsize 433
\i (01:11:54) zoom out 1 
\i (01:11:54) setwindow pcb
\i (01:11:54) zoom out 1797.86 -1452.72
\i (01:11:54) trapsize 866
\i (01:11:55) zoom out 1 
\i (01:11:55) setwindow pcb
\i (01:11:55) zoom out 1797.86 -1452.73
\i (01:11:55) trapsize 1731
\i (01:11:55) zoom out 1 
\i (01:11:55) setwindow pcb
\i (01:11:55) zoom out 1797.87 -1452.72
\i (01:11:55) trapsize 3462
\i (01:11:56) zoom in 1 
\i (01:11:56) setwindow pcb
\i (01:11:56) zoom in 3164.91 -102.37
\i (01:11:56) trapsize 1731
\i (01:11:56) zoom in 1 
\i (01:11:56) setwindow pcb
\i (01:11:56) zoom in 3164.91 -91.98
\i (01:11:56) trapsize 866
\i (01:11:57) roam start
\i (01:11:57) roam y -128
\i (01:11:57) roam y -80
\i (01:11:57) roam y -48
\i (01:11:57) roam end
\i (01:11:57) zoom in 1 
\i (01:11:57) setwindow pcb
\i (01:11:57) zoom in 3021.23 204.04
\i (01:11:57) trapsize 433
\i (01:11:57) zoom in 1 
\i (01:11:57) setwindow pcb
\i (01:11:57) zoom in 3021.23 204.04
\i (01:11:57) trapsize 216
\i (01:11:58) zoom out 1 
\i (01:11:58) setwindow pcb
\i (01:11:58) zoom out 3020.37 203.18
\i (01:11:58) trapsize 433
\i (01:11:58) add connect 
\t (01:11:58) Pick first element.
\i (01:11:58) add connect 
\t (01:11:59) Pick first element.
\i (01:11:59) pick grid 2987.47 148.65
\t (01:11:59) last pick:  2987.00 149.00
\t (01:11:59) last pick:  2967.32 150.00
\i (01:11:59) setwindow cmgr
\i (01:11:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:11:59) Target Symbol Pin is defined on TOP.
\t (01:11:59) last pick:  2967.32 150.00
\i (01:11:59) setwindow pcb
\i (01:11:59) zoom out 1 
\i (01:11:59) setwindow pcb
\i (01:11:59) zoom out 3014.31 147.78
\i (01:11:59) trapsize 866
\i (01:12:00) zoom out 1 
\i (01:12:00) setwindow pcb
\i (01:12:00) zoom out 3014.31 147.78
\i (01:12:00) trapsize 1731
\i (01:12:00) zoom out 1 
\i (01:12:00) setwindow pcb
\i (01:12:00) zoom out 3014.30 147.78
\i (01:12:00) trapsize 3462
\i (01:12:00) mouse_pos 2527.82 147.79
\i (01:12:01) mouse_pos 2680.17 133.94
\i (01:12:01) mouse_pos 2749.42 133.94
\i (01:12:02) mouse_pos 2770.19 133.94
\i (01:12:02) mouse_pos 2811.74 127.01
\i (01:12:02) mouse_pos 2936.39 113.16
\i (01:12:02) mouse_pos 3005.64 113.16
\i (01:12:03) zoom in 1 
\i (01:12:03) setwindow pcb
\i (01:12:03) zoom in 3054.11 113.16
\i (01:12:03) trapsize 1731
\i (01:12:03) zoom in 1 
\i (01:12:03) setwindow pcb
\i (01:12:03) zoom in 3054.12 113.16
\i (01:12:03) trapsize 866
\i (01:12:04) zoom out 1 
\i (01:12:04) setwindow pcb
\i (01:12:04) zoom out 3054.12 113.17
\i (01:12:04) trapsize 1731
\i (01:12:04) zoom out 1 
\i (01:12:04) setwindow pcb
\i (01:12:04) zoom out 3054.12 113.16
\i (01:12:04) trapsize 3462
\i (01:12:05) zoom in 1 
\i (01:12:05) setwindow pcb
\i (01:12:05) zoom in 3054.11 113.16
\i (01:12:05) trapsize 1731
\i (01:12:05) zoom in 1 
\i (01:12:05) setwindow pcb
\i (01:12:05) zoom in 3054.12 113.16
\i (01:12:05) trapsize 866
\i (01:12:05) zoom in 1 
\i (01:12:05) setwindow pcb
\i (01:12:05) zoom in 3054.12 113.17
\i (01:12:05) trapsize 433
\i (01:12:05) zoom in 1 
\i (01:12:05) setwindow pcb
\i (01:12:05) zoom in 3054.12 113.17
\i (01:12:05) trapsize 216
\i (01:12:06) prepopup 3049.36 115.34
\i (01:12:06) zoom out 1 
\i (01:12:06) setwindow pcb
\i (01:12:06) zoom out 3063.64 114.91
\i (01:12:06) trapsize 433
\i (01:12:06) zoom out 1 
\i (01:12:06) setwindow pcb
\i (01:12:06) zoom out 3063.65 114.91
\i (01:12:06) trapsize 866
\i (01:12:07) done 
\i (01:12:07) generaledit 
\i (01:12:09) pick grid 2810.89 152.99
\t (01:12:09) last pick:  2811.00 153.00
\i (01:12:09) setwindow cmgr
\i (01:12:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:10) setwindow pcb
\i (01:12:10) zoom out 1 
\i (01:12:10) setwindow pcb
\i (01:12:10) zoom out 2810.89 152.99
\i (01:12:10) trapsize 1731
\i (01:12:11) zoom in 1 
\i (01:12:11) setwindow pcb
\i (01:12:11) zoom in 3164.05 14.49
\i (01:12:11) trapsize 866
\i (01:12:11) zoom in 1 
\i (01:12:11) setwindow pcb
\i (01:12:11) zoom in 3164.05 14.49
\i (01:12:11) trapsize 433
\i (01:12:11) pick grid 3157.99 43.92
\t (01:12:11) last pick:  3158.00 44.00
\i (01:12:12) add connect 
\t (01:12:12) Pick first element.
\i (01:12:12) pick grid 2977.08 146.07
\t (01:12:12) last pick:  2977.00 146.00
\t (01:12:12) last pick:  2967.32 150.00
\i (01:12:12) setwindow cmgr
\i (01:12:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:12:12) Target Symbol Pin is defined on TOP.
\t (01:12:12) last pick:  2967.32 150.00
\i (01:12:13) setwindow pcb
\i (01:12:13) pick grid 3045.46 152.13
\t (01:12:13) last pick:  3045.00 152.00
\i (01:12:13) setwindow cmgr
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:12:13) No DRC errors detected.
\t (01:12:13) last pick:  3043.00 150.00
\i (01:12:13) setwindow pcb
\i (01:12:13) pick grid dbl 3045.46 152.13
\t (01:12:13) last pick:  3045.00 152.00
\t (01:12:13) C_VIA_045_020MM used for drill.
\i (01:12:13) setwindow cmgr
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:12:13) No DRC errors detected.
\i (01:12:14) setwindow pcb
\i (01:12:14) roam start
\i (01:12:14) roam x 32
\i (01:12:14) roam y 96
\i (01:12:14) roam x 32
\i (01:12:14) roam y 112
\i (01:12:14) roam x 16
\i (01:12:14) roam y 112
\i (01:12:14) roam end
\i (01:12:15) pick grid 3093.45 -228.77
\t (01:12:15) last pick:  3093.00 -229.00
\i (01:12:15) setwindow cmgr
\i (01:12:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:12:15) No DRC errors detected.
\i (01:12:15) setwindow pcb
\i (01:12:15) roam start
\i (01:12:15) roam y 16
\i (01:12:15) roam y 192
\i (01:12:15) roam y 144
\i (01:12:15) roam y 64
\i (01:12:15) roam y 48
\i (01:12:15) roam end
\i (01:12:16) roam start
\i (01:12:16) roam y 128
\i (01:12:16) roam y 128
\i (01:12:16) roam x 16
\i (01:12:16) roam y 128
\i (01:12:16) roam y 80
\i (01:12:16) roam y 16
\i (01:12:16) roam end
\i (01:12:17) roam start
\i (01:12:17) roam y 112
\i (01:12:17) roam x -16
\i (01:12:17) roam y 160
\i (01:12:17) roam x -16
\i (01:12:17) roam y 144
\i (01:12:17) roam x -16
\i (01:12:17) roam y 80
\i (01:12:17) roam x -16
\i (01:12:17) roam y 48
\i (01:12:17) roam end
\i (01:12:18) zoom in 1 
\i (01:12:18) setwindow pcb
\i (01:12:18) zoom in 3045.84 -1487.36
\i (01:12:18) trapsize 216
\i (01:12:18) zoom in 1 
\i (01:12:18) setwindow pcb
\i (01:12:18) zoom in 3045.84 -1487.36
\i (01:12:18) trapsize 108
\i (01:12:20) pick grid 3062.94 -1449.70
\t (01:12:20) last pick:  3063.00 -1450.00
\i (01:12:20) setwindow cmgr
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:12:20) No DRC errors detected.
\i (01:12:20) setwindow pcb
\i (01:12:20) pick grid dbl 3062.94 -1449.70
\t (01:12:20) last pick:  3063.00 -1450.00
\t (01:12:20) C_VIA_045_020MM used for drill.
\i (01:12:20) setwindow cmgr
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:12:20) No DRC errors detected.
\i (01:12:20) setwindow pcb
\i (01:12:20) mouse_pos 3026.15 -1449.70
\i (01:12:21) pick grid 3005.38 -1449.70
\t (01:12:21) last pick:  3005.00 -1450.00
\i (01:12:21) setwindow cmgr
\i (01:12:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:12:21) No DRC errors detected.
\t (01:12:21) Pick first element.
\i (01:12:21) setwindow pcb
\i (01:12:21) zoom out 1 
\i (01:12:21) setwindow pcb
\i (01:12:21) zoom out 3033.51 -1464.20
\i (01:12:21) trapsize 216
\i (01:12:21) zoom out 1 
\i (01:12:21) setwindow pcb
\i (01:12:21) zoom out 3033.51 -1464.20
\i (01:12:21) trapsize 433
\i (01:12:21) zoom out 1 
\i (01:12:21) setwindow pcb
\i (01:12:21) zoom out 3033.51 -1464.20
\i (01:12:21) trapsize 866
\i (01:12:21) zoom out 1 
\i (01:12:21) setwindow pcb
\i (01:12:21) zoom out 3033.51 -1464.19
\i (01:12:21) trapsize 1731
\i (01:12:22) done 
\i (01:12:22) generaledit 
\i (01:12:23) pick grid 3040.43 -1592.30
\t (01:12:23) last pick:  3040.00 -1592.00
\i (01:12:23) setwindow cmgr
\i (01:12:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:24) setwindow pcb
\i (01:12:24) roam start
\i (01:12:24) roam y -80
\i (01:12:24) roam y -48
\i (01:12:24) roam y -48
\i (01:12:24) roam y -16
\i (01:12:25) roam y -32
\i (01:12:25) roam y -32
\i (01:12:25) roam x 16
\i (01:12:25) roam y -16
\i (01:12:25) roam y -16
\i (01:12:25) roam y -16
\i (01:12:25) roam y -16
\i (01:12:25) roam y -16
\i (01:12:26) roam y -16
\i (01:12:26) roam y -16
\i (01:12:26) roam y -16
\i (01:12:26) roam y -16
\i (01:12:26) roam y -16
\i (01:12:26) roam end
\i (01:12:27) zoom in 1 
\i (01:12:27) setwindow pcb
\i (01:12:27) zoom in 2908.21 107.10
\i (01:12:27) trapsize 866
\i (01:12:27) zoom in 1 
\i (01:12:27) setwindow pcb
\i (01:12:27) zoom in 2908.21 107.10
\i (01:12:27) trapsize 433
\i (01:12:28) zoom in 1 
\i (01:12:28) setwindow pcb
\i (01:12:28) zoom in 2957.56 91.53
\i (01:12:28) trapsize 216
\i (01:12:29) pick grid 2947.18 65.56
\t (01:12:29) last pick:  2947.00 66.00
\i (01:12:30) zoom out 1 
\i (01:12:30) setwindow pcb
\i (01:12:30) zoom out 2970.98 67.29
\i (01:12:30) trapsize 433
\i (01:12:31) pick grid 3001.28 68.16
\t (01:12:31) last pick:  3001.00 68.00
\i (01:12:31) setwindow cmgr
\i (01:12:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:31) setwindow pcb
\i (01:12:31) zoom out 1 
\i (01:12:31) setwindow pcb
\i (01:12:31) zoom out 3001.28 68.16
\i (01:12:31) trapsize 866
\i (01:12:32) zoom out 1 
\i (01:12:32) setwindow pcb
\i (01:12:32) zoom out 3001.27 68.15
\i (01:12:32) trapsize 1731
\i (01:12:35) zoom in 1 
\i (01:12:35) setwindow pcb
\i (01:12:35) zoom in 3170.94 -278.08
\i (01:12:35) trapsize 866
\i (01:12:42) zoom in 1 
\i (01:12:42) setwindow pcb
\i (01:12:42) zoom in 2764.11 -634.71
\i (01:12:42) trapsize 433
\i (01:12:42) roam start
\i (01:12:42) roam x -16
\i (01:12:42) roam y 80
\i (01:12:42) roam x -32
\i (01:12:42) roam y 112
\i (01:12:42) roam y 16
\i (01:12:42) roam end
\i (01:12:43) zoom in 1 
\i (01:12:43) setwindow pcb
\i (01:12:43) zoom in 2724.70 -569.81
\i (01:12:43) trapsize 216
\i (01:12:43) slide 
\t (01:12:43) Selected item not valid for current operation, ignored: Net "Oe_B"
\t (01:12:43) No valid items selected for the current operation, exiting.
\i (01:12:43) generaledit 
\i (01:12:43) setwindow cmgr
\i (01:12:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:43) setwindow pcb
\i (01:12:43) pick grid 2736.82 -545.57
\t (01:12:43) last pick:  2737.00 -546.00
\i (01:12:43) setwindow cmgr
\i (01:12:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:12:44) setwindow pcb
\i (01:12:44) slide 
\t (01:12:44) Waiting for the destination pick.
\t (01:12:44) New cline would result in DRC error(s); retaining old cline.
\i (01:12:47) pick grid 2711.29 -547.74
\t (01:12:47) last pick:  2711.00 -548.00
\t (01:12:47) No DRC errors detected.
\i (01:12:47) generaledit 
\i (01:12:47) slide 
\t (01:12:47) Pick element to slide.
\i (01:12:47) pick grid 2735.09 -553.36
\t (01:12:47) last pick:  2735.00 -553.00
\t (01:12:47) last pick:  2734.72 -553.72
\t (01:12:47) Waiting for the destination pick.
\i (01:12:48) pick grid 2729.47 -563.32
\t (01:12:48) last pick:  2729.00 -563.00
\t (01:12:48) No DRC errors detected.
\t (01:12:48) Pick another element to slide.
\i (01:12:48) slide 
\t (01:12:48) Pick element to slide.
\i (01:12:49) pick grid 2700.90 -522.64
\t (01:12:49) last pick:  2701.00 -523.00
\t (01:12:49) last pick:  2702.27 -521.27
\t (01:12:49) Waiting for the destination pick.
\i (01:12:49) pick grid 2696.14 -529.56
\t (01:12:49) last pick:  2696.00 -530.00
\t (01:12:49) No DRC errors detected.
\t (01:12:49) Pick another element to slide.
\i (01:12:49) zoom out 1 
\i (01:12:49) setwindow pcb
\i (01:12:49) zoom out 2732.06 -559.42
\i (01:12:49) trapsize 433
\i (01:12:50) roam start
\i (01:12:50) roam y 160
\i (01:12:50) roam y 80
\i (01:12:50) roam end
\i (01:12:51) zoom out 1 
\i (01:12:51) setwindow pcb
\i (01:12:51) zoom out 2716.48 -738.61
\i (01:12:51) trapsize 866
\i (01:12:51) zoom in 1 
\i (01:12:51) setwindow pcb
\i (01:12:51) zoom in 2719.95 -683.20
\i (01:12:51) trapsize 433
\i (01:12:51) zoom in 1 
\i (01:12:51) setwindow pcb
\i (01:12:51) zoom in 2719.96 -682.33
\i (01:12:51) trapsize 216
\i (01:12:52) roam start
\i (01:12:52) roam x -16
\i (01:12:52) roam y -96
\i (01:12:52) roam x -16
\i (01:12:52) roam y -112
\i (01:12:52) roam x -16
\i (01:12:52) roam y -48
\i (01:12:52) roam end
\i (01:12:52) slide 
\t (01:12:52) Pick element to slide.
\i (01:12:53) pick grid 2724.69 -699.66
\t (01:12:53) last pick:  2725.00 -700.00
\t (01:12:53) last pick:  2719.00 -700.00
\t (01:12:53) Waiting for the destination pick.
\i (01:12:54) pick grid 2713.44 -700.09
\t (01:12:54) last pick:  2713.00 -700.00
\t (01:12:54) No DRC errors detected.
\t (01:12:54) Pick another element to slide.
\i (01:12:55) pick grid 2680.55 -665.90
\t (01:12:55) last pick:  2681.00 -666.00
\t (01:12:55) last pick:  2682.72 -663.72
\t (01:12:55) Waiting for the destination pick.
\i (01:12:55) pick grid dbl 2680.55 -665.90
\t (01:12:55) last pick:  2681.00 -666.00
\t (01:12:55) No DRC errors detected.
\t (01:12:55) Pick another element to slide.
\i (01:12:56) pick grid 2742.01 -673.25
\t (01:12:56) last pick:  2742.00 -673.00
\t (01:12:56) last pick:  2743.28 -673.25
\t (01:12:56) Waiting for the destination pick.
\i (01:12:57) pick grid 2735.08 -673.25
\t (01:12:57) last pick:  2735.00 -673.00
\t (01:12:57) No DRC errors detected.
\t (01:12:57) Pick another element to slide.
\i (01:12:57) pick grid 2774.47 -646.85
\t (01:12:57) last pick:  2774.00 -647.00
\t (01:12:57) last pick:  2772.00 -646.85
\t (01:12:57) Waiting for the destination pick.
\i (01:12:58) pick grid 2759.75 -649.02
\t (01:12:58) last pick:  2760.00 -649.00
\t (01:12:58) No DRC errors detected.
\t (01:12:58) Pick another element to slide.
\i (01:12:58) zoom out 1 
\i (01:12:58) setwindow pcb
\i (01:12:58) zoom out 2759.75 -649.02
\i (01:12:58) trapsize 433
\i (01:12:58) zoom out 1 
\i (01:12:58) setwindow pcb
\i (01:12:58) zoom out 2759.75 -649.02
\i (01:12:58) trapsize 866
\i (01:13:01) zoom in 1 
\i (01:13:01) setwindow pcb
\i (01:13:01) zoom in 2809.96 -607.46
\i (01:13:01) trapsize 433
\i (01:13:01) zoom in 1 
\i (01:13:01) setwindow pcb
\i (01:13:01) zoom in 2809.96 -607.46
\i (01:13:01) trapsize 216
\i (01:13:02) pick grid 2810.39 -603.13
\t (01:13:02) last pick:  2810.00 -603.00
\t (01:13:02) last pick:  2806.00 -600.00
\t (01:13:02) Waiting for the destination pick.
\i (01:13:03) pick grid 2782.70 -599.24
\t (01:13:03) last pick:  2783.00 -599.00
\t (01:13:03) No DRC errors detected.
\t (01:13:03) Pick another element to slide.
\i (01:13:04) pick grid 2805.20 -560.28
\t (01:13:04) last pick:  2805.00 -560.00
\t (01:13:04) last pick:  2806.00 -560.28
\t (01:13:04) Waiting for the destination pick.
\i (01:13:05) pick grid 2785.29 -564.18
\t (01:13:05) last pick:  2785.00 -564.00
\t (01:13:05) No DRC errors detected.
\t (01:13:05) Pick another element to slide.
\i (01:13:05) pick grid 2810.39 -635.16
\t (01:13:05) last pick:  2810.00 -635.00
\t (01:13:05) last pick:  2806.00 -635.16
\t (01:13:05) Waiting for the destination pick.
\i (01:13:06) pick grid 2785.29 -631.70
\t (01:13:06) last pick:  2785.00 -632.00
\t (01:13:06) No DRC errors detected.
\t (01:13:06) Pick another element to slide.
\i (01:13:06) zoom out 1 
\i (01:13:06) setwindow pcb
\i (01:13:06) zoom out 2783.99 -623.04
\i (01:13:06) trapsize 433
\i (01:13:07) zoom out 1 
\i (01:13:07) setwindow pcb
\i (01:13:07) zoom out 2784.00 -621.31
\i (01:13:07) trapsize 866
\i (01:13:08) pick grid 2839.39 -614.39
\t (01:13:08) last pick:  2839.00 -614.00
\t (01:13:08) last pick:  2837.00 -614.39
\t (01:13:08) Waiting for the destination pick.
\i (01:13:09) pick grid 2813.43 -609.19
\t (01:13:09) last pick:  2813.00 -609.00
\t (01:13:09) No DRC errors detected.
\t (01:13:09) Pick another element to slide.
\i (01:13:09) zoom in 1 
\i (01:13:09) setwindow pcb
\i (01:13:09) zoom in 2834.20 -526.10
\i (01:13:10) trapsize 433
\i (01:13:10) zoom in 1 
\i (01:13:10) setwindow pcb
\i (01:13:10) zoom in 2834.20 -526.09
\i (01:13:10) trapsize 216
\i (01:13:10) zoom in 1 
\i (01:13:10) setwindow pcb
\i (01:13:10) zoom in 2834.20 -526.09
\i (01:13:10) trapsize 108
\i (01:13:10) roam start
\i (01:13:10) roam x -80
\i (01:13:10) roam y -80
\i (01:13:10) roam x -96
\i (01:13:10) roam y -80
\i (01:13:10) roam end
\i (01:13:11) pick grid 2832.04 -521.77
\t (01:13:11) last pick:  2832.00 -522.00
\t (01:13:11) last pick:  2824.00 -525.00
\t (01:13:11) Waiting for the destination pick.
\i (01:13:13) pick grid 2799.79 -502.08
\t (01:13:13) last pick:  2800.00 -502.00
\t (01:13:13) No DRC errors detected.
\t (01:13:13) Pick another element to slide.
\i (01:13:13) pick grid 2810.83 -528.70
\t (01:13:13) last pick:  2811.00 -529.00
\t (01:13:13) last pick:  2812.78 -528.70
\t (01:13:13) Waiting for the destination pick.
\i (01:13:14) pick grid 2810.40 -528.91
\t (01:13:14) last pick:  2810.00 -529.00
\t (01:13:14) No DRC errors detected.
\t (01:13:14) Pick another element to slide.
\i (01:13:15) pick grid 2846.75 -532.38
\t (01:13:15) last pick:  2847.00 -532.00
\t (01:13:15) last pick:  2849.06 -530.06
\t (01:13:15) Waiting for the destination pick.
\i (01:13:16) pick grid 2834.63 -534.76
\t (01:13:16) last pick:  2835.00 -535.00
\t (01:13:16) No DRC errors detected.
\t (01:13:16) Pick another element to slide.
\i (01:13:16) zoom out 1 
\i (01:13:16) setwindow pcb
\i (01:13:16) zoom out 2818.19 -520.26
\i (01:13:16) trapsize 216
\i (01:13:16) zoom out 1 
\i (01:13:16) setwindow pcb
\i (01:13:16) zoom out 2817.32 -519.39
\i (01:13:16) trapsize 433
\i (01:13:16) roam start
\i (01:13:16) roam x 48
\i (01:13:16) roam y 96
\i (01:13:16) roam x 48
\i (01:13:16) roam y 160
\i (01:13:16) roam x 16
\i (01:13:16) roam y 80
\i (01:13:16) roam end
\i (01:13:17) slide 
\t (01:13:17) Pick element to slide.
\i (01:13:17) pick grid 2864.93 -698.78
\t (01:13:17) last pick:  2865.00 -699.00
\t (01:13:17) last pick:  2864.93 -700.00
\t (01:13:17) Waiting for the destination pick.
\i (01:13:18) pick grid 2864.93 -698.78
\t (01:13:18) last pick:  2865.00 -699.00
\t (01:13:18) No DRC errors detected.
\t (01:13:18) Pick another element to slide.
\i (01:13:18) slide 
\t (01:13:18) Pick element to slide.
\i (01:13:18) pick grid 2867.52 -680.61
\t (01:13:18) last pick:  2868.00 -681.00
\t (01:13:18) last pick:  2866.00 -680.61
\t (01:13:18) Waiting for the destination pick.
\i (01:13:19) pick grid 2840.69 -679.74
\t (01:13:19) last pick:  2841.00 -680.00
\t (01:13:19) No DRC errors detected.
\t (01:13:19) Pick another element to slide.
\i (01:13:20) roam start
\i (01:13:20) roam x -16
\i (01:13:20) roam y -112
\i (01:13:20) roam end
\i (01:13:20) slide 
\t (01:13:20) Pick element to slide.
\i (01:13:20) pick grid 2888.30 -566.35
\t (01:13:20) last pick:  2888.00 -566.00
\t (01:13:20) last pick:  2892.00 -566.35
\t (01:13:20) Waiting for the destination pick.
\i (01:13:21) pick grid 2870.12 -566.35
\t (01:13:21) last pick:  2870.00 -566.00
\t (01:13:21) No DRC errors detected.
\t (01:13:21) Pick another element to slide.
\i (01:13:22) zoom out 1 
\i (01:13:22) setwindow pcb
\i (01:13:22) zoom out 2864.93 -566.35
\i (01:13:22) trapsize 866
\i (01:13:22) roam start
\i (01:13:22) roam y -96
\i (01:13:22) roam y -96
\i (01:13:22) roam y -16
\i (01:13:23) roam end
\i (01:13:23) prepopup 2986.11 -242.61
\i (01:13:24) done 
\i (01:13:24) generaledit 
\i (01:13:25) roam start
\i (01:13:25) roam y -96
\i (01:13:25) roam x -16
\i (01:13:25) roam y -96
\i (01:13:25) roam end
\i (01:13:25) zoom in 1 
\i (01:13:25) setwindow pcb
\i (01:13:25) zoom in 2864.92 105.36
\i (01:13:25) trapsize 433
\i (01:13:26) zoom in 1 
\i (01:13:26) setwindow pcb
\i (01:13:26) zoom in 2864.92 103.63
\i (01:13:26) trapsize 216
\i (01:13:26) add connect 
\t (01:13:26) Pick first element.
\i (01:13:26) pick grid 2878.77 100.60
\t (01:13:26) last pick:  2879.00 101.00
\t (01:13:26) last pick:  2879.00 100.00
\i (01:13:26) setwindow cmgr
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:26) Target Symbol Pin is defined on TOP.
\t (01:13:26) last pick:  2879.00 100.00
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) setwindow pcb
\i (01:13:26) pick grid dbl 2878.77 100.60
\t (01:13:26) last pick:  2879.00 101.00
\t (01:13:26) C_VIA_045_020MM used for drill.
\i (01:13:26) setwindow cmgr
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:26) No DRC errors detected.
\i (01:13:27) setwindow pcb
\i (01:13:27) roam start
\i (01:13:27) roam x -96
\i (01:13:27) roam y 144
\i (01:13:27) roam x -64
\i (01:13:27) roam y 80
\i (01:13:27) roam end
\i (01:13:28) pick grid 2758.89 -3.27
\t (01:13:28) last pick:  2759.00 -3.00
\i (01:13:28) setwindow cmgr
\i (01:13:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:28) No DRC errors detected.
\i (01:13:29) setwindow pcb
\i (01:13:29) mouse_pos 2776.20 -8.46
\i (01:13:29) pick grid 2777.50 -5.00
\t (01:13:29) last pick:  2778.00 -5.00
\i (01:13:29) setwindow cmgr
\i (01:13:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:29) No DRC errors detected.
\t (01:13:29) last pick:  2776.00 -3.00
\i (01:13:30) setwindow pcb
\i (01:13:30) pick grid 2756.29 -24.91
\t (01:13:30) last pick:  2756.00 -25.00
\i (01:13:30) setwindow cmgr
\i (01:13:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:30) No DRC errors detected.
\t (01:13:30) last pick:  2755.00 -24.00
\i (01:13:31) setwindow pcb
\i (01:13:31) roam start
\i (01:13:31) roam y 144
\i (01:13:31) roam x 16
\i (01:13:31) roam y 240
\i (01:13:31) roam y 304
\i (01:13:31) roam y 144
\i (01:13:31) roam y 32
\i (01:13:31) roam end
\i (01:13:32) pick grid 2822.08 -476.76
\t (01:13:32) last pick:  2822.00 -477.00
\i (01:13:32) setwindow cmgr
\i (01:13:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:32) No DRC errors detected.
\i (01:13:32) setwindow pcb
\i (01:13:32) done 
\i (01:13:33) generaledit 
\i (01:13:33) zoom out 1 
\i (01:13:33) setwindow pcb
\i (01:13:33) zoom out 2822.08 -476.76
\i (01:13:33) trapsize 433
\i (01:13:33) zoom in 1 
\i (01:13:33) setwindow pcb
\i (01:13:33) zoom in 2811.69 -488.87
\i (01:13:33) trapsize 216
\i (01:13:33) slide 
\t (01:13:34) Pick element to slide.
\i (01:13:34) pick grid 2806.07 -497.52
\t (01:13:34) last pick:  2806.00 -498.00
\t (01:13:34) last pick:  2800.50 -501.50
\t (01:13:34) Waiting for the destination pick.
\i (01:13:35) pick grid 2788.76 -489.73
\t (01:13:35) last pick:  2789.00 -490.00
\t (01:13:35) No DRC errors detected.
\t (01:13:35) Pick another element to slide.
\i (01:13:35) roam start
\i (01:13:35) roam y 16
\i (01:13:35) roam x 16
\i (01:13:35) roam y 144
\i (01:13:35) roam x 16
\i (01:13:35) roam y 112
\i (01:13:35) roam end
\i (01:13:36) zoom out 1 
\i (01:13:36) setwindow pcb
\i (01:13:36) zoom out 2815.58 -567.65
\i (01:13:36) trapsize 433
\i (01:13:37) zoom out 1 
\i (01:13:37) setwindow pcb
\i (01:13:37) zoom out 2759.32 -618.73
\i (01:13:37) trapsize 866
\i (01:13:37) zoom in 1 
\i (01:13:37) setwindow pcb
\i (01:13:37) zoom in 2690.07 -589.29
\i (01:13:37) trapsize 433
\i (01:13:38) zoom in 1 
\i (01:13:38) setwindow pcb
\i (01:13:38) zoom in 2690.07 -589.29
\i (01:13:38) trapsize 216
\i (01:13:38) slide 
\t (01:13:38) Pick element to slide.
\i (01:13:38) pick grid 2697.43 -567.65
\t (01:13:38) last pick:  2697.00 -568.00
\t (01:13:38) last pick:  2697.72 -567.36
\t (01:13:38) Waiting for the destination pick.
\i (01:13:39) pick grid 2693.97 -578.04
\t (01:13:39) last pick:  2694.00 -578.00
\t (01:13:39) No DRC errors detected.
\t (01:13:39) Pick another element to slide.
\i (01:13:39) slide 
\t (01:13:39) Pick element to slide.
\i (01:13:40) pick grid 2717.34 -602.71
\t (01:13:40) last pick:  2717.00 -603.00
\t (01:13:40) last pick:  2713.00 -600.00
\t (01:13:40) Waiting for the destination pick.
\i (01:13:41) pick grid 2702.63 -601.41
\t (01:13:41) last pick:  2703.00 -601.00
\t (01:13:41) No DRC errors detected.
\t (01:13:41) Pick another element to slide.
\i (01:13:41) slide 
\t (01:13:41) Pick element to slide.
\i (01:13:42) prepopup 2725.57 -593.19
\i (01:13:43) zoom out 1 
\i (01:13:43) setwindow pcb
\i (01:13:43) zoom out 2739.42 -594.05
\i (01:13:43) trapsize 433
\i (01:13:43) zoom out 1 
\i (01:13:43) setwindow pcb
\i (01:13:43) zoom out 2739.41 -594.05
\i (01:13:43) trapsize 866
\i (01:13:43) roam start
\i (01:13:43) roam x 16
\i (01:13:43) roam y 80
\i (01:13:44) roam end
\i (01:13:44) zoom in 1 
\i (01:13:44) setwindow pcb
\i (01:13:44) zoom in 2875.31 -557.70
\i (01:13:44) trapsize 433
\i (01:13:45) add connect 
\t (01:13:45) Pick first element.
\i (01:13:45) pick grid 2867.53 -512.69
\t (01:13:45) last pick:  2868.00 -513.00
\t (01:13:45) last pick:  2866.00 -513.00
\i (01:13:45) setwindow cmgr
\i (01:13:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:45) Target Symbol Pin is defined on BOTTOM.
\t (01:13:45) last pick:  2866.00 -513.00
\i (01:13:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:46) setwindow pcb
\i (01:13:46) pick grid 2886.57 -540.39
\t (01:13:46) last pick:  2887.00 -540.00
\i (01:13:46) setwindow cmgr
\i (01:13:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:46) No DRC errors detected.
\i (01:13:46) setwindow pcb
\i (01:13:46) roam start
\i (01:13:46) roam y 80
\i (01:13:46) roam y 112
\i (01:13:46) roam x 16
\i (01:13:46) roam y 64
\i (01:13:46) roam y 64
\i (01:13:46) roam x 16
\i (01:13:46) roam y 48
\i (01:13:46) mouse_pos 2915.99 -884.02
\i (01:13:47) roam end
\i (01:13:47) mouse_pos 2922.05 -894.41
\i (01:13:47) mouse_pos 2924.65 -899.61
\i (01:13:47) mouse_pos 2932.44 -938.56
\i (01:13:47) mouse_pos 2939.36 -961.93
\i (01:13:47) mouse_pos 2948.88 -975.78
\i (01:13:47) mouse_pos 2949.75 -975.78
\i (01:13:47) mouse_pos 2949.75 -977.51
\i (01:13:47) mouse_pos 2947.15 -997.42
\i (01:13:47) mouse_pos 2934.17 -1003.48
\i (01:13:48) pick grid 2932.44 -1004.34
\t (01:13:48) last pick:  2932.00 -1004.00
\i (01:13:48) setwindow cmgr
\i (01:13:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:48) No DRC errors detected.
\t (01:13:48) Pick first element.
\i (01:13:48) setwindow pcb
\i (01:13:48) roam start
\i (01:13:48) roam x -16
\i (01:13:48) roam y -96
\i (01:13:48) roam x -16
\i (01:13:48) roam y -128
\i (01:13:48) roam y -16
\i (01:13:48) roam end
\i (01:13:48) add connect 
\t (01:13:49) Pick first element.
\i (01:13:49) pick grid 2836.35 -528.26
\t (01:13:49) last pick:  2836.00 -528.00
\t (01:13:49) last pick:  2837.00 -528.00
\i (01:13:49) setwindow cmgr
\i (01:13:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:49) Target Symbol Pin is defined on BOTTOM.
\t (01:13:49) last pick:  2837.00 -528.00
\i (01:13:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:50) setwindow pcb
\i (01:13:50) pick grid 2867.52 -562.02
\t (01:13:50) last pick:  2868.00 -562.00
\i (01:13:50) setwindow cmgr
\i (01:13:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:50) No DRC errors detected.
\i (01:13:50) setwindow pcb
\i (01:13:50) roam start
\i (01:13:50) roam y 176
\i (01:13:50) roam y 112
\i (01:13:50) roam y 80
\i (01:13:50) roam end
\i (01:13:50) mouse_pos 2881.37 -991.36
\i (01:13:50) mouse_pos 2890.89 -1023.39
\i (01:13:50) mouse_pos 2899.54 -1030.31
\i (01:13:51) pick grid 2900.41 -1018.20
\t (01:13:51) last pick:  2900.00 -1018.00
\i (01:13:51) setwindow cmgr
\i (01:13:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:51) No DRC errors detected.
\t (01:13:51) Pick first element.
\i (01:13:51) setwindow pcb
\i (01:13:51) roam start
\i (01:13:51) roam x -16
\i (01:13:51) roam y -112
\i (01:13:51) roam x -16
\i (01:13:51) roam y -128
\i (01:13:51) roam x -16
\i (01:13:51) roam y -80
\i (01:13:51) roam end
\i (01:13:51) slide 
\t (01:13:52) Pick element to slide.
\i (01:13:52) pick grid 2870.12 -610.50
\t (01:13:52) last pick:  2870.00 -610.00
\t (01:13:52) last pick:  2868.00 -610.50
\t (01:13:52) Waiting for the destination pick.
\i (01:13:53) pick grid 2861.47 -610.50
\t (01:13:53) last pick:  2861.00 -610.00
\t (01:13:53) No DRC errors detected.
\t (01:13:53) Pick another element to slide.
\i (01:13:53) roam start
\i (01:13:53) roam y -16
\i (01:13:54) roam y -64
\i (01:13:54) roam y -16
\i (01:13:54) roam end
\i (01:13:55) roam start
\i (01:13:55) roam end
\i (01:13:55) slide 
\t (01:13:55) Pick element to slide.
\i (01:13:56) pick grid 2744.61 -518.74
\t (01:13:56) last pick:  2745.00 -519.00
\t (01:13:56) last pick:  2747.17 -516.17
\t (01:13:56) Waiting for the destination pick.
\i (01:13:57) pick grid 2753.27 -562.89
\t (01:13:57) last pick:  2753.00 -563.00
\t (01:13:57) No DRC errors detected.
\t (01:13:57) Pick another element to slide.
\i (01:13:57) add connect 
\t (01:13:57) Pick first element.
\i (01:13:58) pick grid 2780.10 -568.08
\t (01:13:58) last pick:  2780.00 -568.00
\t (01:13:58) last pick:  2783.00 -568.00
\i (01:13:58) setwindow cmgr
\i (01:13:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:58) Target Symbol Pin is defined on BOTTOM.
\t (01:13:58) last pick:  2783.00 -568.00
\i (01:13:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:58) setwindow pcb
\i (01:13:58) pick grid 2759.32 -531.73
\t (01:13:58) last pick:  2759.00 -532.00
\i (01:13:58) setwindow cmgr
\i (01:13:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:58) No DRC errors detected.
\i (01:13:58) setwindow pcb
\i (01:13:58) mouse_pos 2750.67 -497.10
\i (01:13:59) pick grid 2749.80 -493.64
\t (01:13:59) last pick:  2750.00 -494.00
\i (01:13:59) setwindow cmgr
\i (01:13:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:13:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:13:59) No DRC errors detected.
\t (01:13:59) Pick first element.
\i (01:13:59) setwindow pcb
\i (01:13:59) add connect 
\t (01:13:59) Pick first element.
\i (01:14:00) pick grid 2810.40 -562.89
\t (01:14:00) last pick:  2810.00 -563.00
\t (01:14:00) last pick:  2812.78 -563.00
\i (01:14:00) setwindow cmgr
\i (01:14:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:00) Target Symbol Pin is defined on BOTTOM.
\t (01:14:00) last pick:  2812.78 -563.00
\i (01:14:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:00) setwindow pcb
\i (01:14:00) pick grid 2784.43 -525.67
\t (01:14:00) last pick:  2784.00 -526.00
\i (01:14:00) setwindow cmgr
\i (01:14:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:00) No DRC errors detected.
\i (01:14:01) setwindow pcb
\i (01:14:01) mouse_pos 2785.29 -503.16
\i (01:14:01) pick grid 2787.02 -495.37
\t (01:14:01) last pick:  2787.00 -495.00
\i (01:14:01) setwindow cmgr
\i (01:14:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:01) No DRC errors detected.
\t (01:14:01) Pick first element.
\i (01:14:01) setwindow pcb
\i (01:14:01) slide 
\t (01:14:01) Pick element to slide.
\i (01:14:02) pick grid 2785.29 -517.88
\t (01:14:02) last pick:  2785.00 -518.00
\t (01:14:02) last pick:  2784.00 -517.88
\t (01:14:02) Waiting for the destination pick.
\i (01:14:02) pick grid 2785.29 -517.88
\t (01:14:02) last pick:  2785.00 -518.00
\t (01:14:02) No DRC errors detected.
\t (01:14:02) Pick another element to slide.
\i (01:14:02) add connect 
\t (01:14:02) Pick first element.
\i (01:14:03) pick grid 2821.65 -476.33
\t (01:14:03) last pick:  2822.00 -476.00
\t (01:14:03) last pick:  2822.00 -477.00
\i (01:14:03) setwindow cmgr
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:03) Target Symbol Pin is defined on TOP.
\t (01:14:03) last pick:  2822.00 -477.00
\i (01:14:03) setwindow pcb
\i (01:14:03) pick grid 2804.34 -457.28
\t (01:14:03) last pick:  2804.00 -457.00
\i (01:14:03) setwindow cmgr
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:03) No DRC errors detected.
\t (01:14:03) last pick:  2803.00 -458.00
\i (01:14:04) setwindow pcb
\i (01:14:04) pick grid 2818.19 -519.61
\t (01:14:04) last pick:  2818.00 -520.00
\i (01:14:04) setwindow cmgr
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:04) No DRC errors detected.
\i (01:14:05) setwindow pcb
\i (01:14:05) pick grid 2831.17 -551.64
\t (01:14:05) last pick:  2831.00 -552.00
\i (01:14:05) setwindow cmgr
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:05) No DRC errors detected.
\i (01:14:07) setwindow pcb
\i (01:14:07) pick grid 2838.96 -699.65
\t (01:14:07) last pick:  2839.00 -700.00
\i (01:14:07) setwindow cmgr
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:07) No DRC errors detected.
\i (01:14:07) setwindow pcb
\i (01:14:07) pick grid dbl 2838.96 -699.65
\t (01:14:07) last pick:  2839.00 -700.00
\t (01:14:07) C_VIA_045_020MM used for drill.
\i (01:14:07) setwindow cmgr
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:07) No DRC errors detected.
\t (01:14:07) Pick first element.
\i (01:14:07) setwindow pcb
\i (01:14:07) done 
\i (01:14:07) generaledit 
\i (01:14:07) zoom in 1 
\i (01:14:07) setwindow pcb
\i (01:14:07) zoom in 2838.96 -707.45
\i (01:14:07) trapsize 216
\i (01:14:07) zoom in 1 
\i (01:14:07) setwindow pcb
\i (01:14:07) zoom in 2838.96 -707.44
\i (01:14:07) trapsize 108
\i (01:14:08) slide 
\t (01:14:08) Pick element to slide.
\i (01:14:08) pick grid 2831.17 -681.91
\t (01:14:08) last pick:  2831.00 -682.00
\t (01:14:08) last pick:  2831.00 -681.91
\t (01:14:08) Waiting for the destination pick.
\i (01:14:09) pick grid 2837.45 -683.20
\t (01:14:09) last pick:  2837.00 -683.00
\t (01:14:09) No DRC errors detected.
\t (01:14:09) Pick another element to slide.
\i (01:14:10) pick grid 2839.18 -686.45
\t (01:14:10) last pick:  2839.00 -686.00
\t (01:14:10) last pick:  2839.00 -686.45
\t (01:14:10) Waiting for the destination pick.
\i (01:14:11) pick grid 2837.88 -686.45
\t (01:14:11) last pick:  2838.00 -686.00
\t (01:14:11) No DRC errors detected.
\t (01:14:11) Pick another element to slide.
\i (01:14:11) slide 
\t (01:14:11) Pick element to slide.
\i (01:14:11) pick grid 2843.73 -703.98
\t (01:14:11) last pick:  2844.00 -704.00
\t (01:14:11) last pick:  2839.00 -700.00
\t (01:14:11) Waiting for the destination pick.
\t (01:14:11) New cline would result in DRC error(s); retaining old cline.
\i (01:14:12) pick grid 2837.45 -700.52
\t (01:14:12) last pick:  2837.00 -701.00
\t (01:14:12) No DRC errors detected.
\t (01:14:12) Pick another element to slide.
\i (01:14:13) zoom out 1 
\i (01:14:13) setwindow pcb
\i (01:14:13) zoom out 2837.23 -699.87
\i (01:14:13) trapsize 216
\i (01:14:13) zoom out 1 
\i (01:14:13) setwindow pcb
\i (01:14:13) zoom out 2837.24 -699.86
\i (01:14:13) trapsize 433
\i (01:14:14) zoom out 1 
\i (01:14:14) setwindow pcb
\i (01:14:14) zoom out 2842.43 -671.30
\i (01:14:14) trapsize 866
\i (01:14:15) prepopup 2849.35 -712.86
\i (01:14:16) done 
\i (01:14:16) generaledit 
\i (01:14:17) pick grid 2819.92 -700.74
\t (01:14:17) last pick:  2820.00 -701.00
\i (01:14:17) setwindow cmgr
\i (01:14:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:17) setwindow pcb
\i (01:14:17) zoom out 1 
\i (01:14:17) setwindow pcb
\i (01:14:17) zoom out 2819.92 -700.74
\i (01:14:17) trapsize 1731
\i (01:14:19) zoom in 1 
\i (01:14:19) setwindow pcb
\i (01:14:19) zoom in 1175.27 -953.49
\i (01:14:19) trapsize 866
\i (01:14:19) zoom in 1 
\i (01:14:19) setwindow pcb
\i (01:14:19) zoom in 1178.74 -953.49
\i (01:14:19) trapsize 433
\i (01:14:20) roam start
\i (01:14:20) roam y -80
\i (01:14:20) roam end
\i (01:14:20) pick grid 1211.64 -781.03
\t (01:14:20) last pick:  1212.00 -781.00
\i (01:14:21) zoom in 1 
\i (01:14:21) setwindow pcb
\i (01:14:21) zoom in 1241.93 -702.26
\i (01:14:21) trapsize 216
\i (01:14:21) zoom in 1 
\i (01:14:21) setwindow pcb
\i (01:14:21) zoom in 1241.94 -702.25
\i (01:14:21) trapsize 108
\i (01:14:21) add connect 
\t (01:14:21) Pick first element.
\i (01:14:21) pick grid 1238.91 -699.87
\t (01:14:21) last pick:  1239.00 -700.00
\i (01:14:21) setwindow cmgr
\i (01:14:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:21) Target Symbol Pin is defined on TOP.
\t (01:14:21) last pick:  1239.00 -700.00
\i (01:14:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) setwindow pcb
\i (01:14:22) pick grid dbl 1238.91 -699.87
\t (01:14:22) last pick:  1239.00 -700.00
\t (01:14:22) C_VIA_045_020MM used for drill.
\i (01:14:22) setwindow cmgr
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:22) No DRC errors detected.
\i (01:14:22) setwindow pcb
\i (01:14:22) roam start
\i (01:14:22) roam y 208
\i (01:14:22) roam x -32
\i (01:14:22) roam y 192
\i (01:14:22) roam x -32
\i (01:14:22) roam y 144
\i (01:14:22) roam y 32
\i (01:14:22) roam end
\i (01:14:22) zoom out 1 
\i (01:14:22) setwindow pcb
\i (01:14:22) zoom out 1222.22 -832.74
\i (01:14:22) trapsize 216
\i (01:14:23) roam start
\i (01:14:23) roam y 16
\i (01:14:23) roam x -32
\i (01:14:23) roam y 336
\i (01:14:23) roam x -48
\i (01:14:23) roam y 240
\i (01:14:23) roam x -16
\i (01:14:23) roam y 160
\i (01:14:23) roam y 64
\i (01:14:23) roam end
\i (01:14:23) zoom out 1 
\i (01:14:23) setwindow pcb
\i (01:14:23) zoom out 1181.75 -1114.28
\i (01:14:23) trapsize 433
\i (01:14:24) pick grid 1185.21 -1091.77
\t (01:14:24) last pick:  1185.00 -1092.00
\i (01:14:24) setwindow cmgr
\i (01:14:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:24) No DRC errors detected.
\i (01:14:26) setwindow pcb
\i (01:14:26) zoom in 1 
\i (01:14:26) setwindow pcb
\i (01:14:26) zoom in 1096.92 -1509.86
\i (01:14:26) trapsize 216
\i (01:14:26) zoom in 1 
\i (01:14:26) setwindow pcb
\i (01:14:26) zoom in 1096.92 -1509.86
\i (01:14:26) trapsize 108
\i (01:14:27) pick grid 1097.58 -1499.69
\t (01:14:27) last pick:  1098.00 -1500.00
\i (01:14:27) setwindow cmgr
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:27) No DRC errors detected.
\i (01:14:27) setwindow pcb
\i (01:14:27) pick grid dbl 1097.58 -1499.69
\t (01:14:27) last pick:  1098.00 -1500.00
\t (01:14:27) C_VIA_045_020MM used for drill.
\i (01:14:27) setwindow cmgr
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:27) No DRC errors detected.
\i (01:14:27) setwindow pcb
\i (01:14:27) mouse_pos 1107.31 -1499.69
\i (01:14:27) pick grid 1125.71 -1499.69
\t (01:14:27) last pick:  1126.00 -1500.00
\i (01:14:27) setwindow cmgr
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:27) No DRC errors detected.
\t (01:14:27) Pick first element.
\i (01:14:28) setwindow pcb
\i (01:14:28) zoom out 1 
\i (01:14:28) setwindow pcb
\i (01:14:28) zoom out 1125.49 -1499.26
\i (01:14:28) trapsize 216
\i (01:14:28) zoom out 1 
\i (01:14:28) setwindow pcb
\i (01:14:28) zoom out 1125.49 -1499.25
\i (01:14:28) trapsize 433
\i (01:14:28) prepopup 1226.78 -1486.27
\i (01:14:29) done 
\i (01:14:29) generaledit 
\i (01:14:30) pick grid 1314.20 -1472.42
\t (01:14:30) last pick:  1314.00 -1472.00
\i (01:14:30) setwindow cmgr
\i (01:14:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:30) setwindow pcb
\i (01:14:30) zoom out 1 
\i (01:14:30) setwindow pcb
\i (01:14:30) zoom out 1314.20 -1472.42
\i (01:14:30) trapsize 866
\i (01:14:30) zoom out 1 
\i (01:14:30) setwindow pcb
\i (01:14:30) zoom out 1314.20 -1472.43
\i (01:14:30) trapsize 1731
\i (01:14:31) roam start
\i (01:14:31) roam x 160
\i (01:14:31) roam y 64
\i (01:14:31) roam x 96
\i (01:14:31) roam y 48
\i (01:14:31) roam x 64
\i (01:14:31) roam y 48
\i (01:14:31) roam end
\i (01:14:31) zoom in 1 
\i (01:14:31) setwindow pcb
\i (01:14:31) zoom in 3109.02 -1599.89
\i (01:14:31) trapsize 866
\i (01:14:31) zoom in 1 
\i (01:14:31) setwindow pcb
\i (01:14:31) zoom in 3107.30 -1598.16
\i (01:14:31) trapsize 433
\i (01:14:32) zoom out 1 
\i (01:14:32) setwindow pcb
\i (01:14:32) zoom out 3075.28 -1578.24
\i (01:14:32) trapsize 866
\i (01:14:33) pick grid 2929.85 -1564.40
\t (01:14:33) last pick:  2930.00 -1564.00
\i (01:14:33) zoom in 1 
\i (01:14:33) setwindow pcb
\i (01:14:33) zoom in 2928.12 -1552.28
\i (01:14:33) trapsize 433
\i (01:14:33) zoom in 1 
\i (01:14:33) setwindow pcb
\i (01:14:33) zoom in 2927.25 -1552.28
\i (01:14:33) trapsize 216
\i (01:14:33) zoom in 1 
\i (01:14:33) setwindow pcb
\i (01:14:33) zoom in 2926.82 -1551.85
\i (01:14:33) trapsize 108
\i (01:14:33) add connect 
\t (01:14:33) Pick first element.
\i (01:14:34) roam start
\i (01:14:34) roam x -80
\i (01:14:34) roam y -32
\i (01:14:34) roam x -144
\i (01:14:34) roam y -96
\i (01:14:34) roam x -128
\i (01:14:34) roam y -64
\i (01:14:34) roam x -80
\i (01:14:34) roam y -32
\i (01:14:34) roam end
\i (01:14:35) pick grid 2814.72 -1500.34
\t (01:14:35) last pick:  2815.00 -1500.00
\i (01:14:35) setwindow cmgr
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:35) Target Symbol Pin is defined on TOP.
\t (01:14:35) last pick:  2815.00 -1500.00
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) setwindow pcb
\i (01:14:35) pick grid dbl 2814.72 -1500.34
\t (01:14:35) last pick:  2815.00 -1500.00
\t (01:14:35) C_VIA_045_020MM used for drill.
\i (01:14:35) setwindow cmgr
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:35) No DRC errors detected.
\i (01:14:36) setwindow pcb
\i (01:14:36) roam start
\i (01:14:36) roam x -16
\i (01:14:36) roam y 176
\i (01:14:36) roam x -32
\i (01:14:36) roam y 112
\i (01:14:36) roam x -16
\i (01:14:36) roam y 80
\i (01:14:36) roam y 16
\i (01:14:36) roam end
\i (01:14:36) zoom out 1 
\i (01:14:36) setwindow pcb
\i (01:14:36) zoom out 2787.67 -1562.45
\i (01:14:36) trapsize 216
\i (01:14:37) pick grid 2781.61 -1532.59
\t (01:14:37) last pick:  2782.00 -1533.00
\i (01:14:37) setwindow cmgr
\i (01:14:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:37) No DRC errors detected.
\i (01:14:38) setwindow pcb
\i (01:14:38) roam start
\i (01:14:38) roam y 80
\i (01:14:38) roam y 96
\i (01:14:38) roam y 80
\i (01:14:38) roam y 80
\i (01:14:38) roam y 64
\i (01:14:38) roam y 64
\i (01:14:38) roam end
\i (01:14:38) zoom out 1 
\i (01:14:38) setwindow pcb
\i (01:14:38) zoom out 2782.91 -1756.13
\i (01:14:38) trapsize 433
\i (01:14:39) mouse_pos 2789.84 -1866.92
\i (01:14:39) mouse_pos 2788.97 -1882.50
\i (01:14:40) pick grid 2796.76 -1958.67
\t (01:14:40) last pick:  2797.00 -1959.00
\i (01:14:40) setwindow cmgr
\i (01:14:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:40) No DRC errors detected.
\i (01:14:40) setwindow pcb
\i (01:14:40) done 
\i (01:14:40) generaledit 
\i (01:14:41) roam start
\i (01:14:41) roam y 96
\i (01:14:41) roam y 80
\i (01:14:41) roam y 32
\i (01:14:41) roam y 32
\i (01:14:41) roam end
\i (01:14:42) zoom in 1 
\i (01:14:42) setwindow pcb
\i (01:14:42) zoom in 2803.69 -2185.04
\i (01:14:42) trapsize 216
\i (01:14:42) slide 
\t (01:14:42) Pick element to slide.
\i (01:14:42) pick grid 2840.04 -2198.02
\t (01:14:42) last pick:  2840.00 -2198.00
\t (01:14:42) last pick:  2834.00 -2200.00
\t (01:14:42) Waiting for the destination pick.
\i (01:14:43) pick grid 2807.58 -2198.02
\t (01:14:43) last pick:  2808.00 -2198.00
\t (01:14:43) No DRC errors detected.
\t (01:14:43) Pick another element to slide.
\i (01:14:43) slide 
\t (01:14:44) Pick element to slide.
\i (01:14:44) pick grid 2835.28 -2157.77
\t (01:14:44) last pick:  2835.00 -2158.00
\t (01:14:44) last pick:  2836.78 -2150.00
\t (01:14:44) Waiting for the destination pick.
\i (01:14:45) pick grid 2795.03 -2148.25
\t (01:14:45) last pick:  2795.00 -2148.00
\t (01:14:45) No DRC errors detected.
\t (01:14:45) Pick another element to slide.
\i (01:14:46) slide 
\t (01:14:46) Pick element to slide.
\i (01:14:46) pick grid 2798.93 -2126.61
\t (01:14:46) last pick:  2799.00 -2127.00
\t (01:14:46) last pick:  2795.00 -2126.61
\t (01:14:46) Waiting for the destination pick.
\i (01:14:46) pick grid 2792.87 -2125.31
\t (01:14:46) last pick:  2793.00 -2125.00
\t (01:14:46) No DRC errors detected.
\t (01:14:46) Pick another element to slide.
\i (01:14:47) zoom out 1 
\i (01:14:47) setwindow pcb
\i (01:14:47) zoom out 2799.79 -2127.48
\i (01:14:47) trapsize 433
\i (01:14:47) roam start
\i (01:14:47) roam y -64
\i (01:14:47) roam y -64
\i (01:14:47) roam end
\i (01:14:47) slide 
\t (01:14:48) Pick element to slide.
\i (01:14:48) pick grid 2852.60 -1972.97
\t (01:14:48) last pick:  2853.00 -1973.00
\t (01:14:48) last pick:  2849.00 -1972.97
\t (01:14:48) Waiting for the destination pick.
\i (01:14:48) pick grid 2862.98 -1979.03
\t (01:14:48) last pick:  2863.00 -1979.00
\t (01:14:48) No DRC errors detected.
\t (01:14:49) Pick another element to slide.
\i (01:14:50) pick grid 2823.17 -1959.12
\t (01:14:50) last pick:  2823.00 -1959.00
\t (01:14:50) last pick:  2820.00 -1959.12
\t (01:14:50) Waiting for the destination pick.
\i (01:14:50) pick grid 2839.61 -1969.51
\t (01:14:50) last pick:  2840.00 -1970.00
\t (01:14:50) No DRC errors detected.
\t (01:14:50) Pick another element to slide.
\i (01:14:50) add connect 
\t (01:14:51) Pick first element.
\i (01:14:51) pick grid 2796.33 -1961.72
\t (01:14:51) last pick:  2796.00 -1962.00
\t (01:14:51) last pick:  2797.00 -1959.00
\i (01:14:51) setwindow cmgr
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:51) Target Symbol Pin is defined on TOP.
\t (01:14:51) last pick:  2797.00 -1959.00
\i (01:14:51) setwindow pcb
\i (01:14:51) pick grid 2812.78 -1972.97
\t (01:14:51) last pick:  2813.00 -1973.00
\i (01:14:51) setwindow cmgr
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:51) No DRC errors detected.
\t (01:14:51) last pick:  2812.00 -1974.00
\i (01:14:52) setwindow pcb
\i (01:14:52) mouse_pos 2832.69 -2104.54
\i (01:14:52) mouse_pos 2835.28 -2114.93
\i (01:14:52) mouse_pos 2838.75 -2125.32
\i (01:14:53) pick grid 2860.39 -2170.33
\t (01:14:53) last pick:  2860.00 -2170.00
\i (01:14:53) setwindow cmgr
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:53) No DRC errors detected.
\i (01:14:55) setwindow pcb
\i (01:14:55) zoom in 1 
\i (01:14:55) setwindow pcb
\i (01:14:55) zoom in 2863.85 -2300.17
\i (01:14:55) trapsize 216
\i (01:14:55) zoom in 1 
\i (01:14:55) setwindow pcb
\i (01:14:55) zoom in 2863.42 -2300.16
\i (01:14:55) trapsize 108
\i (01:14:56) pick grid 2861.48 -2300.81
\t (01:14:56) last pick:  2861.00 -2301.00
\i (01:14:56) setwindow cmgr
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:56) No DRC errors detected.
\t (01:14:56) last pick:  2860.00 -2300.00
\i (01:14:56) setwindow pcb
\i (01:14:56) pick grid dbl 2861.26 -2300.81
\t (01:14:56) last pick:  2861.00 -2301.00
\t (01:14:56) C_VIA_045_020MM used for drill.
\i (01:14:56) setwindow cmgr
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:14:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:14:56) No DRC errors detected.
\t (01:14:56) Pick first element.
\i (01:14:56) setwindow pcb
\i (01:14:56) done 
\i (01:14:56) generaledit 
\i (01:14:56) zoom out 1 
\i (01:14:56) setwindow pcb
\i (01:14:56) zoom out 2860.83 -2288.04
\i (01:14:56) trapsize 216
\i (01:14:56) zoom out 1 
\i (01:14:56) setwindow pcb
\i (01:14:56) zoom out 2860.82 -2288.04
\i (01:14:56) trapsize 433
\i (01:14:56) zoom out 1 
\i (01:14:56) setwindow pcb
\i (01:14:56) zoom out 2860.83 -2288.04
\i (01:14:56) trapsize 866
\i (01:14:57) save 
\i (01:14:57) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:14:57) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:14:57) QtSignal "All Layers"
\i (01:14:58) fillin yes 
\i (01:14:58) generaledit 
\i (01:15:00) pick grid 3122.24 -2037.00
\t (01:15:00) last pick:  3122.00 -2037.00
\i (01:15:00) setwindow cmgr
\i (01:15:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:01) setwindow pcb
\i (01:15:01) zoom out 1 
\i (01:15:01) setwindow pcb
\i (01:15:01) zoom out 3122.24 -2037.00
\i (01:15:01) trapsize 1731
\i (01:15:01) zoom out 1 
\i (01:15:01) setwindow pcb
\i (01:15:01) zoom out 3122.24 -2037.01
\i (01:15:01) trapsize 3462
\i (01:15:02) zoom in 1 
\i (01:15:02) setwindow pcb
\i (01:15:02) zoom in 2915.61 -652.03
\i (01:15:02) trapsize 1731
\i (01:15:02) zoom in 1 
\i (01:15:02) setwindow pcb
\i (01:15:02) zoom in 2922.54 -652.03
\i (01:15:02) trapsize 866
\i (01:15:02) zoom in 1 
\i (01:15:02) setwindow pcb
\i (01:15:02) zoom in 2986.60 -733.40
\i (01:15:02) trapsize 433
\i (01:15:02) roam start
\i (01:15:02) roam x 80
\i (01:15:03) roam x 96
\i (01:15:03) roam y -16
\i (01:15:03) roam x 48
\i (01:15:03) roam x 16
\i (01:15:03) roam end
\i (01:15:03) zoom out 1 
\i (01:15:03) setwindow pcb
\i (01:15:03) zoom out 3186.94 -716.10
\i (01:15:03) trapsize 866
\i (01:15:03) zoom out 1 
\i (01:15:03) setwindow pcb
\i (01:15:03) zoom out 3186.93 -716.10
\i (01:15:03) trapsize 1731
\i (01:15:04) zoom in 1 
\i (01:15:04) setwindow pcb
\i (01:15:04) zoom in 3186.93 -716.11
\i (01:15:04) trapsize 866
\i (01:15:04) zoom in 1 
\i (01:15:04) setwindow pcb
\i (01:15:04) zoom in 3186.93 -716.10
\i (01:15:04) trapsize 433
\i (01:15:05) pick grid 3151.45 -678.88
\t (01:15:05) last pick:  3151.00 -679.00
\i (01:15:05) zoom in 1 
\i (01:15:05) setwindow pcb
\i (01:15:05) zoom in 3121.15 -671.96
\i (01:15:05) trapsize 216
\i (01:15:05) add connect 
\t (01:15:06) Pick first element.
\i (01:15:06) pick grid 2982.65 -648.59
\t (01:15:06) last pick:  2983.00 -649.00
\t (01:15:06) last pick:  2967.32 -650.00
\i (01:15:06) setwindow cmgr
\i (01:15:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:06) Target Symbol Pin is defined on TOP.
\t (01:15:06) last pick:  2967.32 -650.00
\i (01:15:07) setwindow pcb
\i (01:15:07) pick grid 3071.38 -648.59
\t (01:15:07) last pick:  3071.00 -649.00
\i (01:15:07) setwindow cmgr
\i (01:15:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:07) No DRC errors detected.
\t (01:15:07) last pick:  3070.00 -650.00
\i (01:15:07) setwindow pcb
\i (01:15:07) pick grid dbl 3070.94 -648.59
\t (01:15:07) last pick:  3071.00 -649.00
\t (01:15:07) C_VIA_045_020MM used for drill.
\i (01:15:07) setwindow cmgr
\i (01:15:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:07) No DRC errors detected.
\i (01:15:07) setwindow pcb
\i (01:15:07) zoom out 1 
\i (01:15:07) setwindow pcb
\i (01:15:07) zoom out 3070.94 -650.75
\i (01:15:07) trapsize 433
\i (01:15:08) roam start
\i (01:15:08) roam y 128
\i (01:15:08) roam y 96
\i (01:15:08) roam y 16
\i (01:15:08) roam y 64
\i (01:15:08) roam end
\i (01:15:09) pick grid 3081.34 -882.29
\t (01:15:09) last pick:  3081.00 -882.00
\i (01:15:09) setwindow cmgr
\i (01:15:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:09) No DRC errors detected.
\i (01:15:09) setwindow pcb
\i (01:15:09) mouse_pos 3065.75 -1045.03
\i (01:15:09) mouse_pos 3064.02 -1058.88
\i (01:15:10) pick grid 3058.83 -1125.53
\t (01:15:10) last pick:  3059.00 -1126.00
\i (01:15:10) setwindow cmgr
\i (01:15:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:10) No DRC errors detected.
\i (01:15:11) setwindow pcb
\i (01:15:11) roam start
\i (01:15:11) roam y 96
\i (01:15:11) roam y 160
\i (01:15:11) roam y 80
\i (01:15:11) roam end
\i (01:15:11) mouse_pos 3085.66 -1314.24
\i (01:15:11) mouse_pos 3084.80 -1302.98
\i (01:15:12) pick grid 3069.22 -1110.82
\t (01:15:12) last pick:  3069.00 -1111.00
\i (01:15:12) setwindow cmgr
\i (01:15:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:12) No DRC errors detected.
\t (01:15:12) last pick:  3071.50 -1113.50
\i (01:15:14) setwindow pcb
\i (01:15:14) zoom out 1 
\i (01:15:14) setwindow pcb
\i (01:15:14) zoom out 2963.61 -1344.53
\i (01:15:14) trapsize 866
\i (01:15:14) zoom out 1 
\i (01:15:14) setwindow pcb
\i (01:15:14) zoom out 2963.62 -1344.54
\i (01:15:14) trapsize 1731
\i (01:15:14) zoom out 1 
\i (01:15:14) setwindow pcb
\i (01:15:14) zoom out 2963.61 -1344.53
\i (01:15:14) trapsize 3462
\i (01:15:14) mouse_pos 955.87 -1337.61
\i (01:15:15) mouse_pos 2721.72 -1579.98
\i (01:15:15) mouse_pos 2756.34 -1573.06
\i (01:15:15) mouse_pos 2777.12 -1566.14
\i (01:15:15) mouse_pos 2797.89 -1545.36
\i (01:15:15) mouse_pos 2880.99 -1517.66
\i (01:15:15) mouse_pos 3040.26 -1469.19
\i (01:15:15) mouse_pos 3109.51 -1462.26
\i (01:15:15) mouse_pos 3123.36 -1455.34
\i (01:15:16) mouse_pos 3019.49 -1462.26
\i (01:15:16) zoom in 1 
\i (01:15:16) setwindow pcb
\i (01:15:16) zoom in 3019.49 -1462.26
\i (01:15:16) trapsize 1731
\i (01:15:16) zoom in 1 
\i (01:15:16) setwindow pcb
\i (01:15:16) zoom in 3019.49 -1462.26
\i (01:15:16) trapsize 866
\i (01:15:17) pick grid 3019.49 -1420.71
\t (01:15:17) last pick:  3019.00 -1421.00
\i (01:15:17) setwindow cmgr
\i (01:15:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:17) No DRC errors detected.
\i (01:15:17) setwindow pcb
\i (01:15:17) roam start
\i (01:15:17) roam x 16
\i (01:15:17) roam y 80
\i (01:15:17) roam x 32
\i (01:15:17) roam y 144
\i (01:15:17) roam x 32
\i (01:15:17) roam y 96
\i (01:15:17) roam end
\i (01:15:17) mouse_pos 3091.72 -1985.95
\i (01:15:17) mouse_pos 3058.82 -1985.95
\i (01:15:17) mouse_pos 3053.63 -1980.75
\i (01:15:18) mouse_pos 3064.02 -1973.83
\i (01:15:18) mouse_pos 3083.06 -1980.75
\i (01:15:18) mouse_pos 3103.83 -1980.75
\i (01:15:19) pick grid 3112.49 -1818.02
\t (01:15:19) last pick:  3112.00 -1818.00
\i (01:15:19) setwindow cmgr
\i (01:15:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:19) No DRC errors detected.
\i (01:15:21) setwindow pcb
\i (01:15:21) zoom in 1 
\i (01:15:21) setwindow pcb
\i (01:15:21) zoom in 3100.37 -2252.55
\i (01:15:21) trapsize 433
\i (01:15:21) zoom in 1 
\i (01:15:21) setwindow pcb
\i (01:15:21) zoom in 3100.37 -2252.55
\i (01:15:21) trapsize 216
\i (01:15:23) pick grid 3102.54 -2250.39
\t (01:15:23) last pick:  3103.00 -2250.00
\i (01:15:23) setwindow cmgr
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:23) No DRC errors detected.
\i (01:15:23) setwindow pcb
\i (01:15:23) pick grid dbl 3102.54 -2249.95
\t (01:15:23) last pick:  3103.00 -2250.00
\t (01:15:23) C_VIA_045_020MM used for drill.
\i (01:15:23) setwindow cmgr
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:23) No DRC errors detected.
\i (01:15:23) setwindow pcb
\i (01:15:23) mouse_pos 3028.53 -2250.82
\i (01:15:24) pick grid 3011.65 -2250.82
\t (01:15:24) last pick:  3012.00 -2251.00
\i (01:15:24) setwindow cmgr
\i (01:15:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:24) No DRC errors detected.
\t (01:15:24) Pick first element.
\i (01:15:24) setwindow pcb
\i (01:15:24) done 
\i (01:15:24) generaledit 
\i (01:15:24) zoom out 1 
\i (01:15:24) setwindow pcb
\i (01:15:24) zoom out 3057.09 -2232.21
\i (01:15:24) trapsize 433
\i (01:15:24) zoom out 1 
\i (01:15:24) setwindow pcb
\i (01:15:24) zoom out 3057.10 -2232.21
\i (01:15:24) trapsize 866
\i (01:15:25) roam start
\i (01:15:25) roam y -16
\i (01:15:25) roam y -112
\i (01:15:25) roam y -96
\i (01:15:25) roam y -80
\i (01:15:25) roam end
\i (01:15:26) roam start
\i (01:15:26) roam y -112
\i (01:15:26) roam y -80
\i (01:15:26) roam end
\i (01:15:26) zoom in 1 
\i (01:15:26) setwindow pcb
\i (01:15:26) zoom in 3112.50 -1006.08
\i (01:15:26) trapsize 433
\i (01:15:27) zoom out 1 
\i (01:15:27) setwindow pcb
\i (01:15:27) zoom out 3106.44 -1013.86
\i (01:15:27) trapsize 866
\i (01:15:27) zoom out 1 
\i (01:15:27) setwindow pcb
\i (01:15:27) zoom out 3106.44 -1013.87
\i (01:15:27) trapsize 1731
\i (01:15:27) zoom out 1 
\i (01:15:27) setwindow pcb
\i (01:15:27) zoom out 3106.44 -1013.87
\i (01:15:27) trapsize 3462
\i (01:15:28) zoom in 1 
\i (01:15:28) setwindow pcb
\i (01:15:28) zoom in 3144.13 -840.74
\i (01:15:28) trapsize 1731
\i (01:15:28) zoom in 1 
\i (01:15:28) setwindow pcb
\i (01:15:28) zoom in 3144.14 -840.73
\i (01:15:28) trapsize 866
\i (01:15:28) add connect 
\t (01:15:28) Pick first element.
\i (01:15:29) pick grid 3102.59 -823.42
\t (01:15:29) last pick:  3103.00 -823.00
\t (01:15:29) last pick:  3093.00 -823.00
\i (01:15:29) setwindow cmgr
\i (01:15:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:29) Target Symbol Pin is defined on TOP.
\t (01:15:29) last pick:  3093.00 -823.00
\i (01:15:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:29) setwindow pcb
\i (01:15:29) pick grid 3119.91 -859.77
\t (01:15:29) last pick:  3120.00 -860.00
\i (01:15:29) setwindow cmgr
\i (01:15:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:29) No DRC errors detected.
\i (01:15:30) setwindow pcb
\i (01:15:30) mouse_pos 3104.33 -1330.66
\i (01:15:30) mouse_pos 3088.74 -1418.95
\i (01:15:30) pick grid 3088.74 -1425.88
\t (01:15:30) last pick:  3089.00 -1426.00
\i (01:15:30) setwindow cmgr
\i (01:15:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:15:30) No DRC errors detected.
\t (01:15:30) Pick first element.
\i (01:15:31) setwindow pcb
\i (01:15:31) done 
\i (01:15:31) generaledit 
\i (01:15:31) zoom in 1 
\i (01:15:31) setwindow pcb
\i (01:15:31) zoom in 3081.82 -920.36
\i (01:15:31) trapsize 433
\i (01:15:31) zoom in 1 
\i (01:15:31) setwindow pcb
\i (01:15:31) zoom in 3081.82 -920.36
\i (01:15:31) trapsize 216
\i (01:15:31) slide 
\t (01:15:31) Pick element to slide.
\i (01:15:32) pick grid 3081.83 -921.65
\t (01:15:32) last pick:  3082.00 -922.00
\t (01:15:32) last pick:  3081.00 -921.65
\t (01:15:32) Waiting for the destination pick.
\i (01:15:33) pick grid 3087.89 -923.82
\t (01:15:33) last pick:  3088.00 -924.00
\t (01:15:33) No DRC errors detected.
\t (01:15:33) Pick another element to slide.
\i (01:15:33) done 
\i (01:15:33) generaledit 
\i (01:15:33) roam start
\i (01:15:33) roam y -160
\i (01:15:33) roam y -96
\i (01:15:33) roam y -64
\i (01:15:33) roam end
\i (01:15:33) zoom out 1 
\i (01:15:33) setwindow pcb
\i (01:15:33) zoom out 3090.92 -813.91
\i (01:15:33) trapsize 433
\i (01:15:34) zoom out 1 
\i (01:15:34) setwindow pcb
\i (01:15:34) zoom out 3090.91 -813.92
\i (01:15:34) trapsize 866
\i (01:15:34) save 
\i (01:15:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:15:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:15:34) QtSignal "All Layers"
\i (01:15:35) fillin yes 
\i (01:15:35) generaledit 
\i (01:15:36) zoom out 1 
\i (01:15:36) setwindow pcb
\i (01:15:36) zoom out 2734.28 -969.72
\i (01:15:36) trapsize 1731
\i (01:15:38) pick grid 2585.40 -789.68
\t (01:15:38) last pick:  2585.00 -790.00
\i (01:15:38) setwindow cmgr
\i (01:15:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:15:39) setwindow pcb
\i (01:15:39) zoom out 1 
\i (01:15:39) setwindow pcb
\i (01:15:39) zoom out 2585.40 -789.68
\i (01:15:39) trapsize 3462
\i (01:15:40) zoom in 1 
\i (01:15:40) setwindow pcb
\i (01:15:40) zoom in 1620.66 75.93
\i (01:15:40) trapsize 1731
\i (01:15:40) zoom in 1 
\i (01:15:40) setwindow pcb
\i (01:15:40) zoom in 1624.12 75.93
\i (01:15:40) trapsize 866
\i (01:15:42) pick grid 1335.01 -0.24
\t (01:15:42) last pick:  1335.00 0.00
\i (01:15:42) save 
\i (01:15:43) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:15:43) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:15:43) QtSignal "All Layers"
\i (01:15:43) fillin yes 
\i (01:15:43) generaledit 
\i (01:15:44) zoom out 1 
\i (01:15:44) setwindow pcb
\i (01:15:44) zoom out 1613.74 -140.47
\i (01:15:44) trapsize 1731
\i (01:15:44) roam start
\i (01:15:44) roam x 48
\i (01:15:44) roam y 112
\i (01:15:44) roam x 32
\i (01:15:44) roam y 144
\i (01:15:45) roam x 32
\i (01:15:45) roam y 80
\i (01:15:45) roam y 16
\i (01:15:45) roam y 32
\i (01:15:45) roam y 48
\i (01:15:45) roam y 32
\i (01:15:45) roam end
\i (01:15:46) zoom out 1 
\i (01:15:46) setwindow pcb
\i (01:15:46) zoom out 1758.68 -1347.13
\i (01:15:46) trapsize 3462
\i (01:15:54) zoom in 1 
\i (01:15:54) setwindow pcb
\i (01:15:54) zoom in 665.03 -2095.01
\i (01:15:54) trapsize 1731
\i (01:15:55) zoom in 1 
\i (01:15:55) setwindow pcb
\i (01:15:55) zoom in 665.03 -2095.01
\i (01:15:55) trapsize 866
\i (01:15:55) zoom out 1 
\i (01:15:55) setwindow pcb
\i (01:15:55) zoom out 665.04 -2095.01
\i (01:15:55) trapsize 1731
\i (01:15:56) zoom out 1 
\i (01:15:56) setwindow pcb
\i (01:15:56) zoom out 665.03 -2095.01
\i (01:15:56) trapsize 3462
\i (01:16:01) zoom in 1 
\i (01:16:01) setwindow pcb
\i (01:16:01) zoom in 2555.52 -841.61
\i (01:16:01) trapsize 1731
\i (01:16:01) zoom in 1 
\i (01:16:01) setwindow pcb
\i (01:16:01) zoom in 2555.52 -841.61
\i (01:16:01) trapsize 866
\i (01:16:01) zoom in 1 
\i (01:16:01) setwindow pcb
\i (01:16:01) zoom in 2555.52 -841.61
\i (01:16:01) trapsize 433
\i (01:16:02) pick grid 2591.88 -823.43
\t (01:16:02) last pick:  2592.00 -823.00
\i (01:16:02) setwindow cmgr
\i (01:16:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:02) setwindow pcb
\i (01:16:02) zoom out 1 
\i (01:16:02) setwindow pcb
\i (01:16:02) zoom out 2591.88 -823.43
\i (01:16:02) trapsize 866
\i (01:16:02) zoom out 1 
\i (01:16:02) setwindow pcb
\i (01:16:02) zoom out 2591.87 -823.43
\i (01:16:02) trapsize 1731
\i (01:16:03) zoom out 1 
\i (01:16:03) setwindow pcb
\i (01:16:03) zoom out 2591.87 -823.44
\i (01:16:03) trapsize 3462
\i (01:16:05) zoom in 1 
\i (01:16:05) setwindow pcb
\i (01:16:05) zoom in 2633.42 -816.51
\i (01:16:05) trapsize 1731
\i (01:16:05) zoom in 1 
\i (01:16:05) setwindow pcb
\i (01:16:05) zoom in 2633.43 -816.51
\i (01:16:05) trapsize 866
\i (01:16:06) pick grid 2628.23 -816.50
\t (01:16:06) last pick:  2628.00 -816.00
\i (01:16:06) setwindow cmgr
\i (01:16:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:07) setwindow pcb
\i (01:16:07) zoom out 1 
\i (01:16:07) setwindow pcb
\i (01:16:07) zoom out 2628.23 -816.50
\i (01:16:07) trapsize 1731
\i (01:16:07) zoom out 1 
\i (01:16:07) setwindow pcb
\i (01:16:07) zoom out 2628.24 -816.51
\i (01:16:07) trapsize 3462
\i (01:16:08) zoom in 1 
\i (01:16:08) setwindow pcb
\i (01:16:08) zoom in 2586.69 -830.35
\i (01:16:08) trapsize 1731
\i (01:16:09) roam start
\i (01:16:10) roam y -16
\i (01:16:10) roam y -80
\i (01:16:10) roam y -64
\i (01:16:10) roam y -32
\i (01:16:10) roam y -32
\i (01:16:10) roam y -48
\i (01:16:10) roam end
\i (01:16:11) pick grid 1755.71 -405.34
\t (01:16:11) last pick:  1756.00 -405.00
\i (01:16:11) zoom in 1 
\i (01:16:11) setwindow pcb
\i (01:16:11) zoom in 1790.33 -93.72
\i (01:16:11) trapsize 866
\i (01:16:11) zoom in 1 
\i (01:16:11) setwindow pcb
\i (01:16:11) zoom in 1790.34 -93.72
\i (01:16:11) trapsize 433
\i (01:16:12) zoom in 1 
\i (01:16:12) setwindow pcb
\i (01:16:12) zoom in 1786.88 -112.76
\i (01:16:12) trapsize 216
\i (01:16:12) roam start
\i (01:16:12) roam x -80
\i (01:16:12) roam y 64
\i (01:16:12) roam end
\i (01:16:12) add connect 
\t (01:16:13) Pick first element.
\i (01:16:13) pick grid 1765.17 -97.62
\t (01:16:13) last pick:  1765.00 -98.00
\t (01:16:13) last pick:  1758.27 -75.98
\i (01:16:13) setwindow cmgr
\i (01:16:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:13) Target Via is defined from TOP to BOTTOM.
\t (01:16:13) last pick:  1758.27 -75.98
\i (01:16:14) setwindow pcb
\i (01:16:14) roam start
\i (01:16:14) roam y 16
\i (01:16:14) roam y 112
\i (01:16:14) roam y 64
\i (01:16:14) roam end
\i (01:16:15) zoom out 1 
\i (01:16:15) setwindow pcb
\i (01:16:15) zoom out 1760.41 -279.40
\i (01:16:15) trapsize 433
\i (01:16:15) zoom out 1 
\i (01:16:15) setwindow pcb
\i (01:16:15) zoom out 1757.81 -281.14
\i (01:16:15) trapsize 866
\i (01:16:16) zoom in 1 
\i (01:16:16) setwindow pcb
\i (01:16:16) zoom in 1749.15 -286.33
\i (01:16:16) trapsize 433
\i (01:16:16) zoom in 1 
\i (01:16:16) setwindow pcb
\i (01:16:16) zoom in 1736.16 -287.19
\i (01:16:16) trapsize 216
\i (01:16:17) zoom out 1 
\i (01:16:17) setwindow pcb
\i (01:16:17) zoom out 1683.36 -300.17
\i (01:16:17) trapsize 433
\i (01:16:18) zoom out 1 
\i (01:16:18) setwindow pcb
\i (01:16:18) zoom out 1683.36 -300.18
\i (01:16:18) trapsize 866
\i (01:16:19) zoom in 1 
\i (01:16:19) setwindow pcb
\i (01:16:19) zoom in 1877.26 -308.83
\i (01:16:19) trapsize 433
\i (01:16:19) zoom in 1 
\i (01:16:19) setwindow pcb
\i (01:16:19) zoom in 1877.26 -308.83
\i (01:16:19) trapsize 216
\i (01:16:20) zoom in 1 
\i (01:16:20) setwindow pcb
\i (01:16:20) zoom in 1842.21 -303.63
\i (01:16:20) trapsize 108
\i (01:16:20) zoom in 1 
\i (01:16:20) setwindow pcb
\i (01:16:20) zoom in 1842.86 -303.63
\i (01:16:20) trapsize 54
\i (01:16:21) pick grid 1849.89 -309.58
\t (01:16:21) last pick:  1850.00 -310.00
\i (01:16:21) setwindow cmgr
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:21) No DRC errors detected.
\i (01:16:21) setwindow pcb
\i (01:16:21) pick grid dbl 1849.79 -310.12
\t (01:16:21) last pick:  1850.00 -310.00
\t (01:16:21) C_VIA_045_020MM used for drill.
\i (01:16:21) setwindow cmgr
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:21) No DRC errors detected.
\t (01:16:21) Pick first element.
\i (01:16:21) setwindow pcb
\i (01:16:21) done 
\i (01:16:22) generaledit 
\i (01:16:22) zoom out 1 
\i (01:16:22) setwindow pcb
\i (01:16:22) zoom out 1850.22 -310.12
\i (01:16:22) trapsize 108
\i (01:16:22) zoom out 1 
\i (01:16:22) setwindow pcb
\i (01:16:22) zoom out 1850.22 -310.13
\i (01:16:22) trapsize 216
\i (01:16:22) roam start
\i (01:16:22) roam x -32
\i (01:16:22) roam y -128
\i (01:16:22) roam x -16
\i (01:16:22) roam y -80
\i (01:16:22) roam y -16
\i (01:16:22) roam end
\i (01:16:23) add connect 
\t (01:16:23) Pick first element.
\i (01:16:23) pick grid 1793.30 -110.61
\t (01:16:23) last pick:  1793.00 -111.00
\t (01:16:23) last pick:  1767.32 -100.00
\i (01:16:23) setwindow cmgr
\i (01:16:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:23) Target Symbol Pin is defined on BOTTOM.
\t (01:16:23) last pick:  1767.32 -100.00
\i (01:16:24) setwindow pcb
\i (01:16:24) prepopup 1794.60 -116.23
\i (01:16:24) done 
\i (01:16:24) generaledit 
\i (01:16:24) add connect 
\t (01:16:24) Pick first element.
\i (01:16:25) pick grid 1792.00 -77.28
\t (01:16:25) last pick:  1792.00 -77.00
\t (01:16:25) last pick:  1789.76 -75.98
\i (01:16:25) setwindow cmgr
\i (01:16:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:25) Target Via is defined from TOP to BOTTOM.
\t (01:16:25) last pick:  1789.76 -75.98
\i (01:16:25) setwindow pcb
\i (01:16:25) roam start
\i (01:16:25) roam x 16
\i (01:16:25) roam y 128
\i (01:16:25) roam x 32
\i (01:16:25) roam y 144
\i (01:16:25) roam x 16
\i (01:16:25) roam y 48
\i (01:16:25) mouse_pos 1835.72 -300.18
\i (01:16:26) roam end
\i (01:16:26) mouse_pos 1833.55 -284.60
\i (01:16:27) pick grid 1816.24 -248.67
\t (01:16:27) last pick:  1816.00 -249.00
\i (01:16:27) setwindow cmgr
\i (01:16:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:27) No DRC errors detected.
\i (01:16:27) setwindow pcb
\i (01:16:27) zoom in 1 
\i (01:16:27) setwindow pcb
\i (01:16:27) zoom in 1853.03 -265.99
\i (01:16:27) trapsize 108
\i (01:16:27) zoom in 1 
\i (01:16:27) setwindow pcb
\i (01:16:27) zoom in 1853.03 -266.20
\i (01:16:27) trapsize 54
\i (01:16:27) zoom in 1 
\i (01:16:27) setwindow pcb
\i (01:16:27) zoom in 1854.01 -266.85
\i (01:16:27) trapsize 27
\i (01:16:29) pick grid 1865.42 -274.26
\t (01:16:29) last pick:  1865.00 -274.00
\i (01:16:29) setwindow cmgr
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:29) No DRC errors detected.
\i (01:16:30) setwindow pcb
\i (01:16:30) pick grid dbl 1865.42 -274.26
\t (01:16:30) last pick:  1865.00 -274.00
\t (01:16:30) C_VIA_045_020MM used for drill.
\i (01:16:30) setwindow cmgr
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:30) No DRC errors detected.
\t (01:16:30) Pick first element.
\i (01:16:30) setwindow pcb
\i (01:16:30) done 
\i (01:16:30) generaledit 
\i (01:16:30) zoom out 1 
\i (01:16:30) setwindow pcb
\i (01:16:30) zoom out 1865.31 -274.26
\i (01:16:30) trapsize 54
\i (01:16:30) zoom out 1 
\i (01:16:30) setwindow pcb
\i (01:16:30) zoom out 1865.32 -274.26
\i (01:16:30) trapsize 108
\i (01:16:30) zoom out 1 
\i (01:16:30) setwindow pcb
\i (01:16:30) zoom out 1864.89 -274.26
\i (01:16:30) trapsize 216
\i (01:16:31) roam start
\i (01:16:31) roam x 32
\i (01:16:31) roam y -64
\i (01:16:31) roam x 48
\i (01:16:31) roam y -64
\i (01:16:31) roam x 32
\i (01:16:31) roam y -80
\i (01:16:31) roam x 16
\i (01:16:31) roam end
\i (01:16:31) add connect 
\t (01:16:31) Pick first element.
\i (01:16:32) pick grid 1826.63 -87.67
\t (01:16:32) last pick:  1827.00 -88.00
\t (01:16:32) last pick:  1767.32 -100.00
\i (01:16:32) setwindow cmgr
\i (01:16:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:32) Target Symbol Pin is defined on BOTTOM.
\t (01:16:32) last pick:  1767.32 -100.00
\i (01:16:33) setwindow pcb
\i (01:16:33) prepopup 1826.20 -88.97
\i (01:16:33) done 
\i (01:16:33) generaledit 
\i (01:16:33) add connect 
\t (01:16:34) Pick first element.
\i (01:16:34) pick grid 1822.74 -56.51
\t (01:16:34) last pick:  1823.00 -57.00
\t (01:16:34) last pick:  1821.26 -75.98
\i (01:16:34) setwindow cmgr
\i (01:16:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:34) Target Via is defined from TOP to BOTTOM.
\t (01:16:34) last pick:  1821.26 -75.98
\i (01:16:36) setwindow pcb
\i (01:16:36) pick grid 1833.56 -199.77
\t (01:16:36) last pick:  1834.00 -200.00
\i (01:16:36) setwindow cmgr
\i (01:16:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:36) No DRC errors detected.
\i (01:16:36) setwindow pcb
\i (01:16:36) zoom in 1 
\i (01:16:36) setwindow pcb
\i (01:16:36) zoom in 1834.42 -200.20
\i (01:16:36) trapsize 108
\i (01:16:36) zoom in 1 
\i (01:16:36) setwindow pcb
\i (01:16:36) zoom in 1834.43 -200.20
\i (01:16:36) trapsize 54
\i (01:16:37) pick grid 1854.56 -200.20
\t (01:16:37) last pick:  1855.00 -200.00
\i (01:16:37) setwindow cmgr
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:37) No DRC errors detected.
\i (01:16:37) setwindow pcb
\i (01:16:37) pick grid dbl 1855.10 -200.20
\t (01:16:37) last pick:  1855.00 -200.00
\t (01:16:37) C_VIA_045_020MM used for drill.
\i (01:16:37) setwindow cmgr
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:37) No DRC errors detected.
\t (01:16:37) Pick first element.
\i (01:16:38) setwindow pcb
\i (01:16:38) done 
\i (01:16:38) generaledit 
\i (01:16:38) zoom out 1 
\i (01:16:38) setwindow pcb
\i (01:16:38) zoom out 1854.88 -201.06
\i (01:16:38) trapsize 108
\i (01:16:38) zoom out 1 
\i (01:16:38) setwindow pcb
\i (01:16:38) zoom out 1854.45 -201.71
\i (01:16:38) trapsize 216
\i (01:16:38) roam start
\i (01:16:39) roam x 16
\i (01:16:39) roam y -16
\i (01:16:39) roam x 16
\i (01:16:39) roam end
\i (01:16:39) add connect 
\t (01:16:39) Pick first element.
\i (01:16:40) pick grid 1859.95 -123.59
\t (01:16:40) last pick:  1860.00 -124.00
\t (01:16:40) last pick:  1852.76 -75.98
\i (01:16:40) setwindow cmgr
\i (01:16:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:40) Target Via is defined from TOP to BOTTOM.
\t (01:16:40) last pick:  1852.76 -75.98
\i (01:16:41) setwindow pcb
\i (01:16:41) zoom in 1 
\i (01:16:41) setwindow pcb
\i (01:16:41) zoom in 1859.95 -149.56
\i (01:16:41) trapsize 108
\i (01:16:41) zoom in 1 
\i (01:16:41) setwindow pcb
\i (01:16:41) zoom in 1859.95 -149.56
\i (01:16:41) trapsize 54
\i (01:16:42) pick grid 1859.95 -149.55
\t (01:16:42) last pick:  1860.00 -150.00
\i (01:16:42) setwindow cmgr
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:42) No DRC errors detected.
\i (01:16:42) setwindow pcb
\i (01:16:42) pick grid dbl 1860.17 -150.31
\t (01:16:42) last pick:  1860.00 -150.00
\t (01:16:42) C_VIA_045_020MM used for drill.
\i (01:16:42) setwindow cmgr
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:16:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:42) No DRC errors detected.
\t (01:16:42) Pick first element.
\i (01:16:42) setwindow pcb
\i (01:16:42) done 
\i (01:16:42) generaledit 
\i (01:16:42) zoom out 1 
\i (01:16:42) setwindow pcb
\i (01:16:42) zoom out 1859.19 -151.72
\i (01:16:42) trapsize 108
\i (01:16:42) zoom out 1 
\i (01:16:42) setwindow pcb
\i (01:16:42) zoom out 1858.55 -153.02
\i (01:16:42) trapsize 216
\i (01:16:47) add connect 
\t (01:16:47) Pick first element.
\i (01:16:47) pick grid 1890.14 -114.06
\t (01:16:47) last pick:  1890.00 -114.00
\t (01:16:47) last pick:  1884.25 -75.98
\i (01:16:47) setwindow cmgr
\i (01:16:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:47) Target Via is defined from TOP to BOTTOM.
\t (01:16:47) last pick:  1884.25 -75.98
\i (01:16:49) setwindow pcb
\i (01:16:49) roam start
\i (01:16:49) roam x 32
\i (01:16:49) roam y 64
\i (01:16:49) roam y 16
\i (01:16:49) roam x 16
\i (01:16:49) roam y 32
\i (01:16:50) roam end
\i (01:16:51) zoom out 1 
\i (01:16:51) setwindow pcb
\i (01:16:51) zoom out 1894.14 -139.60
\i (01:16:51) trapsize 433
\i (01:16:51) zoom out 1 
\i (01:16:51) setwindow pcb
\i (01:16:51) zoom out 1894.14 -139.60
\i (01:16:51) trapsize 866
\i (01:16:54) zoom in 1 
\i (01:16:54) setwindow pcb
\i (01:16:54) zoom in 1892.42 -139.60
\i (01:16:54) trapsize 433
\i (01:16:54) done 
\i (01:16:54) generaledit 
\i (01:16:55) add connect 
\t (01:16:55) Pick first element.
\i (01:16:55) pick grid 1917.52 -98.05
\t (01:16:55) last pick:  1918.00 -98.00
\t (01:16:55) last pick:  1915.75 -75.98
\i (01:16:55) setwindow cmgr
\i (01:16:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:16:55) Target Via is defined from TOP to BOTTOM.
\t (01:16:55) last pick:  1915.75 -75.98
\i (01:16:56) setwindow pcb
\i (01:16:56) zoom out 1 
\i (01:16:56) setwindow pcb
\i (01:16:56) zoom out 1917.52 -107.57
\i (01:16:56) trapsize 866
\i (01:16:56) zoom out 1 
\i (01:16:56) setwindow pcb
\i (01:16:56) zoom out 1917.52 -107.58
\i (01:16:56) trapsize 1731
\i (01:16:57) zoom in 1 
\i (01:16:57) setwindow pcb
\i (01:16:57) zoom in 1941.76 3.23
\i (01:16:57) trapsize 866
\i (01:16:57) zoom in 1 
\i (01:16:57) setwindow pcb
\i (01:16:57) zoom in 1941.76 3.23
\i (01:16:57) trapsize 433
\i (01:16:57) zoom in 1 
\i (01:16:57) setwindow pcb
\i (01:16:57) zoom in 1941.76 3.24
\i (01:16:57) trapsize 216
\i (01:16:58) zoom out 1 
\i (01:16:58) setwindow pcb
\i (01:16:58) zoom out 1919.25 2.81
\i (01:16:58) trapsize 433
\i (01:17:00) prepopup 1919.26 2.81
\i (01:17:00) done 
\i (01:17:00) generaledit 
\i (01:17:01) add connect 
\t (01:17:01) Pick first element.
\i (01:17:01) pick grid 1945.23 -43.93
\t (01:17:01) last pick:  1945.00 -44.00
\t (01:17:01) last pick:  1947.24 -75.98
\i (01:17:01) setwindow cmgr
\i (01:17:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:01) Target Symbol Pin is defined on TOP.
\t (01:17:01) last pick:  1947.24 -75.98
\i (01:17:02) setwindow pcb
\i (01:17:02) roam start
\i (01:17:02) roam x 16
\i (01:17:02) roam y -64
\i (01:17:02) roam y -48
\i (01:17:02) roam y -48
\i (01:17:02) roam x 16
\i (01:17:02) roam y -16
\i (01:17:02) roam y -16
\i (01:17:02) roam end
\i (01:17:03) prepopup 1958.63 2.35
\i (01:17:04) done 
\i (01:17:04) generaledit 
\i (01:17:04) zoom out 1 
\i (01:17:04) setwindow pcb
\i (01:17:04) zoom out 1958.63 2.35
\i (01:17:04) trapsize 866
\i (01:17:04) save 
\i (01:17:04) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:17:04) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:17:04) QtSignal "All Layers"
\i (01:17:05) fillin yes 
\i (01:17:05) generaledit 
\i (01:17:07) roam start
\i (01:17:07) roam x -96
\i (01:17:07) roam y 64
\i (01:17:07) roam end
\i (01:17:07) zoom in 1 
\i (01:17:07) setwindow pcb
\i (01:17:07) zoom in 1545.73 -69.49
\i (01:17:07) trapsize 433
\i (01:17:08) zoom in 1 
\i (01:17:08) setwindow pcb
\i (01:17:08) zoom in 1615.85 -111.90
\i (01:17:08) trapsize 216
\i (01:17:08) add connect 
\t (01:17:08) Pick first element.
\i (01:17:10) pick grid 1627.97 -92.42
\t (01:17:10) last pick:  1628.00 -92.00
\t (01:17:10) last pick:  1632.28 -75.98
\i (01:17:10) setwindow cmgr
\i (01:17:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:10) Target Via is defined from TOP to BOTTOM.
\t (01:17:10) last pick:  1632.28 -75.98
\i (01:17:12) setwindow pcb
\i (01:17:12) zoom in 1 
\i (01:17:12) setwindow pcb
\i (01:17:12) zoom in 1637.06 -77.28
\i (01:17:12) trapsize 108
\i (01:17:12) zoom in 1 
\i (01:17:12) setwindow pcb
\i (01:17:12) zoom in 1637.07 -77.28
\i (01:17:12) trapsize 54
\i (01:17:14) pick grid 1633.29 -72.95
\t (01:17:14) last pick:  1633.00 -73.00
\i (01:17:14) setwindow cmgr
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:14) No DRC errors detected.
\t (01:17:14) last pick:  1632.28 -73.72
\i (01:17:14) setwindow pcb
\i (01:17:14) pick grid dbl 1633.07 -72.73
\t (01:17:14) last pick:  1633.00 -73.00
\t (01:17:14) C_VIA_045_020MM used for drill.
\i (01:17:14) setwindow cmgr
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:14) No DRC errors detected.
\i (01:17:14) setwindow pcb
\i (01:17:14) mouse_pos 1633.07 -72.73
\i (01:17:14) done 
\i (01:17:14) generaledit 
\i (01:17:15) add connect 
\t (01:17:15) Pick first element.
\i (01:17:16) slide 
\t (01:17:17) Pick element to slide.
\i (01:17:17) pick grid 1632.53 -74.90
\t (01:17:17) last pick:  1633.00 -75.00
\t (01:17:17) last pick:  1632.53 -73.00
\t (01:17:17) Waiting for the destination pick.
\t (01:17:17) Start slide location has pre-existing DRC errors.
\i (01:17:17) prepopup 1631.77 -72.73
\i (01:17:18) done 
\i (01:17:18) generaledit 
\i (01:17:18) slide 
\t (01:17:18) Pick element to slide.
\i (01:17:19) pick grid 1632.85 -79.44
\t (01:17:19) last pick:  1633.00 -79.00
\t (01:17:19) last pick:  1632.28 -73.72
\t (01:17:19) Waiting for the destination pick.
\i (01:17:20) pick grid 1631.99 -73.49
\t (01:17:20) last pick:  1632.00 -73.00
\t (01:17:20) No DRC errors detected.
\t (01:17:20) Pick another element to slide.
\i (01:17:21) prepopup 1630.04 -75.55
\i (01:17:21) done 
\i (01:17:21) generaledit 
\i (01:17:21) zoom out 1 
\i (01:17:21) setwindow pcb
\i (01:17:21) zoom out 1630.04 -75.55
\i (01:17:21) trapsize 108
\i (01:17:22) add connect 
\t (01:17:22) Pick first element.
\i (01:17:22) pick grid 1658.17 -89.83
\t (01:17:22) last pick:  1658.00 -90.00
\t (01:17:22) last pick:  1663.78 -75.98
\i (01:17:22) setwindow cmgr
\i (01:17:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:22) Target Via is defined from TOP to BOTTOM.
\t (01:17:22) last pick:  1663.78 -75.98
\i (01:17:23) setwindow pcb
\i (01:17:23) roam start
\i (01:17:23) roam y 96
\i (01:17:23) roam y 96
\i (01:17:23) roam end
\i (01:17:23) zoom in 1 
\i (01:17:23) setwindow pcb
\i (01:17:23) zoom in 1660.55 -128.78
\i (01:17:23) trapsize 54
\i (01:17:23) zoom in 1 
\i (01:17:23) setwindow pcb
\i (01:17:23) zoom in 1660.66 -128.24
\i (01:17:23) trapsize 27
\i (01:17:25) pick grid 1662.66 -126.40
\t (01:17:25) last pick:  1663.00 -126.00
\i (01:17:25) setwindow cmgr
\i (01:17:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:25) No DRC errors detected.
\t (01:17:25) last pick:  1663.78 -125.22
\i (01:17:26) setwindow pcb
\i (01:17:26) pick grid dbl 1662.66 -126.40
\t (01:17:26) last pick:  1663.00 -126.00
\t (01:17:26) C_VIA_045_020MM used for drill.
\i (01:17:26) setwindow cmgr
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:26) No DRC errors detected.
\i (01:17:26) setwindow pcb
\i (01:17:26) mouse_pos 1662.66 -126.40
\i (01:17:26) prepopup 1662.66 -126.40
\i (01:17:27) done 
\i (01:17:27) generaledit 
\i (01:17:27) roam start
\i (01:17:27) roam x 80
\i (01:17:27) roam x 80
\i (01:17:27) roam y 16
\i (01:17:27) roam x 64
\i (01:17:27) roam y 16
\i (01:17:27) roam x 80
\i (01:17:28) roam end
\i (01:17:28) slide 
\t (01:17:28) Pick element to slide.
\i (01:17:28) pick grid 1669.34 -130.12
\t (01:17:28) last pick:  1669.00 -130.00
\t (01:17:28) last pick:  1663.78 -125.22
\t (01:17:28) Waiting for the destination pick.
\t (01:17:28) Start slide location has pre-existing DRC errors.
\i (01:17:30) pick grid 1663.55 -126.50
\t (01:17:30) last pick:  1664.00 -126.00
\t (01:17:30) No DRC errors detected.
\t (01:17:30) Pick another element to slide.
\i (01:17:30) slide 
\t (01:17:30) Pick element to slide.
\i (01:17:30) pick grid 1663.99 -131.75
\t (01:17:30) last pick:  1664.00 -132.00
\t (01:17:30) last pick:  1663.78 -126.00
\t (01:17:30) Waiting for the destination pick.
\t (01:17:30) Start slide location has pre-existing DRC errors.
\i (01:17:32) pick grid 1663.82 -126.50
\t (01:17:32) last pick:  1664.00 -126.00
\t (01:17:32) No DRC errors detected.
\t (01:17:32) Pick another element to slide.
\i (01:17:32) prepopup 1654.74 -131.31
\i (01:17:33) done 
\i (01:17:33) generaledit 
\i (01:17:33) zoom out 1 
\i (01:17:33) setwindow pcb
\i (01:17:33) zoom out 1654.74 -131.37
\i (01:17:33) trapsize 54
\i (01:17:33) add connect 
\t (01:17:33) Pick first element.
\i (01:17:34) pick grid 1649.33 -125.74
\t (01:17:34) last pick:  1649.00 -126.00
\t (01:17:34) last pick:  1649.00 -125.75
\i (01:17:34) setwindow cmgr
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:34) Target Via is defined from TOP to BOTTOM.
\t (01:17:34) last pick:  1649.00 -125.75
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) setwindow pcb
\i (01:17:34) mouse_pos 1656.68 -126.28
\i (01:17:34) pick grid 1660.58 -126.28
\t (01:17:34) last pick:  1661.00 -126.00
\i (01:17:34) setwindow cmgr
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:34) No DRC errors detected.
\t (01:17:34) Pick first element.
\i (01:17:35) setwindow pcb
\i (01:17:35) add connect 
\t (01:17:35) Pick first element.
\i (01:17:35) pick grid 1679.95 -126.82
\t (01:17:35) last pick:  1680.00 -127.00
\t (01:17:35) last pick:  1680.00 -125.75
\i (01:17:35) setwindow cmgr
\i (01:17:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:35) Target Symbol Pin is defined on TOP.
\t (01:17:35) last pick:  1680.00 -125.75
\i (01:17:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:35) setwindow pcb
\i (01:17:35) mouse_pos 1672.48 -126.28
\i (01:17:35) pick grid 1666.42 -126.28
\t (01:17:35) last pick:  1666.00 -126.00
\i (01:17:35) setwindow cmgr
\i (01:17:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:35) No DRC errors detected.
\t (01:17:35) Pick first element.
\i (01:17:36) setwindow pcb
\i (01:17:36) prepopup 1665.99 -126.06
\i (01:17:36) zoom out 1 
\i (01:17:36) setwindow pcb
\i (01:17:36) zoom out 1670.75 -126.50
\i (01:17:36) trapsize 108
\i (01:17:37) zoom out 1 
\i (01:17:37) setwindow pcb
\i (01:17:37) zoom out 1670.75 -126.49
\i (01:17:37) trapsize 216
\i (01:17:37) zoom out 1 
\i (01:17:37) setwindow pcb
\i (01:17:37) zoom out 1694.12 -129.09
\i (01:17:37) trapsize 433
\i (01:17:37) add connect 
\t (01:17:37) Pick first element.
\i (01:17:38) pick grid 1694.99 -107.45
\t (01:17:38) last pick:  1695.00 -107.00
\t (01:17:38) last pick:  1695.28 -75.98
\i (01:17:38) setwindow cmgr
\i (01:17:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:38) Target Via is defined from TOP to BOTTOM.
\t (01:17:38) last pick:  1695.28 -75.98
\i (01:17:38) setwindow pcb
\i (01:17:38) zoom in 1 
\i (01:17:38) setwindow pcb
\i (01:17:38) zoom in 1693.26 -114.37
\i (01:17:38) trapsize 216
\i (01:17:38) zoom in 1 
\i (01:17:38) setwindow pcb
\i (01:17:38) zoom in 1693.26 -114.37
\i (01:17:38) trapsize 108
\i (01:17:40) pick grid 1691.96 -176.48
\t (01:17:40) last pick:  1692.00 -176.00
\i (01:17:40) setwindow cmgr
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:40) No DRC errors detected.
\i (01:17:40) setwindow pcb
\i (01:17:40) mouse_pos 1691.96 -176.26
\i (01:17:40) pick grid dbl 1691.96 -176.26
\t (01:17:40) last pick:  1692.00 -176.00
\t (01:17:40) C_VIA_045_020MM used for drill.
\i (01:17:40) setwindow cmgr
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:40) No DRC errors detected.
\i (01:17:40) setwindow pcb
\i (01:17:40) mouse_pos 1691.96 -176.26
\i (01:17:41) done 
\i (01:17:41) generaledit 
\i (01:17:41) add connect 
\t (01:17:42) Pick first element.
\i (01:17:42) pick grid 1723.56 -118.92
\t (01:17:42) last pick:  1724.00 -119.00
\t (01:17:42) last pick:  1726.77 -75.98
\i (01:17:42) setwindow cmgr
\i (01:17:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:42) Target Via is defined from TOP to BOTTOM.
\t (01:17:42) last pick:  1726.77 -75.98
\i (01:17:43) setwindow pcb
\i (01:17:43) zoom out 1 
\i (01:17:43) setwindow pcb
\i (01:17:43) zoom out 1723.12 -123.68
\i (01:17:43) trapsize 216
\i (01:17:43) zoom out 1 
\i (01:17:43) setwindow pcb
\i (01:17:43) zoom out 1723.13 -124.11
\i (01:17:43) trapsize 433
\i (01:17:43) zoom in 1 
\i (01:17:43) setwindow pcb
\i (01:17:43) zoom in 1704.08 -194.22
\i (01:17:43) trapsize 216
\i (01:17:43) zoom in 1 
\i (01:17:43) setwindow pcb
\i (01:17:43) zoom in 1703.65 -194.65
\i (01:17:43) trapsize 108
\i (01:17:44) zoom in 1 
\i (01:17:44) setwindow pcb
\i (01:17:44) zoom in 1703.22 -195.95
\i (01:17:44) trapsize 54
\i (01:17:44) zoom in 1 
\i (01:17:44) setwindow pcb
\i (01:17:44) zoom in 1702.79 -197.14
\i (01:17:44) trapsize 27
\i (01:17:44) zoom out 1 
\i (01:17:44) setwindow pcb
\i (01:17:44) zoom out 1698.57 -201.03
\i (01:17:44) trapsize 54
\i (01:17:44) zoom out 1 
\i (01:17:44) setwindow pcb
\i (01:17:44) zoom out 1698.25 -199.41
\i (01:17:44) trapsize 108
\i (01:17:46) pick grid 1690.67 -226.02
\t (01:17:46) last pick:  1691.00 -226.00
\i (01:17:46) setwindow cmgr
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:46) No DRC errors detected.
\i (01:17:46) setwindow pcb
\i (01:17:46) pick grid dbl 1691.32 -226.02
\t (01:17:46) last pick:  1691.00 -226.00
\t (01:17:46) C_VIA_045_020MM used for drill.
\i (01:17:46) setwindow cmgr
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:46) No DRC errors detected.
\i (01:17:46) setwindow pcb
\i (01:17:46) mouse_pos 1691.32 -226.02
\i (01:17:46) done 
\i (01:17:46) generaledit 
\i (01:17:47) zoom out 1 
\i (01:17:47) setwindow pcb
\i (01:17:47) zoom out 1693.26 -212.17
\i (01:17:47) trapsize 216
\i (01:17:48) zoom in 1 
\i (01:17:48) setwindow pcb
\i (01:17:48) zoom in 1663.40 -187.93
\i (01:17:48) trapsize 108
\i (01:17:48) add connect 
\t (01:17:49) Pick first element.
\i (01:17:49) pick grid 1659.94 -175.60
\t (01:17:49) last pick:  1660.00 -176.00
\t (01:17:49) last pick:  1660.00 -175.75
\i (01:17:49) setwindow cmgr
\i (01:17:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:49) Target Via is defined from TOP to BOTTOM.
\t (01:17:49) last pick:  1660.00 -175.75
\i (01:17:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:49) setwindow pcb
\i (01:17:49) mouse_pos 1671.19 -175.16
\i (01:17:49) mouse_pos 1675.95 -175.16
\i (01:17:49) mouse_pos 1676.60 -174.95
\i (01:17:49) mouse_pos 1677.68 -174.95
\i (01:17:49) mouse_pos 1678.55 -174.51
\i (01:17:49) mouse_pos 1680.06 -174.51
\i (01:17:49) mouse_pos 1680.71 -174.51
\i (01:17:49) mouse_pos 1681.58 -174.51
\i (01:17:49) mouse_pos 1683.09 -174.08
\i (01:17:49) mouse_pos 1683.53 -174.08
\i (01:17:50) pick grid 1688.50 -173.65
\t (01:17:50) last pick:  1689.00 -174.00
\i (01:17:50) setwindow cmgr
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:50) No DRC errors detected.
\t (01:17:50) Pick first element.
\i (01:17:50) setwindow pcb
\i (01:17:50) add connect 
\t (01:17:50) Pick first element.
\i (01:17:50) pick grid 1707.55 -176.03
\t (01:17:50) last pick:  1708.00 -176.00
\t (01:17:50) last pick:  1708.00 -175.75
\i (01:17:50) setwindow cmgr
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:50) Target Symbol Pin is defined on TOP.
\t (01:17:50) last pick:  1708.00 -175.75
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:50) setwindow pcb
\i (01:17:50) mouse_pos 1701.92 -176.03
\i (01:17:50) mouse_pos 1701.92 -176.03
\i (01:17:50) mouse_pos 1701.06 -176.03
\i (01:17:50) mouse_pos 1701.06 -176.03
\i (01:17:50) mouse_pos 1700.41 -176.03
\i (01:17:51) pick grid 1698.46 -176.03
\t (01:17:51) last pick:  1698.00 -176.00
\i (01:17:51) setwindow cmgr
\i (01:17:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:51) No DRC errors detected.
\t (01:17:51) Pick first element.
\i (01:17:51) setwindow pcb
\i (01:17:51) zoom in 1 
\i (01:17:51) setwindow pcb
\i (01:17:51) zoom in 1665.78 -178.41
\i (01:17:51) trapsize 54
\i (01:17:51) slide 
\t (01:17:52) Pick element to slide.
\i (01:17:52) pick grid 1663.18 -176.03
\t (01:17:52) last pick:  1663.00 -176.00
\t (01:17:52) last pick:  1663.18 -175.75
\t (01:17:52) Waiting for the destination pick.
\i (01:17:52) pick grid dbl 1663.18 -176.03
\t (01:17:52) last pick:  1663.00 -176.00
\t (01:17:52) No DRC errors detected.
\t (01:17:52) Pick another element to slide.
\i (01:17:52) zoom out 1 
\i (01:17:52) setwindow pcb
\i (01:17:52) zoom out 1666.54 -176.14
\i (01:17:52) trapsize 108
\i (01:17:53) roam start
\i (01:17:53) roam x 16
\i (01:17:53) roam y 128
\i (01:17:53) roam y 112
\i (01:17:53) roam end
\i (01:17:54) zoom in 1 
\i (01:17:54) setwindow pcb
\i (01:17:54) zoom in 1685.10 -228.11
\i (01:17:54) trapsize 54
\i (01:17:54) add connect 
\t (01:17:54) Pick first element.
\i (01:17:55) pick grid 1692.89 -222.16
\t (01:17:55) last pick:  1693.00 -222.00
\t (01:17:55) last pick:  1691.00 -226.00
\i (01:17:55) setwindow cmgr
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:55) Target Via is defined from TOP to BOTTOM.
\t (01:17:55) last pick:  1691.00 -226.00
\i (01:17:55) setwindow pcb
\i (01:17:55) mouse_pos 1692.89 -222.16
\i (01:17:55) pick grid 1672.44 -224.43
\t (01:17:55) last pick:  1672.00 -224.00
\i (01:17:55) setwindow cmgr
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:17:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:17:55) No DRC errors detected.
\t (01:17:55) Pick first element.
\i (01:17:56) setwindow pcb
\i (01:17:56) add connect 
\t (01:17:56) Pick first element.
\i (01:17:56) prepopup 1691.05 -220.53
\i (01:17:57) done 
\i (01:17:57) generaledit 
\i (01:17:57) slide 
\t (01:17:57) Pick element to slide.
\i (01:17:57) pick grid 1664.33 -223.89
\t (01:17:57) last pick:  1664.00 -224.00
\t (01:17:57) last pick:  1664.33 -225.75
\t (01:17:57) Waiting for the destination pick.
\i (01:17:58) pick grid 1664.22 -225.29
\t (01:17:58) last pick:  1664.00 -225.00
\t (01:17:58) No DRC errors detected.
\t (01:17:58) Pick another element to slide.
\i (01:17:59) slide 
\t (01:17:59) Pick element to slide.
\i (01:17:59) pick grid 1678.39 -225.19
\t (01:17:59) last pick:  1678.00 -225.00
\t (01:17:59) last pick:  1678.39 -225.75
\t (01:17:59) Waiting for the destination pick.
\i (01:18:00) pick grid 1678.93 -225.29
\t (01:18:00) last pick:  1679.00 -225.00
\t (01:18:00) No DRC errors detected.
\t (01:18:00) Pick another element to slide.
\i (01:18:00) add connect 
\t (01:18:00) Pick first element.
\i (01:18:01) pick grid 1697.55 -228.11
\t (01:18:01) last pick:  1698.00 -228.00
\t (01:18:01) last pick:  1691.00 -226.00
\i (01:18:01) setwindow cmgr
\i (01:18:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:01) Target Symbol Pin is defined on TOP.
\t (01:18:01) last pick:  1691.00 -226.00
\i (01:18:01) setwindow pcb
\i (01:18:01) mouse_pos 1710.53 -226.81
\i (01:18:01) mouse_pos 1712.91 -226.27
\i (01:18:01) pick grid 1715.51 -225.40
\t (01:18:01) last pick:  1716.00 -225.00
\i (01:18:01) setwindow cmgr
\i (01:18:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:01) No DRC errors detected.
\t (01:18:01) Pick first element.
\i (01:18:02) setwindow pcb
\i (01:18:02) prepopup 1697.33 -222.26
\i (01:18:02) done 
\i (01:18:02) generaledit 
\i (01:18:03) add connect 
\t (01:18:03) Pick first element.
\i (01:18:03) pick grid 1692.46 -225.84
\t (01:18:03) last pick:  1692.00 -226.00
\t (01:18:03) last pick:  1691.00 -226.00
\i (01:18:03) setwindow cmgr
\i (01:18:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:03) Target Symbol Pin is defined on TOP.
\t (01:18:03) last pick:  1691.00 -226.00
\i (01:18:03) setwindow pcb
\i (01:18:03) mouse_pos 1677.20 -226.81
\i (01:18:03) mouse_pos 1671.25 -227.03
\i (01:18:03) pick grid 1669.41 -227.03
\t (01:18:03) last pick:  1669.00 -227.00
\i (01:18:03) setwindow cmgr
\i (01:18:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:03) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:03) No DRC errors detected.
\t (01:18:03) Pick first element.
\i (01:18:04) setwindow pcb
\i (01:18:04) add connect 
\t (01:18:04) Pick first element.
\i (01:18:05) pick grid 1719.94 -225.08
\t (01:18:05) last pick:  1720.00 -225.00
\t (01:18:05) last pick:  1720.00 -225.75
\i (01:18:05) setwindow cmgr
\i (01:18:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:05) Target Symbol Pin is defined on TOP.
\t (01:18:05) last pick:  1720.00 -225.75
\i (01:18:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:05) setwindow pcb
\i (01:18:05) mouse_pos 1700.03 -227.89
\i (01:18:05) pick grid 1692.24 -228.11
\t (01:18:05) last pick:  1692.00 -228.00
\i (01:18:05) setwindow cmgr
\i (01:18:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:05) No DRC errors detected.
\t (01:18:05) Pick first element.
\i (01:18:06) setwindow pcb
\i (01:18:06) prepopup 1681.53 -219.78
\i (01:18:06) done 
\i (01:18:06) generaledit 
\i (01:18:06) slide 
\t (01:18:06) Pick element to slide.
\i (01:18:06) pick grid 1667.25 -223.67
\t (01:18:06) last pick:  1667.00 -224.00
\t (01:18:06) last pick:  1667.25 -225.75
\t (01:18:06) Waiting for the destination pick.
\i (01:18:07) pick grid 1666.60 -225.51
\t (01:18:07) last pick:  1667.00 -226.00
\t (01:18:07) No DRC errors detected.
\t (01:18:07) Pick another element to slide.
\i (01:18:08) zoom out 1 
\i (01:18:08) setwindow pcb
\i (01:18:08) zoom out 1666.71 -223.35
\i (01:18:08) trapsize 108
\i (01:18:08) zoom out 1 
\i (01:18:08) setwindow pcb
\i (01:18:08) zoom out 1666.71 -223.34
\i (01:18:08) trapsize 216
\i (01:18:08) zoom out 1 
\i (01:18:08) setwindow pcb
\i (01:18:08) zoom out 1693.54 -213.39
\i (01:18:08) trapsize 433
\i (01:18:08) save 
\i (01:18:08) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:18:08) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:18:08) QtSignal "All Layers"
\i (01:18:09) fillin yes 
\i (01:18:09) generaledit 
\i (01:18:10) add connect 
\t (01:18:11) Pick first element.
\i (01:18:11) pick grid 1775.76 -102.59
\t (01:18:11) last pick:  1776.00 -103.00
\t (01:18:11) last pick:  1767.32 -100.00
\i (01:18:11) setwindow cmgr
\i (01:18:11) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:11) Target Symbol Pin is defined on BOTTOM.
\t (01:18:11) last pick:  1767.32 -100.00
\i (01:18:11) setwindow pcb
\i (01:18:11) mouse_pos 1775.76 -102.59
\i (01:18:11) prepopup 1776.63 -92.21
\i (01:18:12) done 
\i (01:18:12) generaledit 
\i (01:18:12) zoom in 1 
\i (01:18:12) setwindow pcb
\i (01:18:12) zoom in 1902.14 -89.61
\i (01:18:12) trapsize 216
\i (01:18:12) zoom in 1 
\i (01:18:12) setwindow pcb
\i (01:18:12) zoom in 1902.14 -89.61
\i (01:18:12) trapsize 108
\i (01:18:13) add connect 
\t (01:18:13) Pick first element.
\i (01:18:13) pick grid 1883.10 -99.78
\t (01:18:13) last pick:  1883.00 -100.00
\t (01:18:13) last pick:  1884.25 -75.98
\i (01:18:13) setwindow cmgr
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:13) Target Via is defined from TOP to BOTTOM.
\t (01:18:13) last pick:  1884.25 -75.98
\i (01:18:13) setwindow pcb
\i (01:18:13) pick grid dbl 1883.10 -99.78
\t (01:18:13) last pick:  1883.00 -100.00
\t (01:18:13) C_VIA_045_020MM used for drill.
\i (01:18:13) setwindow cmgr
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:13) DRC error(s) created.
\i (01:18:13) setwindow pcb
\i (01:18:13) mouse_pos 1883.10 -99.78
\i (01:18:14) prepopup 1883.10 -99.78
\i (01:18:15) oops 
\t (01:18:15) last pick:  1884.25 -75.98
\i (01:18:15) add connect 
\t (01:18:15) Pick first element.
\i (01:18:16) pick grid 1886.13 -90.04
\t (01:18:16) last pick:  1886.00 -90.00
\t (01:18:16) last pick:  1884.25 -75.98
\i (01:18:16) setwindow cmgr
\i (01:18:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:16) Target Via is defined from TOP to BOTTOM.
\t (01:18:16) last pick:  1884.25 -75.98
\i (01:18:17) setwindow pcb
\i (01:18:17) zoom in 1 
\i (01:18:17) setwindow pcb
\i (01:18:17) zoom in 1883.97 -99.56
\i (01:18:17) trapsize 54
\i (01:18:17) zoom in 1 
\i (01:18:17) setwindow pcb
\i (01:18:17) zoom in 1883.97 -99.56
\i (01:18:17) trapsize 27
\i (01:18:18) pick grid 1883.97 -99.56
\t (01:18:18) last pick:  1884.00 -100.00
\i (01:18:18) setwindow cmgr
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:18) No DRC errors detected.
\t (01:18:18) last pick:  1884.25 -99.75
\i (01:18:18) setwindow pcb
\i (01:18:18) pick grid dbl 1883.97 -100.27
\t (01:18:18) last pick:  1884.00 -100.00
\t (01:18:18) C_VIA_045_020MM used for drill.
\i (01:18:18) setwindow cmgr
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:18) No DRC errors detected.
\i (01:18:18) setwindow pcb
\i (01:18:18) mouse_pos 1883.97 -100.27
\i (01:18:19) prepopup 1883.97 -100.27
\i (01:18:19) done 
\i (01:18:19) generaledit 
\i (01:18:19) zoom out 1 
\i (01:18:19) setwindow pcb
\i (01:18:19) zoom out 1883.97 -100.27
\i (01:18:19) trapsize 54
\i (01:18:20) add connect 
\t (01:18:20) Pick first element.
\i (01:18:20) pick grid 1869.26 -98.74
\t (01:18:20) last pick:  1869.00 -99.00
\t (01:18:20) last pick:  1869.00 -100.00
\i (01:18:20) setwindow cmgr
\i (01:18:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:20) Target Via is defined from TOP to BOTTOM.
\t (01:18:20) last pick:  1869.00 -100.00
\i (01:18:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) setwindow pcb
\i (01:18:21) mouse_pos 1875.53 -99.18
\i (01:18:21) pick grid 1877.59 -99.18
\t (01:18:21) last pick:  1878.00 -99.00
\i (01:18:21) setwindow cmgr
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:21) No DRC errors detected.
\t (01:18:21) Pick first element.
\i (01:18:21) setwindow pcb
\i (01:18:21) add connect 
\t (01:18:21) Pick first element.
\i (01:18:21) pick grid 1898.58 -98.96
\t (01:18:21) last pick:  1899.00 -99.00
\t (01:18:21) last pick:  1899.00 -100.00
\i (01:18:21) setwindow cmgr
\i (01:18:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:21) Target Symbol Pin is defined on TOP.
\t (01:18:21) last pick:  1899.00 -100.00
\i (01:18:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:22) setwindow pcb
\i (01:18:22) mouse_pos 1894.04 -99.18
\i (01:18:22) mouse_pos 1894.04 -99.18
\i (01:18:22) mouse_pos 1893.17 -99.18
\i (01:18:22) mouse_pos 1893.17 -99.18
\i (01:18:22) mouse_pos 1892.20 -99.18
\i (01:18:22) pick grid 1887.44 -99.18
\t (01:18:22) last pick:  1887.00 -99.00
\i (01:18:22) setwindow cmgr
\i (01:18:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:22) No DRC errors detected.
\t (01:18:22) Pick first element.
\i (01:18:23) setwindow pcb
\i (01:18:23) prepopup 1879.11 -98.74
\i (01:18:23) done 
\i (01:18:23) generaledit 
\i (01:18:23) zoom out 1 
\i (01:18:23) setwindow pcb
\i (01:18:23) zoom out 1879.11 -98.74
\i (01:18:23) trapsize 108
\i (01:18:23) zoom out 1 
\i (01:18:23) setwindow pcb
\i (01:18:23) zoom out 1879.10 -98.75
\i (01:18:23) trapsize 216
\i (01:18:24) zoom out 1 
\i (01:18:24) setwindow pcb
\i (01:18:24) zoom out 1879.10 -98.75
\i (01:18:24) trapsize 433
\i (01:18:25) zoom in 1 
\i (01:18:25) setwindow pcb
\i (01:18:25) zoom in 1955.27 -78.83
\i (01:18:25) trapsize 216
\i (01:18:25) zoom in 1 
\i (01:18:25) setwindow pcb
\i (01:18:25) zoom in 1955.28 -78.83
\i (01:18:25) trapsize 108
\i (01:18:25) add connect 
\t (01:18:25) Pick first element.
\i (01:18:25) pick grid 1951.82 -76.45
\t (01:18:25) last pick:  1952.00 -76.00
\t (01:18:25) last pick:  1947.24 -75.98
\i (01:18:25) setwindow cmgr
\i (01:18:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:25) Target Symbol Pin is defined on TOP.
\t (01:18:25) last pick:  1947.24 -75.98
\i (01:18:26) setwindow pcb
\i (01:18:26) zoom out 1 
\i (01:18:26) setwindow pcb
\i (01:18:26) zoom out 1951.39 -74.50
\i (01:18:26) trapsize 216
\i (01:18:26) zoom out 1 
\i (01:18:26) setwindow pcb
\i (01:18:26) zoom out 1951.39 -74.51
\i (01:18:26) trapsize 433
\i (01:18:26) zoom out 1 
\i (01:18:26) setwindow pcb
\i (01:18:26) zoom out 1951.38 -74.50
\i (01:18:26) trapsize 866
\i (01:18:26) prepopup 1951.39 -74.50
\i (01:18:27) done 
\i (01:18:27) generaledit 
\i (01:18:27) zoom out 1 
\i (01:18:27) setwindow pcb
\i (01:18:27) zoom out 1951.39 -74.50
\i (01:18:27) trapsize 1731
\i (01:18:27) save 
\i (01:18:28) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:18:28) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:18:28) QtSignal "All Layers"
\i (01:18:28) fillin yes 
\i (01:18:29) generaledit 
\i (01:18:29) zoom in 1 
\i (01:18:29) setwindow pcb
\i (01:18:29) zoom in 1992.93 -74.51
\i (01:18:29) trapsize 866
\i (01:18:29) zoom in 1 
\i (01:18:29) setwindow pcb
\i (01:18:29) zoom in 1992.93 -74.50
\i (01:18:29) trapsize 433
\i (01:18:30) zoom in 1 
\i (01:18:30) setwindow pcb
\i (01:18:30) zoom in 1992.93 -74.50
\i (01:18:30) trapsize 216
\i (01:18:31) add connect 
\t (01:18:31) Pick first element.
\i (01:18:31) pick grid 1917.19 -76.23
\t (01:18:31) last pick:  1917.00 -76.00
\t (01:18:31) last pick:  1915.75 -75.98
\i (01:18:31) setwindow cmgr
\i (01:18:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:31) Target Via is defined from TOP to BOTTOM.
\t (01:18:31) last pick:  1915.75 -75.98
\i (01:18:32) setwindow pcb
\i (01:18:32) zoom out 1 
\i (01:18:32) setwindow pcb
\i (01:18:32) zoom out 1917.62 -55.45
\i (01:18:32) trapsize 433
\i (01:18:32) zoom out 1 
\i (01:18:32) setwindow pcb
\i (01:18:32) zoom out 1917.62 -55.45
\i (01:18:32) trapsize 866
\i (01:18:35) prepopup 1921.09 -24.30
\i (01:18:36) done 
\i (01:18:36) generaledit 
\i (01:18:36) zoom in 1 
\i (01:18:36) setwindow pcb
\i (01:18:36) zoom in 2104.60 -48.53
\i (01:18:36) trapsize 433
\i (01:18:37) zoom in 1 
\i (01:18:37) setwindow pcb
\i (01:18:37) zoom in 2103.73 -49.40
\i (01:18:37) trapsize 216
\i (01:18:37) zoom in 1 
\i (01:18:37) setwindow pcb
\i (01:18:37) zoom in 2103.73 -49.39
\i (01:18:37) trapsize 108
\i (01:18:37) add connect 
\t (01:18:37) Pick first element.
\i (01:18:38) pick grid 2076.90 -61.08
\t (01:18:38) last pick:  2077.00 -61.00
\t (01:18:38) last pick:  2073.23 -75.98
\i (01:18:38) setwindow cmgr
\i (01:18:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:38) Target Via is defined from TOP to BOTTOM.
\t (01:18:38) last pick:  2073.23 -75.98
\i (01:18:38) setwindow pcb
\i (01:18:38) zoom out 1 
\i (01:18:38) setwindow pcb
\i (01:18:38) zoom out 2076.90 -57.40
\i (01:18:38) trapsize 216
\i (01:18:38) zoom out 1 
\i (01:18:38) setwindow pcb
\i (01:18:38) zoom out 2076.90 -57.40
\i (01:18:38) trapsize 433
\i (01:18:38) zoom out 1 
\i (01:18:38) setwindow pcb
\i (01:18:38) zoom out 2076.91 -56.53
\i (01:18:38) trapsize 866
\i (01:18:40) prepopup 2069.98 -8.06
\i (01:18:41) done 
\i (01:18:41) generaledit 
\i (01:18:41) zoom in 1 
\i (01:18:41) setwindow pcb
\i (01:18:41) zoom in 2075.18 -6.32
\i (01:18:41) trapsize 433
\i (01:18:42) zoom in 1 
\i (01:18:42) setwindow pcb
\i (01:18:42) zoom in 2075.18 -6.32
\i (01:18:42) trapsize 216
\i (01:18:42) add connect 
\t (01:18:42) Pick first element.
\i (01:18:43) pick grid 2104.18 -51.76
\t (01:18:43) last pick:  2104.00 -52.00
\t (01:18:43) last pick:  2104.72 -75.98
\i (01:18:43) setwindow cmgr
\i (01:18:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:43) Target Via is defined from TOP to BOTTOM.
\t (01:18:43) last pick:  2104.72 -75.98
\i (01:18:43) setwindow pcb
\i (01:18:43) zoom out 1 
\i (01:18:43) setwindow pcb
\i (01:18:43) zoom out 2108.94 -24.06
\i (01:18:43) trapsize 433
\i (01:18:43) prepopup 2114.13 -8.48
\i (01:18:44) done 
\i (01:18:44) generaledit 
\i (01:18:44) zoom in 1 
\i (01:18:44) setwindow pcb
\i (01:18:44) zoom in 2205.89 -30.12
\i (01:18:44) trapsize 216
\i (01:18:44) zoom in 1 
\i (01:18:44) setwindow pcb
\i (01:18:44) zoom in 2205.89 -30.12
\i (01:18:44) trapsize 108
\i (01:18:44) slide 
\t (01:18:44) Pick element to slide.
\i (01:18:45) pick grid 2212.60 -18.64
\t (01:18:45) last pick:  2213.00 -19.00
\t (01:18:45) Pick element to slide.
\i (01:18:45) pick grid 2210.44 -16.91
\t (01:18:45) last pick:  2210.00 -17.00
\t (01:18:45) last pick:  2199.21 -17.21
\t (01:18:45) Waiting for the destination pick.
\i (01:18:47) pick grid 2222.77 -52.40
\t (01:18:47) last pick:  2223.00 -52.00
\t (01:18:47) No DRC errors detected.
\t (01:18:47) Pick another element to slide.
\i (01:18:47) slide 
\t (01:18:47) Pick element to slide.
\i (01:18:48) pick grid 2215.20 -64.74
\t (01:18:48) last pick:  2215.00 -65.00
\t (01:18:48) last pick:  2212.82 -62.37
\t (01:18:48) Waiting for the destination pick.
\i (01:18:49) pick grid 2207.41 -58.46
\t (01:18:49) last pick:  2207.00 -58.00
\t (01:18:49) No DRC errors detected.
\t (01:18:49) Pick another element to slide.
\i (01:18:49) prepopup 2211.74 -37.26
\i (01:18:49) done 
\i (01:18:49) generaledit 
\i (01:18:49) zoom out 1 
\i (01:18:49) setwindow pcb
\i (01:18:49) zoom out 2211.74 -37.26
\i (01:18:49) trapsize 216
\i (01:18:49) zoom out 1 
\i (01:18:49) setwindow pcb
\i (01:18:49) zoom out 2211.73 -37.25
\i (01:18:49) trapsize 433
\i (01:18:50) add connect 
\t (01:18:50) Pick first element.
\i (01:18:51) pick grid 2106.13 -67.55
\t (01:18:51) last pick:  2106.00 -68.00
\t (01:18:51) last pick:  2104.72 -75.98
\i (01:18:51) setwindow cmgr
\i (01:18:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:51) Target Via is defined from TOP to BOTTOM.
\t (01:18:51) last pick:  2104.72 -75.98
\i (01:18:52) setwindow pcb
\i (01:18:52) pick grid 2120.84 -9.55
\t (01:18:52) last pick:  2121.00 -10.00
\i (01:18:52) setwindow cmgr
\i (01:18:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:52) No DRC errors detected.
\i (01:18:53) setwindow pcb
\i (01:18:53) pick grid 2227.31 6.03
\t (01:18:53) last pick:  2227.00 6.00
\i (01:18:53) setwindow cmgr
\i (01:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:53) No DRC errors detected.
\i (01:18:54) setwindow pcb
\i (01:18:54) roam start
\i (01:18:54) roam x -16
\i (01:18:54) roam y -128
\i (01:18:54) mouse_pos 2213.12 139.12
\i (01:18:54) roam x -16
\i (01:18:54) roam y -48
\i (01:18:54) mouse_pos 2199.27 180.67
\i (01:18:54) roam end
\i (01:18:54) mouse_pos 2193.21 170.29
\i (01:18:54) mouse_pos 2188.88 152.11
\i (01:18:55) pick grid 2222.64 109.69
\t (01:18:55) last pick:  2223.00 110.00
\i (01:18:55) setwindow cmgr
\i (01:18:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:18:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:55) No DRC errors detected.
\t (01:18:55) last pick:  2227.00 106.00
\i (01:18:55) setwindow pcb
\i (01:18:55) done 
\i (01:18:55) generaledit 
\i (01:18:55) slide 
\t (01:18:55) Pick element to slide.
\i (01:18:56) pick grid 2286.70 116.62
\t (01:18:56) last pick:  2287.00 117.00
\t (01:18:56) last pick:  2287.54 117.46
\t (01:18:56) Waiting for the destination pick.
\i (01:18:56) pick grid 2295.35 129.60
\t (01:18:56) last pick:  2295.00 130.00
\t (01:18:56) No DRC errors detected.
\t (01:18:56) Pick another element to slide.
\i (01:18:57) pick grid 2249.48 107.10
\t (01:18:57) last pick:  2249.00 107.00
\t (01:18:57) last pick:  2248.19 105.81
\t (01:18:57) Waiting for the destination pick.
\i (01:18:57) pick grid 2252.94 122.68
\t (01:18:57) last pick:  2253.00 123.00
\t (01:18:57) No DRC errors detected.
\t (01:18:57) Pick another element to slide.
\i (01:18:58) add connect 
\t (01:18:58) Pick first element.
\i (01:18:58) pick grid 2233.90 104.50
\t (01:18:58) last pick:  2234.00 105.00
\t (01:18:58) last pick:  2227.00 106.00
\i (01:18:58) setwindow cmgr
\i (01:18:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:18:58) Target Via is defined from TOP to BOTTOM.
\t (01:18:58) last pick:  2227.00 106.00
\i (01:18:59) setwindow pcb
\i (01:18:59) zoom in 1 
\i (01:18:59) setwindow pcb
\i (01:18:59) zoom in 2209.66 150.38
\i (01:18:59) trapsize 216
\i (01:19:00) pick grid 2201.44 150.38
\t (01:19:00) last pick:  2201.00 150.00
\i (01:19:00) setwindow cmgr
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:00) No DRC errors detected.
\i (01:19:00) setwindow pcb
\i (01:19:00) pick grid dbl 2201.44 150.38
\t (01:19:00) last pick:  2201.00 150.00
\t (01:19:00) C_VIA_045_020MM used for drill.
\i (01:19:00) setwindow cmgr
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:00) DRC error(s) created.
\i (01:19:00) setwindow pcb
\i (01:19:00) mouse_pos 2306.18 147.35
\i (01:19:01) pick grid 2312.24 147.35
\t (01:19:01) last pick:  2312.00 147.00
\i (01:19:01) setwindow cmgr
\i (01:19:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:01) No DRC errors detected.
\t (01:19:01) Pick first element.
\i (01:19:01) setwindow pcb
\i (01:19:01) zoom in 1 
\i (01:19:01) setwindow pcb
\i (01:19:01) zoom in 2208.37 142.16
\i (01:19:01) trapsize 108
\i (01:19:01) slide 
\t (01:19:02) Pick element to slide.
\i (01:19:02) pick grid 2188.24 136.97
\t (01:19:02) last pick:  2188.00 137.00
\t (01:19:02) last pick:  2189.13 137.87
\t (01:19:02) Waiting for the destination pick.
\i (01:19:03) pick grid 2181.53 134.37
\t (01:19:03) last pick:  2182.00 134.00
\t (01:19:03) No DRC errors detected.
\t (01:19:03) Pick another element to slide.
\i (01:19:03) prepopup 2181.32 134.37
\i (01:19:03) done 
\i (01:19:03) generaledit 
\i (01:19:04) zoom out 1 
\i (01:19:04) setwindow pcb
\i (01:19:04) zoom out 2181.32 134.37
\i (01:19:04) trapsize 216
\i (01:19:04) add connect 
\t (01:19:04) Pick first element.
\i (01:19:05) pick grid 2166.60 68.59
\t (01:19:05) last pick:  2167.00 69.00
\t (01:19:05) last pick:  2167.72 75.98
\i (01:19:05) setwindow cmgr
\i (01:19:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:05) Target Via is defined from TOP to BOTTOM.
\t (01:19:05) last pick:  2167.72 75.98
\i (01:19:06) setwindow pcb
\i (01:19:06) prepopup 2166.17 105.38
\i (01:19:06) done 
\i (01:19:06) generaledit 
\i (01:19:07) zoom in 1 
\i (01:19:07) setwindow pcb
\i (01:19:07) zoom in 2173.09 73.35
\i (01:19:07) trapsize 108
\i (01:19:07) add connect 
\t (01:19:07) Pick first element.
\i (01:19:08) pick grid 2169.42 110.57
\t (01:19:08) last pick:  2169.00 111.00
\t (01:19:08) last pick:  2167.72 75.98
\i (01:19:08) setwindow cmgr
\i (01:19:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:08) Target Via is defined from TOP to BOTTOM.
\t (01:19:08) last pick:  2167.72 75.98
\i (01:19:09) setwindow pcb
\i (01:19:09) pick grid 2168.77 112.52
\t (01:19:09) last pick:  2169.00 113.00
\i (01:19:09) setwindow cmgr
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:09) No DRC errors detected.
\t (01:19:09) last pick:  2167.72 111.72
\i (01:19:09) setwindow pcb
\i (01:19:09) pick grid dbl 2168.77 112.52
\t (01:19:09) last pick:  2169.00 113.00
\t (01:19:09) C_VIA_045_020MM used for drill.
\i (01:19:09) setwindow cmgr
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:09) DRC error(s) created.
\i (01:19:09) setwindow pcb
\i (01:19:09) mouse_pos 2168.77 112.52
\i (01:19:09) prepopup 2168.77 112.52
\i (01:19:10) done 
\i (01:19:10) generaledit 
\i (01:19:10) zoom in 1 
\i (01:19:10) setwindow pcb
\i (01:19:10) zoom in 2164.01 96.29
\i (01:19:10) trapsize 54
\i (01:19:10) slide 
\t (01:19:10) Pick element to slide.
\i (01:19:11) pick grid 2164.77 91.85
\t (01:19:11) last pick:  2165.00 92.00
\t (01:19:11) last pick:  2163.96 91.04
\t (01:19:11) Waiting for the destination pick.
\t (01:19:11) Start slide location has pre-existing DRC errors.
\i (01:19:11) pick grid 2157.41 84.39
\t (01:19:11) last pick:  2157.00 84.00
\t (01:19:11) No DRC errors detected.
\t (01:19:11) Pick another element to slide.
\i (01:19:11) prepopup 2164.12 99.21
\i (01:19:12) done 
\i (01:19:12) generaledit 
\i (01:19:13) slide 
\t (01:19:13) Pick element to slide.
\i (01:19:13) pick grid 2159.79 118.90
\t (01:19:13) last pick:  2160.00 119.00
\t (01:19:13) last pick:  2159.94 119.06
\t (01:19:13) Waiting for the destination pick.
\t (01:19:13) Start slide location has pre-existing DRC errors.
\i (01:19:16) prepopup 2168.55 110.68
\i (01:19:17) oops 
\t (01:19:17) Pick element to slide.
\i (01:19:17) add connect 
\t (01:19:17) Pick first element.
\i (01:19:17) pick grid 2189.22 100.19
\t (01:19:17) last pick:  2189.00 100.00
\i (01:19:17) setwindow cmgr
\i (01:19:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:17) Target Via is defined from TOP to BOTTOM.
\t (01:19:17) last pick:  2189.00 100.00
\i (01:19:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) setwindow pcb
\i (01:19:18) mouse_pos 2176.78 105.16
\i (01:19:18) mouse_pos 2176.02 105.81
\i (01:19:18) mouse_pos 2175.15 106.46
\i (01:19:18) mouse_pos 2174.40 107.11
\i (01:19:18) pick grid 2170.28 109.60
\t (01:19:18) last pick:  2170.00 110.00
\i (01:19:18) setwindow cmgr
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:18) No DRC errors detected.
\t (01:19:18) Pick first element.
\i (01:19:18) setwindow pcb
\i (01:19:18) add connect 
\t (01:19:18) Pick first element.
\i (01:19:19) pick grid 2143.56 123.88
\t (01:19:19) last pick:  2144.00 124.00
\t (01:19:19) last pick:  2136.22 75.98
\i (01:19:19) setwindow cmgr
\i (01:19:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:19) Target Via is defined from TOP to BOTTOM.
\t (01:19:19) last pick:  2136.22 75.98
\i (01:19:19) setwindow pcb
\i (01:19:19) prepopup 2156.98 121.28
\i (01:19:20) done 
\i (01:19:20) generaledit 
\i (01:19:20) zoom out 1 
\i (01:19:20) setwindow pcb
\i (01:19:20) zoom out 2159.68 117.07
\i (01:19:20) trapsize 108
\i (01:19:21) zoom out 1 
\i (01:19:21) setwindow pcb
\i (01:19:21) zoom out 2159.68 116.63
\i (01:19:21) trapsize 216
\i (01:19:22) add connect 
\t (01:19:22) Pick first element.
\i (01:19:22) pick grid 2143.67 60.36
\t (01:19:22) last pick:  2144.00 60.00
\t (01:19:22) last pick:  2136.22 75.98
\i (01:19:22) setwindow cmgr
\i (01:19:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:22) Target Via is defined from TOP to BOTTOM.
\t (01:19:22) last pick:  2136.22 75.98
\i (01:19:23) setwindow pcb
\i (01:19:23) roam start
\i (01:19:23) roam y -64
\i (01:19:23) roam x -16
\i (01:19:23) roam y -48
\i (01:19:23) roam y -32
\i (01:19:23) roam y -48
\i (01:19:23) roam x -16
\i (01:19:23) roam y -48
\i (01:19:23) roam y -16
\i (01:19:24) roam end
\i (01:19:24) zoom in 1 
\i (01:19:24) setwindow pcb
\i (01:19:24) zoom in 2136.51 201.01
\i (01:19:24) trapsize 108
\i (01:19:24) zoom in 1 
\i (01:19:24) setwindow pcb
\i (01:19:24) zoom in 2136.52 202.10
\i (01:19:24) trapsize 54
\i (01:19:25) pick grid 2134.57 201.45
\t (01:19:25) last pick:  2135.00 201.00
\i (01:19:25) setwindow cmgr
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:25) No DRC errors detected.
\t (01:19:25) last pick:  2136.22 199.78
\i (01:19:25) setwindow pcb
\i (01:19:25) pick grid dbl 2134.90 201.13
\t (01:19:25) last pick:  2135.00 201.00
\t (01:19:25) C_VIA_045_020MM used for drill.
\i (01:19:25) setwindow cmgr
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:25) No DRC errors detected.
\i (01:19:26) setwindow pcb
\i (01:19:26) mouse_pos 2134.90 201.13
\i (01:19:26) prepopup 2134.90 201.13
\i (01:19:26) done 
\i (01:19:26) generaledit 
\i (01:19:27) zoom out 1 
\i (01:19:27) setwindow pcb
\i (01:19:27) zoom out 2134.90 201.13
\i (01:19:27) trapsize 108
\i (01:19:27) zoom out 1 
\i (01:19:27) setwindow pcb
\i (01:19:27) zoom out 2134.89 201.12
\i (01:19:27) trapsize 216
\i (01:19:27) roam start
\i (01:19:27) roam x -64
\i (01:19:27) roam y 48
\i (01:19:27) roam end
\i (01:19:28) zoom in 1 
\i (01:19:28) setwindow pcb
\i (01:19:28) zoom in 2124.39 200.58
\i (01:19:28) trapsize 108
\i (01:19:28) zoom in 1 
\i (01:19:28) setwindow pcb
\i (01:19:28) zoom in 2123.96 201.01
\i (01:19:28) trapsize 54
\i (01:19:28) add connect 
\t (01:19:28) Pick first element.
\i (01:19:28) pick grid 2116.18 201.56
\t (01:19:28) last pick:  2116.00 202.00
\t (01:19:28) last pick:  2116.00 200.00
\i (01:19:28) setwindow cmgr
\i (01:19:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:28) Target Via is defined from TOP to BOTTOM.
\t (01:19:28) last pick:  2116.00 200.00
\i (01:19:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:28) setwindow pcb
\i (01:19:28) mouse_pos 2129.05 199.94
\i (01:19:29) pick grid 2132.62 199.50
\t (01:19:29) last pick:  2133.00 200.00
\i (01:19:29) setwindow cmgr
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:29) No DRC errors detected.
\t (01:19:29) Pick first element.
\i (01:19:29) setwindow pcb
\i (01:19:29) add connect 
\t (01:19:29) Pick first element.
\i (01:19:29) pick grid 2155.89 200.80
\t (01:19:29) last pick:  2156.00 201.00
\t (01:19:29) last pick:  2156.00 200.00
\i (01:19:29) setwindow cmgr
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:29) Target Symbol Pin is defined on TOP.
\t (01:19:29) last pick:  2156.00 200.00
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:29) setwindow pcb
\i (01:19:29) mouse_pos 2143.12 200.37
\i (01:19:30) pick grid 2137.49 200.37
\t (01:19:30) last pick:  2137.00 200.00
\i (01:19:30) setwindow cmgr
\i (01:19:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:30) No DRC errors detected.
\t (01:19:30) Pick first element.
\i (01:19:30) setwindow pcb
\i (01:19:30) done 
\i (01:19:30) generaledit 
\i (01:19:30) slide 
\t (01:19:30) Pick element to slide.
\i (01:19:31) pick grid 2124.62 197.56
\t (01:19:31) last pick:  2125.00 198.00
\t (01:19:31) last pick:  2124.62 199.78
\t (01:19:31) Waiting for the destination pick.
\i (01:19:32) pick grid 2123.64 200.48
\t (01:19:32) last pick:  2124.00 200.00
\t (01:19:32) No DRC errors detected.
\t (01:19:32) Pick another element to slide.
\i (01:19:33) slide 
\t (01:19:33) Pick element to slide.
\i (01:19:33) pick grid 2122.67 201.34
\t (01:19:33) last pick:  2123.00 201.00
\t (01:19:33) last pick:  2122.67 199.78
\t (01:19:33) Waiting for the destination pick.
\i (01:19:34) pick grid 2121.69 200.48
\t (01:19:34) last pick:  2122.00 200.00
\t (01:19:34) No DRC errors detected.
\t (01:19:34) Pick another element to slide.
\i (01:19:34) slide 
\t (01:19:34) Pick element to slide.
\i (01:19:35) pick grid 2136.30 199.07
\t (01:19:35) last pick:  2136.00 199.00
\t (01:19:35) last pick:  2136.22 199.78
\t (01:19:35) Waiting for the destination pick.
\i (01:19:36) prepopup 2136.30 200.91
\i (01:19:38) pop dyn_option_select '@:@Enhanced Pad Entry' 
\i (01:19:39) pick grid 2133.71 199.94
\t (01:19:39) last pick:  2134.00 200.00
\t (01:19:39) No DRC errors detected.
\t (01:19:39) Pick another element to slide.
\i (01:19:40) pick grid 2144.53 199.07
\t (01:19:40) last pick:  2145.00 199.00
\t (01:19:40) last pick:  2144.53 199.78
\t (01:19:40) Waiting for the destination pick.
\i (01:19:41) pick grid 2144.96 199.94
\t (01:19:41) last pick:  2145.00 200.00
\t (01:19:41) No DRC errors detected.
\t (01:19:41) Pick another element to slide.
\i (01:19:41) done 
\i (01:19:41) generaledit 
\i (01:19:41) zoom out 1 
\i (01:19:41) setwindow pcb
\i (01:19:41) zoom out 2133.60 194.96
\i (01:19:41) trapsize 108
\i (01:19:42) zoom out 1 
\i (01:19:42) setwindow pcb
\i (01:19:42) zoom out 2129.05 182.84
\i (01:19:42) trapsize 216
\i (01:19:43) done 
\i (01:19:43) generaledit 
\i (01:19:43) add connect 
\t (01:19:44) Pick first element.
\i (01:19:44) roam start
\i (01:19:44) roam x -64
\i (01:19:44) roam y 64
\i (01:19:44) roam x -192
\i (01:19:44) roam y 96
\i (01:19:44) roam x -112
\i (01:19:44) roam y 32
\i (01:19:44) roam end
\i (01:19:45) zoom out 1 
\i (01:19:45) setwindow pcb
\i (01:19:45) zoom out 2015.33 13.17
\i (01:19:45) trapsize 433
\i (01:19:46) add connect 
\t (01:19:47) Pick first element.
\i (01:19:47) pick grid 1947.80 -50.88
\t (01:19:47) last pick:  1948.00 -51.00
\t (01:19:47) last pick:  1947.24 -75.98
\i (01:19:47) setwindow cmgr
\i (01:19:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:47) Target Symbol Pin is defined on TOP.
\t (01:19:47) last pick:  1947.24 -75.98
\i (01:19:53) setwindow pcb
\i (01:19:53) pick grid 1966.85 -0.67
\t (01:19:53) last pick:  1967.00 -1.00
\i (01:19:53) setwindow cmgr
\i (01:19:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:53) No DRC errors detected.
\i (01:19:53) setwindow pcb
\i (01:19:53) mouse_pos 2106.21 -7.60
\i (01:19:53) mouse_pos 2111.40 -7.60
\i (01:19:54) mouse_pos 2128.72 -0.67
\i (01:19:54) pick grid 2130.45 2.79
\t (01:19:54) last pick:  2130.00 3.00
\i (01:19:54) setwindow cmgr
\i (01:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:19:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:19:54) No DRC errors detected.
\t (01:19:54) last pick:  2126.00 2.00
\i (01:19:54) setwindow pcb
\i (01:19:54) done 
\i (01:19:54) generaledit 
\i (01:19:55) roam start
\i (01:19:55) roam x 64
\i (01:19:55) roam y 16
\i (01:19:55) roam x 96
\i (01:19:55) roam y 32
\i (01:19:55) roam x 48
\i (01:19:55) roam y 16
\i (01:19:55) roam end
\i (01:19:55) zoom in 1 
\i (01:19:55) setwindow pcb
\i (01:19:55) zoom in 2195.81 -14.10
\i (01:19:55) trapsize 216
\i (01:19:55) zoom in 1 
\i (01:19:55) setwindow pcb
\i (01:19:55) zoom in 2191.91 -14.09
\i (01:19:55) trapsize 108
\i (01:19:55) slide 
\t (01:19:56) Pick element to slide.
\i (01:19:56) pick grid 2175.25 -9.33
\t (01:19:56) last pick:  2175.00 -9.00
\t (01:19:56) last pick:  2175.25 -10.00
\t (01:19:56) Waiting for the destination pick.
\t (01:19:56) New cline would result in DRC error(s); retaining old cline.
\i (01:19:57) pick grid 2175.25 -14.52
\t (01:19:57) last pick:  2175.00 -15.00
\t (01:19:57) No DRC errors detected.
\t (01:19:57) Pick another element to slide.
\i (01:19:57) roam start
\i (01:19:57) roam x 64
\i (01:19:57) roam y -96
\i (01:19:57) roam y -16
\i (01:19:57) roam x 32
\i (01:19:57) roam y -48
\i (01:19:57) roam end
\i (01:19:58) zoom out 1 
\i (01:19:58) setwindow pcb
\i (01:19:58) zoom out 2199.27 24.65
\i (01:19:58) trapsize 216
\i (01:19:58) roam start
\i (01:19:58) roam x 32
\i (01:19:58) roam y -64
\i (01:19:58) roam x 16
\i (01:19:59) roam y -16
\i (01:19:59) roam end
\i (01:19:59) slide 
\t (01:19:59) Pick element to slide.
\i (01:20:00) pick grid 2210.95 11.88
\t (01:20:00) last pick:  2211.00 12.00
\t (01:20:00) last pick:  2199.21 14.79
\t (01:20:00) Waiting for the destination pick.
\i (01:20:02) pick grid 2165.08 168.12
\t (01:20:02) last pick:  2165.00 168.00
\t (01:20:02) No DRC errors detected.
\t (01:20:02) Pick another element to slide.
\i (01:20:02) slide 
\t (01:20:03) Pick element to slide.
\i (01:20:03) pick grid 2172.00 156.00
\t (01:20:03) last pick:  2172.00 156.00
\t (01:20:03) last pick:  2174.50 158.50
\t (01:20:03) Waiting for the destination pick.
\i (01:20:04) pick grid 2170.70 152.97
\t (01:20:04) last pick:  2171.00 153.00
\t (01:20:04) No DRC errors detected.
\t (01:20:04) Pick another element to slide.
\i (01:20:04) add connect 
\t (01:20:04) Pick first element.
\i (01:20:05) pick grid 2124.83 1.06
\t (01:20:05) last pick:  2125.00 1.00
\t (01:20:05) last pick:  2126.00 2.00
\i (01:20:05) setwindow cmgr
\i (01:20:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:05) Target Symbol Pin is defined on TOP.
\t (01:20:05) last pick:  2126.00 2.00
\i (01:20:06) setwindow pcb
\i (01:20:06) pick grid 2211.82 17.07
\t (01:20:06) last pick:  2212.00 17.00
\i (01:20:06) setwindow cmgr
\i (01:20:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:06) No DRC errors detected.
\i (01:20:06) setwindow pcb
\i (01:20:06) done 
\i (01:20:06) generaledit 
\i (01:20:07) add connect 
\t (01:20:07) Pick first element.
\i (01:20:07) pick grid 2256.40 10.58
\t (01:20:07) last pick:  2256.00 11.00
\i (01:20:07) setwindow cmgr
\i (01:20:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:07) Target Symbol Pin is defined on BOTTOM.
\t (01:20:07) last pick:  2256.00 11.00
\i (01:20:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:08) setwindow pcb
\i (01:20:08) pick grid 2291.89 53.43
\t (01:20:08) last pick:  2292.00 53.00
\i (01:20:08) setwindow cmgr
\i (01:20:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:08) No DRC errors detected.
\i (01:20:09) setwindow pcb
\i (01:20:09) mouse_pos 2261.59 130.03
\i (01:20:09) mouse_pos 2261.16 131.33
\i (01:20:09) pick grid 2249.04 154.70
\t (01:20:09) last pick:  2249.00 155.00
\i (01:20:09) setwindow cmgr
\i (01:20:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:09) No DRC errors detected.
\i (01:20:10) setwindow pcb
\i (01:20:10) mouse_pos 2204.46 185.00
\i (01:20:10) pick grid 2200.13 185.43
\t (01:20:10) last pick:  2200.00 185.00
\i (01:20:10) setwindow cmgr
\i (01:20:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:10) No DRC errors detected.
\t (01:20:10) Pick first element.
\i (01:20:11) setwindow pcb
\i (01:20:11) slide 
\t (01:20:11) Pick element to slide.
\i (01:20:12) pick grid 2228.27 89.35
\t (01:20:12) last pick:  2228.00 89.00
\t (01:20:12) last pick:  2227.00 89.35
\t (01:20:12) Waiting for the destination pick.
\i (01:20:13) pick grid 2249.91 82.86
\t (01:20:13) last pick:  2250.00 83.00
\t (01:20:13) No DRC errors detected.
\t (01:20:13) Pick another element to slide.
\i (01:20:14) prepopup 2230.00 77.23
\i (01:20:14) done 
\i (01:20:14) generaledit 
\i (01:20:14) roam start
\i (01:20:15) roam x 96
\i (01:20:15) roam y -112
\i (01:20:15) roam x 32
\i (01:20:15) roam y -64
\i (01:20:15) roam x 16
\i (01:20:15) roam y -32
\i (01:20:15) roam end
\i (01:20:15) slide 
\t (01:20:15) Pick element to slide.
\i (01:20:16) pick grid 2213.99 168.12
\t (01:20:16) last pick:  2214.00 168.00
\t (01:20:16) last pick:  2213.43 167.57
\t (01:20:16) Waiting for the destination pick.
\i (01:20:17) pick grid 2226.54 174.61
\t (01:20:17) last pick:  2227.00 175.00
\t (01:20:17) No DRC errors detected.
\t (01:20:17) Pick another element to slide.
\i (01:20:17) slide 
\t (01:20:18) Pick element to slide.
\i (01:20:18) pick grid 2202.74 155.57
\t (01:20:18) last pick:  2203.00 156.00
\t (01:20:18) last pick:  2201.00 150.00
\t (01:20:18) Waiting for the destination pick.
\i (01:20:19) pick grid 2222.65 152.10
\t (01:20:19) last pick:  2223.00 152.00
\t (01:20:19) No DRC errors detected.
\t (01:20:19) Pick another element to slide.
\i (01:20:19) slide 
\t (01:20:20) Pick element to slide.
\i (01:20:20) pick grid 2231.30 117.48
\t (01:20:20) last pick:  2231.00 117.00
\t (01:20:20) last pick:  2232.41 118.59
\t (01:20:20) Waiting for the destination pick.
\i (01:20:21) pick grid 2247.32 129.16
\t (01:20:21) last pick:  2247.00 129.00
\t (01:20:21) No DRC errors detected.
\t (01:20:21) Pick another element to slide.
\i (01:20:21) roam start
\i (01:20:21) roam y 16
\i (01:20:21) roam y 112
\i (01:20:21) roam end
\i (01:20:21) add connect 
\t (01:20:22) Pick first element.
\i (01:20:22) pick grid 2213.12 20.10
\t (01:20:22) last pick:  2213.00 20.00
\t (01:20:22) last pick:  2212.00 17.00
\i (01:20:22) setwindow cmgr
\i (01:20:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:22) Target Symbol Pin is defined on TOP.
\t (01:20:22) last pick:  2212.00 17.00
\i (01:20:23) setwindow pcb
\i (01:20:23) pick grid 2230.00 35.68
\t (01:20:23) last pick:  2230.00 36.00
\i (01:20:23) setwindow cmgr
\i (01:20:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:23) No DRC errors detected.
\t (01:20:23) last pick:  2230.50 35.50
\i (01:20:24) setwindow pcb
\i (01:20:24) zoom in 1 
\i (01:20:24) setwindow pcb
\i (01:20:24) zoom in 2224.38 128.30
\i (01:20:24) trapsize 108
\i (01:20:24) zoom in 1 
\i (01:20:24) setwindow pcb
\i (01:20:24) zoom in 2224.16 128.30
\i (01:20:24) trapsize 54
\i (01:20:24) zoom in 1 
\i (01:20:24) setwindow pcb
\i (01:20:24) zoom in 2223.40 128.30
\i (01:20:24) trapsize 27
\i (01:20:28) pick grid 2221.46 125.70
\t (01:20:28) last pick:  2221.00 126.00
\i (01:20:28) setwindow cmgr
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:28) No DRC errors detected.
\i (01:20:28) setwindow pcb
\i (01:20:28) pick grid dbl 2221.40 125.54
\t (01:20:28) last pick:  2221.00 126.00
\t (01:20:28) C_VIA_045_020MM used for drill.
\i (01:20:28) setwindow cmgr
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:20:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:28) DRC error(s) created.
\i (01:20:28) setwindow pcb
\i (01:20:28) mouse_pos 2221.40 125.54
\i (01:20:28) done 
\i (01:20:28) generaledit 
\i (01:20:29) zoom out 1 
\i (01:20:29) setwindow pcb
\i (01:20:29) zoom out 2219.94 122.83
\i (01:20:29) trapsize 54
\i (01:20:29) slide 
\t (01:20:29) Pick element to slide.
\i (01:20:30) pick grid 2222.22 127.60
\t (01:20:30) last pick:  2222.00 128.00
\t (01:20:30) last pick:  2222.22 125.75
\t (01:20:30) Waiting for the destination pick.
\i (01:20:31) pick grid 2218.33 125.55
\t (01:20:31) last pick:  2218.00 126.00
\t (01:20:31) No DRC errors detected.
\t (01:20:31) Pick another element to slide.
\i (01:20:31) slide 
\t (01:20:32) Pick element to slide.
\i (01:20:32) pick grid 2220.49 125.87
\t (01:20:32) last pick:  2220.00 126.00
\t (01:20:32) last pick:  2221.00 126.00
\t (01:20:32) Waiting for the destination pick.
\i (01:20:33) pick grid 2220.60 125.98
\t (01:20:33) last pick:  2221.00 126.00
\t (01:20:33) No DRC errors detected.
\t (01:20:33) Pick another element to slide.
\i (01:20:33) slide 
\t (01:20:33) Pick element to slide.
\i (01:20:34) pick grid 2218.87 120.89
\t (01:20:34) last pick:  2219.00 121.00
\t (01:20:34) last pick:  2221.00 126.00
\t (01:20:34) Waiting for the destination pick.
\t (01:20:34) Start slide location has pre-existing DRC errors.
\i (01:20:35) pick grid 2225.58 127.17
\t (01:20:35) last pick:  2226.00 127.00
\t (01:20:35) No DRC errors detected.
\t (01:20:35) Pick another element to slide.
\i (01:20:36) slide 
\t (01:20:36) Pick element to slide.
\i (01:20:37) pick grid 2226.77 115.38
\t (01:20:37) last pick:  2227.00 115.00
\t (01:20:37) last pick:  2229.19 117.81
\t (01:20:37) Waiting for the destination pick.
\i (01:20:38) pick grid 2228.50 118.73
\t (01:20:38) last pick:  2229.00 119.00
\t (01:20:38) No DRC errors detected.
\t (01:20:38) Pick another element to slide.
\i (01:20:38) slide 
\t (01:20:38) Pick element to slide.
\i (01:20:39) pick grid 2212.81 123.71
\t (01:20:39) last pick:  2213.00 124.00
\t (01:20:39) last pick:  2212.81 126.00
\t (01:20:39) Waiting for the destination pick.
\i (01:20:40) pick grid 2212.81 123.71
\t (01:20:40) last pick:  2213.00 124.00
\t (01:20:40) No DRC errors detected.
\t (01:20:40) Pick another element to slide.
\i (01:20:40) prepopup 2223.74 122.62
\i (01:20:40) done 
\i (01:20:41) generaledit 
\i (01:20:41) zoom out 1 
\i (01:20:41) setwindow pcb
\i (01:20:41) zoom out 2223.74 122.62
\i (01:20:41) trapsize 108
\i (01:20:41) zoom out 1 
\i (01:20:41) setwindow pcb
\i (01:20:41) zoom out 2223.73 122.63
\i (01:20:41) trapsize 216
\i (01:20:41) zoom out 1 
\i (01:20:41) setwindow pcb
\i (01:20:41) zoom out 2233.69 93.20
\i (01:20:41) trapsize 433
\i (01:20:41) zoom out 1 
\i (01:20:41) setwindow pcb
\i (01:20:41) zoom out 2233.68 93.20
\i (01:20:41) trapsize 866
\i (01:20:42) roam start
\i (01:20:42) roam x -96
\i (01:20:42) roam y 80
\i (01:20:42) roam x -48
\i (01:20:42) roam y 48
\i (01:20:42) roam end
\i (01:20:43) save 
\i (01:20:43) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:20:43) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:20:43) QtSignal "All Layers"
\i (01:20:44) fillin yes 
\i (01:20:44) generaledit 
\i (01:20:44) zoom in 1 
\i (01:20:44) setwindow pcb
\i (01:20:44) zoom in 2279.78 44.77
\i (01:20:44) trapsize 433
\i (01:20:44) zoom in 1 
\i (01:20:44) setwindow pcb
\i (01:20:44) zoom in 2279.78 44.77
\i (01:20:44) trapsize 216
\i (01:20:45) zoom in 1 
\i (01:20:45) setwindow pcb
\i (01:20:45) zoom in 2279.79 44.77
\i (01:20:45) trapsize 108
\i (01:20:45) slide 
\t (01:20:45) Pick element to slide.
\i (01:20:45) pick grid 2292.13 60.14
\t (01:20:45) last pick:  2292.00 60.00
\t (01:20:45) last pick:  2292.00 60.14
\t (01:20:45) Waiting for the destination pick.
\i (01:20:46) pick grid 2269.62 49.96
\t (01:20:46) last pick:  2270.00 50.00
\t (01:20:46) No DRC errors detected.
\t (01:20:46) Pick another element to slide.
\i (01:20:46) roam start
\i (01:20:46) roam y 112
\i (01:20:47) roam y 80
\i (01:20:47) roam end
\i (01:20:47) slide 
\t (01:20:47) Pick element to slide.
\i (01:20:47) pick grid 2264.65 24.00
\t (01:20:47) last pick:  2265.00 24.00
\t (01:20:47) last pick:  2263.82 24.82
\t (01:20:47) Waiting for the destination pick.
\i (01:20:48) pick grid 2265.51 21.40
\t (01:20:48) last pick:  2266.00 21.00
\t (01:20:48) No DRC errors detected.
\t (01:20:48) Pick another element to slide.
\i (01:20:48) done 
\i (01:20:48) generaledit 
\i (01:20:48) zoom out 1 
\i (01:20:48) setwindow pcb
\i (01:20:48) zoom out 2265.51 21.40
\i (01:20:48) trapsize 216
\i (01:20:49) zoom out 1 
\i (01:20:49) setwindow pcb
\i (01:20:49) zoom out 2265.51 21.40
\i (01:20:49) trapsize 433
\i (01:20:49) roam start
\i (01:20:49) roam x -48
\i (01:20:49) roam y -48
\i (01:20:49) roam x -64
\i (01:20:49) roam y -48
\i (01:20:50) roam x -48
\i (01:20:50) roam y -32
\i (01:20:50) roam end
\i (01:20:51) add connect 
\t (01:20:51) Pick first element.
\i (01:20:53) pick grid 2069.43 -63.43
\t (01:20:53) last pick:  2069.00 -63.00
\t (01:20:53) last pick:  2073.23 -75.98
\i (01:20:53) setwindow cmgr
\i (01:20:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:20:53) Target Via is defined from TOP to BOTTOM.
\t (01:20:53) last pick:  2073.23 -75.98
\i (01:20:54) setwindow pcb
\i (01:20:54) roam start
\i (01:20:54) roam x -112
\i (01:20:54) roam x -96
\i (01:20:54) roam x -80
\i (01:20:54) roam y 16
\i (01:20:54) roam x -80
\i (01:20:54) roam y 16
\i (01:20:54) roam x -64
\i (01:20:54) roam x -32
\i (01:20:54) roam y 16
\i (01:20:54) roam end
\i (01:20:55) mouse_pos 1939.58 -51.31
\i (01:20:55) mouse_pos 1955.17 -51.31
\i (01:21:01) zoom out 1 
\i (01:21:01) setwindow pcb
\i (01:21:01) zoom out 1993.25 -24.48
\i (01:21:01) trapsize 866
\i (01:21:09) zoom in 1 
\i (01:21:09) setwindow pcb
\i (01:21:09) zoom in 2090.20 -38.32
\i (01:21:09) trapsize 433
\i (01:21:09) zoom in 1 
\i (01:21:09) setwindow pcb
\i (01:21:09) zoom in 2090.21 -38.32
\i (01:21:09) trapsize 216
\i (01:21:10) pick grid 2073.33 -17.11
\t (01:21:10) last pick:  2073.00 -17.00
\i (01:21:10) setwindow cmgr
\i (01:21:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:10) No DRC errors detected.
\t (01:21:10) last pick:  2073.23 -17.23
\i (01:21:10) setwindow pcb
\i (01:21:10) pick grid dbl 2073.33 -17.11
\t (01:21:10) last pick:  2073.00 -17.00
\t (01:21:10) C_VIA_045_020MM used for drill.
\i (01:21:10) setwindow cmgr
\i (01:21:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:10) No DRC errors detected.
\i (01:21:12) setwindow pcb
\i (01:21:12) roam start
\i (01:21:12) roam x -112
\i (01:21:12) roam y 48
\i (01:21:12) roam x -96
\i (01:21:12) roam y 16
\i (01:21:12) roam x -208
\i (01:21:12) roam y 32
\i (01:21:12) roam x -80
\i (01:21:12) roam y 16
\i (01:21:12) roam x -80
\i (01:21:12) roam x -80
\i (01:21:12) roam x -16
\i (01:21:12) roam end
\i (01:21:12) zoom out 1 
\i (01:21:12) setwindow pcb
\i (01:21:12) zoom out 1631.86 -13.66
\i (01:21:12) trapsize 433
\i (01:21:16) pick grid 1686.40 -37.90
\t (01:21:16) last pick:  1686.00 -38.00
\i (01:21:16) setwindow cmgr
\i (01:21:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:16) No DRC errors detected.
\i (01:21:18) setwindow pcb
\i (01:21:18) pick grid 1566.94 -39.63
\t (01:21:18) last pick:  1567.00 -40.00
\i (01:21:18) setwindow cmgr
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:18) No DRC errors detected.
\t (01:21:18) last pick:  1569.00 -38.00
\i (01:21:18) setwindow pcb
\i (01:21:18) pick grid dbl 1566.08 -39.63
\t (01:21:18) last pick:  1566.00 -40.00
\t (01:21:18) C_VIA_045_020MM used for drill.
\i (01:21:18) setwindow cmgr
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:18) No DRC errors detected.
\i (01:21:19) setwindow pcb
\i (01:21:19) roam start
\i (01:21:19) roam x 16
\i (01:21:19) roam y -64
\i (01:21:19) roam x 16
\i (01:21:19) roam y -80
\i (01:21:19) roam y -32
\i (01:21:19) roam end
\i (01:21:20) pick grid 1589.89 128.74
\t (01:21:20) last pick:  1590.00 129.00
\i (01:21:20) setwindow cmgr
\i (01:21:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:20) No DRC errors detected.
\t (01:21:20) last pick:  1582.44 121.44
\i (01:21:20) setwindow pcb
\i (01:21:20) zoom in 1 
\i (01:21:20) setwindow pcb
\i (01:21:20) zoom in 1612.39 144.32
\i (01:21:20) trapsize 216
\i (01:21:20) zoom in 1 
\i (01:21:20) setwindow pcb
\i (01:21:20) zoom in 1612.39 144.32
\i (01:21:20) trapsize 108
\i (01:21:21) done 
\i (01:21:21) generaledit 
\i (01:21:21) slide 
\t (01:21:21) Pick element to slide.
\i (01:21:21) pick grid 1586.42 147.13
\t (01:21:21) last pick:  1586.00 147.00
\t (01:21:21) last pick:  1587.27 146.27
\t (01:21:21) Waiting for the destination pick.
\i (01:21:22) pick grid 1581.01 151.68
\t (01:21:22) last pick:  1581.00 152.00
\t (01:21:22) No DRC errors detected.
\t (01:21:22) Pick another element to slide.
\i (01:21:22) add connect 
\t (01:21:22) Pick first element.
\i (01:21:23) pick grid 1583.83 122.03
\t (01:21:23) last pick:  1584.00 122.00
\t (01:21:23) last pick:  1582.44 121.44
\i (01:21:23) setwindow cmgr
\i (01:21:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:23) Target Via is defined from TOP to BOTTOM.
\t (01:21:23) last pick:  1582.44 121.44
\i (01:21:24) setwindow pcb
\i (01:21:24) pick grid 1608.28 151.46
\t (01:21:24) last pick:  1608.00 151.00
\i (01:21:24) setwindow cmgr
\i (01:21:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:24) No DRC errors detected.
\t (01:21:24) last pick:  1608.00 150.43
\i (01:21:24) setwindow pcb
\i (01:21:24) pick grid dbl 1608.28 151.03
\t (01:21:24) last pick:  1608.00 151.00
\t (01:21:24) C_VIA_045_020MM used for drill.
\i (01:21:24) setwindow cmgr
\i (01:21:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:24) No DRC errors detected.
\i (01:21:24) setwindow pcb
\i (01:21:24) mouse_pos 1608.28 151.03
\i (01:21:25) done 
\i (01:21:25) generaledit 
\i (01:21:25) zoom in 1 
\i (01:21:25) setwindow pcb
\i (01:21:25) zoom in 1618.23 143.67
\i (01:21:25) trapsize 54
\i (01:21:26) add connect 
\t (01:21:26) Pick first element.
\i (01:21:26) pick grid 1631.22 149.41
\t (01:21:26) last pick:  1631.00 149.00
\t (01:21:26) last pick:  1631.00 150.00
\i (01:21:26) setwindow cmgr
\i (01:21:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:26) Target Via is defined from TOP to BOTTOM.
\t (01:21:26) last pick:  1631.00 150.00
\i (01:21:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:26) setwindow pcb
\i (01:21:26) mouse_pos 1619.42 149.41
\i (01:21:26) mouse_pos 1617.37 149.41
\i (01:21:26) mouse_pos 1616.39 149.41
\i (01:21:27) pick grid 1606.33 149.41
\t (01:21:27) last pick:  1606.00 149.00
\i (01:21:27) setwindow cmgr
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:27) No DRC errors detected.
\t (01:21:27) Pick first element.
\i (01:21:27) setwindow pcb
\i (01:21:27) add connect 
\t (01:21:27) Pick first element.
\i (01:21:28) pick grid 1597.57 161.53
\t (01:21:28) last pick:  1598.00 162.00
\t (01:21:28) last pick:  1596.50 160.50
\i (01:21:28) setwindow cmgr
\i (01:21:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:28) Target Symbol Pin is defined on TOP.
\t (01:21:28) last pick:  1596.50 160.50
\i (01:21:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:28) setwindow pcb
\i (01:21:28) mouse_pos 1602.54 155.58
\i (01:21:28) pick grid 1606.65 151.03
\t (01:21:28) last pick:  1607.00 151.00
\i (01:21:28) setwindow cmgr
\i (01:21:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:28) No DRC errors detected.
\t (01:21:28) Pick first element.
\i (01:21:29) setwindow pcb
\i (01:21:29) slide 
\t (01:21:29) Pick element to slide.
\i (01:21:29) pick grid 1590.21 168.34
\t (01:21:29) last pick:  1590.00 168.00
\t (01:21:29) last pick:  1589.43 167.57
\t (01:21:29) Waiting for the destination pick.
\i (01:21:30) pick grid 1590.21 168.34
\t (01:21:30) last pick:  1590.00 168.00
\t (01:21:30) No DRC errors detected.
\t (01:21:30) Pick another element to slide.
\i (01:21:30) zoom out 1 
\i (01:21:30) setwindow pcb
\i (01:21:30) zoom out 1610.87 153.63
\i (01:21:30) trapsize 108
\i (01:21:30) zoom out 1 
\i (01:21:30) setwindow pcb
\i (01:21:30) zoom out 1610.88 153.63
\i (01:21:30) trapsize 216
\i (01:21:30) prepopup 1610.88 153.63
\i (01:21:31) done 
\i (01:21:31) generaledit 
\i (01:21:31) zoom out 1 
\i (01:21:31) setwindow pcb
\i (01:21:31) zoom out 1610.88 153.63
\i (01:21:31) trapsize 433
\i (01:21:31) zoom out 1 
\i (01:21:31) setwindow pcb
\i (01:21:31) zoom out 1610.87 153.63
\i (01:21:31) trapsize 866
\i (01:21:31) save 
\i (01:21:31) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:21:31) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:21:31) QtSignal "All Layers"
\i (01:21:32) fillin yes 
\i (01:21:33) generaledit 
\i (01:21:34) zoom out 1 
\i (01:21:34) setwindow pcb
\i (01:21:34) zoom out 1745.91 -19.50
\i (01:21:34) trapsize 1731
\i (01:21:34) zoom out 1 
\i (01:21:34) setwindow pcb
\i (01:21:34) zoom out 1745.91 -19.50
\i (01:21:34) trapsize 3462
\i (01:21:35) zoom in 1 
\i (01:21:35) setwindow pcb
\i (01:21:35) zoom in 2223.13 278.26
\i (01:21:35) trapsize 1731
\i (01:21:35) zoom in 1 
\i (01:21:35) setwindow pcb
\i (01:21:35) zoom in 2223.13 278.26
\i (01:21:35) trapsize 866
\i (01:21:35) zoom in 1 
\i (01:21:35) setwindow pcb
\i (01:21:35) zoom in 2223.13 278.26
\i (01:21:35) trapsize 433
\i (01:21:36) add connect 
\t (01:21:36) Pick first element.
\i (01:21:37) pick grid 1889.87 98.22
\t (01:21:37) last pick:  1890.00 98.00
\t (01:21:37) last pick:  1884.25 75.98
\i (01:21:37) setwindow cmgr
\i (01:21:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:37) Target Via is defined from TOP to BOTTOM.
\t (01:21:37) last pick:  1884.25 75.98
\i (01:21:38) setwindow pcb
\i (01:21:38) pick grid 1910.65 295.58
\t (01:21:38) last pick:  1911.00 296.00
\i (01:21:38) setwindow cmgr
\i (01:21:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:38) No DRC errors detected.
\i (01:21:38) setwindow pcb
\i (01:21:38) mouse_pos 2121.85 296.44
\i (01:21:38) mouse_pos 2145.23 298.17
\i (01:21:38) mouse_pos 2142.63 299.91
\i (01:21:39) pick grid 2136.57 300.77
\t (01:21:39) last pick:  2137.00 301.00
\i (01:21:39) setwindow cmgr
\i (01:21:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:39) No DRC errors detected.
\t (01:21:39) Pick first element.
\i (01:21:39) setwindow pcb
\i (01:21:39) slide 
\t (01:21:39) Pick element to slide.
\i (01:21:39) pick grid 2091.56 297.31
\t (01:21:39) last pick:  2092.00 297.00
\t (01:21:39) last pick:  2091.56 296.00
\t (01:21:39) Waiting for the destination pick.
\i (01:21:40) pick grid dbl 2091.56 297.31
\t (01:21:40) last pick:  2092.00 297.00
\t (01:21:40) No DRC errors detected.
\t (01:21:40) Pick another element to slide.
\i (01:21:40) add connect 
\t (01:21:40) Pick first element.
\i (01:21:40) pick grid 1913.24 93.89
\t (01:21:40) last pick:  1913.00 94.00
\t (01:21:40) last pick:  1915.75 75.98
\i (01:21:40) setwindow cmgr
\i (01:21:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:40) Target Via is defined from TOP to BOTTOM.
\t (01:21:40) last pick:  1915.75 75.98
\i (01:21:41) setwindow pcb
\i (01:21:41) pick grid 1958.25 255.76
\t (01:21:41) last pick:  1958.00 256.00
\i (01:21:41) setwindow cmgr
\i (01:21:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:41) No DRC errors detected.
\i (01:21:41) setwindow pcb
\i (01:21:41) mouse_pos 2125.32 240.18
\i (01:21:42) mouse_pos 2145.23 240.18
\i (01:21:42) mouse_pos 2144.36 241.04
\i (01:21:42) mouse_pos 2142.63 242.78
\i (01:21:42) mouse_pos 2142.63 242.78
\i (01:21:42) mouse_pos 2141.76 242.78
\i (01:21:42) mouse_pos 2141.76 242.78
\i (01:21:42) mouse_pos 2139.17 242.78
\i (01:21:42) pick grid 2134.84 244.51
\t (01:21:42) last pick:  2135.00 245.00
\i (01:21:42) setwindow cmgr
\i (01:21:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:42) No DRC errors detected.
\t (01:21:42) Pick first element.
\i (01:21:43) setwindow pcb
\i (01:21:43) slide 
\t (01:21:43) Pick element to slide.
\i (01:21:43) pick grid 2062.99 256.63
\t (01:21:43) last pick:  2063.00 257.00
\t (01:21:43) last pick:  2062.99 256.00
\t (01:21:43) Waiting for the destination pick.
\i (01:21:44) pick grid 2062.99 254.03
\t (01:21:44) last pick:  2063.00 254.00
\t (01:21:44) No DRC errors detected.
\t (01:21:44) Pick another element to slide.
\i (01:21:44) add connect 
\t (01:21:44) Pick first element.
\i (01:21:45) pick grid 1948.73 91.29
\t (01:21:45) last pick:  1949.00 91.00
\t (01:21:45) last pick:  1947.24 75.98
\i (01:21:45) setwindow cmgr
\i (01:21:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:45) Target Via is defined from TOP to BOTTOM.
\t (01:21:45) last pick:  1947.24 75.98
\i (01:21:47) setwindow pcb
\i (01:21:47) zoom in 1 
\i (01:21:47) setwindow pcb
\i (01:21:47) zoom in 1959.99 221.14
\i (01:21:47) trapsize 216
\i (01:21:48) pick grid 1959.13 223.74
\t (01:21:48) last pick:  1959.00 224.00
\i (01:21:48) setwindow cmgr
\i (01:21:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:48) No DRC errors detected.
\i (01:21:48) setwindow pcb
\i (01:21:48) pick grid dbl 1959.13 223.74
\t (01:21:48) last pick:  1959.00 224.00
\t (01:21:48) C_VIA_045_020MM used for drill.
\i (01:21:48) setwindow cmgr
\i (01:21:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:48) No DRC errors detected.
\i (01:21:48) setwindow pcb
\i (01:21:48) roam start
\i (01:21:48) roam x 144
\i (01:21:49) roam x 16
\i (01:21:49) roam end
\i (01:21:49) mouse_pos 2260.30 247.54
\i (01:21:49) pick grid 2265.93 252.74
\t (01:21:49) last pick:  2266.00 253.00
\i (01:21:49) setwindow cmgr
\i (01:21:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:49) No DRC errors detected.
\t (01:21:49) Pick first element.
\i (01:21:50) setwindow pcb
\i (01:21:50) zoom in 1 
\i (01:21:50) setwindow pcb
\i (01:21:50) zoom in 1947.38 220.28
\i (01:21:50) trapsize 108
\i (01:21:50) slide 
\t (01:21:50) Pick element to slide.
\i (01:21:51) pick grid 1970.76 222.44
\t (01:21:51) last pick:  1971.00 222.00
\t (01:21:51) last pick:  1970.76 224.00
\t (01:21:51) Waiting for the destination pick.
\i (01:21:52) pick grid 1970.97 224.39
\t (01:21:52) last pick:  1971.00 224.00
\t (01:21:52) No DRC errors detected.
\t (01:21:52) Pick another element to slide.
\i (01:21:52) done 
\i (01:21:52) generaledit 
\i (01:21:52) zoom out 1 
\i (01:21:52) setwindow pcb
\i (01:21:52) zoom out 1971.19 224.82
\i (01:21:52) trapsize 216
\i (01:21:52) add connect 
\t (01:21:53) Pick first element.
\i (01:21:54) pick grid 1968.59 103.21
\t (01:21:54) last pick:  1969.00 103.00
\t (01:21:54) last pick:  1978.74 75.98
\i (01:21:54) setwindow cmgr
\i (01:21:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:54) Target Via is defined from TOP to BOTTOM.
\t (01:21:54) last pick:  1978.74 75.98
\i (01:21:57) setwindow pcb
\i (01:21:57) pick grid 2006.25 203.62
\t (01:21:57) last pick:  2006.00 204.00
\i (01:21:57) setwindow cmgr
\i (01:21:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:57) No DRC errors detected.
\i (01:21:58) setwindow pcb
\i (01:21:58) pick grid 2109.69 206.65
\t (01:21:58) last pick:  2110.00 207.00
\i (01:21:58) setwindow cmgr
\i (01:21:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:21:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:21:58) No DRC errors detected.
\t (01:21:58) last pick:  2107.00 204.00
\i (01:21:58) setwindow pcb
\i (01:21:58) done 
\i (01:21:58) generaledit 
\i (01:21:58) slide 
\t (01:21:58) Pick element to slide.
\i (01:21:58) pick grid 2119.21 222.66
\t (01:21:58) last pick:  2119.00 223.00
\t (01:21:58) last pick:  2119.21 224.00
\t (01:21:58) Waiting for the destination pick.
\i (01:21:59) pick grid 2119.21 222.66
\t (01:21:59) last pick:  2119.00 223.00
\t (01:21:59) No DRC errors detected.
\t (01:21:59) Pick another element to slide.
\i (01:22:01) slide 
\t (01:22:01) Pick element to slide.
\i (01:22:02) prepopup 2100.60 191.50
\i (01:22:02) done 
\i (01:22:03) generaledit 
\i (01:22:03) roam start
\i (01:22:04) roam x 32
\i (01:22:04) roam y -48
\i (01:22:04) roam end
\i (01:22:08) slide 
\t (01:22:08) Pick element to slide.
\i (01:22:09) pick grid 2129.16 195.39
\t (01:22:09) last pick:  2129.00 195.00
\t (01:22:09) last pick:  2136.22 199.78
\t (01:22:09) Waiting for the destination pick.
\i (01:22:10) pick grid 2136.08 172.45
\t (01:22:10) last pick:  2136.00 172.00
\t (01:22:10) No DRC errors detected.
\t (01:22:10) Pick another element to slide.
\i (01:22:11) slide 
\t (01:22:11) Pick element to slide.
\i (01:22:12) pick grid 2130.45 197.99
\t (01:22:12) last pick:  2130.00 198.00
\t (01:22:12) last pick:  2129.22 200.00
\t (01:22:12) Waiting for the destination pick.
\i (01:22:12) pick grid 2107.08 187.17
\t (01:22:12) last pick:  2107.00 187.00
\t (01:22:12) No DRC errors detected.
\t (01:22:12) Pick another element to slide.
\i (01:22:12) add connect 
\t (01:22:13) Pick first element.
\i (01:22:13) pick grid 2078.08 198.85
\t (01:22:13) last pick:  2078.00 199.00
\t (01:22:13) last pick:  2078.00 204.00
\i (01:22:13) setwindow cmgr
\i (01:22:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:13) Target Via is defined from TOP to BOTTOM.
\t (01:22:13) last pick:  2078.00 204.00
\i (01:22:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:13) setwindow pcb
\i (01:22:13) mouse_pos 2130.89 175.05
\i (01:22:14) mouse_pos 2129.59 175.91
\i (01:22:14) prepopup 2120.93 181.11
\i (01:22:15) done 
\i (01:22:15) generaledit 
\i (01:22:15) add connect 
\t (01:22:15) Pick first element.
\i (01:22:16) pick grid 2074.19 211.84
\t (01:22:16) last pick:  2074.00 212.00
\t (01:22:16) last pick:  2032.68 200.00
\i (01:22:16) setwindow cmgr
\i (01:22:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:16) Target Symbol Pin is defined on TOP.
\t (01:22:16) last pick:  2032.68 200.00
\i (01:22:16) setwindow pcb
\i (01:22:16) mouse_pos 2098.43 198.42
\i (01:22:17) mouse_pos 2114.87 187.17
\i (01:22:17) mouse_pos 2125.69 180.24
\i (01:22:17) pick grid 2133.05 175.48
\t (01:22:17) last pick:  2133.00 175.00
\i (01:22:17) setwindow cmgr
\i (01:22:17) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:17) No DRC errors detected.
\t (01:22:17) Pick first element.
\i (01:22:18) setwindow pcb
\i (01:22:18) done 
\i (01:22:18) generaledit 
\i (01:22:18) slide 
\t (01:22:18) Pick element to slide.
\i (01:22:19) pick grid 2142.57 194.53
\t (01:22:19) last pick:  2143.00 195.00
\t (01:22:19) last pick:  2140.16 196.94
\t (01:22:19) Waiting for the destination pick.
\i (01:22:20) pick grid 2147.77 188.47
\t (01:22:20) last pick:  2148.00 188.00
\t (01:22:20) No DRC errors detected.
\t (01:22:20) Pick another element to slide.
\i (01:22:21) pick grid 2170.27 200.15
\t (01:22:21) last pick:  2170.00 200.00
\t (01:22:21) last pick:  2170.27 200.00
\t (01:22:21) Waiting for the destination pick.
\i (01:22:21) pick grid 2165.94 196.26
\t (01:22:21) last pick:  2166.00 196.00
\t (01:22:21) No DRC errors detected.
\t (01:22:21) Pick another element to slide.
\i (01:22:21) add connect 
\t (01:22:22) Pick first element.
\i (01:22:22) pick grid 2110.54 203.61
\t (01:22:22) last pick:  2111.00 204.00
\t (01:22:22) last pick:  2107.00 204.00
\i (01:22:22) setwindow cmgr
\i (01:22:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:22) Target Via is defined from TOP to BOTTOM.
\t (01:22:22) last pick:  2107.00 204.00
\i (01:22:23) setwindow pcb
\i (01:22:23) pick grid 2132.62 202.75
\t (01:22:23) last pick:  2133.00 203.00
\i (01:22:23) setwindow cmgr
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:23) No DRC errors detected.
\t (01:22:23) last pick:  2133.00 204.00
\i (01:22:23) setwindow pcb
\i (01:22:23) pick grid dbl 2133.48 202.75
\t (01:22:23) last pick:  2133.00 203.00
\t (01:22:23) C_VIA_045_020MM used for drill.
\i (01:22:23) setwindow cmgr
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:23) No DRC errors detected.
\i (01:22:24) setwindow pcb
\i (01:22:24) mouse_pos 2258.13 195.82
\i (01:22:24) pick grid 2263.76 197.99
\t (01:22:24) last pick:  2264.00 198.00
\i (01:22:24) setwindow cmgr
\i (01:22:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:24) No DRC errors detected.
\t (01:22:24) Pick first element.
\i (01:22:24) setwindow pcb
\i (01:22:24) slide 
\t (01:22:25) Pick element to slide.
\i (01:22:26) pick grid 2252.07 230.88
\t (01:22:26) last pick:  2252.00 231.00
\t (01:22:26) last pick:  2250.97 231.97
\t (01:22:26) Waiting for the destination pick.
\i (01:22:26) pick grid 2144.30 231.31
\t (01:22:26) last pick:  2144.00 231.00
\t (01:22:26) No DRC errors detected.
\t (01:22:26) Pick another element to slide.
\i (01:22:27) pick grid 2160.32 210.97
\t (01:22:27) last pick:  2160.00 211.00
\t (01:22:27) last pick:  2160.32 208.00
\t (01:22:27) Waiting for the destination pick.
\i (01:22:28) pick grid 2183.26 217.90
\t (01:22:28) last pick:  2183.00 218.00
\t (01:22:28) No DRC errors detected.
\t (01:22:28) Pick another element to slide.
\i (01:22:29) pick grid 2136.51 207.51
\t (01:22:29) last pick:  2137.00 208.00
\t (01:22:29) last pick:  2136.51 207.51
\t (01:22:29) Waiting for the destination pick.
\i (01:22:29) pick grid 2142.57 207.94
\t (01:22:29) last pick:  2143.00 208.00
\t (01:22:29) No DRC errors detected.
\t (01:22:29) Pick another element to slide.
\i (01:22:29) prepopup 2143.87 207.51
\i (01:22:30) roam start
\i (01:22:30) roam x 32
\i (01:22:30) roam y 48
\i (01:22:30) roam x 48
\i (01:22:30) roam y 48
\i (01:22:30) roam end
\i (01:22:30) slide 
\t (01:22:31) Pick element to slide.
\i (01:22:31) pick grid 2172.44 173.32
\t (01:22:31) last pick:  2172.00 173.00
\t (01:22:31) last pick:  2164.87 170.31
\t (01:22:31) Waiting for the destination pick.
\i (01:22:33) pick grid 2197.54 156.87
\t (01:22:33) last pick:  2198.00 157.00
\t (01:22:33) No DRC errors detected.
\t (01:22:33) Pick another element to slide.
\i (01:22:33) slide 
\t (01:22:33) Pick element to slide.
\i (01:22:33) pick grid 2168.55 193.66
\t (01:22:33) last pick:  2169.00 194.00
\t (01:22:33) last pick:  2168.55 196.00
\t (01:22:33) Waiting for the destination pick.
\i (01:22:34) pick grid 2175.90 181.11
\t (01:22:34) last pick:  2176.00 181.00
\t (01:22:34) No DRC errors detected.
\t (01:22:34) Pick another element to slide.
\i (01:22:36) pick grid 2213.12 177.64
\t (01:22:36) last pick:  2213.00 178.00
\t (01:22:36) last pick:  2211.74 176.26
\t (01:22:36) Waiting for the destination pick.
\i (01:22:36) pick grid 2227.84 177.64
\t (01:22:36) last pick:  2228.00 178.00
\t (01:22:36) No DRC errors detected.
\t (01:22:36) Pick another element to slide.
\i (01:22:37) pick grid 2191.05 217.46
\t (01:22:37) last pick:  2191.00 217.00
\t (01:22:37) last pick:  2191.05 218.00
\t (01:22:37) Waiting for the destination pick.
\i (01:22:38) pick grid 2188.02 206.21
\t (01:22:38) last pick:  2188.00 206.00
\t (01:22:38) No DRC errors detected.
\t (01:22:38) Pick another element to slide.
\i (01:22:38) prepopup 2155.13 197.12
\i (01:22:38) done 
\i (01:22:38) generaledit 
\i (01:22:39) zoom out 1 
\i (01:22:39) setwindow pcb
\i (01:22:39) zoom out 2155.13 197.12
\i (01:22:39) trapsize 433
\i (01:22:39) add connect 
\t (01:22:39) Pick first element.
\i (01:22:40) pick grid 2011.44 56.89
\t (01:22:40) last pick:  2011.00 57.00
\t (01:22:40) last pick:  2010.24 75.98
\i (01:22:40) setwindow cmgr
\i (01:22:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:40) Target Via is defined from TOP to BOTTOM.
\t (01:22:40) last pick:  2010.24 75.98
\i (01:22:42) setwindow pcb
\i (01:22:42) zoom out 1 
\i (01:22:42) setwindow pcb
\i (01:22:42) zoom out 2038.27 159.04
\i (01:22:42) trapsize 866
\i (01:22:43) zoom in 1 
\i (01:22:43) setwindow pcb
\i (01:22:43) zoom in 2038.27 159.03
\i (01:22:43) trapsize 433
\i (01:22:51) pick grid 2027.88 171.15
\t (01:22:51) last pick:  2028.00 171.00
\i (01:22:51) setwindow cmgr
\i (01:22:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:22:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:22:51) No DRC errors detected.
\i (01:22:52) setwindow pcb
\i (01:22:52) done 
\i (01:22:52) generaledit 
\i (01:22:52) zoom out 1 
\i (01:22:52) setwindow pcb
\i (01:22:52) zoom out 2027.88 171.15
\i (01:22:52) trapsize 866
\i (01:22:56) done 
\i (01:22:56) generaledit 
\i (01:22:57) zoom in 1 
\i (01:22:57) setwindow pcb
\i (01:22:57) zoom in 1733.58 89.79
\i (01:22:57) trapsize 433
\i (01:22:57) roam start
\i (01:22:57) roam x -80
\i (01:22:57) roam y -80
\i (01:22:57) roam x -96
\i (01:22:57) roam y -80
\i (01:22:58) roam x -112
\i (01:22:58) roam y -80
\i (01:22:58) roam x -48
\i (01:22:58) roam y -32
\i (01:22:58) roam end
\i (01:22:58) roam start
\i (01:22:58) roam x -32
\i (01:22:58) roam y 64
\i (01:22:59) roam x -48
\i (01:22:59) roam y 48
\i (01:22:59) roam end
\i (01:23:00) prepopup 1627.10 448.15
\i (01:23:00) pick grid 1584.69 458.53
\t (01:23:00) last pick:  1585.00 459.00
\i (01:23:01) delete 
\i (01:23:02) pick grid 1621.04 382.36
\t (01:23:02) last pick:  1621.00 382.00
\t (01:23:02) Horizontal Line Segment "Dq1, Etch/Bottom"
\i (01:23:02) setwindow cmgr
\i (01:23:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:02) setwindow pcb
\i (01:23:02) pick grid 1617.58 355.52
\t (01:23:02) last pick:  1618.00 356.00
\t (01:23:02) Horizontal Line Segment "Dq0, Etch/Bottom"
\i (01:23:02) setwindow cmgr
\i (01:23:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:03) setwindow pcb
\i (01:23:03) roam start
\i (01:23:03) roam x -448
\i (01:23:03) roam y 160
\i (01:23:03) roam x -224
\i (01:23:03) roam y 80
\i (01:23:03) roam x -128
\i (01:23:03) roam y 32
\i (01:23:03) roam x -64
\i (01:23:03) roam y 32
\i (01:23:03) roam x -32
\i (01:23:03) roam end
\i (01:23:03) roam start
\i (01:23:03) roam x 48
\i (01:23:03) roam y -112
\i (01:23:03) roam x 48
\i (01:23:03) roam y -96
\i (01:23:03) roam x 32
\i (01:23:03) roam y -80
\i (01:23:03) roam end
\i (01:23:04) drag_start grid 955.39 381.49
\i (01:23:04) drag_stop 1003.86 317.44
\i (01:23:04) setwindow cmgr
\i (01:23:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:05) setwindow pcb
\i (01:23:05) pick grid 1014.25 329.56
\t (01:23:05) last pick:  1014.00 330.00
\i (01:23:05) zoom in 1 
\i (01:23:05) setwindow pcb
\i (01:23:05) zoom in 922.50 282.81
\i (01:23:05) trapsize 216
\i (01:23:05) zoom in 1 
\i (01:23:05) setwindow pcb
\i (01:23:05) zoom in 918.61 278.92
\i (01:23:05) trapsize 108
\i (01:23:06) pick grid 902.81 289.10
\t (01:23:06) last pick:  903.00 289.00
\t (01:23:06) Vertical Line Segment "Dq1, Etch/Bottom"
\i (01:23:06) setwindow cmgr
\i (01:23:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:06) setwindow pcb
\i (01:23:06) pick grid 916.01 268.54
\t (01:23:06) last pick:  916.00 269.00
\t (01:23:06) Odd-angle Line Segment "Dq1, Etch/Bottom"
\i (01:23:06) setwindow cmgr
\i (01:23:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:06) setwindow pcb
\i (01:23:06) prepopup 915.36 277.63
\i (01:23:07) done 
\i (01:23:07) generaledit 
\i (01:23:07) zoom out 1 
\i (01:23:07) setwindow pcb
\i (01:23:07) zoom out 915.36 277.63
\i (01:23:07) trapsize 216
\i (01:23:07) zoom out 1 
\i (01:23:07) setwindow pcb
\i (01:23:07) zoom out 915.37 277.62
\i (01:23:07) trapsize 433
\i (01:23:07) roam start
\i (01:23:08) roam x 64
\i (01:23:08) roam end
\i (01:23:08) zoom in 1 
\i (01:23:08) setwindow pcb
\i (01:23:08) zoom in 997.81 277.63
\i (01:23:08) trapsize 216
\i (01:23:09) add connect 
\t (01:23:09) Pick first element.
\i (01:23:09) pick grid 935.49 300.57
\t (01:23:09) last pick:  935.00 301.00
\t (01:23:09) last pick:  931.00 300.00
\i (01:23:09) setwindow cmgr
\i (01:23:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:09) Target Odd-angle Line Segment is defined on BOTTOM.
\t (01:23:09) last pick:  931.00 300.00
\i (01:23:13) setwindow form.mini
\i (01:23:13) FORM mini active_subclass TOP 
\i (01:23:13) setwindow pcb
\i (01:23:13) mouse_pos 1100.82 312.69
\i (01:23:13) mouse_pos 1071.82 297.98
\i (01:23:14) roam start
\i (01:23:14) roam x 112
\i (01:23:14) roam x 144
\i (01:23:14) roam x 128
\i (01:23:14) roam x 80
\i (01:23:14) roam x 16
\i (01:23:14) roam end
\i (01:23:16) pick grid 1189.54 266.38
\t (01:23:16) last pick:  1190.00 266.00
\i (01:23:16) setwindow cmgr
\i (01:23:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:16) No DRC errors detected.
\t (01:23:16) last pick:  1190.00 274.25
\i (01:23:16) setwindow pcb
\i (01:23:16) zoom out 1 
\i (01:23:16) setwindow pcb
\i (01:23:16) zoom out 1191.71 266.38
\i (01:23:16) trapsize 433
\i (01:23:17) mouse_pos 1191.70 283.70
\i (01:23:17) mouse_pos 1163.14 288.02
\i (01:23:17) mouse_pos 1073.11 314.86
\i (01:23:17) mouse_pos 939.81 301.01
\i (01:23:17) mouse_pos 929.42 289.75
\i (01:23:17) mouse_pos 927.69 292.35
\i (01:23:18) mouse_pos 928.56 294.08
\i (01:23:18) mouse_pos 928.56 294.95
\i (01:23:18) mouse_pos 929.42 295.81
\i (01:23:18) pick grid 932.02 297.55
\t (01:23:18) last pick:  932.00 298.00
\i (01:23:18) setwindow cmgr
\i (01:23:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:18) No DRC errors detected.
\t (01:23:18) Pick first element.
\i (01:23:19) setwindow pcb
\i (01:23:19) pick grid 937.21 298.41
\t (01:23:19) last pick:  937.00 298.00
\t (01:23:19) Pick first element.
\t (01:23:19) last pick:  931.00 300.00
\i (01:23:19) setwindow cmgr
\i (01:23:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:19) Target Odd-angle Line Segment is defined on BOTTOM.
\t (01:23:19) last pick:  931.00 300.00
\i (01:23:19) setwindow pcb
\i (01:23:19) mouse_pos 1145.82 307.07
\i (01:23:19) mouse_pos 1177.85 307.07
\i (01:23:20) mouse_pos 1189.10 319.19
\i (01:23:21) pick grid 1195.16 326.98
\t (01:23:21) last pick:  1195.00 327.00
\i (01:23:21) setwindow cmgr
\i (01:23:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:21) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:21) No DRC errors detected.
\i (01:23:21) setwindow pcb
\i (01:23:21) roam start
\i (01:23:21) roam x 80
\i (01:23:21) roam y -16
\i (01:23:21) roam x 96
\i (01:23:21) roam y -16
\i (01:23:21) roam x 16
\i (01:23:21) roam end
\i (01:23:25) pick grid 1653.93 313.97
\t (01:23:25) last pick:  1654.00 314.00
\i (01:23:25) setwindow cmgr
\i (01:23:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:25) No DRC errors detected.
\i (01:23:25) setwindow pcb
\i (01:23:25) mouse_pos 1464.37 305.32
\i (01:23:25) mouse_pos 1408.10 299.26
\i (01:23:25) mouse_pos 1260.08 288.87
\i (01:23:25) mouse_pos 1172.66 293.20
\i (01:23:25) mouse_pos 1073.11 285.41
\i (01:23:26) mouse_pos 937.21 247.32
\i (01:23:26) pick grid 935.48 247.32
\t (01:23:26) last pick:  935.00 247.00
\i (01:23:26) setwindow cmgr
\i (01:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:26) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:26) No DRC errors detected.
\t (01:23:26) last pick:  1552.00 212.00
\i (01:23:27) setwindow pcb
\i (01:23:27) prepopup 1104.27 275.02
\i (01:23:28) prepopup 1267.01 262.04
\i (01:23:30) done 
\i (01:23:30) generaledit 
\i (01:23:31) pick grid 935.48 242.13
\t (01:23:31) last pick:  935.00 242.00
\i (01:23:31) setwindow cmgr
\i (01:23:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:32) setwindow pcb
\i (01:23:32) pick grid 999.53 277.62
\t (01:23:32) last pick:  1000.00 278.00
\i (01:23:33) pick grid 926.82 250.78
\t (01:23:33) last pick:  927.00 251.00
\i (01:23:33) setwindow cmgr
\i (01:23:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:33) setwindow pcb
\i (01:23:33) pick grid 987.42 277.62
\t (01:23:33) last pick:  987.00 278.00
\e (01:23:34) Command not found: twdwdww
\i (01:23:35) add connect 
\t (01:23:35) Pick first element.
\i (01:23:36) pick grid 928.55 253.38
\t (01:23:36) last pick:  929.00 253.00
\t (01:23:36) last pick:  931.00 250.00
\i (01:23:36) setwindow cmgr
\i (01:23:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:36) Target Odd-angle Line Segment is defined on BOTTOM.
\t (01:23:36) last pick:  931.00 250.00
\i (01:23:37) setwindow pcb
\i (01:23:37) pick grid 1162.27 266.36
\t (01:23:37) last pick:  1162.00 266.00
\i (01:23:37) setwindow cmgr
\i (01:23:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:37) No DRC errors detected.
\t (01:23:37) last pick:  1162.00 274.25
\i (01:23:39) setwindow pcb
\i (01:23:39) pick grid 1302.50 297.53
\t (01:23:39) last pick:  1303.00 298.00
\i (01:23:39) setwindow cmgr
\i (01:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:39) No DRC errors detected.
\i (01:23:39) setwindow pcb
\i (01:23:39) done 
\i (01:23:39) generaledit 
\i (01:23:39) add connect 
\t (01:23:40) Pick first element.
\i (01:23:40) pick grid 1193.43 242.13
\t (01:23:40) last pick:  1193.00 242.00
\t (01:23:40) last pick:  1167.32 250.00
\i (01:23:40) setwindow cmgr
\i (01:23:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:40) Target Symbol Pin is defined on BOTTOM.
\t (01:23:40) last pick:  1167.32 250.00
\i (01:23:40) setwindow pcb
\i (01:23:40) mouse_pos 1283.45 268.10
\i (01:23:40) mouse_pos 1289.51 269.83
\i (01:23:41) pick grid 1315.48 277.62
\t (01:23:41) last pick:  1315.00 278.00
\i (01:23:41) setwindow cmgr
\i (01:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:41) No DRC errors detected.
\i (01:23:41) setwindow pcb
\i (01:23:41) mouse_pos 1283.45 254.25
\i (01:23:41) add connect 
\t (01:23:41) Pick first element.
\i (01:23:41) pick grid 1193.43 200.58
\t (01:23:41) last pick:  1193.00 201.00
\t (01:23:41) last pick:  1167.32 200.00
\i (01:23:41) setwindow cmgr
\i (01:23:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:41) Target Symbol Pin is defined on BOTTOM.
\t (01:23:41) last pick:  1167.32 200.00
\i (01:23:43) setwindow pcb
\i (01:23:43) pick grid 1256.62 226.55
\t (01:23:43) last pick:  1257.00 227.00
\i (01:23:43) setwindow cmgr
\i (01:23:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:43) No DRC errors detected.
\i (01:23:44) setwindow pcb
\i (01:23:44) pick grid 1327.60 258.57
\t (01:23:44) last pick:  1328.00 259.00
\i (01:23:44) setwindow cmgr
\i (01:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:44) No DRC errors detected.
\i (01:23:44) setwindow pcb
\i (01:23:44) done 
\i (01:23:44) generaledit 
\i (01:23:44) add connect 
\t (01:23:44) Pick first element.
\i (01:23:45) pick grid 1553.52 210.10
\t (01:23:45) last pick:  1554.00 210.00
\t (01:23:45) last pick:  1552.00 212.00
\i (01:23:45) setwindow cmgr
\i (01:23:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:45) Target Odd-angle Line Segment is defined on BOTTOM.
\t (01:23:45) last pick:  1552.00 212.00
\i (01:23:46) setwindow pcb
\i (01:23:46) mouse_pos 1641.82 314.84
\i (01:23:46) mouse_pos 1642.68 316.57
\i (01:23:46) pick grid 1647.01 328.69
\t (01:23:46) last pick:  1647.00 329.00
\i (01:23:46) setwindow cmgr
\i (01:23:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:46) No DRC errors detected.
\t (01:23:46) last pick:  1641.00 327.00
\i (01:23:47) setwindow pcb
\i (01:23:47) pick grid 1278.26 320.90
\t (01:23:47) last pick:  1278.00 321.00
\i (01:23:47) setwindow cmgr
\i (01:23:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:47) No DRC errors detected.
\t (01:23:47) last pick:  1278.00 327.00
\i (01:23:50) setwindow pcb
\i (01:23:50) pick grid 1318.08 364.18
\t (01:23:50) last pick:  1318.00 364.00
\i (01:23:50) setwindow cmgr
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:50) No DRC errors detected.
\i (01:23:50) setwindow pcb
\i (01:23:50) pick grid 1608.92 371.10
\t (01:23:50) last pick:  1609.00 371.00
\i (01:23:50) setwindow cmgr
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:50) No DRC errors detected.
\i (01:23:50) setwindow pcb
\i (01:23:50) mouse_pos 1608.92 371.10
\i (01:23:51) pick grid 1608.92 365.04
\t (01:23:51) last pick:  1609.00 365.00
\i (01:23:51) setwindow cmgr
\i (01:23:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:51) No DRC errors detected.
\t (01:23:51) last pick:  1602.00 364.00
\i (01:23:52) setwindow pcb
\i (01:23:52) done 
\i (01:23:52) generaledit 
\i (01:23:52) add connect 
\t (01:23:52) Pick first element.
\i (01:23:52) pick grid 1300.77 300.12
\t (01:23:52) last pick:  1301.00 300.00
\t (01:23:52) last pick:  1303.00 298.00
\i (01:23:52) setwindow cmgr
\i (01:23:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:52) Target Odd-angle Line Segment is defined on BOTTOM.
\t (01:23:52) last pick:  1303.00 298.00
\i (01:23:53) setwindow pcb
\i (01:23:53) pick grid 1350.97 346.87
\t (01:23:53) last pick:  1351.00 347.00
\i (01:23:53) setwindow cmgr
\i (01:23:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:53) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:53) No DRC errors detected.
\t (01:23:53) last pick:  1351.50 346.50
\i (01:23:54) setwindow pcb
\i (01:23:54) pick grid 1608.06 346.87
\t (01:23:54) last pick:  1608.00 347.00
\i (01:23:54) setwindow cmgr
\i (01:23:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:54) No DRC errors detected.
\i (01:23:54) setwindow pcb
\i (01:23:54) done 
\i (01:23:54) generaledit 
\i (01:23:55) add connect 
\t (01:23:55) Pick first element.
\i (01:23:55) pick grid 1316.35 274.15
\t (01:23:55) last pick:  1316.00 274.00
\t (01:23:55) last pick:  1315.00 278.00
\i (01:23:55) setwindow cmgr
\i (01:23:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:55) Target Symbol Pin is defined on BOTTOM.
\t (01:23:55) last pick:  1315.00 278.00
\i (01:23:56) setwindow pcb
\i (01:23:56) pick grid 1365.69 328.69
\t (01:23:56) last pick:  1366.00 329.00
\i (01:23:56) setwindow cmgr
\i (01:23:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:56) No DRC errors detected.
\i (01:23:57) setwindow pcb
\i (01:23:57) pick grid 1595.07 329.55
\t (01:23:57) last pick:  1595.00 330.00
\i (01:23:57) setwindow cmgr
\i (01:23:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:57) No DRC errors detected.
\t (01:23:57) last pick:  1594.00 329.00
\i (01:23:57) setwindow pcb
\i (01:23:57) done 
\i (01:23:57) generaledit 
\i (01:23:58) add connect 
\t (01:23:58) Pick first element.
\i (01:23:58) pick grid 1324.14 257.71
\t (01:23:58) last pick:  1324.00 258.00
\t (01:23:58) last pick:  1328.00 259.00
\i (01:23:58) setwindow cmgr
\i (01:23:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:58) Target Symbol Pin is defined on BOTTOM.
\t (01:23:58) last pick:  1328.00 259.00
\i (01:23:59) setwindow pcb
\i (01:23:59) pick grid 1347.51 274.15
\t (01:23:59) last pick:  1348.00 274.00
\i (01:23:59) setwindow cmgr
\i (01:23:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:23:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:23:59) No DRC errors detected.
\t (01:23:59) last pick:  1345.50 276.50
\i (01:23:59) setwindow pcb
\i (01:23:59) done 
\i (01:23:59) generaledit 
\i (01:23:59) zoom out 1 
\i (01:23:59) setwindow pcb
\i (01:23:59) zoom out 1348.37 274.15
\i (01:23:59) trapsize 866
\i (01:23:59) zoom out 1 
\i (01:23:59) setwindow pcb
\i (01:23:59) zoom out 1348.38 274.16
\i (01:23:59) trapsize 1731
\i (01:24:00) zoom in 1 
\i (01:24:00) setwindow pcb
\i (01:24:00) zoom in 1362.23 294.93
\i (01:24:00) trapsize 866
\i (01:24:00) zoom in 1 
\i (01:24:00) setwindow pcb
\i (01:24:00) zoom in 1362.23 294.94
\i (01:24:00) trapsize 433
\i (01:24:00) zoom in 1 
\i (01:24:00) setwindow pcb
\i (01:24:00) zoom in 1362.24 294.94
\i (01:24:00) trapsize 216
\i (01:24:00) slide 
\t (01:24:00) Pick element to slide.
\i (01:24:01) pick grid 1424.13 364.63
\t (01:24:01) last pick:  1424.00 365.00
\t (01:24:01) last pick:  1424.13 364.00
\t (01:24:01) Waiting for the destination pick.
\i (01:24:01) pick grid 1428.02 382.80
\t (01:24:01) last pick:  1428.00 383.00
\t (01:24:01) No DRC errors detected.
\t (01:24:01) Pick another element to slide.
\i (01:24:02) pick grid 1416.34 346.01
\t (01:24:02) last pick:  1416.00 346.00
\t (01:24:02) last pick:  1416.34 347.00
\t (01:24:02) Waiting for the destination pick.
\i (01:24:02) pick grid 1423.26 361.60
\t (01:24:02) last pick:  1423.00 362.00
\t (01:24:02) No DRC errors detected.
\t (01:24:02) Pick another element to slide.
\i (01:24:02) pick grid 1414.18 326.54
\t (01:24:02) last pick:  1414.00 327.00
\t (01:24:02) last pick:  1414.18 329.00
\t (01:24:02) Waiting for the destination pick.
\i (01:24:03) pick grid 1421.53 340.82
\t (01:24:03) last pick:  1422.00 341.00
\t (01:24:03) No DRC errors detected.
\t (01:24:03) Pick another element to slide.
\i (01:24:03) slide 
\t (01:24:03) Pick element to slide.
\i (01:24:04) pick grid 1305.97 356.40
\t (01:24:04) last pick:  1306.00 356.00
\t (01:24:04) last pick:  1308.18 354.18
\t (01:24:04) Waiting for the destination pick.
\i (01:24:04) pick grid 1280.44 356.40
\t (01:24:04) last pick:  1280.00 356.00
\t (01:24:04) No DRC errors detected.
\t (01:24:04) Pick another element to slide.
\i (01:24:05) pick grid 1333.24 338.66
\t (01:24:05) last pick:  1333.00 339.00
\t (01:24:05) Pick element to slide.
\i (01:24:05) pick grid 1339.30 333.46
\t (01:24:05) last pick:  1339.00 333.00
\t (01:24:05) last pick:  1338.88 333.88
\t (01:24:05) Waiting for the destination pick.
\i (01:24:06) pick grid 1312.47 332.17
\t (01:24:06) last pick:  1312.00 332.00
\t (01:24:06) No DRC errors detected.
\t (01:24:06) Pick another element to slide.
\i (01:24:06) pick grid 1349.69 317.02
\t (01:24:06) last pick:  1350.00 317.00
\t (01:24:06) last pick:  1351.85 314.85
\t (01:24:06) Waiting for the destination pick.
\i (01:24:07) pick grid 1325.45 310.53
\t (01:24:07) last pick:  1325.00 311.00
\t (01:24:07) No DRC errors detected.
\t (01:24:07) Pick another element to slide.
\i (01:24:08) slide 
\t (01:24:08) Pick element to slide.
\i (01:24:08) pick grid 1338.00 272.87
\t (01:24:08) last pick:  1338.00 273.00
\t (01:24:08) last pick:  1339.93 270.93
\t (01:24:08) Waiting for the destination pick.
\i (01:24:09) pick grid 1328.05 269.41
\t (01:24:09) last pick:  1328.00 269.00
\t (01:24:09) No DRC errors detected.
\t (01:24:09) Pick another element to slide.
\i (01:24:09) add connect 
\t (01:24:09) Pick first element.
\i (01:24:10) pick grid 1339.73 284.99
\t (01:24:10) last pick:  1340.00 285.00
\t (01:24:10) last pick:  1340.50 281.50
\i (01:24:10) setwindow cmgr
\i (01:24:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:10) Target Symbol Pin is defined on BOTTOM.
\t (01:24:10) last pick:  1340.50 281.50
\i (01:24:10) setwindow pcb
\i (01:24:10) pick grid 1385.18 325.67
\t (01:24:10) last pick:  1385.00 326.00
\i (01:24:10) setwindow cmgr
\i (01:24:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:10) No DRC errors detected.
\t (01:24:10) last pick:  1381.07 326.00
\i (01:24:11) setwindow pcb
\i (01:24:11) roam start
\i (01:24:11) roam x 144
\i (01:24:11) roam x 128
\i (01:24:11) roam x 64
\i (01:24:11) roam end
\i (01:24:12) pick grid 1591.61 322.21
\t (01:24:12) last pick:  1592.00 322.00
\i (01:24:12) setwindow cmgr
\i (01:24:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:12) No DRC errors detected.
\i (01:24:12) setwindow pcb
\i (01:24:12) mouse_pos 1591.61 322.21
\i (01:24:12) done 
\i (01:24:12) generaledit 
\i (01:24:12) slide 
\t (01:24:12) Pick element to slide.
\i (01:24:12) pick grid 1525.39 340.39
\t (01:24:12) last pick:  1525.00 340.00
\t (01:24:12) last pick:  1525.39 341.00
\t (01:24:12) Waiting for the destination pick.
\i (01:24:13) pick grid 1527.56 345.58
\t (01:24:13) last pick:  1528.00 346.00
\t (01:24:13) No DRC errors detected.
\t (01:24:13) Pick another element to slide.
\i (01:24:13) pick grid 1526.26 379.34
\t (01:24:13) last pick:  1526.00 379.00
\t (01:24:13) last pick:  1526.26 383.00
\t (01:24:13) Waiting for the destination pick.
\i (01:24:14) pick grid 1535.35 391.89
\t (01:24:14) last pick:  1535.00 392.00
\t (01:24:14) No DRC errors detected.
\t (01:24:14) Pick another element to slide.
\i (01:24:14) pick grid 1520.63 362.89
\t (01:24:14) last pick:  1521.00 363.00
\t (01:24:14) last pick:  1520.63 362.00
\t (01:24:14) Waiting for the destination pick.
\i (01:24:15) pick grid 1523.23 369.82
\t (01:24:15) last pick:  1523.00 370.00
\t (01:24:15) No DRC errors detected.
\t (01:24:15) Pick another element to slide.
\i (01:24:15) pick grid 1520.63 345.58
\t (01:24:15) last pick:  1521.00 346.00
\t (01:24:15) last pick:  1520.63 346.00
\t (01:24:15) Waiting for the destination pick.
\i (01:24:16) pick grid 1521.93 349.91
\t (01:24:16) last pick:  1522.00 350.00
\t (01:24:16) No DRC errors detected.
\t (01:24:16) Pick another element to slide.
\i (01:24:16) pick grid 1327.17 265.08
\t (01:24:16) last pick:  1327.00 265.00
\t (01:24:16) last pick:  1325.62 266.62
\t (01:24:16) Waiting for the destination pick.
\i (01:24:17) pick grid 1314.18 268.11
\t (01:24:17) last pick:  1314.00 268.00
\t (01:24:17) No DRC errors detected.
\t (01:24:17) Pick another element to slide.
\i (01:24:18) pick grid 1476.05 328.27
\t (01:24:18) last pick:  1476.00 328.00
\t (01:24:18) last pick:  1476.05 326.00
\t (01:24:18) Waiting for the destination pick.
\i (01:24:18) pick grid 1478.22 329.57
\t (01:24:18) last pick:  1478.00 330.00
\t (01:24:18) No DRC errors detected.
\t (01:24:18) Pick another element to slide.
\i (01:24:20) pick grid 1590.75 319.61
\t (01:24:20) last pick:  1591.00 320.00
\t (01:24:20) last pick:  1592.00 322.00
\t (01:24:20) Waiting for the destination pick.
\i (01:24:20) pick grid 1602.00 338.66
\t (01:24:20) last pick:  1602.00 339.00
\t (01:24:20) No DRC errors detected.
\t (01:24:20) Pick another element to slide.
\i (01:24:20) done 
\i (01:24:21) generaledit 
\i (01:24:21) zoom out 1 
\i (01:24:21) setwindow pcb
\i (01:24:21) zoom out 1564.35 307.06
\i (01:24:21) trapsize 433
\i (01:24:21) zoom out 1 
\i (01:24:21) setwindow pcb
\i (01:24:21) zoom out 1564.34 307.07
\i (01:24:21) trapsize 866
\i (01:24:22) zoom out 1 
\i (01:24:22) setwindow pcb
\i (01:24:22) zoom out 1457.01 184.14
\i (01:24:22) trapsize 1731
\i (01:24:27) zoom in 1 
\i (01:24:27) setwindow pcb
\i (01:24:27) zoom in 1515.87 357.27
\i (01:24:27) trapsize 866
\i (01:24:28) prepopup 1451.81 587.53
\i (01:24:29) pick grid 1365.25 630.81
\t (01:24:29) last pick:  1365.00 631.00
\i (01:24:29) roam start
\i (01:24:29) roam x 128
\i (01:24:29) roam y 16
\i (01:24:29) roam x 112
\i (01:24:29) roam y 32
\i (01:24:29) roam x 48
\i (01:24:29) roam y 48
\i (01:24:30) roam end
\i (01:24:30) zoom in 1 
\i (01:24:30) setwindow pcb
\i (01:24:30) zoom in 1654.81 295.80
\i (01:24:30) trapsize 433
\i (01:24:30) zoom in 1 
\i (01:24:30) setwindow pcb
\i (01:24:30) zoom in 1649.61 297.53
\i (01:24:30) trapsize 216
\i (01:24:30) roam start
\i (01:24:30) roam y -16
\i (01:24:30) roam x -80
\i (01:24:30) roam y -80
\i (01:24:30) roam x -48
\i (01:24:30) roam y -64
\i (01:24:30) roam x -48
\i (01:24:30) roam y -48
\i (01:24:31) roam end
\i (01:24:31) add connect 
\t (01:24:31) Pick first element.
\i (01:24:31) pick grid 1689.86 380.63
\t (01:24:31) last pick:  1690.00 381.00
\t (01:24:31) last pick:  1689.00 384.00
\i (01:24:31) setwindow cmgr
\i (01:24:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:31) Target Horizontal Line Segment is defined on TOP.
\t (01:24:31) last pick:  1689.00 384.00
\i (01:24:32) setwindow pcb
\i (01:24:32) pick grid 1725.78 355.09
\t (01:24:32) last pick:  1726.00 355.00
\i (01:24:32) setwindow cmgr
\i (01:24:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:32) No DRC errors detected.
\t (01:24:32) last pick:  1722.00 351.00
\i (01:24:33) setwindow pcb
\i (01:24:33) pick grid 1705.44 364.18
\t (01:24:33) last pick:  1705.00 364.00
\i (01:24:33) setwindow cmgr
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:33) No DRC errors detected.
\i (01:24:33) setwindow pcb
\i (01:24:33) pick grid dbl 1705.44 364.18
\t (01:24:33) last pick:  1705.00 364.00
\t (01:24:33) C_VIA_045_020MM used for drill.
\i (01:24:33) setwindow cmgr
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:33) No DRC errors detected.
\i (01:24:36) setwindow form.mini
\i (01:24:36) FORM mini active_subclass TOP 
\i (01:24:37) setwindow pcb
\i (01:24:37) mouse_pos 1611.95 375.43
\i (01:24:37) pick grid 1608.06 370.24
\t (01:24:37) last pick:  1608.00 370.00
\i (01:24:37) setwindow cmgr
\i (01:24:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:37) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:37) No DRC errors detected.
\t (01:24:37) Pick first element.
\i (01:24:37) setwindow pcb
\i (01:24:37) slide 
\t (01:24:38) Pick element to slide.
\i (01:24:38) pick grid 1667.78 360.72
\t (01:24:38) last pick:  1668.00 361.00
\t (01:24:38) last pick:  1667.78 364.00
\t (01:24:38) Waiting for the destination pick.
\i (01:24:39) pick grid 1667.35 367.64
\t (01:24:39) last pick:  1667.00 368.00
\t (01:24:39) No DRC errors detected.
\t (01:24:39) Pick another element to slide.
\i (01:24:39) add connect 
\t (01:24:39) Pick first element.
\i (01:24:39) pick grid 1672.11 354.66
\t (01:24:39) last pick:  1672.00 355.00
\t (01:24:39) last pick:  1674.00 354.00
\i (01:24:39) setwindow cmgr
\i (01:24:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:39) Target Horizontal Line Segment is defined on TOP.
\t (01:24:39) last pick:  1674.00 354.00
\i (01:24:40) setwindow pcb
\i (01:24:40) pick grid 1670.81 389.71
\t (01:24:40) last pick:  1671.00 390.00
\i (01:24:40) setwindow cmgr
\i (01:24:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:40) No DRC errors detected.
\t (01:24:40) last pick:  1674.00 387.00
\i (01:24:41) setwindow pcb
\i (01:24:41) pick grid dbl 1670.81 390.15
\t (01:24:41) last pick:  1671.00 390.00
\t (01:24:41) C_VIA_045_020MM used for drill.
\i (01:24:41) setwindow cmgr
\i (01:24:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:41) DRC error(s) created.
\i (01:24:41) setwindow pcb
\i (01:24:41) mouse_pos 1607.19 390.15
\i (01:24:42) pick grid 1602.00 390.58
\t (01:24:42) last pick:  1602.00 391.00
\i (01:24:42) setwindow cmgr
\i (01:24:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:42) No DRC errors detected.
\t (01:24:42) Pick first element.
\i (01:24:42) setwindow pcb
\i (01:24:42) zoom in 1 
\i (01:24:42) setwindow pcb
\i (01:24:42) zoom in 1666.92 378.03
\i (01:24:42) trapsize 108
\i (01:24:42) slide 
\t (01:24:42) Pick element to slide.
\i (01:24:43) pick grid 1679.48 385.60
\t (01:24:43) last pick:  1679.00 386.00
\t (01:24:43) last pick:  1674.00 387.00
\t (01:24:43) Waiting for the destination pick.
\t (01:24:43) Start slide location has pre-existing DRC errors.
\i (01:24:43) pick grid 1674.93 390.80
\t (01:24:43) last pick:  1675.00 391.00
\t (01:24:43) No DRC errors detected.
\t (01:24:43) Pick another element to slide.
\i (01:24:43) pick grid 1656.75 388.85
\t (01:24:43) last pick:  1657.00 389.00
\t (01:24:43) last pick:  1656.75 387.00
\t (01:24:44) Waiting for the destination pick.
\i (01:24:44) pick grid 1656.97 391.66
\t (01:24:44) last pick:  1657.00 392.00
\t (01:24:44) No DRC errors detected.
\t (01:24:44) Pick another element to slide.
\i (01:24:45) roam start
\i (01:24:45) roam x -32
\i (01:24:45) roam y 96
\i (01:24:45) roam x -48
\i (01:24:45) roam y 128
\i (01:24:45) roam x -32
\i (01:24:45) roam y 48
\i (01:24:45) roam end
\i (01:24:45) zoom out 1 
\i (01:24:45) setwindow pcb
\i (01:24:45) zoom out 1637.71 323.93
\i (01:24:45) trapsize 216
\i (01:24:46) roam start
\i (01:24:46) roam y 144
\i (01:24:46) roam y 176
\i (01:24:46) roam y 144
\i (01:24:46) roam end
\i (01:24:47) add connect 
\t (01:24:47) Pick first element.
\i (01:24:47) pick grid 1696.57 81.12
\t (01:24:47) last pick:  1697.00 81.00
\t (01:24:47) last pick:  1695.28 75.98
\i (01:24:47) setwindow cmgr
\i (01:24:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:47) Target Horizontal Line Segment is defined on TOP.
\t (01:24:47) last pick:  1695.28 75.98
\i (01:24:48) setwindow pcb
\i (01:24:48) pick grid 1751.53 184.13
\t (01:24:48) last pick:  1752.00 184.00
\i (01:24:48) setwindow cmgr
\i (01:24:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:48) No DRC errors detected.
\i (01:24:48) setwindow pcb
\i (01:24:48) roam start
\i (01:24:48) roam x 16
\i (01:24:48) roam y -64
\i (01:24:48) roam x 48
\i (01:24:48) roam y -176
\i (01:24:48) roam x 32
\i (01:24:48) roam y -192
\i (01:24:48) roam x 32
\i (01:24:48) roam y -144
\i (01:24:49) roam end
\i (01:24:50) pick grid 1752.62 353.36
\t (01:24:50) last pick:  1753.00 353.00
\i (01:24:50) setwindow cmgr
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:50) No DRC errors detected.
\t (01:24:50) last pick:  1752.00 352.00
\i (01:24:50) setwindow pcb
\i (01:24:50) pick grid dbl 1752.19 352.50
\t (01:24:50) last pick:  1752.00 353.00
\t (01:24:50) C_VIA_045_020MM used for drill.
\i (01:24:50) setwindow cmgr
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:50) No DRC errors detected.
\i (01:24:51) setwindow pcb
\i (01:24:51) pick grid 1728.82 332.59
\t (01:24:51) last pick:  1729.00 333.00
\i (01:24:51) setwindow cmgr
\i (01:24:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:51) No DRC errors detected.
\i (01:24:52) setwindow pcb
\i (01:24:52) mouse_pos 1602.00 332.59
\i (01:24:52) pick grid 1594.21 328.26
\t (01:24:52) last pick:  1594.00 328.00
\i (01:24:52) setwindow cmgr
\i (01:24:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:52) No DRC errors detected.
\t (01:24:52) Pick first element.
\i (01:24:52) setwindow pcb
\i (01:24:52) roam start
\i (01:24:52) roam y 16
\i (01:24:52) roam x 48
\i (01:24:52) roam y 192
\i (01:24:52) roam x 48
\i (01:24:52) roam y 208
\i (01:24:52) roam x 32
\i (01:24:52) roam y 144
\i (01:24:52) roam x 16
\i (01:24:52) roam y 48
\i (01:24:53) roam end
\i (01:24:53) add connect 
\t (01:24:53) Pick first element.
\i (01:24:54) pick grid 1727.08 108.82
\t (01:24:54) last pick:  1727.00 109.00
\t (01:24:54) last pick:  1726.77 75.98
\i (01:24:54) setwindow cmgr
\i (01:24:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:54) Target Horizontal Line Segment is defined on TOP.
\t (01:24:54) last pick:  1726.77 75.98
\i (01:24:54) setwindow pcb
\i (01:24:54) roam start
\i (01:24:54) roam x 32
\i (01:24:54) roam y -64
\i (01:24:54) roam x 48
\i (01:24:54) roam y -96
\i (01:24:54) roam x 16
\i (01:24:54) roam y -48
\i (01:24:54) roam end
\i (01:24:55) pick grid 1768.20 162.50
\t (01:24:55) last pick:  1768.00 163.00
\i (01:24:55) setwindow cmgr
\i (01:24:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:55) No DRC errors detected.
\i (01:24:55) setwindow pcb
\i (01:24:55) roam start
\i (01:24:55) roam y -16
\i (01:24:55) roam y -96
\i (01:24:55) roam y -208
\i (01:24:55) roam y -112
\i (01:24:56) roam end
\i (01:24:58) pick grid 1777.72 368.08
\t (01:24:58) last pick:  1778.00 368.00
\i (01:24:58) setwindow cmgr
\i (01:24:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:58) No DRC errors detected.
\i (01:24:59) setwindow pcb
\i (01:24:59) pick grid 1760.84 381.50
\t (01:24:59) last pick:  1761.00 382.00
\i (01:24:59) setwindow cmgr
\i (01:24:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:24:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:24:59) No DRC errors detected.
\i (01:25:00) setwindow pcb
\i (01:25:00) pick grid 1743.10 381.93
\t (01:25:00) last pick:  1743.00 382.00
\i (01:25:00) setwindow cmgr
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:00) No DRC errors detected.
\i (01:25:00) setwindow pcb
\i (01:25:00) pick grid dbl 1743.10 381.93
\t (01:25:00) last pick:  1743.00 382.00
\t (01:25:00) C_VIA_045_020MM used for drill.
\i (01:25:00) setwindow cmgr
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:00) No DRC errors detected.
\i (01:25:01) setwindow pcb
\i (01:25:01) pick grid 1716.26 346.01
\t (01:25:01) last pick:  1716.00 346.00
\i (01:25:01) setwindow cmgr
\i (01:25:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:01) No DRC errors detected.
\i (01:25:01) setwindow pcb
\i (01:25:01) mouse_pos 1598.97 349.90
\i (01:25:02) pick grid 1592.48 348.17
\t (01:25:02) last pick:  1592.00 348.00
\i (01:25:02) setwindow cmgr
\i (01:25:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:02) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:02) No DRC errors detected.
\t (01:25:02) Pick first element.
\i (01:25:02) setwindow pcb
\i (01:25:02) slide 
\t (01:25:02) Pick element to slide.
\i (01:25:02) pick grid 1654.37 331.29
\t (01:25:02) last pick:  1654.00 331.00
\t (01:25:02) last pick:  1654.37 333.00
\t (01:25:02) Waiting for the destination pick.
\i (01:25:03) pick grid 1654.37 331.29
\t (01:25:03) last pick:  1654.00 331.00
\t (01:25:03) No DRC errors detected.
\t (01:25:03) Pick another element to slide.
\i (01:25:03) pick grid 1648.31 343.84
\t (01:25:03) last pick:  1648.00 344.00
\t (01:25:03) last pick:  1648.31 346.00
\t (01:25:03) Waiting for the destination pick.
\i (01:25:04) pick grid 1651.34 347.74
\t (01:25:04) last pick:  1651.00 348.00
\t (01:25:04) No DRC errors detected.
\t (01:25:04) Pick another element to slide.
\i (01:25:04) zoom in 1 
\i (01:25:04) setwindow pcb
\i (01:25:04) zoom in 1685.10 359.42
\i (01:25:04) trapsize 108
\i (01:25:05) slide 
\t (01:25:05) Pick element to slide.
\i (01:25:05) pick grid 1715.62 364.19
\t (01:25:05) last pick:  1716.00 364.00
\t (01:25:05) Pick element to slide.
\i (01:25:05) pick grid 1710.64 365.49
\t (01:25:05) last pick:  1711.00 365.00
\t (01:25:05) last pick:  1705.00 364.00
\t (01:25:05) Waiting for the destination pick.
\i (01:25:06) pick grid 1701.34 370.90
\t (01:25:06) last pick:  1701.00 371.00
\t (01:25:06) No DRC errors detected.
\t (01:25:06) Pick another element to slide.
\i (01:25:07) pick grid 1703.72 346.01
\t (01:25:07) last pick:  1704.00 346.00
\t (01:25:07) last pick:  1703.72 346.64
\t (01:25:07) Waiting for the destination pick.
\i (01:25:07) pick grid 1703.72 348.61
\t (01:25:07) last pick:  1704.00 349.00
\t (01:25:07) No DRC errors detected.
\t (01:25:07) Pick another element to slide.
\i (01:25:08) done 
\i (01:25:08) generaledit 
\i (01:25:08) zoom out 1 
\i (01:25:08) setwindow pcb
\i (01:25:08) zoom out 1707.18 350.55
\i (01:25:08) trapsize 216
\i (01:25:08) zoom out 1 
\i (01:25:08) setwindow pcb
\i (01:25:08) zoom out 1707.18 350.56
\i (01:25:08) trapsize 433
\i (01:25:09) zoom out 1 
\i (01:25:09) setwindow pcb
\i (01:25:09) zoom out 1707.17 350.55
\i (01:25:09) trapsize 866
\i (01:25:09) prepopup 1847.40 447.51
\i (01:25:10) pick grid 1826.63 456.16
\t (01:25:10) last pick:  1827.00 456.00
\i (01:25:10) zoom out 1 
\i (01:25:10) setwindow pcb
\i (01:25:10) zoom out 1826.63 456.16
\i (01:25:10) trapsize 1731
\i (01:25:10) save 
\i (01:25:11) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:25:11) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:25:11) QtSignal "All Layers"
\i (01:25:11) fillin yes 
\i (01:25:12) generaledit 
\i (01:25:12) roam start
\i (01:25:12) roam x -64
\i (01:25:12) roam y 224
\i (01:25:12) roam y 16
\i (01:25:12) roam end
\i (01:25:13) zoom out 1 
\i (01:25:13) setwindow pcb
\i (01:25:13) zoom out 1481.68 -246.07
\i (01:25:13) trapsize 3462
\i (01:25:15) zoom in 1 
\i (01:25:15) setwindow pcb
\i (01:25:15) zoom in 1745.31 169.42
\i (01:25:15) trapsize 1731
\i (01:25:15) zoom in 1 
\i (01:25:15) setwindow pcb
\i (01:25:15) zoom in 1745.31 169.42
\i (01:25:15) trapsize 866
\i (01:25:16) zoom in 1 
\i (01:25:16) setwindow pcb
\i (01:25:16) zoom in 1629.33 230.01
\i (01:25:16) trapsize 433
\i (01:25:17) roam start
\i (01:25:17) roam y -64
\i (01:25:17) roam end
\i (01:25:17) add connect 
\t (01:25:17) Pick first element.
\i (01:25:19) pick grid 1539.30 300.99
\t (01:25:19) last pick:  1539.00 301.00
\t (01:25:19) last pick:  1531.00 300.00
\i (01:25:19) setwindow cmgr
\i (01:25:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:19) Target Symbol Pin is defined on BOTTOM.
\t (01:25:19) last pick:  1531.00 300.00
\i (01:25:19) setwindow pcb
\i (01:25:19) mouse_pos 1662.22 250.79
\i (01:25:19) mouse_pos 1663.95 258.58
\i (01:25:20) pick grid 1631.06 275.89
\t (01:25:20) last pick:  1631.00 276.00
\i (01:25:20) setwindow cmgr
\i (01:25:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:20) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:20) No DRC errors detected.
\i (01:25:21) setwindow pcb
\i (01:25:21) zoom in 1 
\i (01:25:21) setwindow pcb
\i (01:25:21) zoom in 1760.90 272.43
\i (01:25:21) trapsize 216
\i (01:25:22) pick grid 1855.25 274.59
\t (01:25:22) last pick:  1855.00 275.00
\i (01:25:22) setwindow cmgr
\i (01:25:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:22) No DRC errors detected.
\t (01:25:22) last pick:  1853.75 275.75
\i (01:25:23) setwindow pcb
\i (01:25:23) done 
\i (01:25:23) generaledit 
\i (01:25:23) add connect 
\t (01:25:23) Pick first element.
\i (01:25:24) pick grid 1537.57 250.36
\t (01:25:24) last pick:  1538.00 250.00
\t (01:25:24) last pick:  1531.00 250.00
\i (01:25:24) setwindow cmgr
\i (01:25:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:24) Target Symbol Pin is defined on BOTTOM.
\t (01:25:24) last pick:  1531.00 250.00
\i (01:25:25) setwindow pcb
\i (01:25:25) pick grid 1666.55 219.63
\t (01:25:25) last pick:  1667.00 220.00
\i (01:25:25) setwindow cmgr
\i (01:25:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:25) No DRC errors detected.
\i (01:25:27) setwindow pcb
\i (01:25:27) pick grid 1841.83 226.12
\t (01:25:27) last pick:  1842.00 226.00
\i (01:25:27) setwindow cmgr
\i (01:25:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:27) No DRC errors detected.
\t (01:25:27) last pick:  1840.25 224.25
\i (01:25:27) setwindow pcb
\i (01:25:27) done 
\i (01:25:27) generaledit 
\i (01:25:27) slide 
\t (01:25:27) Pick element to slide.
\i (01:25:28) pick grid 1685.59 216.16
\t (01:25:28) last pick:  1686.00 216.00
\t (01:25:28) last pick:  1685.59 220.00
\t (01:25:28) Waiting for the destination pick.
\i (01:25:28) pick grid 1686.03 222.22
\t (01:25:28) last pick:  1686.00 222.00
\t (01:25:28) No DRC errors detected.
\t (01:25:28) Pick another element to slide.
\i (01:25:29) done 
\i (01:25:29) generaledit 
\i (01:25:29) roam start
\i (01:25:29) roam x 96
\i (01:25:29) roam y 48
\i (01:25:29) roam x 128
\i (01:25:29) roam y 32
\i (01:25:29) roam x 112
\i (01:25:29) roam y 16
\i (01:25:29) roam x 64
\i (01:25:29) roam end
\i (01:25:29) add connect 
\t (01:25:29) Pick first element.
\i (01:25:30) pick grid 1853.89 274.16
\t (01:25:30) last pick:  1854.00 274.00
\t (01:25:30) last pick:  1853.75 275.75
\i (01:25:30) setwindow cmgr
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:30) Target Symbol Pin is defined on BOTTOM.
\t (01:25:30) last pick:  1853.75 275.75
\i (01:25:30) setwindow pcb
\i (01:25:30) pick grid 1860.82 274.16
\t (01:25:30) last pick:  1861.00 274.00
\i (01:25:30) setwindow cmgr
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:30) No DRC errors detected.
\t (01:25:30) last pick:  1861.00 275.75
\i (01:25:30) setwindow pcb
\i (01:25:30) pick grid dbl 1861.25 274.16
\t (01:25:30) last pick:  1861.00 274.00
\t (01:25:30) C_VIA_045_020MM used for drill.
\i (01:25:30) setwindow cmgr
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:30) No DRC errors detected.
\i (01:25:32) setwindow pcb
\i (01:25:32) pick grid 1798.93 228.72
\t (01:25:32) last pick:  1799.00 229.00
\i (01:25:32) setwindow cmgr
\i (01:25:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:32) No DRC errors detected.
\i (01:25:32) setwindow pcb
\i (01:25:32) mouse_pos 1768.63 127.44
\i (01:25:32) pick grid 1762.57 118.78
\t (01:25:32) last pick:  1763.00 119.00
\i (01:25:32) setwindow cmgr
\i (01:25:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:32) No DRC errors detected.
\t (01:25:32) Pick first element.
\i (01:25:33) setwindow pcb
\i (01:25:33) add connect 
\t (01:25:33) Pick first element.
\i (01:25:33) slide 
\t (01:25:33) Pick element to slide.
\i (01:25:33) pick grid 1775.55 131.33
\t (01:25:33) last pick:  1776.00 131.00
\t (01:25:33) last pick:  1776.70 130.18
\t (01:25:33) Waiting for the destination pick.
\i (01:25:34) pick grid 1774.69 137.39
\t (01:25:34) last pick:  1775.00 137.00
\t (01:25:34) No DRC errors detected.
\t (01:25:34) Pick another element to slide.
\i (01:25:34) add connect 
\t (01:25:35) Pick first element.
\i (01:25:35) pick grid 1788.54 116.19
\t (01:25:35) last pick:  1789.00 116.00
\t (01:25:35) last pick:  1789.76 75.98
\i (01:25:35) setwindow cmgr
\i (01:25:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:35) Target Via is defined from TOP to BOTTOM.
\t (01:25:35) last pick:  1789.76 75.98
\i (01:25:36) setwindow pcb
\i (01:25:36) pick grid 1803.69 133.07
\t (01:25:36) last pick:  1804.00 133.00
\i (01:25:36) setwindow cmgr
\i (01:25:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:36) No DRC errors detected.
\i (01:25:38) setwindow pcb
\i (01:25:38) pick grid 1837.01 192.79
\t (01:25:38) last pick:  1837.00 193.00
\i (01:25:38) setwindow cmgr
\i (01:25:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:38) No DRC errors detected.
\i (01:25:38) setwindow pcb
\i (01:25:38) zoom in 1 
\i (01:25:38) setwindow pcb
\i (01:25:38) zoom in 1836.15 213.57
\i (01:25:38) trapsize 108
\i (01:25:41) pick grid 1840.48 224.18
\t (01:25:41) last pick:  1840.00 224.00
\i (01:25:41) setwindow cmgr
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:41) No DRC errors detected.
\i (01:25:41) setwindow pcb
\i (01:25:41) mouse_pos 1839.61 224.18
\i (01:25:41) pick grid dbl 1839.61 224.18
\t (01:25:41) last pick:  1840.00 224.00
\t (01:25:41) C_VIA_045_020MM used for drill.
\i (01:25:41) setwindow cmgr
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:41) No DRC errors detected.
\i (01:25:41) setwindow pcb
\i (01:25:41) mouse_pos 1839.61 224.18
\i (01:25:42) pick grid 1828.36 224.39
\t (01:25:42) last pick:  1828.00 224.00
\i (01:25:42) setwindow cmgr
\i (01:25:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:42) No DRC errors detected.
\t (01:25:42) Pick first element.
\i (01:25:42) setwindow pcb
\i (01:25:42) prepopup 1828.14 224.39
\i (01:25:42) done 
\i (01:25:43) generaledit 
\i (01:25:43) slide 
\t (01:25:43) Pick element to slide.
\i (01:25:44) pick grid 1832.69 222.88
\t (01:25:44) last pick:  1833.00 223.00
\t (01:25:44) last pick:  1832.69 224.00
\t (01:25:44) Waiting for the destination pick.
\i (01:25:45) pick grid 1832.69 224.18
\t (01:25:45) last pick:  1833.00 224.00
\t (01:25:45) No DRC errors detected.
\t (01:25:45) Pick another element to slide.
\i (01:25:45) zoom out 1 
\i (01:25:45) setwindow pcb
\i (01:25:45) zoom out 1834.85 221.15
\i (01:25:45) trapsize 216
\i (01:25:45) add connect 
\t (01:25:45) Pick first element.
\i (01:25:46) pick grid 1821.87 107.75
\t (01:25:46) last pick:  1822.00 108.00
\t (01:25:46) last pick:  1821.26 75.98
\i (01:25:46) setwindow cmgr
\i (01:25:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:46) Target Via is defined from TOP to BOTTOM.
\t (01:25:46) last pick:  1821.26 75.98
\i (01:25:47) setwindow pcb
\i (01:25:47) pick grid 1851.73 148.43
\t (01:25:47) last pick:  1852.00 148.00
\i (01:25:47) setwindow cmgr
\i (01:25:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:47) No DRC errors detected.
\i (01:25:49) setwindow pcb
\i (01:25:49) pick grid 1866.01 213.35
\t (01:25:49) last pick:  1866.00 213.00
\i (01:25:49) setwindow cmgr
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:49) No DRC errors detected.
\i (01:25:49) setwindow pcb
\i (01:25:49) pick grid dbl 1866.01 213.35
\t (01:25:49) last pick:  1866.00 213.00
\t (01:25:49) C_VIA_045_020MM used for drill.
\i (01:25:49) setwindow cmgr
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:49) DRC error(s) created.
\i (01:25:50) setwindow pcb
\i (01:25:50) mouse_pos 1828.36 196.04
\i (01:25:50) pick grid 1817.10 195.18
\t (01:25:50) last pick:  1817.00 195.00
\i (01:25:50) setwindow cmgr
\i (01:25:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:50) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:50) No DRC errors detected.
\t (01:25:50) Pick first element.
\i (01:25:51) setwindow pcb
\i (01:25:51) slide 
\t (01:25:51) Pick element to slide.
\i (01:25:51) pick grid 1858.22 187.82
\t (01:25:51) last pick:  1858.00 188.00
\t (01:25:51) last pick:  1858.02 188.02
\t (01:25:51) Waiting for the destination pick.
\i (01:25:52) pick grid 1911.89 188.68
\t (01:25:52) last pick:  1912.00 189.00
\t (01:25:52) No DRC errors detected.
\t (01:25:52) Pick another element to slide.
\i (01:25:52) slide 
\t (01:25:52) Pick element to slide.
\i (01:25:52) pick grid 1870.77 209.03
\t (01:25:52) last pick:  1871.00 209.00
\t (01:25:52) last pick:  1866.00 213.00
\t (01:25:52) Waiting for the destination pick.
\t (01:25:52) New cline would result in DRC error(s); retaining old cline.
\i (01:25:53) pick grid 1864.28 208.59
\t (01:25:53) last pick:  1864.00 209.00
\t (01:25:53) No DRC errors detected.
\t (01:25:53) Pick another element to slide.
\i (01:25:54) add connect 
\t (01:25:54) Pick first element.
\i (01:25:54) pick grid 1855.19 103.42
\t (01:25:54) last pick:  1855.00 103.00
\t (01:25:54) last pick:  1852.76 75.98
\i (01:25:54) setwindow cmgr
\i (01:25:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:54) Target Via is defined from TOP to BOTTOM.
\t (01:25:54) last pick:  1852.76 75.98
\i (01:25:56) setwindow pcb
\i (01:25:56) pick grid 1872.50 152.33
\t (01:25:56) last pick:  1873.00 152.00
\i (01:25:56) setwindow cmgr
\i (01:25:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:56) No DRC errors detected.
\t (01:25:56) last pick:  1872.25 151.25
\i (01:25:56) setwindow pcb
\i (01:25:56) pick grid 1872.50 192.58
\t (01:25:56) last pick:  1873.00 193.00
\i (01:25:56) setwindow cmgr
\i (01:25:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:56) No DRC errors detected.
\t (01:25:56) last pick:  1872.25 193.00
\i (01:25:56) setwindow pcb
\i (01:25:56) done 
\i (01:25:56) generaledit 
\i (01:25:56) slide 
\t (01:25:57) Pick element to slide.
\i (01:25:57) add connect 
\t (01:25:57) Pick first element.
\i (01:25:58) pick grid 1888.52 113.38
\t (01:25:58) last pick:  1889.00 113.00
\t (01:25:58) last pick:  1884.25 75.98
\i (01:25:58) setwindow cmgr
\i (01:25:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:58) Target Symbol Pin is defined on TOP.
\t (01:25:58) last pick:  1884.25 75.98
\i (01:25:58) setwindow pcb
\i (01:25:58) mouse_pos 1888.52 113.38
\i (01:25:58) mouse_pos 1898.90 131.12
\i (01:25:58) pick grid 1900.20 135.88
\t (01:25:58) last pick:  1900.00 136.00
\i (01:25:58) setwindow cmgr
\i (01:25:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:25:58) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:25:58) No DRC errors detected.
\i (01:25:59) setwindow pcb
\i (01:25:59) mouse_pos 1898.47 275.25
\i (01:26:00) pick grid 1904.53 288.66
\t (01:26:00) last pick:  1905.00 289.00
\i (01:26:00) setwindow cmgr
\i (01:26:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:00) No DRC errors detected.
\t (01:26:00) Pick first element.
\i (01:26:00) setwindow pcb
\i (01:26:00) slide 
\t (01:26:00) Pick element to slide.
\i (01:26:01) pick grid 1872.94 167.48
\t (01:26:01) last pick:  1873.00 167.00
\t (01:26:01) last pick:  1872.25 167.48
\t (01:26:01) Waiting for the destination pick.
\i (01:26:01) pick grid 1877.70 168.78
\t (01:26:01) last pick:  1878.00 169.00
\t (01:26:01) No DRC errors detected.
\t (01:26:01) Pick another element to slide.
\i (01:26:02) pick grid 1836.58 193.88
\t (01:26:02) last pick:  1837.00 194.00
\t (01:26:02) last pick:  1837.00 193.88
\t (01:26:02) Waiting for the destination pick.
\i (01:26:03) pick grid 1823.60 187.82
\t (01:26:03) last pick:  1824.00 188.00
\t (01:26:03) No DRC errors detected.
\t (01:26:03) Pick another element to slide.
\i (01:26:03) pick grid 1852.16 177.86
\t (01:26:03) last pick:  1852.00 178.00
\t (01:26:03) last pick:  1852.00 177.86
\t (01:26:03) Waiting for the destination pick.
\i (01:26:04) pick grid 1843.07 174.84
\t (01:26:04) last pick:  1843.00 175.00
\t (01:26:04) No DRC errors detected.
\t (01:26:04) Pick another element to slide.
\i (01:26:05) pick grid 1833.98 128.96
\t (01:26:05) last pick:  1834.00 129.00
\t (01:26:05) last pick:  1833.47 129.47
\t (01:26:05) Waiting for the destination pick.
\t (01:26:05) New cline would result in DRC error(s); retaining old cline.
\i (01:26:05) pick grid 1833.12 135.88
\t (01:26:05) last pick:  1833.00 136.00
\t (01:26:05) No DRC errors detected.
\t (01:26:05) Pick another element to slide.
\i (01:26:05) add connect 
\t (01:26:06) Pick first element.
\i (01:26:06) pick grid 1878.13 193.88
\t (01:26:06) last pick:  1878.00 194.00
\t (01:26:06) last pick:  1878.00 193.00
\i (01:26:06) setwindow cmgr
\i (01:26:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:06) Target Via is defined from TOP to BOTTOM.
\t (01:26:06) last pick:  1878.00 193.00
\i (01:26:07) setwindow pcb
\i (01:26:07) pick grid 1883.76 211.62
\t (01:26:07) last pick:  1884.00 212.00
\i (01:26:07) setwindow cmgr
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:07) No DRC errors detected.
\i (01:26:07) setwindow pcb
\i (01:26:07) pick grid 1866.44 248.84
\t (01:26:07) last pick:  1866.00 249.00
\i (01:26:07) setwindow cmgr
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:07) No DRC errors detected.
\i (01:26:07) setwindow pcb
\i (01:26:07) pick grid dbl 1866.44 249.28
\t (01:26:07) last pick:  1866.00 249.00
\t (01:26:07) C_VIA_045_020MM used for drill.
\i (01:26:07) setwindow cmgr
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:07) No DRC errors detected.
\i (01:26:08) setwindow pcb
\i (01:26:08) mouse_pos 1826.63 249.28
\i (01:26:08) pick grid 1809.31 249.28
\t (01:26:08) last pick:  1809.00 249.00
\i (01:26:08) setwindow cmgr
\i (01:26:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:08) No DRC errors detected.
\t (01:26:08) Pick first element.
\i (01:26:08) setwindow pcb
\i (01:26:08) prepopup 1825.33 243.22
\i (01:26:09) done 
\i (01:26:09) generaledit 
\i (01:26:09) slide 
\t (01:26:09) Pick element to slide.
\i (01:26:09) pick grid 1832.69 249.28
\t (01:26:09) last pick:  1833.00 249.00
\t (01:26:09) last pick:  1832.69 249.00
\t (01:26:09) Waiting for the destination pick.
\i (01:26:10) pick grid 1833.12 249.71
\t (01:26:10) last pick:  1833.00 250.00
\t (01:26:10) No DRC errors detected.
\t (01:26:10) Pick another element to slide.
\i (01:26:10) prepopup 1842.21 244.08
\i (01:26:10) done 
\i (01:26:11) generaledit 
\i (01:26:11) zoom out 1 
\i (01:26:11) setwindow pcb
\i (01:26:11) zoom out 1872.07 201.24
\i (01:26:11) trapsize 433
\i (01:26:12) zoom out 1 
\i (01:26:12) setwindow pcb
\i (01:26:12) zoom out 1872.07 199.50
\i (01:26:12) trapsize 866
\i (01:26:12) zoom in 1 
\i (01:26:12) setwindow pcb
\i (01:26:12) zoom in 1991.53 107.75
\i (01:26:12) trapsize 433
\i (01:26:12) zoom in 1 
\i (01:26:12) setwindow pcb
\i (01:26:12) zoom in 1991.53 107.75
\i (01:26:12) trapsize 216
\i (01:26:13) add connect 
\t (01:26:13) Pick first element.
\i (01:26:14) pick grid 2028.32 171.37
\t (01:26:14) last pick:  2028.00 171.00
\i (01:26:14) setwindow cmgr
\i (01:26:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:14) Target Via is defined from TOP to BOTTOM.
\t (01:26:14) last pick:  2028.00 171.00
\i (01:26:14) setwindow pcb
\i (01:26:14) zoom out 1 
\i (01:26:14) setwindow pcb
\i (01:26:14) zoom out 2019.67 167.05
\i (01:26:14) trapsize 433
\i (01:26:14) zoom out 1 
\i (01:26:14) setwindow pcb
\i (01:26:14) zoom out 2019.66 167.04
\i (01:26:14) trapsize 866
\i (01:26:14) mouse_pos 2017.94 163.58
\i (01:26:15) roam start
\i (01:26:15) roam x 48
\i (01:26:15) roam y -64
\i (01:26:15) roam x 32
\i (01:26:15) roam y -48
\i (01:26:15) roam end
\i (01:26:15) mouse_pos 2146.47 332.15
\i (01:26:16) mouse_pos 2101.46 245.59
\i (01:26:16) mouse_pos 2096.26 235.21
\i (01:26:16) mouse_pos 2082.41 216.16
\i (01:26:16) mouse_pos 2068.56 190.19
\i (01:26:16) zoom in 1 
\i (01:26:16) setwindow pcb
\i (01:26:16) zoom in 2028.75 145.18
\i (01:26:16) trapsize 433
\i (01:26:17) prepopup 2025.29 171.15
\i (01:26:17) done 
\i (01:26:17) generaledit 
\i (01:26:18) zoom in 1 
\i (01:26:18) setwindow pcb
\i (01:26:18) zoom in 2025.29 171.15
\i (01:26:18) trapsize 216
\i (01:26:19) prepopup 2081.12 225.25
\i (01:26:20) roam start
\i (01:26:20) roam x 16
\i (01:26:20) roam y -32
\i (01:26:20) roam x 96
\i (01:26:20) roam y -112
\i (01:26:20) roam x 16
\i (01:26:20) roam y -16
\i (01:26:20) roam end
\i (01:26:21) pick grid 2110.55 276.33
\t (01:26:21) last pick:  2111.00 276.00
\i (01:26:21) delete 
\i (01:26:22) pick grid 2103.63 298.83
\t (01:26:22) last pick:  2104.00 299.00
\t (01:26:22) Horizontal Line Segment "Dq8, Etch/Bottom"
\i (01:26:22) setwindow cmgr
\i (01:26:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:23) setwindow pcb
\i (01:26:23) pick grid 1906.27 297.53
\t (01:26:23) last pick:  1906.00 298.00
\t (01:26:23) Odd-angle Line Segment "Dq8, Etch/Bottom"
\i (01:26:23) setwindow cmgr
\i (01:26:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:23) setwindow pcb
\i (01:26:23) pick grid 1921.85 282.82
\t (01:26:23) last pick:  1922.00 283.00
\i (01:26:24) pick grid 2078.52 251.22
\t (01:26:24) last pick:  2079.00 251.00
\t (01:26:24) Horizontal Line Segment "Dq9, Etch/Bottom"
\i (01:26:24) setwindow cmgr
\i (01:26:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:25) setwindow pcb
\i (01:26:25) pick grid 1939.16 239.10
\t (01:26:25) last pick:  1939.00 239.00
\t (01:26:25) Odd-angle Line Segment "Dq9, Etch/Bottom"
\i (01:26:25) setwindow cmgr
\i (01:26:25) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:25) setwindow pcb
\i (01:26:25) pick grid 1936.13 261.61
\t (01:26:25) last pick:  1936.00 262.00
\i (01:26:25) prepopup 1940.46 248.63
\i (01:26:26) done 
\i (01:26:26) generaledit 
\i (01:26:27) add connect 
\t (01:26:27) Pick first element.
\i (01:26:27) pick grid 1901.94 283.25
\t (01:26:27) last pick:  1902.00 283.00
\t (01:26:27) last pick:  1900.00 285.00
\i (01:26:27) setwindow cmgr
\i (01:26:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:27) Target Via is defined from TOP to BOTTOM.
\t (01:26:27) last pick:  1900.00 285.00
\i (01:26:28) setwindow pcb
\i (01:26:28) pick grid 1909.30 299.70
\t (01:26:28) last pick:  1909.00 300.00
\i (01:26:28) setwindow cmgr
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:28) No DRC errors detected.
\i (01:26:28) setwindow pcb
\i (01:26:28) pick grid dbl 1909.30 299.70
\t (01:26:28) last pick:  1909.00 300.00
\t (01:26:28) C_VIA_045_020MM used for drill.
\i (01:26:28) setwindow cmgr
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:28) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:28) No DRC errors detected.
\i (01:26:28) setwindow pcb
\i (01:26:28) mouse_pos 1976.81 299.70
\i (01:26:29) pick grid 2010.57 299.70
\t (01:26:29) last pick:  2011.00 300.00
\i (01:26:29) setwindow cmgr
\i (01:26:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:29) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:29) No DRC errors detected.
\t (01:26:29) Pick first element.
\i (01:26:29) setwindow pcb
\i (01:26:29) add connect 
\t (01:26:29) Pick first element.
\i (01:26:30) pick grid 1920.55 210.54
\t (01:26:30) last pick:  1921.00 211.00
\t (01:26:30) last pick:  1915.75 213.75
\i (01:26:30) setwindow cmgr
\i (01:26:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:30) Target Via is defined from TOP to BOTTOM.
\t (01:26:30) last pick:  1915.75 213.75
\i (01:26:30) setwindow pcb
\i (01:26:30) pick grid 1939.59 253.82
\t (01:26:30) last pick:  1940.00 254.00
\i (01:26:30) setwindow cmgr
\i (01:26:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:30) No DRC errors detected.
\i (01:26:31) setwindow pcb
\i (01:26:31) pick grid dbl 1939.59 253.82
\t (01:26:31) last pick:  1940.00 254.00
\t (01:26:31) C_VIA_045_020MM used for drill.
\i (01:26:31) setwindow cmgr
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:31) No DRC errors detected.
\i (01:26:31) setwindow pcb
\i (01:26:31) mouse_pos 1974.65 248.63
\i (01:26:31) pick grid 2027.89 246.03
\t (01:26:31) last pick:  2028.00 246.00
\i (01:26:31) setwindow cmgr
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:31) No DRC errors detected.
\t (01:26:31) Pick first element.
\i (01:26:31) setwindow pcb
\i (01:26:31) slide 
\t (01:26:32) Pick element to slide.
\i (01:26:32) pick grid 1962.96 253.39
\t (01:26:32) last pick:  1963.00 253.00
\t (01:26:32) last pick:  1962.96 254.00
\t (01:26:32) Waiting for the destination pick.
\i (01:26:32) pick grid 1962.53 251.66
\t (01:26:32) last pick:  1963.00 252.00
\t (01:26:32) No DRC errors detected.
\t (01:26:32) Pick another element to slide.
\i (01:26:32) slide 
\t (01:26:33) Pick element to slide.
\i (01:26:33) pick grid 1946.09 257.71
\t (01:26:33) last pick:  1946.00 258.00
\t (01:26:33) last pick:  1940.00 254.00
\t (01:26:33) Waiting for the destination pick.
\i (01:26:33) pick grid 1933.10 245.16
\t (01:26:33) last pick:  1933.00 245.00
\t (01:26:33) No DRC errors detected.
\t (01:26:33) Pick another element to slide.
\i (01:26:34) done 
\i (01:26:34) generaledit 
\i (01:26:35) add connect 
\t (01:26:35) Pick first element.
\i (01:26:38) slide 
\t (01:26:39) Pick element to slide.
\i (01:26:40) pick grid 2122.24 188.03
\t (01:26:40) last pick:  2122.00 188.00
\t (01:26:40) last pick:  2121.21 187.01
\t (01:26:40) Waiting for the destination pick.
\i (01:26:42) pick grid 2110.55 184.57
\t (01:26:42) last pick:  2111.00 185.00
\t (01:26:42) No DRC errors detected.
\t (01:26:42) Pick another element to slide.
\i (01:26:42) prepopup 2088.05 184.57
\i (01:26:42) done 
\i (01:26:42) generaledit 
\i (01:26:43) add connect 
\t (01:26:43) Pick first element.
\i (01:26:43) pick grid 2030.92 170.29
\t (01:26:43) last pick:  2031.00 170.00
\t (01:26:43) last pick:  2028.00 171.00
\i (01:26:43) setwindow cmgr
\i (01:26:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:43) Target Via is defined from TOP to BOTTOM.
\t (01:26:43) last pick:  2028.00 171.00
\i (01:26:45) setwindow pcb
\i (01:26:45) pick grid 2031.35 174.18
\t (01:26:45) last pick:  2031.00 174.00
\i (01:26:45) setwindow cmgr
\i (01:26:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:45) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:45) No DRC errors detected.
\i (01:26:46) setwindow pcb
\i (01:26:46) zoom out 1 
\i (01:26:46) setwindow pcb
\i (01:26:46) zoom out 2117.91 185.44
\i (01:26:46) trapsize 433
\i (01:26:46) zoom out 1 
\i (01:26:46) setwindow pcb
\i (01:26:46) zoom out 2117.91 185.43
\i (01:26:46) trapsize 866
\i (01:26:48) zoom in 1 
\i (01:26:48) setwindow pcb
\i (01:26:48) zoom in 2117.91 185.43
\i (01:26:48) trapsize 433
\i (01:26:48) zoom in 1 
\i (01:26:48) setwindow pcb
\i (01:26:48) zoom in 2117.91 185.43
\i (01:26:48) trapsize 216
\i (01:26:49) pick grid 2117.48 186.30
\t (01:26:49) last pick:  2117.00 186.00
\i (01:26:49) setwindow cmgr
\i (01:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:49) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:49) No DRC errors detected.
\i (01:26:49) setwindow pcb
\i (01:26:49) done 
\i (01:26:49) generaledit 
\i (01:26:50) slide 
\t (01:26:50) Pick element to slide.
\i (01:26:51) pick grid 2136.95 203.18
\t (01:26:51) last pick:  2137.00 203.00
\t (01:26:51) last pick:  2133.00 204.00
\t (01:26:51) Waiting for the destination pick.
\i (01:26:51) pick grid 2119.21 203.18
\t (01:26:51) last pick:  2119.00 203.00
\t (01:26:51) No DRC errors detected.
\t (01:26:51) Pick another element to slide.
\i (01:26:52) add connect 
\t (01:26:52) Pick first element.
\i (01:26:52) pick grid 2117.04 186.73
\t (01:26:52) last pick:  2117.00 187.00
\t (01:26:52) last pick:  2117.00 186.00
\i (01:26:52) setwindow cmgr
\i (01:26:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:52) Target Via is defined from TOP to BOTTOM.
\t (01:26:52) last pick:  2117.00 186.00
\i (01:26:54) setwindow pcb
\i (01:26:54) pick grid 2141.28 207.51
\t (01:26:54) last pick:  2141.00 208.00
\i (01:26:54) setwindow cmgr
\i (01:26:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:54) No DRC errors detected.
\t (01:26:54) last pick:  2140.00 209.00
\i (01:26:55) setwindow pcb
\i (01:26:55) pick grid 2112.28 235.21
\t (01:26:55) last pick:  2112.00 235.00
\i (01:26:55) setwindow cmgr
\i (01:26:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:55) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:55) No DRC errors detected.
\t (01:26:55) last pick:  2112.56 235.00
\i (01:26:55) setwindow pcb
\i (01:26:55) roam start
\i (01:26:55) roam y -112
\i (01:26:55) roam y -96
\i (01:26:55) roam end
\i (01:26:56) pick grid 2117.04 331.72
\t (01:26:56) last pick:  2117.00 332.00
\i (01:26:56) setwindow cmgr
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:56) No DRC errors detected.
\i (01:26:56) setwindow pcb
\i (01:26:56) mouse_pos 2117.04 331.72
\i (01:26:56) pick grid dbl 2117.04 331.72
\t (01:26:56) last pick:  2117.00 332.00
\t (01:26:56) C_VIA_045_020MM used for drill.
\i (01:26:56) setwindow cmgr
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:56) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:56) No DRC errors detected.
\i (01:26:56) setwindow pcb
\i (01:26:56) roam start
\i (01:26:56) roam x 160
\i (01:26:56) roam x 128
\i (01:26:56) roam x 128
\i (01:26:56) roam y -16
\i (01:26:56) roam x 112
\i (01:26:56) roam y -16
\i (01:26:57) roam x 64
\i (01:26:57) roam x 64
\i (01:26:57) roam y -16
\i (01:26:57) roam x 16
\i (01:26:57) roam end
\i (01:26:57) roam start
\i (01:26:57) roam x 176
\i (01:26:57) roam x 176
\i (01:26:57) roam x 64
\i (01:26:57) roam y 16
\i (01:26:57) mouse_pos 2589.66 317.44
\i (01:26:57) roam x 16
\i (01:26:57) roam x 32
\i (01:26:57) roam x 32
\i (01:26:58) roam end
\i (01:26:58) mouse_pos 2569.75 294.07
\i (01:26:59) pick grid 2563.26 302.72
\t (01:26:59) last pick:  2563.00 303.00
\i (01:26:59) setwindow cmgr
\i (01:26:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:26:59) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:26:59) No DRC errors detected.
\i (01:26:59) setwindow pcb
\i (01:26:59) mouse_pos 2589.66 300.99
\i (01:27:00) pick grid 2620.82 299.69
\t (01:27:00) last pick:  2621.00 300.00
\i (01:27:00) setwindow cmgr
\i (01:27:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:27:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:27:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:27:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:27:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:27:00) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:27:00) No DRC errors detected.
\t (01:27:00) Pick first element.
\i (01:27:00) setwindow pcb
\i (01:27:00) slide 
\t (01:27:00) Pick element to slide.
\i (01:27:00) pick grid 2594.42 302.29
\t (01:27:00) last pick:  2594.00 302.00
\t (01:27:00) last pick:  2594.42 303.00
\t (01:27:00) Waiting for the destination pick.
\i (01:27:01) pick grid 2595.29 302.29
\t (01:27:01) last pick:  2595.00 302.00
\t (01:27:01) No DRC errors detected.
\t (01:27:01) Pick another element to slide.
\i (01:27:01) done 
\i (01:27:01) generaledit 
\i (01:27:01) zoom out 1 
\i (01:27:01) setwindow pcb
\i (01:27:01) zoom out 2597.02 301.86
\i (01:27:01) trapsize 433
\i (01:27:02) roam start
\i (01:27:02) roam x -64
\i (01:27:02) roam y 48
\i (01:27:02) roam x -64
\i (01:27:02) roam y 32
\i (01:27:02) roam x -48
\i (01:27:02) roam y 48
\i (01:27:02) roam x -32
\i (01:27:02) roam y 16
\i (01:27:02) roam end
\i (01:27:05) zoom in 1 
\i (01:27:05) setwindow pcb
\i (01:27:05) zoom in 2107.51 108.83
\i (01:27:05) trapsize 216
\i (01:27:06) slide 
\t (01:27:06) Pick element to slide.
\i (01:27:07) pick grid 2141.71 168.12
\t (01:27:07) last pick:  2142.00 168.00
\t (01:27:07) last pick:  2136.22 172.00
\t (01:27:07) Waiting for the destination pick.
\i (01:27:09) pick grid 2185.42 180.67
\t (01:27:09) last pick:  2185.00 181.00
\t (01:27:09) No DRC errors detected.
\t (01:27:09) Pick another element to slide.
\i (01:27:09) slide 
\t (01:27:09) Pick element to slide.
\i (01:27:09) pick grid 2161.18 168.99
\t (01:27:09) last pick:  2161.00 169.00
\t (01:27:09) last pick:  2161.18 172.00
\t (01:27:09) Waiting for the destination pick.
\i (01:27:10) pick grid 2163.78 178.51
\t (01:27:10) last pick:  2164.00 179.00
\t (01:27:10) No DRC errors detected.
\t (01:27:10) Pick another element to slide.
\i (01:27:10) done 
\i (01:27:10) generaledit 
\i (01:27:11) zoom out 1 
\i (01:27:11) setwindow pcb
\i (01:27:11) zoom out 2162.92 175.91
\i (01:27:11) trapsize 433
\i (01:27:11) zoom in 1 
\i (01:27:11) setwindow pcb
\i (01:27:11) zoom in 2125.69 302.30
\i (01:27:11) trapsize 216
\i (01:27:12) zoom out 1 
\i (01:27:12) setwindow pcb
\i (01:27:12) zoom out 2139.98 307.06
\i (01:27:12) trapsize 433
\i (01:27:13) zoom in 1 
\i (01:27:13) setwindow pcb
\i (01:27:13) zoom in 2139.98 307.07
\i (01:27:13) trapsize 216
\i (01:27:13) slide 
\t (01:27:13) Pick element to slide.
\i (01:27:13) pick grid 2137.81 304.04
\t (01:27:13) last pick:  2138.00 304.00
\t (01:27:13) last pick:  2131.00 300.00
\t (01:27:13) Waiting for the destination pick.
\i (01:27:14) pick grid 2233.90 294.52
\t (01:27:14) last pick:  2234.00 295.00
\t (01:27:14) No DRC errors detected.
\t (01:27:14) Pick another element to slide.
\i (01:27:15) slide 
\t (01:27:15) Pick element to slide.
\i (01:27:16) pick grid 2154.69 243.02
\t (01:27:16) last pick:  2155.00 243.00
\t (01:27:16) last pick:  2155.35 242.35
\t (01:27:16) Waiting for the destination pick.
\i (01:27:17) pick grid 2263.33 240.85
\t (01:27:17) last pick:  2263.00 241.00
\t (01:27:17) No DRC errors detected.
\t (01:27:17) Pick another element to slide.
\i (01:27:18) pick grid 2135.65 253.41
\t (01:27:18) last pick:  2136.00 253.00
\t (01:27:18) last pick:  2131.00 250.00
\t (01:27:18) Waiting for the destination pick.
\i (01:27:19) pick grid 2208.79 244.75
\t (01:27:19) last pick:  2209.00 245.00
\t (01:27:19) No DRC errors detected.
\t (01:27:19) Pick another element to slide.
\i (01:27:19) done 
\i (01:27:19) generaledit 
\i (01:27:20) zoom out 1 
\i (01:27:20) setwindow pcb
\i (01:27:20) zoom out 2208.79 245.18
\i (01:27:20) trapsize 433
\i (01:27:20) zoom in 1 
\i (01:27:20) setwindow pcb
\i (01:27:20) zoom in 2085.88 117.94
\i (01:27:20) trapsize 216
\i (01:27:21) add connect 
\t (01:27:21) Pick first element.
\i (01:27:22) pick grid 2041.74 118.81
\t (01:27:22) last pick:  2042.00 119.00
\t (01:27:22) last pick:  2041.73 75.98
\i (01:27:22) setwindow cmgr
\i (01:27:22) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:27:22) Target Via is defined from TOP to BOTTOM.
\t (01:27:22) last pick:  2041.73 75.98
\i (01:27:24) setwindow pcb
\i (01:27:24) pick grid 2060.78 149.54
\t (01:27:24) last pick:  2061.00 150.00
\i (01:27:24) setwindow cmgr
\i (01:27:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:27:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:27:24) No DRC errors detected.
\i (01:27:24) setwindow pcb
\i (01:27:24) done 
\i (01:27:24) generaledit 
\i (01:27:25) roam start
\i (01:27:25) roam x -16
\i (01:27:25) roam x -64
\i (01:27:25) roam x -64
\i (01:27:25) roam x -64
\i (01:27:25) roam x -64
\i (01:27:25) roam x -32
\i (01:27:25) roam end
\i (01:27:26) roam start
\i (01:27:26) roam x 80
\i (01:27:26) roam y -16
\i (01:27:26) roam x 80
\i (01:27:26) roam y -32
\i (01:27:26) roam x 80
\i (01:27:26) roam y -16
\i (01:27:26) roam end
\i (01:27:32) slide 
\t (01:27:32) Pick element to slide.
\i (01:27:33) pick grid 1964.69 226.11
\t (01:27:33) last pick:  1965.00 226.00
\t (01:27:33) last pick:  1959.00 224.00
\t (01:27:33) Waiting for the destination pick.
\i (01:27:34) pick grid 1959.50 275.45
\t (01:27:34) last pick:  1960.00 275.00
\t (01:27:34) DRC errors detected.
\t (01:27:34) Pick another element to slide.
\i (01:27:34) slide 
\t (01:27:35) Pick element to slide.
\i (01:27:35) pick grid 2026.15 226.98
\t (01:27:35) last pick:  2026.00 227.00
\t (01:27:35) last pick:  2026.15 224.25
\t (01:27:35) Waiting for the destination pick.
\i (01:27:37) pick grid 2036.54 274.59
\t (01:27:37) last pick:  2037.00 275.00
\t (01:27:37) No DRC errors detected.
\t (01:27:37) Pick another element to slide.
\i (01:27:37) slide 
\t (01:27:37) Pick element to slide.
\i (01:27:38) pick grid 1960.79 263.77
\t (01:27:38) last pick:  1961.00 264.00
\t (01:27:38) last pick:  1960.79 262.00
\t (01:27:38) Waiting for the destination pick.
\i (01:27:38) pick grid 1970.75 272.86
\t (01:27:38) last pick:  1971.00 273.00
\t (01:27:38) No DRC errors detected.
\t (01:27:39) Pick another element to slide.
\i (01:27:39) slide 
\t (01:27:39) Pick element to slide.
\i (01:27:40) pick grid 2122.23 196.68
\t (01:27:40) last pick:  2122.00 197.00
\t (01:27:40) last pick:  2119.00 204.00
\t (01:27:40) Waiting for the destination pick.
\t (01:27:40) New cline would result in DRC error(s); retaining old cline.
\i (01:27:42) pick grid 1977.24 213.56
\t (01:27:42) last pick:  1977.00 214.00
\t (01:27:42) DRC errors detected.
\t (01:27:42) Pick another element to slide.
\i (01:27:42) slide 
\t (01:27:43) Pick element to slide.
\i (01:27:43) pick grid 1956.90 213.13
\t (01:27:43) last pick:  1957.00 213.00
\t (01:27:43) last pick:  1952.52 217.52
\t (01:27:43) Waiting for the destination pick.
\i (01:27:43) pick grid 1957.33 234.77
\t (01:27:43) last pick:  1957.00 235.00
\t (01:27:43) No DRC errors detected.
\t (01:27:43) Pick another element to slide.
\i (01:27:44) pick grid 1954.74 210.96
\t (01:27:44) last pick:  1955.00 211.00
\t (01:27:44) Pick element to slide.
\i (01:27:45) pick grid 1947.38 209.23
\t (01:27:45) last pick:  1947.00 209.00
\t (01:27:45) last pick:  1947.24 209.23
\t (01:27:45) Waiting for the destination pick.
\i (01:27:45) pick grid 1932.23 204.04
\t (01:27:45) last pick:  1932.00 204.00
\t (01:27:45) No DRC errors detected.
\t (01:27:45) Pick another element to slide.
\i (01:27:47) pick grid 1963.39 199.71
\t (01:27:47) last pick:  1963.00 200.00
\t (01:27:47) last pick:  1963.39 200.00
\t (01:27:47) Waiting for the destination pick.
\i (01:27:48) pick grid 1946.94 175.91
\t (01:27:48) last pick:  1947.00 176.00
\t (01:27:48) No DRC errors detected.
\t (01:27:48) Pick another element to slide.
\i (01:27:49) pick grid 2023.12 187.59
\t (01:27:49) last pick:  2023.00 188.00
\t (01:27:49) last pick:  2021.69 189.01
\t (01:27:49) Waiting for the destination pick.
\i (01:27:50) pick grid 1979.40 185.86
\t (01:27:50) last pick:  1979.00 186.00
\t (01:27:50) No DRC errors detected.
\t (01:27:50) Pick another element to slide.
\i (01:27:51) pick grid 1981.14 222.65
\t (01:27:51) last pick:  1981.00 223.00
\t (01:27:51) last pick:  1978.74 220.39
\t (01:27:51) Waiting for the destination pick.
\i (01:27:51) slide 
\t (01:27:51) Pick element to slide.
\i (01:27:52) pick grid 1982.43 224.81
\t (01:27:52) last pick:  1982.00 225.00
\t (01:27:52) last pick:  1978.74 220.39
\t (01:27:52) Waiting for the destination pick.
\i (01:27:53) pick grid 1953.44 204.47
\t (01:27:53) last pick:  1953.00 204.00
\t (01:27:53) No DRC errors detected.
\t (01:27:53) Pick another element to slide.
\i (01:27:53) pick grid 1973.78 217.46
\t (01:27:53) last pick:  1974.00 217.00
\t (01:27:53) last pick:  1973.15 218.08
\t (01:27:53) Waiting for the destination pick.
\t (01:27:53) New cline would result in DRC error(s); retaining old cline.
\i (01:27:54) pick grid 1965.12 220.05
\t (01:27:54) last pick:  1965.00 220.00
\t (01:27:54) No DRC errors detected.
\t (01:27:54) Pick another element to slide.
\i (01:27:55) pick grid 2084.58 218.75
\t (01:27:55) last pick:  2085.00 219.00
\t (01:27:55) last pick:  2088.06 222.23
\t (01:27:55) Waiting for the destination pick.
\t (01:27:55) New cline would result in DRC error(s); retaining old cline.
\i (01:27:56) pick grid 2111.41 214.86
\t (01:27:56) last pick:  2111.00 215.00
\t (01:27:56) No DRC errors detected.
\t (01:27:56) Pick another element to slide.
\i (01:27:57) pick grid 1933.96 162.49
\t (01:27:57) last pick:  1934.00 162.00
\t (01:27:57) last pick:  1932.00 162.49
\t (01:27:57) Waiting for the destination pick.
\i (01:27:59) pick grid 1945.21 164.65
\t (01:27:59) last pick:  1945.00 165.00
\t (01:27:59) No DRC errors detected.
\t (01:27:59) Pick another element to slide.
\i (01:28:00) pick grid 1942.18 215.72
\t (01:28:00) last pick:  1942.00 216.00
\t (01:28:00) last pick:  1941.17 216.73
\t (01:28:00) Waiting for the destination pick.
\t (01:28:00) New cline would result in DRC error(s); retaining old cline.
\i (01:28:01) pick grid 1941.32 226.54
\t (01:28:01) last pick:  1941.00 227.00
\t (01:28:01) No DRC errors detected.
\t (01:28:01) Pick another element to slide.
\i (01:28:01) slide 
\t (01:28:01) Pick element to slide.
\i (01:28:01) pick grid 1940.02 189.76
\t (01:28:01) last pick:  1940.00 190.00
\t (01:28:01) last pick:  1941.35 191.09
\t (01:28:01) Waiting for the destination pick.
\i (01:28:02) pick grid 1941.32 162.49
\t (01:28:02) last pick:  1941.00 162.00
\t (01:28:02) No DRC errors detected.
\t (01:28:02) Pick another element to slide.
\i (01:28:02) done 
\i (01:28:02) generaledit 
\i (01:28:03) slide 
\t (01:28:03) Pick element to slide.
\i (01:28:03) pick grid 2126.13 188.03
\t (01:28:03) last pick:  2126.00 188.00
\t (01:28:03) last pick:  2126.86 187.30
\t (01:28:03) Waiting for the destination pick.
\i (01:28:04) zoom out 1 
\i (01:28:04) setwindow pcb
\i (01:28:04) zoom out 2120.07 192.79
\i (01:28:04) trapsize 433
\i (01:28:04) zoom out 1 
\i (01:28:04) setwindow pcb
\i (01:28:04) zoom out 2117.47 194.51
\i (01:28:04) trapsize 866
\i (01:28:05) pick grid 2063.79 289.73
\t (01:28:05) last pick:  2064.00 290.00
\t (01:28:05) No DRC errors detected.
\t (01:28:05) Pick another element to slide.
\i (01:28:05) zoom in 1 
\i (01:28:05) setwindow pcb
\i (01:28:05) zoom in 2084.57 232.60
\i (01:28:05) trapsize 433
\i (01:28:05) add connect 
\t (01:28:06) Pick first element.
\i (01:28:06) pick grid 2056.87 154.70
\t (01:28:06) last pick:  2057.00 155.00
\t (01:28:06) last pick:  2061.00 150.00
\i (01:28:06) setwindow cmgr
\i (01:28:06) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:06) Target Via is defined from TOP to BOTTOM.
\t (01:28:06) last pick:  2061.00 150.00
\i (01:28:06) setwindow pcb
\i (01:28:06) mouse_pos 2051.68 128.73
\i (01:28:07) mouse_pos 2051.68 127.87
\i (01:28:07) mouse_pos 2050.81 127.87
\i (01:28:07) mouse_pos 2050.81 127.00
\i (01:28:07) mouse_pos 2049.94 126.14
\i (01:28:07) mouse_pos 2049.08 126.14
\i (01:28:07) mouse_pos 2048.21 124.41
\i (01:28:07) mouse_pos 2048.21 122.67
\i (01:28:07) pick grid 2048.21 122.67
\t (01:28:07) last pick:  2048.00 123.00
\i (01:28:07) setwindow cmgr
\i (01:28:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:07) No DRC errors detected.
\t (01:28:07) last pick:  2041.73 75.99
\i (01:28:07) setwindow pcb
\i (01:28:07) mouse_pos 2048.21 122.67
\i (01:28:07) add connect 
\t (01:28:07) Pick first element.
\i (01:28:07) pick grid 2041.29 105.36
\t (01:28:07) last pick:  2041.00 105.00
\t (01:28:07) last pick:  2041.73 75.98
\i (01:28:07) setwindow cmgr
\i (01:28:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:07) Target Via is defined from TOP to BOTTOM.
\t (01:28:07) last pick:  2041.73 75.98
\i (01:28:09) setwindow pcb
\i (01:28:09) pick grid 2146.03 315.71
\t (01:28:09) last pick:  2146.00 316.00
\i (01:28:09) setwindow cmgr
\i (01:28:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:09) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:09) No DRC errors detected.
\i (01:28:09) setwindow pcb
\i (01:28:09) zoom out 1 
\i (01:28:09) setwindow pcb
\i (01:28:09) zoom out 2146.03 315.71
\i (01:28:09) trapsize 866
\i (01:28:10) zoom in 1 
\i (01:28:10) setwindow pcb
\i (01:28:10) zoom in 2156.41 315.70
\i (01:28:10) trapsize 433
\i (01:28:10) zoom in 1 
\i (01:28:10) setwindow pcb
\i (01:28:10) zoom in 2156.41 315.71
\i (01:28:10) trapsize 216
\i (01:28:10) zoom in 1 
\i (01:28:10) setwindow pcb
\i (01:28:10) zoom in 2156.41 315.71
\i (01:28:10) trapsize 108
\i (01:28:12) pick grid 2147.33 318.10
\t (01:28:12) last pick:  2147.00 318.00
\i (01:28:12) setwindow cmgr
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:12) No DRC errors detected.
\t (01:28:12) last pick:  2147.50 317.50
\i (01:28:12) setwindow pcb
\i (01:28:12) pick grid dbl 2146.89 318.10
\t (01:28:12) last pick:  2147.00 318.00
\t (01:28:12) C_VIA_045_020MM used for drill.
\i (01:28:12) setwindow cmgr
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:12) DRC error(s) created.
\i (01:28:12) setwindow pcb
\i (01:28:12) roam start
\i (01:28:12) roam x 192
\i (01:28:12) roam x 320
\i (01:28:12) roam x 304
\i (01:28:12) roam x 96
\i (01:28:12) roam x 48
\i (01:28:12) roam end
\i (01:28:13) pick grid 2288.43 320.04
\t (01:28:13) last pick:  2288.00 320.00
\i (01:28:13) setwindow cmgr
\i (01:28:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:13) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:13) No DRC errors detected.
\t (01:28:13) last pick:  2278.80 317.50
\i (01:28:13) setwindow pcb
\i (01:28:13) done 
\i (01:28:13) generaledit 
\i (01:28:14) roam start
\i (01:28:14) roam x -32
\i (01:28:14) roam x -80
\i (01:28:14) roam y -16
\i (01:28:14) roam x -96
\i (01:28:14) roam x -112
\i (01:28:14) roam y -16
\i (01:28:14) roam x -96
\i (01:28:14) roam y -16
\i (01:28:14) roam end
\i (01:28:14) zoom out 1 
\i (01:28:14) setwindow pcb
\i (01:28:14) zoom out 2156.85 337.57
\i (01:28:14) trapsize 216
\i (01:28:14) slide 
\t (01:28:15) Pick element to slide.
\i (01:28:15) pick grid 2207.92 333.67
\t (01:28:15) last pick:  2208.00 334.00
\t (01:28:15) last pick:  2207.92 332.00
\t (01:28:15) Waiting for the destination pick.
\t (01:28:15) Start slide location has pre-existing DRC errors.
\i (01:28:15) pick grid 2213.98 350.55
\t (01:28:15) last pick:  2214.00 351.00
\t (01:28:15) No DRC errors detected.
\t (01:28:15) Pick another element to slide.
\i (01:28:16) slide 
\t (01:28:16) Pick element to slide.
\i (01:28:16) pick grid 2192.78 317.65
\t (01:28:16) last pick:  2193.00 318.00
\t (01:28:16) last pick:  2192.78 317.50
\t (01:28:16) Waiting for the destination pick.
\i (01:28:17) pick grid 2204.46 331.50
\t (01:28:17) last pick:  2204.00 332.00
\t (01:28:17) No DRC errors detected.
\t (01:28:17) Pick another element to slide.
\i (01:28:17) add connect 
\t (01:28:17) Pick first element.
\i (01:28:18) pick grid 2278.90 332.80
\t (01:28:18) last pick:  2279.00 333.00
\t (01:28:18) last pick:  2278.80 332.00
\i (01:28:18) setwindow cmgr
\i (01:28:18) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:18) Target Via is defined from TOP to BOTTOM.
\t (01:28:18) last pick:  2278.80 332.00
\i (01:28:18) setwindow pcb
\i (01:28:18) roam start
\i (01:28:18) roam x 144
\i (01:28:18) roam x 144
\i (01:28:18) roam x 64
\i (01:28:18) roam end
\i (01:28:19) pick grid 2548.98 277.40
\t (01:28:19) last pick:  2549.00 277.00
\i (01:28:19) setwindow cmgr
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:19) No DRC errors detected.
\i (01:28:19) setwindow pcb
\i (01:28:19) mouse_pos 2572.78 252.30
\i (01:28:19) pick grid 2585.77 247.54
\t (01:28:19) last pick:  2586.00 248.00
\i (01:28:19) setwindow cmgr
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:19) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:19) No DRC errors detected.
\t (01:28:19) Pick first element.
\i (01:28:20) setwindow pcb
\i (01:28:20) prepopup 2521.71 276.97
\i (01:28:20) done 
\i (01:28:20) generaledit 
\i (01:28:20) zoom out 1 
\i (01:28:20) setwindow pcb
\i (01:28:20) zoom out 2521.71 276.97
\i (01:28:20) trapsize 433
\i (01:28:20) zoom out 1 
\i (01:28:20) setwindow pcb
\i (01:28:20) zoom out 2521.72 276.97
\i (01:28:20) trapsize 866
\i (01:28:21) zoom in 1 
\i (01:28:21) setwindow pcb
\i (01:28:21) zoom in 2107.95 83.07
\i (01:28:21) trapsize 433
\i (01:28:22) zoom in 1 
\i (01:28:22) setwindow pcb
\i (01:28:22) zoom in 2107.96 83.07
\i (01:28:22) trapsize 216
\i (01:28:22) add connect 
\t (01:28:22) Pick first element.
\i (01:28:23) pick grid 2075.94 68.36
\t (01:28:23) last pick:  2076.00 68.00
\t (01:28:23) last pick:  2073.23 75.98
\i (01:28:23) setwindow cmgr
\i (01:28:23) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:23) Target Via is defined from TOP to BOTTOM.
\t (01:28:23) last pick:  2073.23 75.98
\i (01:28:23) setwindow pcb
\i (01:28:23) roam start
\i (01:28:23) roam y -16
\i (01:28:23) roam x 16
\i (01:28:23) roam y -112
\i (01:28:23) roam x 16
\i (01:28:23) roam y -64
\i (01:28:23) roam end
\i (01:28:24) pick grid 2139.98 262.90
\t (01:28:24) last pick:  2140.00 263.00
\i (01:28:24) setwindow cmgr
\i (01:28:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:24) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:24) No DRC errors detected.
\i (01:28:24) setwindow pcb
\i (01:28:24) zoom out 1 
\i (01:28:24) setwindow pcb
\i (01:28:24) zoom out 2139.98 262.90
\i (01:28:24) trapsize 433
\i (01:28:25) roam start
\i (01:28:25) roam x 128
\i (01:28:25) roam y -96
\i (01:28:25) roam x 64
\i (01:28:25) roam y -48
\i (01:28:26) roam end
\i (01:28:31) pick grid 2180.23 306.19
\t (01:28:31) last pick:  2180.00 306.00
\i (01:28:31) setwindow cmgr
\i (01:28:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:31) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:31) No DRC errors detected.
\t (01:28:31) last pick:  2181.50 304.50
\i (01:28:32) setwindow pcb
\i (01:28:32) pick grid 2181.09 371.11
\t (01:28:32) last pick:  2181.00 371.00
\i (01:28:32) setwindow cmgr
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:32) No DRC errors detected.
\t (01:28:32) last pick:  2181.50 370.50
\i (01:28:32) setwindow pcb
\i (01:28:32) pick grid dbl 2181.09 371.11
\t (01:28:32) last pick:  2181.00 371.00
\t (01:28:32) C_VIA_045_020MM used for drill.
\i (01:28:32) setwindow cmgr
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:32) No DRC errors detected.
\i (01:28:33) setwindow pcb
\i (01:28:33) roam start
\i (01:28:33) roam x 144
\i (01:28:33) roam x 64
\i (01:28:33) roam x 80
\i (01:28:33) roam end
\i (01:28:34) pick grid 2580.14 339.08
\t (01:28:34) last pick:  2580.00 339.00
\i (01:28:34) setwindow cmgr
\i (01:28:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:34) No DRC errors detected.
\i (01:28:35) setwindow pcb
\i (01:28:35) pick grid 2804.34 272.43
\t (01:28:35) last pick:  2804.00 272.00
\i (01:28:35) setwindow cmgr
\i (01:28:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:35) No DRC errors detected.
\i (01:28:35) setwindow pcb
\i (01:28:35) mouse_pos 2863.20 212.70
\i (01:28:36) pick grid 2863.20 199.72
\t (01:28:36) last pick:  2863.00 200.00
\i (01:28:36) setwindow cmgr
\i (01:28:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:36) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:36) No DRC errors detected.
\t (01:28:36) Pick first element.
\i (01:28:36) setwindow pcb
\i (01:28:36) slide 
\t (01:28:36) Pick element to slide.
\i (01:28:36) pick grid 2834.63 236.94
\t (01:28:36) last pick:  2835.00 237.00
\t (01:28:36) last pick:  2833.34 235.66
\t (01:28:36) Waiting for the destination pick.
\i (01:28:37) pick grid 2834.63 239.54
\t (01:28:37) last pick:  2835.00 240.00
\t (01:28:37) No DRC errors detected.
\t (01:28:37) Pick another element to slide.
\i (01:28:38) prepopup 2804.34 236.94
\i (01:28:38) done 
\i (01:28:38) generaledit 
\i (01:28:38) zoom out 1 
\i (01:28:38) setwindow pcb
\i (01:28:38) zoom out 2801.74 236.94
\i (01:28:38) trapsize 866
\i (01:28:39) zoom in 1 
\i (01:28:39) setwindow pcb
\i (01:28:39) zoom in 2114.45 94.98
\i (01:28:39) trapsize 433
\i (01:28:39) add connect 
\t (01:28:40) Pick first element.
\i (01:28:40) pick grid 2108.39 94.11
\t (01:28:40) last pick:  2108.00 94.00
\t (01:28:40) last pick:  2104.72 75.98
\i (01:28:40) setwindow cmgr
\i (01:28:40) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:40) Target Via is defined from TOP to BOTTOM.
\t (01:28:40) last pick:  2104.72 75.98
\i (01:28:41) setwindow pcb
\i (01:28:41) pick grid 2170.72 239.54
\t (01:28:41) last pick:  2171.00 240.00
\i (01:28:41) setwindow cmgr
\i (01:28:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:41) No DRC errors detected.
\i (01:28:42) setwindow pcb
\i (01:28:42) pick grid 2195.82 265.50
\t (01:28:42) last pick:  2196.00 266.00
\i (01:28:42) setwindow cmgr
\i (01:28:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:42) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:42) No DRC errors detected.
\t (01:28:42) last pick:  2196.50 265.50
\i (01:28:43) setwindow pcb
\i (01:28:43) pick grid 2207.94 350.33
\t (01:28:43) last pick:  2208.00 350.00
\i (01:28:43) setwindow cmgr
\i (01:28:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:43) No DRC errors detected.
\i (01:28:44) setwindow pcb
\i (01:28:44) pick grid 2207.94 389.29
\t (01:28:44) last pick:  2208.00 389.00
\i (01:28:44) setwindow cmgr
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:44) No DRC errors detected.
\i (01:28:44) setwindow pcb
\i (01:28:44) pick grid dbl 2207.94 389.29
\t (01:28:44) last pick:  2208.00 389.00
\t (01:28:44) C_VIA_045_020MM used for drill.
\i (01:28:44) setwindow cmgr
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:44) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:44) No DRC errors detected.
\i (01:28:44) setwindow pcb
\i (01:28:44) roam start
\i (01:28:44) roam x 160
\i (01:28:45) roam x 144
\i (01:28:45) roam x 144
\i (01:28:45) roam x 80
\i (01:28:45) roam x 32
\i (01:28:45) roam end
\i (01:28:46) pick grid 2598.32 359.86
\t (01:28:46) last pick:  2598.00 360.00
\i (01:28:46) setwindow cmgr
\i (01:28:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:46) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:46) No DRC errors detected.
\i (01:28:46) setwindow pcb
\i (01:28:46) mouse_pos 2735.08 346.01
\i (01:28:46) mouse_pos 2743.74 343.41
\i (01:28:46) mouse_pos 2754.13 340.81
\i (01:28:46) mouse_pos 2862.33 262.91
\i (01:28:47) pick grid 2864.93 259.45
\t (01:28:47) last pick:  2865.00 259.00
\i (01:28:47) setwindow cmgr
\i (01:28:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:47) No DRC errors detected.
\t (01:28:47) Pick first element.
\i (01:28:47) setwindow pcb
\i (01:28:47) done 
\i (01:28:47) generaledit 
\i (01:28:47) zoom out 1 
\i (01:28:47) setwindow pcb
\i (01:28:47) zoom out 2863.19 255.12
\i (01:28:47) trapsize 866
\i (01:28:48) zoom out 1 
\i (01:28:48) setwindow pcb
\i (01:28:48) zoom out 2863.20 255.12
\i (01:28:48) trapsize 1731
\i (01:28:48) save 
\i (01:28:48) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:28:48) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:28:48) QtSignal "All Layers"
\i (01:28:49) fillin yes 
\i (01:28:49) generaledit 
\i (01:28:50) zoom in 1 
\i (01:28:50) setwindow pcb
\i (01:28:50) zoom in 2035.67 -84.21
\i (01:28:50) trapsize 866
\i (01:28:50) zoom in 1 
\i (01:28:50) setwindow pcb
\i (01:28:50) zoom in 2035.68 -84.20
\i (01:28:50) trapsize 433
\i (01:28:51) add connect 
\t (01:28:51) Pick first element.
\i (01:28:51) pick grid 1917.96 -64.29
\t (01:28:51) last pick:  1918.00 -64.00
\t (01:28:51) last pick:  1915.75 -75.98
\i (01:28:51) setwindow cmgr
\i (01:28:51) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:51) Target Via is defined from TOP to BOTTOM.
\t (01:28:51) last pick:  1915.75 -75.98
\i (01:28:53) setwindow pcb
\i (01:28:53) zoom out 1 
\i (01:28:53) setwindow pcb
\i (01:28:53) zoom out 1915.36 -64.29
\i (01:28:53) trapsize 866
\i (01:28:55) zoom in 1 
\i (01:28:55) setwindow pcb
\i (01:28:55) zoom in 1908.44 -19.28
\i (01:28:55) trapsize 433
\i (01:28:55) zoom in 1 
\i (01:28:55) setwindow pcb
\i (01:28:55) zoom in 1908.44 -19.28
\i (01:28:55) trapsize 216
\i (01:28:55) zoom in 1 
\i (01:28:55) setwindow pcb
\i (01:28:55) zoom in 1908.44 -19.27
\i (01:28:55) trapsize 108
\i (01:28:57) pick grid 1917.10 7.35
\t (01:28:57) last pick:  1917.00 7.00
\i (01:28:57) setwindow cmgr
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:57) No DRC errors detected.
\t (01:28:57) last pick:  1915.75 5.75
\i (01:28:57) setwindow pcb
\i (01:28:57) pick grid dbl 1917.10 7.35
\t (01:28:57) last pick:  1917.00 7.00
\t (01:28:57) C_VIA_045_020MM used for drill.
\i (01:28:57) setwindow cmgr
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:28:57) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:28:57) No DRC errors detected.
\i (01:28:57) setwindow pcb
\i (01:28:57) roam start
\i (01:28:57) roam y -16
\i (01:28:57) roam x 80
\i (01:28:57) roam y -192
\i (01:28:57) roam x 80
\i (01:28:57) roam y -160
\i (01:28:57) roam x 32
\i (01:28:57) roam y -80
\i (01:28:57) mouse_pos 1958.64 98.23
\i (01:28:57) roam end
\i (01:28:58) zoom out 1 
\i (01:28:58) setwindow pcb
\i (01:28:58) zoom out 1959.72 101.26
\i (01:28:58) trapsize 216
\i (01:28:58) mouse_pos 1964.48 93.89
\i (01:28:58) mouse_pos 1971.84 90.86
\i (01:28:59) mouse_pos 1982.22 81.78
\i (01:29:00) zoom out 1 
\i (01:29:00) setwindow pcb
\i (01:29:00) zoom out 1940.67 80.04
\i (01:29:00) trapsize 433
\i (01:29:01) roam start
\i (01:29:01) roam x -96
\i (01:29:01) roam x -96
\i (01:29:01) roam end
\i (01:29:01) mouse_pos 1818.40 65.33
\i (01:29:01) mouse_pos 1874.67 72.26
\i (01:29:01) mouse_pos 1887.65 74.86
\i (01:29:01) mouse_pos 1955.17 93.03
\i (01:29:02) mouse_pos 1965.56 96.50
\i (01:29:02) mouse_pos 1968.15 96.50
\i (01:29:02) mouse_pos 1968.15 96.50
\i (01:29:02) mouse_pos 1969.88 96.50
\i (01:29:02) mouse_pos 1969.88 96.50
\i (01:29:02) mouse_pos 1970.75 96.50
\i (01:29:02) mouse_pos 1970.75 96.50
\i (01:29:02) mouse_pos 1971.62 96.50
\i (01:29:02) mouse_pos 1971.62 96.50
\i (01:29:02) mouse_pos 1973.35 96.50
\i (01:29:02) mouse_pos 1973.35 96.50
\i (01:29:02) mouse_pos 1974.21 96.50
\i (01:29:02) mouse_pos 2010.57 79.18
\i (01:29:03) mouse_pos 1978.54 80.05
\i (01:29:03) mouse_pos 1968.15 80.91
\i (01:29:03) mouse_pos 1891.98 80.91
\i (01:29:04) mouse_pos 1871.21 69.66
\i (01:29:05) zoom out 1 
\i (01:29:05) setwindow pcb
\i (01:29:05) zoom out 1868.61 67.07
\i (01:29:05) trapsize 866
\i (01:29:06) mouse_pos 1873.80 67.06
\i (01:29:06) mouse_pos 1889.38 68.79
\i (01:29:06) mouse_pos 1972.48 89.57
\i (01:29:07) pick grid 2005.37 98.22
\t (01:29:07) last pick:  2005.00 98.00
\i (01:29:07) setwindow cmgr
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:07) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:29:07) No DRC errors detected.
\t (01:29:07) Pick first element.
\i (01:29:07) setwindow pcb
\i (01:29:07) prepopup 1922.27 56.67
\i (01:29:08) done 
\i (01:29:08) generaledit 
\i (01:29:09) zoom in 1 
\i (01:29:09) setwindow pcb
\i (01:29:09) zoom in 1939.59 15.12
\i (01:29:09) trapsize 433
\i (01:29:09) add connect 
\t (01:29:10) Pick first element.
\i (01:29:10) pick grid 1914.49 3.87
\t (01:29:10) last pick:  1914.00 4.00
\t (01:29:10) last pick:  1915.75 5.75
\i (01:29:10) setwindow cmgr
\i (01:29:10) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:29:10) Target Symbol Pin is defined on TOP.
\t (01:29:10) last pick:  1915.75 5.75
\i (01:29:11) setwindow pcb
\i (01:29:11) roam start
\i (01:29:11) roam x -112
\i (01:29:11) roam x -112
\i (01:29:11) roam y -16
\i (01:29:11) mouse_pos 1627.97 65.55
\i (01:29:11) roam x -96
\i (01:29:11) roam y -16
\i (01:29:11) roam x -48
\i (01:29:11) roam end
\i (01:29:11) mouse_pos 1497.26 81.13
\i (01:29:11) mouse_pos 1574.30 69.01
\i (01:29:12) pick grid 1578.63 71.61
\t (01:29:12) last pick:  1579.00 72.00
\i (01:29:12) setwindow cmgr
\i (01:29:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:12) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:29:12) Cannot edit Pin "U3.5". Symbol or drawing must have UNFIXED_PINS property.
\t (01:29:12) No DRC errors detected.
\t (01:29:12) Pick first element.
\i (01:29:12) setwindow pcb
\i (01:29:12) prepopup 1752.62 64.68
\i (01:29:13) done 
\i (01:29:13) generaledit 
\i (01:29:14) delete 
\i (01:29:15) pick grid 1872.94 70.74
\t (01:29:15) last pick:  1873.00 71.00
\t (01:29:15) Odd-angle Line Segment "A9, Etch/Top"
\i (01:29:15) setwindow cmgr
\i (01:29:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:15) setwindow pcb
\i (01:29:15) pick grid 1859.09 70.74
\t (01:29:15) last pick:  1859.00 71.00
\t (01:29:15) Horizontal Line Segment "A9, Etch/Top"
\i (01:29:15) setwindow cmgr
\i (01:29:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:16) setwindow pcb
\i (01:29:16) pick grid 1941.32 98.44
\t (01:29:16) last pick:  1941.00 98.00
\t (01:29:16) Horizontal Line Segment "A9, Etch/Top"
\i (01:29:16) setwindow cmgr
\i (01:29:16) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:16) setwindow pcb
\i (01:29:16) prepopup 1879.00 69.01
\i (01:29:18) slide 
\t (01:29:18) Pick element to slide.
\i (01:29:18) pick grid 1857.36 -0.24
\t (01:29:18) last pick:  1857.00 0.00
\t (01:29:18) last pick:  1857.36 5.75
\t (01:29:18) Waiting for the destination pick.
\i (01:29:20) pick grid 1832.25 58.62
\t (01:29:20) last pick:  1832.00 59.00
\t (01:29:20) No DRC errors detected.
\t (01:29:20) Pick another element to slide.
\i (01:29:21) pick grid 1567.38 81.13
\t (01:29:21) last pick:  1567.00 81.00
\t (01:29:21) last pick:  1569.00 81.13
\t (01:29:21) Waiting for the destination pick.
\i (01:29:21) prepopup 1566.51 81.13
\i (01:29:21) done 
\i (01:29:22) generaledit 
\i (01:29:22) slide 
\t (01:29:22) Pick element to slide.
\i (01:29:22) pick grid 1573.44 81.13
\t (01:29:22) last pick:  1573.00 81.00
\t (01:29:22) last pick:  1573.65 81.35
\t (01:29:22) Waiting for the destination pick.
\i (01:29:23) pick grid 1562.18 78.53
\t (01:29:23) last pick:  1562.00 79.00
\t (01:29:23) No DRC errors detected.
\t (01:29:23) Pick another element to slide.
\i (01:29:23) zoom out 1 
\i (01:29:23) setwindow pcb
\i (01:29:23) zoom out 1562.18 78.53
\i (01:29:23) trapsize 866
\i (01:29:23) done 
\i (01:29:23) generaledit 
\i (01:29:24) zoom out 1 
\i (01:29:24) setwindow pcb
\i (01:29:24) zoom out 1788.97 7.55
\i (01:29:24) trapsize 1731
\i (01:29:24) save 
\i (01:29:24) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:29:24) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:29:24) QtSignal "All Layers"
\i (01:29:25) fillin yes 
\i (01:29:25) generaledit 
\i (01:29:27) zoom in 1 
\i (01:29:27) setwindow pcb
\i (01:29:27) zoom in 2246.02 114.90
\i (01:29:27) trapsize 866
\i (01:29:27) zoom in 1 
\i (01:29:27) setwindow pcb
\i (01:29:27) zoom in 2246.03 114.90
\i (01:29:27) trapsize 433
\i (01:29:27) zoom in 1 
\i (01:29:27) setwindow pcb
\i (01:29:27) zoom in 2246.03 114.91
\i (01:29:27) trapsize 216
\i (01:29:28) zoom out 1 
\i (01:29:28) setwindow pcb
\i (01:29:28) zoom out 2237.38 120.10
\i (01:29:28) trapsize 433
\i (01:29:29) add connect 
\t (01:29:29) Pick first element.
\i (01:29:32) zoom out 1 
\i (01:29:32) setwindow pcb
\i (01:29:32) zoom out 2408.77 107.12
\i (01:29:32) trapsize 866
\i (01:29:32) prepopup 2374.14 70.76
\i (01:29:33) done 
\i (01:29:33) generaledit 
\i (01:29:34) pick grid 2263.34 122.70
\t (01:29:34) last pick:  2263.00 123.00
\i (01:29:34) setwindow cmgr
\i (01:29:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:34) setwindow pcb
\i (01:29:34) zoom out 1 
\i (01:29:34) setwindow pcb
\i (01:29:34) zoom out 2263.34 122.70
\i (01:29:34) trapsize 1731
\i (01:29:35) roam start
\i (01:29:35) roam x 16
\i (01:29:35) roam y 64
\i (01:29:35) roam y 48
\i (01:29:35) roam end
\i (01:29:36) zoom in 1 
\i (01:29:36) setwindow pcb
\i (01:29:36) zoom in 2471.94 93.24
\i (01:29:36) trapsize 866
\i (01:29:36) zoom in 1 
\i (01:29:36) setwindow pcb
\i (01:29:36) zoom in 2471.94 93.25
\i (01:29:36) trapsize 433
\i (01:29:37) zoom out 1 
\i (01:29:37) setwindow pcb
\i (01:29:37) zoom out 2471.95 93.25
\i (01:29:37) trapsize 866
\i (01:29:37) zoom out 1 
\i (01:29:37) setwindow pcb
\i (01:29:37) zoom out 2471.94 93.26
\i (01:29:37) trapsize 1731
\i (01:29:37) zoom out 1 
\i (01:29:37) setwindow pcb
\i (01:29:37) zoom out 2471.95 93.25
\i (01:29:37) trapsize 3462
\i (01:29:38) zoom in 1 
\i (01:29:38) setwindow pcb
\i (01:29:38) zoom in 2070.78 93.26
\i (01:29:38) trapsize 1731
\i (01:29:38) zoom in 1 
\i (01:29:38) setwindow pcb
\i (01:29:38) zoom in 2070.78 93.26
\i (01:29:38) trapsize 866
\i (01:29:38) zoom in 1 
\i (01:29:38) setwindow pcb
\i (01:29:38) zoom in 2070.78 93.27
\i (01:29:38) trapsize 433
\i (01:29:39) roam start
\i (01:29:39) roam x 144
\i (01:29:39) roam y -32
\i (01:29:39) roam x 80
\i (01:29:39) roam y -16
\i (01:29:39) roam x 128
\i (01:29:39) roam y -16
\i (01:29:39) roam x 48
\i (01:29:39) roam x 32
\i (01:29:39) roam y -16
\i (01:29:39) roam x 32
\i (01:29:39) roam x 48
\i (01:29:39) roam end
\i (01:29:39) zoom in 1 
\i (01:29:39) setwindow pcb
\i (01:29:39) zoom in 2565.42 100.17
\i (01:29:39) trapsize 216
\i (01:29:40) pick grid 2483.19 52.57
\t (01:29:40) last pick:  2483.00 53.00
\i (01:29:40) add connect 
\t (01:29:40) Pick first element.
\i (01:29:41) pick grid 2454.19 125.28
\t (01:29:41) last pick:  2454.00 125.00
\t (01:29:41) last pick:  2454.00 126.00
\i (01:29:41) setwindow cmgr
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:29:41) Target Symbol Pin is defined on TOP.
\t (01:29:41) last pick:  2454.00 126.00
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:41) setwindow pcb
\i (01:29:41) pick grid dbl 2454.19 125.28
\t (01:29:41) last pick:  2454.00 125.00
\t (01:29:41) C_VIA_045_020MM used for drill.
\i (01:29:41) setwindow cmgr
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:41) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:29:41) No DRC errors detected.
\i (01:29:41) setwindow pcb
\i (01:29:41) zoom out 1 
\i (01:29:41) setwindow pcb
\i (01:29:41) zoom out 2454.19 122.68
\i (01:29:41) trapsize 433
\i (01:29:41) zoom out 1 
\i (01:29:41) setwindow pcb
\i (01:29:41) zoom out 2454.19 122.68
\i (01:29:41) trapsize 866
\i (01:29:42) roam start
\i (01:29:42) roam y 96
\i (01:29:42) roam x 32
\i (01:29:42) roam y 160
\i (01:29:42) roam x 16
\i (01:29:42) roam y 80
\i (01:29:42) roam y 16
\i (01:29:42) roam end
\i (01:29:43) pick grid 2421.73 -337.83
\t (01:29:43) last pick:  2422.00 -338.00
\i (01:29:43) setwindow cmgr
\i (01:29:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:43) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:29:43) No DRC errors detected.
\i (01:29:43) setwindow pcb
\i (01:29:43) roam start
\i (01:29:43) roam y 128
\i (01:29:43) roam y 96
\i (01:29:43) roam end
\i (01:29:44) roam start
\i (01:29:44) roam y 16
\i (01:29:44) roam y 80
\i (01:29:44) roam y 80
\i (01:29:44) roam x 16
\i (01:29:44) roam y 80
\i (01:29:44) roam x 16
\i (01:29:44) roam y 80
\i (01:29:44) roam y 64
\i (01:29:44) roam end
\i (01:29:45) roam start
\i (01:29:45) roam x -16
\i (01:29:45) roam y 128
\i (01:29:45) roam y 80
\i (01:29:45) roam y 64
\i (01:29:46) roam y 64
\i (01:29:46) roam end
\i (01:29:47) pick grid 2418.27 -2780.58
\t (01:29:47) last pick:  2418.00 -2781.00
\i (01:29:47) setwindow cmgr
\i (01:29:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:47) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:29:47) No DRC errors detected.
\t (01:29:47) last pick:  2422.00 -2777.00
\i (01:29:47) setwindow pcb
\i (01:29:47) done 
\i (01:29:48) generaledit 
\i (01:29:48) zoom in 1 
\i (01:29:48) setwindow pcb
\i (01:29:48) zoom in 2452.90 -2683.63
\i (01:29:48) trapsize 433
\i (01:29:48) roam start
\i (01:29:48) roam y -160
\i (01:29:48) roam y -16
\i (01:29:48) roam y -64
\i (01:29:48) roam y -80
\i (01:29:48) roam y -64
\i (01:29:48) roam y -128
\i (01:29:48) roam y -96
\i (01:29:48) roam y -80
\i (01:29:48) roam y -64
\i (01:29:49) roam end
\i (01:29:49) zoom out 1 
\i (01:29:49) setwindow pcb
\i (01:29:49) zoom out 2455.50 -2007.59
\i (01:29:49) trapsize 866
\i (01:29:49) zoom out 1 
\i (01:29:49) setwindow pcb
\i (01:29:49) zoom out 2455.50 -1972.97
\i (01:29:49) trapsize 1731
\i (01:29:50) roam start
\i (01:29:50) roam y -96
\i (01:29:50) roam y -80
\i (01:29:50) roam y -32
\i (01:29:50) roam end
\i (01:29:51) zoom in 1 
\i (01:29:51) setwindow pcb
\i (01:29:51) zoom in 2514.36 -651.18
\i (01:29:51) trapsize 866
\i (01:29:51) zoom in 1 
\i (01:29:51) setwindow pcb
\i (01:29:51) zoom in 2514.36 -651.18
\i (01:29:51) trapsize 433
\i (01:29:51) zoom in 1 
\i (01:29:51) setwindow pcb
\i (01:29:51) zoom in 2514.37 -651.18
\i (01:29:51) trapsize 216
\i (01:29:52) zoom out 1 
\i (01:29:52) setwindow pcb
\i (01:29:52) zoom out 2516.96 -651.18
\i (01:29:52) trapsize 433
\i (01:29:52) zoom out 1 
\i (01:29:52) setwindow pcb
\i (01:29:52) zoom out 2516.97 -651.18
\i (01:29:52) trapsize 866
\i (01:29:53) zoom out 1 
\i (01:29:53) setwindow pcb
\i (01:29:53) zoom out 2530.82 -635.59
\i (01:29:53) trapsize 1731
\i (01:29:54) pick grid 2503.12 -656.37
\t (01:29:54) last pick:  2503.00 -656.00
\i (01:29:54) setwindow cmgr
\i (01:29:54) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:29:55) setwindow pcb
\i (01:29:55) roam start
\i (01:29:55) roam x -32
\i (01:29:55) roam y 96
\i (01:29:55) roam x -16
\i (01:29:55) roam y 32
\i (01:29:55) roam x -16
\i (01:29:55) roam y -32
\i (01:29:56) roam y -16
\i (01:29:56) roam y -16
\i (01:29:56) roam end
\i (01:29:57) zoom in 1 
\i (01:29:57) setwindow pcb
\i (01:29:57) zoom in 2558.50 -623.48
\i (01:29:57) trapsize 866
\i (01:29:58) zoom in 1 
\i (01:29:58) setwindow pcb
\i (01:29:58) zoom in 2558.51 -623.48
\i (01:29:58) trapsize 433
\i (01:29:58) zoom in 1 
\i (01:29:58) setwindow pcb
\i (01:29:58) zoom in 2557.64 -623.47
\i (01:29:58) trapsize 216
\i (01:29:58) zoom in 1 
\i (01:29:58) setwindow pcb
\i (01:29:58) zoom in 2557.65 -623.47
\i (01:29:58) trapsize 108
\i (01:29:59) pick grid 2537.31 -639.05
\t (01:29:59) last pick:  2537.00 -639.00
\i (01:29:59) zoom out 1 
\i (01:29:59) setwindow pcb
\i (01:29:59) zoom out 2537.09 -638.83
\i (01:29:59) trapsize 216
\i (01:30:00) zoom in 1 
\i (01:30:00) setwindow pcb
\i (01:30:00) zoom in 2440.58 -682.98
\i (01:30:00) trapsize 108
\i (01:30:00) add connect 
\t (01:30:01) Pick first element.
\i (01:30:01) pick grid 2445.13 -673.88
\t (01:30:01) last pick:  2445.00 -674.00
\t (01:30:01) last pick:  2445.00 -674.25
\i (01:30:01) setwindow cmgr
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:01) Target Symbol Pin is defined on TOP.
\t (01:30:01) last pick:  2445.00 -674.25
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:01) setwindow pcb
\i (01:30:01) pick grid dbl 2445.13 -673.88
\t (01:30:01) last pick:  2445.00 -674.00
\t (01:30:01) C_VIA_045_020MM used for drill.
\i (01:30:01) setwindow cmgr
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:01) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:01) No DRC errors detected.
\i (01:30:01) setwindow pcb
\i (01:30:01) zoom out 1 
\i (01:30:01) setwindow pcb
\i (01:30:01) zoom out 2445.56 -676.48
\i (01:30:01) trapsize 216
\i (01:30:02) zoom out 1 
\i (01:30:02) setwindow pcb
\i (01:30:02) zoom out 2445.57 -676.48
\i (01:30:02) trapsize 433
\i (01:30:02) roam start
\i (01:30:02) roam x 16
\i (01:30:02) roam y 144
\i (01:30:02) roam y 80
\i (01:30:02) roam y 80
\i (01:30:02) roam x 16
\i (01:30:02) roam y 64
\i (01:30:02) roam end
\i (01:30:02) roam start
\i (01:30:02) roam y 112
\i (01:30:03) roam y 64
\i (01:30:03) roam y 80
\i (01:30:03) roam end
\i (01:30:04) pick grid 2466.75 -1282.21
\t (01:30:04) last pick:  2467.00 -1282.00
\i (01:30:04) setwindow cmgr
\i (01:30:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:04) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:04) No DRC errors detected.
\i (01:30:04) setwindow pcb
\i (01:30:04) roam start
\i (01:30:04) roam y 16
\i (01:30:04) roam x -16
\i (01:30:04) roam y 128
\i (01:30:04) roam x -16
\i (01:30:04) roam y 96
\i (01:30:04) roam x -32
\i (01:30:04) roam y 48
\i (01:30:05) roam x -16
\i (01:30:05) roam y 96
\i (01:30:05) roam end
\i (01:30:05) mouse_pos 2416.54 -1606.82
\i (01:30:05) mouse_pos 2433.85 -1584.31
\i (01:30:05) pick grid 2442.51 -1473.51
\t (01:30:05) last pick:  2443.00 -1474.00
\i (01:30:05) setwindow cmgr
\i (01:30:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:05) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:05) No DRC errors detected.
\i (01:30:06) setwindow pcb
\i (01:30:06) roam start
\i (01:30:06) roam y 144
\i (01:30:06) roam y 112
\i (01:30:06) roam y 80
\i (01:30:06) roam y 80
\i (01:30:06) roam y 64
\i (01:30:06) roam end
\i (01:30:07) roam start
\i (01:30:07) roam y 144
\i (01:30:07) roam y 96
\i (01:30:07) zoom in 1 
\i (01:30:07) setwindow pcb
\i (01:30:07) zoom in 2437.32 -2107.13
\i (01:30:07) trapsize 216
\i (01:30:07) roam end
\i (01:30:08) pick grid 2440.78 -2063.85
\t (01:30:08) last pick:  2441.00 -2064.00
\i (01:30:08) setwindow cmgr
\i (01:30:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:08) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:08) No DRC errors detected.
\t (01:30:08) last pick:  2443.00 -2062.00
\i (01:30:08) setwindow pcb
\i (01:30:08) done 
\i (01:30:08) generaledit 
\i (01:30:08) zoom out 1 
\i (01:30:08) setwindow pcb
\i (01:30:08) zoom out 2441.21 -2063.42
\i (01:30:08) trapsize 433
\i (01:30:09) zoom out 1 
\i (01:30:09) setwindow pcb
\i (01:30:09) zoom out 2436.02 -2105.83
\i (01:30:09) trapsize 866
\i (01:30:09) slide 
\t (01:30:09) Pick element to slide.
\i (01:30:10) pick grid 2422.18 -2083.32
\t (01:30:10) last pick:  2422.00 -2083.00
\t (01:30:10) last pick:  2422.00 -2083.32
\t (01:30:10) Waiting for the destination pick.
\i (01:30:11) pick grid 2396.21 -2083.32
\t (01:30:11) last pick:  2396.00 -2083.00
\t (01:30:11) No DRC errors detected.
\t (01:30:11) Pick another element to slide.
\i (01:30:11) slide 
\t (01:30:12) Pick element to slide.
\i (01:30:12) pick grid 2441.22 -2040.04
\t (01:30:12) last pick:  2441.00 -2040.00
\t (01:30:12) last pick:  2443.00 -2040.04
\t (01:30:12) Waiting for the destination pick.
\i (01:30:13) pick grid 2422.18 -2040.04
\t (01:30:13) last pick:  2422.00 -2040.00
\t (01:30:13) No DRC errors detected.
\t (01:30:13) Pick another element to slide.
\i (01:30:13) add connect 
\t (01:30:13) Pick first element.
\i (01:30:14) pick grid 2416.98 -2055.62
\t (01:30:14) last pick:  2417.00 -2056.00
\t (01:30:14) last pick:  2422.00 -2062.00
\i (01:30:14) setwindow cmgr
\i (01:30:14) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:14) Target Symbol Pin is defined on TOP.
\t (01:30:14) last pick:  2422.00 -2062.00
\i (01:30:15) setwindow pcb
\i (01:30:15) pick grid 2423.91 -2779.27
\t (01:30:15) last pick:  2424.00 -2779.00
\i (01:30:15) setwindow cmgr
\i (01:30:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:15) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:15) No DRC errors detected.
\t (01:30:15) last pick:  2422.00 -2779.00
\i (01:30:16) setwindow pcb
\i (01:30:16) done 
\i (01:30:16) generaledit 
\i (01:30:16) zoom out 1 
\i (01:30:16) setwindow pcb
\i (01:30:16) zoom out 2468.92 -2668.47
\i (01:30:16) trapsize 1731
\i (01:30:17) roam start
\i (01:30:17) roam y -64
\i (01:30:17) roam y -96
\i (01:30:17) roam y -80
\i (01:30:17) roam y -32
\i (01:30:17) roam y -16
\i (01:30:17) roam end
\i (01:30:19) zoom in 1 
\i (01:30:19) setwindow pcb
\i (01:30:19) zoom in 2427.41 -1180.93
\i (01:30:19) trapsize 866
\i (01:30:19) zoom in 1 
\i (01:30:19) setwindow pcb
\i (01:30:19) zoom in 2427.41 -1180.93
\i (01:30:19) trapsize 433
\i (01:30:19) zoom in 1 
\i (01:30:19) setwindow pcb
\i (01:30:19) zoom in 2427.41 -1180.92
\i (01:30:19) trapsize 216
\i (01:30:20) zoom out 1 
\i (01:30:20) setwindow pcb
\i (01:30:20) zoom out 2448.19 -1146.29
\i (01:30:20) trapsize 433
\i (01:30:20) zoom out 1 
\i (01:30:20) setwindow pcb
\i (01:30:20) zoom out 2448.19 -1146.30
\i (01:30:20) trapsize 866
\i (01:30:20) zoom out 1 
\i (01:30:20) setwindow pcb
\i (01:30:20) zoom out 2446.46 -1148.02
\i (01:30:20) trapsize 1731
\i (01:30:22) zoom in 1 
\i (01:30:22) setwindow pcb
\i (01:30:22) zoom in 2276.80 -1566.98
\i (01:30:22) trapsize 866
\i (01:30:22) zoom in 1 
\i (01:30:22) setwindow pcb
\i (01:30:22) zoom in 2276.80 -1566.98
\i (01:30:22) trapsize 433
\i (01:30:22) zoom in 1 
\i (01:30:22) setwindow pcb
\i (01:30:22) zoom in 2276.80 -1566.98
\i (01:30:22) trapsize 216
\i (01:30:23) zoom out 1 
\i (01:30:23) setwindow pcb
\i (01:30:23) zoom out 2310.13 -1537.54
\i (01:30:23) trapsize 433
\i (01:30:27) pick grid 1923.20 -1451.85
\t (01:30:27) last pick:  1923.00 -1452.00
\i (01:30:27) setwindow cmgr
\i (01:30:27) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:27) setwindow pcb
\i (01:30:27) zoom in 1 
\i (01:30:27) setwindow pcb
\i (01:30:27) zoom in 2464.20 -1483.88
\i (01:30:27) trapsize 216
\i (01:30:28) zoom in 1 
\i (01:30:28) setwindow pcb
\i (01:30:28) zoom in 2464.21 -1483.88
\i (01:30:28) trapsize 108
\i (01:30:28) roam start
\i (01:30:28) roam x 96
\i (01:30:28) roam y -64
\i (01:30:28) roam x 48
\i (01:30:28) roam y -32
\i (01:30:28) roam x 80
\i (01:30:28) roam y -32
\i (01:30:28) roam end
\i (01:30:29) pick grid 2491.20 -1461.83
\t (01:30:29) last pick:  2491.00 -1462.00
\i (01:30:29) add connect 
\t (01:30:29) Pick first element.
\i (01:30:30) pick grid 2489.90 -1448.63
\t (01:30:30) last pick:  2490.00 -1449.00
\t (01:30:30) last pick:  2489.00 -1450.00
\i (01:30:30) setwindow cmgr
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:30) Target Symbol Pin is defined on TOP.
\t (01:30:30) last pick:  2489.00 -1450.00
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:30) setwindow pcb
\i (01:30:30) pick grid dbl 2489.90 -1448.63
\t (01:30:30) last pick:  2490.00 -1449.00
\t (01:30:30) C_VIA_045_020MM used for drill.
\i (01:30:30) setwindow cmgr
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:30) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:30) No DRC errors detected.
\i (01:30:30) setwindow pcb
\i (01:30:30) done 
\i (01:30:30) generaledit 
\i (01:30:31) slide 
\t (01:30:31) Pick element to slide.
\i (01:30:31) pick grid 2452.03 -1462.48
\t (01:30:31) last pick:  2452.00 -1462.00
\t (01:30:31) last pick:  2453.27 -1463.73
\t (01:30:31) Waiting for the destination pick.
\i (01:30:31) pick grid 2450.30 -1446.25
\t (01:30:31) last pick:  2450.00 -1446.00
\t (01:30:31) No DRC errors detected.
\t (01:30:31) Pick another element to slide.
\i (01:30:32) zoom out 1 
\i (01:30:32) setwindow pcb
\i (01:30:32) zoom out 2450.08 -1445.60
\i (01:30:32) trapsize 216
\i (01:30:32) add connect 
\t (01:30:32) Pick first element.
\i (01:30:32) pick grid 2484.71 -1449.06
\t (01:30:32) last pick:  2485.00 -1449.00
\t (01:30:32) last pick:  2489.00 -1450.00
\i (01:30:32) setwindow cmgr
\i (01:30:32) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:32) Target Symbol Pin is defined on TOP.
\t (01:30:32) last pick:  2489.00 -1450.00
\i (01:30:33) setwindow pcb
\i (01:30:33) pick grid 2445.76 -1482.38
\t (01:30:33) last pick:  2446.00 -1482.00
\i (01:30:33) setwindow cmgr
\i (01:30:33) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:33) No DRC errors detected.
\i (01:30:33) setwindow pcb
\i (01:30:33) zoom out 1 
\i (01:30:33) setwindow pcb
\i (01:30:33) zoom out 2445.76 -1482.38
\i (01:30:33) trapsize 433
\i (01:30:33) zoom out 1 
\i (01:30:33) setwindow pcb
\i (01:30:33) zoom out 2445.75 -1482.38
\i (01:30:33) trapsize 866
\i (01:30:34) roam start
\i (01:30:34) roam y 160
\i (01:30:34) roam y 96
\i (01:30:34) roam y 96
\i (01:30:34) roam y 48
\i (01:30:34) roam y 48
\i (01:30:34) roam y 32
\i (01:30:34) roam end
\i (01:30:35) pick grid 2468.26 -2084.63
\t (01:30:35) last pick:  2468.00 -2085.00
\i (01:30:35) setwindow cmgr
\i (01:30:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:35) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:35) No DRC errors detected.
\i (01:30:36) setwindow pcb
\i (01:30:36) roam start
\i (01:30:36) roam y 128
\i (01:30:36) roam y 96
\i (01:30:36) roam end
\i (01:30:37) mouse_pos 2433.64 -2695.75
\i (01:30:38) pick grid 2433.64 -2695.75
\t (01:30:38) last pick:  2434.00 -2696.00
\i (01:30:38) setwindow cmgr
\i (01:30:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:38) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:38) No DRC errors detected.
\i (01:30:38) setwindow pcb
\i (01:30:38) mouse_pos 2433.64 -2695.75
\i (01:30:38) mouse_pos 2435.37 -2697.48
\i (01:30:39) pick grid 2437.10 -2782.31
\t (01:30:39) last pick:  2437.00 -2782.00
\i (01:30:39) setwindow cmgr
\i (01:30:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:39) cm expand ( row ( Design "DRAM_BOARD" ) )
\t (01:30:39) No DRC errors detected.
\t (01:30:39) last pick:  2434.00 -2779.00
\i (01:30:39) setwindow pcb
\i (01:30:39) done 
\i (01:30:39) generaledit 
\i (01:30:39) zoom in 1 
\i (01:30:39) setwindow pcb
\i (01:30:39) zoom in 2428.45 -2742.49
\i (01:30:39) trapsize 433
\i (01:30:39) zoom in 1 
\i (01:30:39) setwindow pcb
\i (01:30:39) zoom in 2428.45 -2742.49
\i (01:30:39) trapsize 216
\i (01:30:39) zoom in 1 
\i (01:30:39) setwindow pcb
\i (01:30:39) zoom in 2428.02 -2742.49
\i (01:30:39) trapsize 108
\i (01:30:39) slide 
\t (01:30:39) Pick element to slide.
\i (01:30:40) pick grid 2431.91 -2734.26
\t (01:30:40) last pick:  2432.00 -2734.00
\t (01:30:40) last pick:  2434.00 -2734.26
\t (01:30:40) Waiting for the destination pick.
\t (01:30:40) New cline would result in DRC error(s); retaining old cline.
\i (01:30:41) pick grid 2438.62 -2733.18
\t (01:30:41) last pick:  2439.00 -2733.00
\t (01:30:41) No DRC errors detected.
\t (01:30:41) Pick another element to slide.
\i (01:30:41) done 
\i (01:30:41) generaledit 
\i (01:30:41) zoom out 1 
\i (01:30:41) setwindow pcb
\i (01:30:41) zoom out 2438.62 -2732.97
\i (01:30:41) trapsize 216
\i (01:30:41) zoom out 1 
\i (01:30:41) setwindow pcb
\i (01:30:41) zoom out 2438.62 -2732.96
\i (01:30:41) trapsize 433
\i (01:30:41) zoom out 1 
\i (01:30:41) setwindow pcb
\i (01:30:41) zoom out 2438.63 -2732.96
\i (01:30:41) trapsize 866
\i (01:30:41) zoom out 1 
\i (01:30:41) setwindow pcb
\i (01:30:41) zoom out 2438.63 -2732.97
\i (01:30:41) trapsize 1731
\i (01:30:42) zoom out 1 
\i (01:30:42) setwindow pcb
\i (01:30:42) zoom out 2399.71 -2732.97
\i (01:30:42) trapsize 3462
\i (01:30:44) zoom in 1 
\i (01:30:44) setwindow pcb
\i (01:30:44) zoom in 2631.69 -2458.57
\i (01:30:44) trapsize 1731
\i (01:30:44) zoom in 1 
\i (01:30:44) setwindow pcb
\i (01:30:44) zoom in 2631.70 -2458.57
\i (01:30:44) trapsize 866
\i (01:30:44) zoom in 1 
\i (01:30:44) setwindow pcb
\i (01:30:44) zoom in 2628.24 -2458.56
\i (01:30:44) trapsize 433
\i (01:30:44) zoom in 1 
\i (01:30:44) setwindow pcb
\i (01:30:44) zoom in 2620.45 -2458.56
\i (01:30:44) trapsize 216
\i (01:30:45) prepopup 2551.20 -2415.28
\i (01:30:45) pick grid 2547.74 -2399.70
\t (01:30:45) last pick:  2548.00 -2400.00
\i (01:30:46) delete 
\i (01:30:46) zoom out 1 
\i (01:30:46) setwindow pcb
\i (01:30:46) zoom out 2487.15 -2408.79
\i (01:30:46) trapsize 433
\i (01:30:47) drag_start grid 2367.69 -2379.36
\i (01:30:48) drag_stop 2522.63 -2413.98
\i (01:30:48) setwindow cmgr
\i (01:30:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:48) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:49) setwindow pcb
\i (01:30:49) prepopup 2514.84 -2413.98
\i (01:30:50) oops 
\i (01:30:50) setwindow form.find
\i (01:30:50) FORM find clines YES 
\i (01:30:51) setwindow pcb
\i (01:30:51) drag_start grid 2382.40 -2387.15
\i (01:30:52) drag_stop 2510.51 -2416.58
\i (01:30:52) setwindow cmgr
\i (01:30:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:52) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:30:52) setwindow pcb
\i (01:30:52) pick grid 2512.25 -2416.58
\t (01:30:52) last pick:  2512.00 -2417.00
\i (01:30:52) zoom out 1 
\i (01:30:52) setwindow pcb
\i (01:30:52) zoom out 2512.25 -2416.58
\i (01:30:52) trapsize 866
\i (01:30:52) zoom out 1 
\i (01:30:52) setwindow pcb
\i (01:30:52) zoom out 2512.24 -2416.57
\i (01:30:52) trapsize 1731
\i (01:30:53) roam start
\i (01:30:53) roam y -80
\i (01:30:53) roam y -80
\i (01:30:53) roam y -64
\i (01:30:53) roam x 16
\i (01:30:53) roam y -64
\i (01:30:53) roam y -144
\i (01:30:53) roam x 16
\i (01:30:53) roam y -48
\i (01:30:53) roam y -32
\i (01:30:53) roam y -48
\i (01:30:53) roam y -16
\i (01:30:53) roam x 16
\i (01:30:53) roam y -48
\i (01:30:53) roam y -32
\i (01:30:53) roam x 16
\i (01:30:53) roam y -32
\i (01:30:53) roam y -32
\i (01:30:54) roam end
\i (01:30:54) prepopup 2728.16 79.39
\i (01:30:55) save 
\i (01:30:55) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:30:55) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:30:55) QtSignal "All Layers"
\i (01:30:56) fillin yes 
\i (01:30:57) generaledit 
\i (01:30:57) zoom out 1 
\i (01:30:57) setwindow pcb
\i (01:30:57) zoom out 3140.19 -464.21
\i (01:30:57) trapsize 3462
\i (01:30:57) roam start
\i (01:30:57) roam y 16
\i (01:30:57) roam y 32
\i (01:30:58) roam y 16
\i (01:30:58) roam y 16
\i (01:30:58) roam y 48
\i (01:30:58) roam y 64
\i (01:30:58) roam y 16
\i (01:30:58) roam y 16
\i (01:30:58) roam end
\i (01:31:14) zoom in 1 
\i (01:31:14) setwindow pcb
\i (01:31:14) zoom in 1842.26 -1641.43
\i (01:31:14) trapsize 1731
\i (01:31:14) zoom in 1 
\i (01:31:14) setwindow pcb
\i (01:31:14) zoom in 1987.68 -1489.08
\i (01:31:14) trapsize 866
\i (01:31:14) zoom in 1 
\i (01:31:14) setwindow pcb
\i (01:31:14) zoom in 1818.03 -1464.84
\i (01:31:14) trapsize 433
\i (01:31:15) zoom in 1 
\i (01:31:15) setwindow pcb
\i (01:31:15) zoom in 1816.30 -1464.83
\i (01:31:15) trapsize 216
\i (01:31:15) zoom in 1 
\i (01:31:15) setwindow pcb
\i (01:31:15) zoom in 1814.57 -1464.39
\i (01:31:15) trapsize 108
\i (01:31:15) zoom out 1 
\i (01:31:15) setwindow pcb
\i (01:31:15) zoom out 1800.94 -1461.79
\i (01:31:15) trapsize 216
\i (01:31:15) zoom out 1 
\i (01:31:15) setwindow pcb
\i (01:31:15) zoom out 1800.94 -1461.79
\i (01:31:15) trapsize 433
\i (01:31:16) zoom out 1 
\i (01:31:16) setwindow pcb
\i (01:31:16) zoom out 1800.94 -1461.79
\i (01:31:16) trapsize 866
\i (01:31:16) zoom out 1 
\i (01:31:16) setwindow pcb
\i (01:31:16) zoom out 1800.94 -1461.79
\i (01:31:16) trapsize 1731
\i (01:31:16) zoom out 1 
\i (01:31:16) setwindow pcb
\i (01:31:16) zoom out 1800.94 -1461.79
\i (01:31:16) trapsize 3462
\i (01:31:25) pick grid -1869.47 -1108.63
\t (01:31:25) last pick:  -1869.00 -1109.00
\i (01:31:28) add line 
\i (01:31:32) setwindow form.mini
\i (01:31:32) FORM mini class BOARD GEOMETRY 
\i (01:31:33) FORM mini subcolor 1 
\i (01:31:34) setwindow pcb
\i (01:31:34) roam start
\i (01:31:34) roam y -80
\i (01:31:34) roam end
\i (01:31:34) zoom in 1 
\i (01:31:34) setwindow pcb
\i (01:31:34) zoom in 443.43 436.02
\i (01:31:34) trapsize 1731
\i (01:31:34) zoom in 1 
\i (01:31:34) setwindow pcb
\i (01:31:34) zoom in 443.44 436.02
\i (01:31:34) trapsize 866
\i (01:31:34) zoom in 1 
\i (01:31:34) setwindow pcb
\i (01:31:34) zoom in 443.44 436.03
\i (01:31:34) trapsize 433
\i (01:31:37) zoom out 1 
\i (01:31:37) setwindow pcb
\i (01:31:37) zoom out 480.66 439.50
\i (01:31:37) trapsize 866
\i (01:31:37) zoom out 1 
\i (01:31:37) setwindow pcb
\i (01:31:37) zoom out 478.93 441.22
\i (01:31:37) trapsize 1731
\i (01:31:37) roam start
\i (01:31:37) roam y 16
\i (01:31:37) roam x 16
\i (01:31:37) roam y 160
\i (01:31:37) roam y 208
\i (01:31:37) roam y 144
\i (01:31:37) roam y 112
\i (01:31:37) roam y 64
\i (01:31:37) roam y 112
\i (01:31:37) roam y 64
\i (01:31:38) roam end
\i (01:31:38) zoom in 1 
\i (01:31:38) setwindow pcb
\i (01:31:38) zoom in 560.67 -2984.86
\i (01:31:38) trapsize 866
\i (01:31:38) zoom in 1 
\i (01:31:38) setwindow pcb
\i (01:31:38) zoom in 550.28 -2991.79
\i (01:31:38) trapsize 433
\i (01:31:40) setwindow form.mini
\i (01:31:40) FORM mini lock_direction 90 
\i (01:31:42) setwindow pcb
\i (01:31:42) pick grid 500.95 -3058.43
\t (01:31:42) last pick:  500.00 -3050.00
\i (01:31:43) prepopup 639.44 -3050.64
\i (01:31:44) oops 
\i (01:31:44) pick grid 493.16 -3074.02
\t (01:31:44) last pick:  500.00 -3050.00
\i (01:31:45) prepopup 637.71 -3068.82
\i (01:31:46) oops 
\i (01:31:47) pick grid 484.50 -3109.51
\t (01:31:47) last pick:  500.00 -3100.00
\i (01:31:48) zoom out 1 
\i (01:31:48) setwindow pcb
\i (01:31:48) zoom out 759.76 -3058.43
\i (01:31:48) trapsize 866
\i (01:31:48) zoom out 1 
\i (01:31:48) setwindow pcb
\i (01:31:48) zoom out 759.77 -3058.44
\i (01:31:48) trapsize 1731
\i (01:31:48) roam start
\i (01:31:48) roam x 144
\i (01:31:48) roam x 80
\i (01:31:48) roam x 80
\i (01:31:48) roam y -16
\i (01:31:48) roam x 80
\i (01:31:48) roam y -16
\i (01:31:48) roam x 80
\i (01:31:48) roam y -16
\i (01:31:48) roam x 80
\i (01:31:48) roam x 64
\i (01:31:48) roam y -16
\i (01:31:48) roam x 64
\i (01:31:49) roam x 96
\i (01:31:49) roam y -16
\i (01:31:49) roam x 80
\i (01:31:49) roam y -16
\i (01:31:49) roam y -16
\i (01:31:49) roam end
\i (01:31:50) pick grid 3320.23 -2690.55
\t (01:31:50) last pick:  3300.00 -2700.00
   (01:31:50) WARNING(SPMHA2-118): 'DESIGN_OUTLINE' and 'CUTOUT' are the preferred subclasses for defining an outline. Use these subclasses instead of the 'OUTLINE' subclass. [help]
\i (01:31:50) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:31:50) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:31:50) QtSignal "All Layers"
\i (01:31:52) fillin confirm
\i (01:31:53) roam start
\i (01:31:53) roam y -16
\i (01:31:53) roam y -16
\i (01:31:53) roam x -16
\i (01:31:53) roam y -112
\i (01:31:53) roam x -32
\i (01:31:53) roam y -96
\i (01:31:53) roam x -16
\i (01:31:53) roam y -64
\i (01:31:53) roam x -16
\i (01:31:53) roam y -80
\i (01:31:53) roam x -16
\i (01:31:53) roam y -64
\i (01:31:53) roam x -16
\i (01:31:53) roam y -64
\i (01:31:53) roam x -16
\i (01:31:53) roam y -64
\i (01:31:53) roam x -16
\i (01:31:53) roam y -48
\i (01:31:53) roam end
\i (01:31:53) zoom out 1 
\i (01:31:53) setwindow pcb
\i (01:31:53) zoom out 2787.02 -388.03
\i (01:31:53) trapsize 3462
\i (01:31:56) pick grid 1509.86 429.10
\t (01:31:56) last pick:  1500.00 450.00
\i (01:31:58) zoom in 1 
\i (01:31:58) setwindow pcb
\i (01:31:58) zoom in 471.13 -3144.13
\i (01:31:58) trapsize 1731
\i (01:31:58) zoom in 1 
\i (01:31:58) setwindow pcb
\i (01:31:58) zoom in 471.14 -3151.06
\i (01:31:58) trapsize 866
\i (01:31:58) zoom in 1 
\i (01:31:58) setwindow pcb
\i (01:31:58) zoom in 471.14 -3154.52
\i (01:31:58) trapsize 433
\i (01:32:00) pick grid 474.60 -3098.25
\t (01:32:00) last pick:  450.00 -3100.00
\i (01:32:00) pick grid 475.47 -3097.39
\t (01:32:00) last pick:  500.00 -3100.00
\i (01:32:01) prepopup 499.71 -3041.99
\i (01:32:02) done 
\i (01:32:02) generaledit 
\i (01:32:02) zoom out 1 
\i (01:32:02) setwindow pcb
\i (01:32:02) zoom out 499.71 -3041.99
\i (01:32:02) trapsize 866
\i (01:32:02) zoom out 1 
\i (01:32:02) setwindow pcb
\i (01:32:02) zoom out 499.70 -3041.99
\i (01:32:02) trapsize 1731
\i (01:32:03) zoom out 1 
\i (01:32:03) setwindow pcb
\i (01:32:03) zoom out 499.71 -3041.98
\i (01:32:03) trapsize 3462
\i (01:32:04) zoom out 1 
\i (01:32:04) setwindow pcb
\i (01:32:04) zoom out 506.63 -3097.39
\i (01:32:04) trapsize 6925
\i (01:32:05) zoom in 1 
\i (01:32:05) setwindow pcb
\i (01:32:05) zoom in 2867.04 484.77
\i (01:32:05) trapsize 3463
\i (01:32:06) roam start
\i (01:32:06) roam y 64
\i (01:32:06) roam y 112
\i (01:32:06) roam y 16
\i (01:32:06) roam y 16
\i (01:32:06) roam y 64
\i (01:32:06) roam y 16
\i (01:32:06) roam end
\i (01:32:07) zoom in 1 
\i (01:32:07) setwindow pcb
\i (01:32:07) zoom in 3054.02 -2465.38
\i (01:32:07) trapsize 1731
\i (01:32:08) zoom out 1 
\i (01:32:08) setwindow pcb
\i (01:32:08) zoom out 3078.26 -2496.54
\i (01:32:08) trapsize 3463
\i (01:32:10) zoom in 1 
\i (01:32:10) setwindow pcb
\i (01:32:10) zoom in 3119.81 481.30
\i (01:32:10) trapsize 1731
\i (01:32:13) zoom out 1 
\i (01:32:13) setwindow pcb
\i (01:32:13) zoom out 3109.43 477.83
\i (01:32:13) trapsize 3463
\i (01:32:16) zoom in 1 
\i (01:32:16) setwindow pcb
\i (01:32:16) zoom in 1558.18 339.34
\i (01:32:16) trapsize 1731
\i (01:32:17) zoom in 1 
\i (01:32:17) setwindow pcb
\i (01:32:17) zoom in 692.53 304.71
\i (01:32:17) trapsize 866
\i (01:32:17) zoom in 1 
\i (01:32:17) setwindow pcb
\i (01:32:17) zoom in 687.34 235.46
\i (01:32:17) trapsize 433
\i (01:32:18) zoom in 1 
\i (01:32:18) setwindow pcb
\i (01:32:18) zoom in 687.34 235.47
\i (01:32:18) trapsize 216
\i (01:32:18) zoom out 1 
\i (01:32:18) setwindow pcb
\i (01:32:18) zoom out 687.34 235.47
\i (01:32:18) trapsize 433
\i (01:32:19) roam start
\i (01:32:19) roam x 32
\i (01:32:19) roam y -80
\i (01:32:19) roam x 32
\i (01:32:19) roam y -128
\i (01:32:19) roam y -48
\i (01:32:19) roam end
\i (01:32:20) show measure 
\i (01:32:21) pick grid 650.20 252.00
\t (01:32:21) last pick:  650.00 252.00
\i (01:32:21) pick grid 801.69 248.54
\t (01:32:21) last pick:  802.00 249.00
\i (01:32:35) roam start
\i (01:32:35) roam x 160
\i (01:32:35) roam x 144
\i (01:32:35) roam x 144
\i (01:32:35) roam x 160
\i (01:32:35) roam x 256
\i (01:32:35) roam x 256
\i (01:32:35) roam y 32
\i (01:32:35) roam x 144
\i (01:32:35) roam y 16
\i (01:32:35) roam x 208
\i (01:32:35) roam y 32
\i (01:32:35) roam x 144
\i (01:32:35) roam y 16
\i (01:32:35) roam x 128
\i (01:32:35) roam y 16
\i (01:32:35) roam x 112
\i (01:32:35) roam x 112
\i (01:32:35) roam y 16
\i (01:32:35) roam x 96
\i (01:32:35) roam x 48
\i (01:32:35) roam x 112
\i (01:32:35) roam x 96
\i (01:32:35) roam x 112
\i (01:32:36) roam x 80
\i (01:32:36) roam y 16
\i (01:32:36) roam x 32
\i (01:32:36) roam y 16
\i (01:32:36) roam x 32
\i (01:32:36) roam end
\i (01:32:37) pick grid 2990.97 251.99
\t (01:32:37) last pick:  2991.00 252.00
\i (01:32:37) pick grid 3184.01 251.99
\t (01:32:37) last pick:  3184.00 252.00
\i (01:32:40) prepopup 3117.35 153.31
\i (01:32:40) done 
\i (01:32:40) setwindow text
\i (01:32:40) close
\i (01:32:40) generaledit 
\i (01:32:41) zoom out 1 
\i (01:32:41) setwindow pcb
\i (01:32:41) zoom out 3117.35 153.31
\i (01:32:41) trapsize 866
\i (01:32:41) zoom out 1 
\i (01:32:41) setwindow pcb
\i (01:32:41) zoom out 3117.36 153.31
\i (01:32:41) trapsize 1731
\i (01:32:41) roam start
\i (01:32:41) roam y 128
\i (01:32:41) roam y 96
\i (01:32:41) roam y 112
\i (01:32:41) roam y 48
\i (01:32:42) roam y 80
\i (01:32:42) roam y 80
\i (01:32:42) roam y 80
\i (01:32:42) roam y 48
\i (01:32:42) roam y 64
\i (01:32:42) roam y 48
\i (01:32:42) roam end
\i (01:32:42) roam start
\i (01:32:43) roam y -128
\i (01:32:43) roam y -112
\i (01:32:43) roam y -96
\i (01:32:43) roam y -64
\i (01:32:43) roam y -64
\i (01:32:43) roam y -48
\i (01:32:43) roam y -64
\i (01:32:43) roam y -32
\i (01:32:43) roam y -32
\i (01:32:43) roam y -32
\i (01:32:44) roam y 32
\i (01:32:44) roam y 80
\i (01:32:44) roam y 128
\i (01:32:44) roam y 128
\i (01:32:44) roam y 80
\i (01:32:44) roam y 32
\i (01:32:44) roam y 48
\i (01:32:44) roam y 64
\i (01:32:44) roam y 48
\i (01:32:44) roam end
\i (01:32:44) zoom in 1 
\i (01:32:44) setwindow pcb
\i (01:32:44) zoom in 3227.12 -2908.55
\i (01:32:45) trapsize 866
\i (01:32:45) prepopup 3109.39 -2756.19
\i (01:32:46) pick grid 3152.67 -2711.18
\t (01:32:46) last pick:  3153.00 -2711.00
\i (01:32:49) setwindow form.mini
\i (01:32:49) FORM mini class ANALYSIS 
\i (01:32:49) setwindow pcb
\i (01:32:49) pick grid 3486.82 -2901.62
\t (01:32:49) last pick:  3500.00 -2900.00
\i (01:32:49) move 
\t (01:32:49) Select element(s) to move.
\i (01:32:50) pick grid 3173.45 -2960.49
\t (01:32:50) last pick:  3150.00 -2950.00
\t (01:32:50) last pick:  3150.00 -2950.00
\t (01:32:50) Moving TP21 / TEST_POINT_M3-PAD_M3 / M3-PAD.
\t (01:32:50) Pick new location for the element(s).
\i (01:32:51) pick grid 3175.18 -2960.49
\t (01:32:51) last pick:  3200.00 -2950.00
\i (01:32:51) prepopup 3421.03 -2794.28
\i (01:32:52) done 
\i (01:32:52) generaledit 
\i (01:32:52) zoom out 1 
\i (01:32:52) setwindow pcb
\i (01:32:52) zoom out 3403.71 -2770.04
\i (01:32:52) trapsize 1731
\i (01:32:52) zoom out 1 
\i (01:32:52) setwindow pcb
\i (01:32:52) zoom out 3403.72 -2770.04
\i (01:32:52) trapsize 3463
\i (01:32:53) roam start
\i (01:32:53) roam y -64
\i (01:32:54) roam end
\i (01:32:56) zoom in 1 
\i (01:32:56) setwindow pcb
\i (01:32:56) zoom in 1301.87 -2562.28
\i (01:32:56) trapsize 1731
\i (01:33:00) show measure 
\i (01:33:01) pick grid 609.34 -3002.04
\t (01:33:01) last pick:  609.00 -3002.00
\i (01:33:01) zoom in 1 
\i (01:33:01) setwindow pcb
\i (01:33:01) zoom in 761.70 -2873.92
\i (01:33:01) trapsize 866
\i (01:33:01) zoom in 1 
\i (01:33:01) setwindow pcb
\i (01:33:01) zoom in 761.70 -2873.92
\i (01:33:01) trapsize 433
\i (01:33:02) pick grid 851.73 -2758.78
\t (01:33:02) last pick:  852.00 -2759.00
\i (01:33:03) pick grid 650.89 -2943.17
\t (01:33:03) last pick:  651.00 -2943.00
\i (01:33:04) pick grid 833.55 -2712.90
\t (01:33:04) last pick:  834.00 -2713.00
\i (01:33:08) zoom out 1 
\i (01:33:08) setwindow pcb
\i (01:33:08) zoom out 833.55 -2718.10
\i (01:33:08) trapsize 866
\i (01:33:08) zoom out 1 
\i (01:33:08) setwindow pcb
\i (01:33:08) zoom out 833.55 -2719.83
\i (01:33:08) trapsize 1731
\i (01:33:08) roam start
\i (01:33:08) roam x 144
\i (01:33:08) roam y 16
\i (01:33:08) roam x 240
\i (01:33:08) roam x 192
\i (01:33:08) roam x 16
\i (01:33:09) roam y 16
\i (01:33:09) roam end
\i (01:33:09) pick grid 3213.44 -2995.12
\t (01:33:09) last pick:  3213.00 -2995.00
\i (01:33:10) pick grid 2964.13 -2714.64
\t (01:33:10) last pick:  2964.00 -2715.00
\i (01:33:13) prepopup 3050.69 -2787.36
\i (01:33:13) done 
\i (01:33:13) setwindow text
\i (01:33:13) close
\i (01:33:13) generaledit 
\i (01:33:13) zoom out 1 
\i (01:33:13) setwindow pcb
\i (01:33:13) zoom out 3050.69 -2787.36
\i (01:33:13) trapsize 3463
\i (01:33:14) roam start
\i (01:33:14) roam y -112
\i (01:33:14) roam y -64
\i (01:33:14) roam end
\i (01:33:15) pick grid 3774.22 -1939.00
\t (01:33:15) last pick:  3774.00 -1939.00
\i (01:33:15) delete 
\i (01:33:16) pick grid 3282.52 -1509.63
\t (01:33:16) last pick:  3283.00 -1510.00
\i (01:33:18) setwindow form.find
\i (01:33:18) FORM find all_on  
\i (01:33:19) setwindow pcb
\i (01:33:19) pick grid 436.21 -103.79
\t (01:33:19) last pick:  436.00 -104.00
\t (01:33:19) Line "Board Geometry/Outline"
\i (01:33:19) pick grid -457.16 13.94
\t (01:33:19) last pick:  -457.00 14.00
\i (01:33:20) prepopup -713.40 194.00
\i (01:33:20) done 
\i (01:33:20) generaledit 
\i (01:33:28) add line 
\i (01:33:30) setwindow form.mini
\i (01:33:30) FORM mini class ANALYSIS 
\i (01:33:32) setwindow pcb
\i (01:33:32) zoom in 1 
\i (01:33:32) setwindow pcb
\i (01:33:32) zoom in 526.24 401.76
\i (01:33:32) trapsize 1731
\i (01:33:32) zoom in 1 
\i (01:33:32) setwindow pcb
\i (01:33:32) zoom in 526.24 401.76
\i (01:33:32) trapsize 866
\i (01:33:33) pick grid 486.42 356.75
\t (01:33:33) last pick:  500.00 350.00
\i (01:33:33) prepopup 682.06 339.44
\i (01:33:34) oops 
\i (01:33:36) setwindow form.mini
\i (01:33:36) FORM mini class BOARD GEOMETRY 
\i (01:33:37) setwindow pcb
\i (01:33:37) pick grid 425.82 386.18
\t (01:33:37) last pick:  450.00 400.00
\i (01:33:39) roam start
\i (01:33:39) roam x 160
\i (01:33:39) roam x 224
\i (01:33:39) roam x 160
\i (01:33:39) roam y 32
\i (01:33:39) roam x 144
\i (01:33:39) roam y 32
\i (01:33:39) roam x 144
\i (01:33:39) roam y 32
\i (01:33:39) roam x 112
\i (01:33:39) roam y 16
\i (01:33:39) roam x 112
\i (01:33:39) roam y 16
\i (01:33:39) roam x 144
\i (01:33:39) roam y 16
\i (01:33:39) roam x 80
\i (01:33:39) roam x 48
\i (01:33:39) roam x 48
\i (01:33:39) roam x 48
\i (01:33:39) roam y -16
\i (01:33:39) roam x 80
\i (01:33:39) roam y -16
\i (01:33:39) roam x 32
\i (01:33:39) roam end
\i (01:33:40) pick grid 3372.72 168.02
\t (01:33:40) last pick:  3350.00 150.00
   (01:33:40) WARNING(SPMHA2-118): 'DESIGN_OUTLINE' and 'CUTOUT' are the preferred subclasses for defining an outline. Use these subclasses instead of the 'OUTLINE' subclass. [help]
\i (01:33:40) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:33:40) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:33:40) QtSignal "All Layers"
\i (01:33:42) fillin confirm
\i (01:33:43) zoom out 1 
\i (01:33:43) setwindow pcb
\i (01:33:43) zoom out 3493.92 -276.93
\i (01:33:43) trapsize 1731
\i (01:33:43) zoom in 1 
\i (01:33:43) setwindow pcb
\i (01:33:43) zoom in 3362.16 -273.46
\i (01:33:43) trapsize 866
\i (01:33:43) roam start
\i (01:33:43) roam y 16
\i (01:33:43) roam y 80
\i (01:33:43) roam y 96
\i (01:33:43) roam y 112
\i (01:33:43) roam x -16
\i (01:33:43) roam y 112
\i (01:33:43) roam y 96
\i (01:33:43) roam x -16
\i (01:33:43) roam y 96
\i (01:33:43) roam x -32
\i (01:33:43) roam y 96
\i (01:33:43) roam x -32
\i (01:33:43) roam y 64
\i (01:33:43) roam x -16
\i (01:33:43) roam y 96
\i (01:33:43) roam x -16
\i (01:33:43) roam y 64
\i (01:33:43) roam y 48
\i (01:33:43) roam x -16
\i (01:33:43) roam y 48
\i (01:33:43) roam x -16
\i (01:33:43) roam y 48
\i (01:33:44) roam x -16
\i (01:33:44) roam y 80
\i (01:33:44) roam y 48
\i (01:33:44) roam x -16
\i (01:33:44) roam y 80
\i (01:33:44) roam x -16
\i (01:33:44) roam y 112
\i (01:33:44) roam x -16
\i (01:33:44) roam y 144
\i (01:33:44) roam y 128
\i (01:33:44) roam y 128
\i (01:33:44) roam x -16
\i (01:33:44) roam y 80
\i (01:33:44) roam end
\i (01:33:45) pick grid 2910.46 -3123.24
\t (01:33:45) last pick:  2900.00 -3100.00
\i (01:33:46) zoom out 1 
\i (01:33:46) setwindow pcb
\i (01:33:46) zoom out 2894.88 -3099.00
\i (01:33:46) trapsize 1731
\i (01:33:46) roam start
\i (01:33:46) roam x -128
\i (01:33:46) roam y -32
\i (01:33:46) roam x -64
\i (01:33:46) roam y -16
\i (01:33:46) roam x -128
\i (01:33:46) roam y -32
\i (01:33:46) roam x -64
\i (01:33:46) roam y -32
\i (01:33:46) roam x -64
\i (01:33:46) roam x -64
\i (01:33:46) roam y -16
\i (01:33:46) roam x -32
\i (01:33:46) roam x -64
\i (01:33:46) roam y -16
\i (01:33:46) roam end
\i (01:33:48) pick grid 474.47 -2562.29
\t (01:33:48) last pick:  450.00 -2550.00
\i (01:33:48) roam start
\i (01:33:48) roam x 16
\i (01:33:48) roam y -96
\i (01:33:48) roam y -96
\i (01:33:48) roam x 16
\i (01:33:48) roam y -80
\i (01:33:48) roam y -80
\i (01:33:48) roam y -208
\i (01:33:48) roam y -128
\i (01:33:48) roam y -176
\i (01:33:48) roam y -144
\i (01:33:48) roam y -80
\i (01:33:48) roam end
\i (01:33:50) pick grid 471.01 419.07
\t (01:33:50) last pick:  450.00 400.00
\i (01:33:50) done 
\i (01:33:50) generaledit 
\i (01:33:50) prepopup 561.04 554.11
\i (01:33:51) pick grid 592.20 644.14
\t (01:33:51) last pick:  600.00 650.00
\i (01:33:51) zoom out 1 
\i (01:33:51) setwindow pcb
\i (01:33:51) zoom out 592.20 644.14
\i (01:33:51) trapsize 3463
\i (01:33:52) roam start
\i (01:33:52) roam x 32
\i (01:33:52) roam y 160
\i (01:33:52) roam y 144
\i (01:33:52) roam y 16
\i (01:33:52) roam end
\i (01:33:57) zoom in 1 
\i (01:33:57) setwindow pcb
\i (01:33:57) zoom in 1399.00 429.46
\i (01:33:57) trapsize 1731
\i (01:33:57) zoom in 1 
\i (01:33:57) setwindow pcb
\i (01:33:57) zoom in 1399.00 429.46
\i (01:33:57) trapsize 866
\i (01:33:59) zoom out 1 
\i (01:33:59) setwindow pcb
\i (01:33:59) zoom out 1395.54 403.50
\i (01:33:59) trapsize 1731
\i (01:33:59) zoom out 1 
\i (01:33:59) setwindow pcb
\i (01:33:59) zoom out 1395.55 403.49
\i (01:33:59) trapsize 3463
\i (01:34:02) prepopup 3791.71 -1729.50
\i (01:34:02) pick grid 3916.36 -1438.64
\t (01:34:02) last pick:  3900.00 -1450.00
\i (01:34:03) save 
\i (01:34:03) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:34:03) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:34:03) QtSignal "All Layers"
\i (01:34:04) fillin yes 
\i (01:34:04) generaledit 
\i (01:34:05) show measure 
\i (01:34:05) pick grid 419.07 410.42
\t (01:34:05) last pick:  419.00 410.00
\i (01:34:06) pick grid 3396.96 382.72
\t (01:34:06) last pick:  3397.00 383.00
\i (01:34:08) zoom in 1 
\i (01:34:08) setwindow pcb
\i (01:34:08) zoom in 626.83 327.32
\i (01:34:08) trapsize 1731
\i (01:34:08) zoom in 1 
\i (01:34:08) setwindow pcb
\i (01:34:08) zoom in 585.28 327.32
\i (01:34:08) trapsize 866
\i (01:34:08) roam start
\i (01:34:08) roam x 16
\i (01:34:08) roam x 400
\i (01:34:08) roam y -112
\i (01:34:08) roam x 256
\i (01:34:08) roam y -112
\i (01:34:08) roam x 128
\i (01:34:08) roam y -48
\i (01:34:08) roam x 128
\i (01:34:08) roam y -32
\i (01:34:08) roam x 80
\i (01:34:08) roam y -16
\i (01:34:08) roam x 16
\i (01:34:08) roam x 32
\i (01:34:09) roam end
\i (01:34:09) zoom out 1 
\i (01:34:09) setwindow pcb
\i (01:34:09) zoom out 2550.35 680.51
\i (01:34:09) trapsize 1731
\i (01:34:10) pick grid 3336.37 386.18
\t (01:34:10) last pick:  3336.00 386.00
\i (01:34:11) pick grid 451.97 393.10
\t (01:34:11) last pick:  452.00 393.00
\i (01:34:12) zoom in 1 
\i (01:34:12) setwindow pcb
\i (01:34:12) zoom in 3308.67 448.51
\i (01:34:12) trapsize 866
\i (01:34:12) zoom in 1 
\i (01:34:12) setwindow pcb
\i (01:34:12) zoom in 3308.67 446.78
\i (01:34:12) trapsize 433
\i (01:34:12) zoom in 1 
\i (01:34:12) setwindow pcb
\i (01:34:12) zoom in 3310.40 444.18
\i (01:34:12) trapsize 216
\i (01:34:12) zoom in 1 
\i (01:34:12) setwindow pcb
\i (01:34:12) zoom in 3310.40 444.18
\i (01:34:12) trapsize 108
\i (01:34:14) pick grid 3349.13 400.04
\t (01:34:14) last pick:  3349.00 400.00
\i (01:34:15) zoom out 1 
\i (01:34:15) setwindow pcb
\i (01:34:15) zoom out 3343.29 401.77
\i (01:34:15) trapsize 216
\i (01:34:15) zoom out 1 
\i (01:34:15) setwindow pcb
\i (01:34:15) zoom out 3343.30 401.77
\i (01:34:15) trapsize 433
\i (01:34:16) zoom out 1 
\i (01:34:16) setwindow pcb
\i (01:34:16) zoom out 2845.53 454.58
\i (01:34:16) trapsize 866
\i (01:34:16) roam start
\i (01:34:16) roam end
\i (01:34:17) zoom out 1 
\i (01:34:17) setwindow pcb
\i (01:34:17) zoom out 3867.02 641.56
\i (01:34:17) trapsize 1731
\i (01:34:18) prepopup 3358.01 402.63
\i (01:34:20) pop dyn_option_select 'Snap pick to@:@Segment Vertex' 
\t (01:34:20) last pick:  3350.00 400.00
\i (01:34:21) roam start
\i (01:34:21) roam x -64
\i (01:34:21) roam y 112
\i (01:34:21) roam x -96
\i (01:34:21) roam y 128
\i (01:34:21) roam x -64
\i (01:34:21) roam y 96
\i (01:34:21) roam x -48
\i (01:34:21) roam y 64
\i (01:34:21) roam x -96
\i (01:34:21) roam y 80
\i (01:34:21) roam x -96
\i (01:34:21) roam y 96
\i (01:34:21) roam x -32
\i (01:34:21) roam y 32
\i (01:34:21) roam x -32
\i (01:34:21) roam y 32
\i (01:34:21) roam x -32
\i (01:34:21) roam y 16
\i (01:34:21) roam x -16
\i (01:34:21) roam y 48
\i (01:34:21) roam x -16
\i (01:34:21) roam y 48
\i (01:34:21) roam x -16
\i (01:34:21) roam y 32
\i (01:34:22) roam end
\i (01:34:23) prepopup 450.24 -3095.53
\i (01:34:25) pop dyn_option_select 'Snap pick to@:@Segment Vertex' 
\t (01:34:25) last pick:  450.00 -3100.00
\i (01:34:25) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:34:25) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:34:25) QtSignal "All Layers"
\i (01:34:46) prepopup 453.70 -2222.94
\i (01:34:46) done 
\i (01:34:46) setwindow text
\i (01:34:46) close
\i (01:34:46) generaledit 
\i (01:34:47) zoom out 1 
\i (01:34:47) setwindow pcb
\i (01:34:47) zoom out 453.70 -2222.94
\i (01:34:47) trapsize 3463
\i (01:34:47) roam start
\i (01:34:47) roam x 16
\i (01:34:47) roam x 80
\i (01:34:47) roam y -80
\i (01:34:47) roam x 16
\i (01:34:47) roam y -48
\i (01:34:48) roam end
\i (01:34:52) roam start
\i (01:34:52) roam y 96
\i (01:34:52) roam y 32
\i (01:34:52) roam end
\i (01:34:52) prepopup 1246.65 -3469.50
\i (01:34:53) pick grid 1087.36 -3337.92
\t (01:34:53) last pick:  1087.00 -3338.00
\i (01:34:53) zoom in 1 
\i (01:34:53) setwindow pcb
\i (01:34:53) zoom in 1966.88 -4002.75
\i (01:34:53) trapsize 1731
\i (01:34:53) zoom in 1 
\i (01:34:53) setwindow pcb
\i (01:34:53) zoom in 1966.89 -4002.75
\i (01:34:53) trapsize 866
\i (01:34:53) zoom in 1 
\i (01:34:53) setwindow pcb
\i (01:34:53) zoom in 1966.89 -4002.75
\i (01:34:53) trapsize 433
\i (01:34:56) pick grid 1693.35 -3684.18
\t (01:34:56) last pick:  1693.00 -3684.00
\i (01:34:57) move 
\t (01:34:57) Select element(s) to move.
\i (01:34:57) pick grid 1848.30 -3629.64
\t (01:34:57) last pick:  1848.00 -3630.00
\t (01:34:57) last pick:  1875.00 -3617.00
\t (01:34:57) Moving TP3 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:34:57) Pick new location for the element(s).
\i (01:34:58) prepopup 1624.09 -3627.91
\i (01:34:59) done 
\i (01:34:59) generaledit 
\i (01:35:00) setwindow form.mini
\i (01:35:00) FORM mini class ANALYSIS 
\i (01:35:00) setwindow pcb
\i (01:35:00) pick grid 1681.23 -3717.94
\t (01:35:00) last pick:  1700.00 -3700.00
\i (01:35:01) move 
\t (01:35:01) Select element(s) to move.
\i (01:35:02) pick grid 1857.82 -3632.24
\t (01:35:02) last pick:  1850.00 -3650.00
\t (01:35:02) last pick:  1875.00 -3617.00
\t (01:35:02) Moving TP3 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:02) Pick new location for the element(s).
\i (01:35:02) pick grid 1566.09 -3624.45
\t (01:35:02) last pick:  1550.00 -3600.00
\i (01:35:03) pick grid 1865.61 -3817.49
\t (01:35:03) last pick:  1850.00 -3800.00
\t (01:35:03) last pick:  1875.00 -3817.00
\t (01:35:03) Moving TP5 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:03) Pick new location for the element(s).
\i (01:35:05) pick grid 1556.57 -3674.66
\t (01:35:05) last pick:  1550.00 -3650.00
\i (01:35:05) pick grid 1884.66 -3906.66
\t (01:35:05) last pick:  1900.00 -3900.00
\t (01:35:05) last pick:  1875.00 -3917.00
\t (01:35:05) Moving TP8 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:05) Pick new location for the element(s).
\i (01:35:07) pick grid 1555.70 -3724.87
\t (01:35:07) last pick:  1550.00 -3700.00
\i (01:35:07) zoom out 1 
\i (01:35:07) setwindow pcb
\i (01:35:07) zoom out 1692.48 -3747.37
\i (01:35:07) trapsize 866
\i (01:35:08) zoom in 1 
\i (01:35:08) setwindow pcb
\i (01:35:08) zoom in 1959.11 -3640.03
\i (01:35:08) trapsize 433
\i (01:35:08) zoom in 1 
\i (01:35:08) setwindow pcb
\i (01:35:08) zoom in 1958.25 -3640.03
\i (01:35:08) trapsize 216
\i (01:35:09) zoom out 1 
\i (01:35:09) setwindow pcb
\i (01:35:09) zoom out 1963.01 -3683.32
\i (01:35:09) trapsize 433
\i (01:35:10) roam start
\i (01:35:10) roam x 16
\i (01:35:10) roam y -96
\i (01:35:10) roam y -48
\i (01:35:10) roam end
\i (01:35:11) pick grid 2052.59 -3528.37
\t (01:35:11) last pick:  2050.00 -3550.00
\t (01:35:11) last pick:  2075.00 -3517.00
\t (01:35:11) Moving TP10 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:11) Pick new location for the element(s).
\i (01:35:12) pick grid 1574.74 -3745.65
\t (01:35:12) last pick:  1550.00 -3750.00
\i (01:35:12) roam start
\i (01:35:12) roam x -32
\i (01:35:12) roam y 64
\i (01:35:12) roam x -48
\i (01:35:12) roam y 128
\i (01:35:12) roam x -48
\i (01:35:12) roam y 64
\i (01:35:12) roam end
\i (01:35:14) pick grid 2067.30 -3740.46
\t (01:35:14) last pick:  2050.00 -3750.00
\t (01:35:14) last pick:  2075.00 -3717.00
\t (01:35:14) Moving TP13 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:14) Pick new location for the element(s).
\i (01:35:15) pick grid 1574.74 -3804.52
\t (01:35:15) last pick:  1550.00 -3800.00
\i (01:35:15) pick grid 2092.40 -3926.58
\t (01:35:15) last pick:  2100.00 -3950.00
\t (01:35:15) last pick:  2075.00 -3917.00
\t (01:35:15) Moving TP15 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:15) Pick new location for the element(s).
\i (01:35:16) pick grid 1574.74 -3865.11
\t (01:35:16) last pick:  1550.00 -3850.00
\i (01:35:18) zoom out 1 
\i (01:35:18) setwindow pcb
\i (01:35:18) zoom out 1979.00 -3878.96
\i (01:35:18) trapsize 866
\i (01:35:19) zoom in 1 
\i (01:35:19) setwindow pcb
\i (01:35:19) zoom in 2269.87 -3652.16
\i (01:35:19) trapsize 433
\i (01:35:19) pick grid 2292.38 -3522.31
\t (01:35:19) last pick:  2300.00 -3500.00
\t (01:35:19) last pick:  2275.00 -3517.00
\t (01:35:19) Moving TP18 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:20) Pick new location for the element(s).
\i (01:35:20) roam start
\i (01:35:20) roam x -64
\i (01:35:20) roam y 48
\i (01:35:20) roam x -48
\i (01:35:20) roam y 48
\i (01:35:20) roam end
\i (01:35:21) pick grid 1574.74 -3907.53
\t (01:35:21) last pick:  1550.00 -3900.00
\i (01:35:22) pick grid 2288.05 -3718.82
\t (01:35:22) last pick:  2300.00 -3700.00
\t (01:35:22) last pick:  2275.00 -3717.00
\t (01:35:22) Moving TP20 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:22) Pick new location for the element(s).
\i (01:35:23) pick grid 1574.74 -3958.61
\t (01:35:23) last pick:  1550.00 -3950.00
\i (01:35:25) pick grid 2245.63 -3821.83
\t (01:35:25) last pick:  2250.00 -3800.00
\t (01:35:25) last pick:  2275.00 -3817.00
\t (01:35:25) Moving TP22 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:25) Pick new location for the element(s).
\i (01:35:26) pick grid 2275.06 -3829.62
\t (01:35:26) last pick:  2300.00 -3850.00
\i (01:35:26) pick grid 2291.51 -3928.31
\t (01:35:26) last pick:  2300.00 -3950.00
\t (01:35:26) last pick:  2275.00 -3917.00
\t (01:35:26) Moving TP23 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:26) Pick new location for the element(s).
\i (01:35:27) pick grid 1574.74 -4002.76
\t (01:35:27) last pick:  1550.00 -4000.00
\i (01:35:27) zoom out 1 
\i (01:35:27) setwindow pcb
\i (01:35:27) zoom out 1691.60 -3984.58
\i (01:35:27) trapsize 866
\i (01:35:28) zoom in 1 
\i (01:35:28) setwindow pcb
\i (01:35:28) zoom in 2458.59 -3648.70
\i (01:35:28) trapsize 433
\i (01:35:29) pick grid 2509.67 -3517.12
\t (01:35:29) last pick:  2500.00 -3500.00
\t (01:35:29) last pick:  2475.00 -3517.00
\t (01:35:29) Moving TP25 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:29) Pick new location for the element(s).
\i (01:35:30) zoom out 1 
\i (01:35:30) setwindow pcb
\i (01:35:30) zoom out 2457.73 -3588.10
\i (01:35:30) trapsize 866
\i (01:35:30) roam start
\i (01:35:30) roam x -80
\i (01:35:30) roam y 48
\i (01:35:30) roam x -64
\i (01:35:30) roam y 32
\i (01:35:30) roam end
\i (01:35:31) pick grid 1568.67 -4065.08
\t (01:35:31) last pick:  1550.00 -4050.00
\i (01:35:32) zoom in 1 
\i (01:35:32) setwindow pcb
\i (01:35:32) zoom in 2178.10 -3763.83
\i (01:35:32) trapsize 433
\i (01:35:33) roam start
\i (01:35:33) roam x 112
\i (01:35:33) roam y -48
\i (01:35:33) roam x 128
\i (01:35:33) roam y -80
\i (01:35:34) roam x 80
\i (01:35:34) roam y -48
\i (01:35:34) roam x 32
\i (01:35:34) roam y -16
\i (01:35:34) roam end
\i (01:35:35) roam start
\i (01:35:35) roam x -64
\i (01:35:35) roam y 112
\i (01:35:35) roam end
\i (01:35:36) roam start
\i (01:35:36) roam y 16
\i (01:35:37) roam x -48
\i (01:35:37) roam y 80
\i (01:35:37) roam x -32
\i (01:35:37) roam y 64
\i (01:35:37) roam x -48
\i (01:35:37) roam y 64
\i (01:35:37) roam end
\i (01:35:38) roam start
\i (01:35:38) roam y -80
\i (01:35:38) roam end
\i (01:35:38) roam start
\i (01:35:38) roam y 128
\i (01:35:38) roam y 64
\i (01:35:38) roam x -16
\i (01:35:38) roam y 80
\i (01:35:39) roam end
\i (01:35:39) roam start
\i (01:35:39) roam x -96
\i (01:35:39) roam y 80
\i (01:35:39) roam x -80
\i (01:35:39) roam y 32
\i (01:35:39) roam x -96
\i (01:35:39) roam y 32
\i (01:35:39) roam x -32
\i (01:35:39) roam y 16
\i (01:35:39) roam end
\i (01:35:50) prepopup 1781.63 -3945.61
\i (01:35:51) done 
\i (01:35:51) generaledit 
\i (01:35:51) roam start
\i (01:35:51) roam x -32
\i (01:35:51) roam y -128
\i (01:35:51) roam x -32
\i (01:35:51) roam y -128
\i (01:35:51) roam x -16
\i (01:35:51) roam y -64
\i (01:35:51) roam x -32
\i (01:35:51) roam y -64
\i (01:35:51) roam x -16
\i (01:35:51) roam y -32
\i (01:35:51) roam end
\i (01:35:52) pick grid 1714.98 -3779.41
\t (01:35:52) last pick:  1700.00 -3800.00
\i (01:35:53) move 
\t (01:35:53) Select element(s) to move.
\i (01:35:53) zoom out 1 
\i (01:35:53) setwindow pcb
\i (01:35:53) zoom out 1704.59 -3780.28
\i (01:35:53) trapsize 866
\i (01:35:54) drag_start grid 1432.77 -3544.82
\i (01:35:54) drag_stop 1628.41 -4154.25
\i (01:35:54) pick grid 1751.34 -4001.89
\t (01:35:54) last pick:  1750.00 -4000.00
\t (01:35:54) Moving TP25 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP23 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP20 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP18 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP15 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP13 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP10 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP8 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP5 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Moving TP3 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:35:54) Pick new location for the element(s).
\i (01:35:55) roam start
\i (01:35:55) roam y -64
\i (01:35:55) roam x -16
\i (01:35:55) roam y -80
\i (01:35:56) roam y -80
\i (01:35:56) roam x -16
\i (01:35:56) roam y -64
\i (01:35:56) roam y -48
\i (01:35:56) roam y -80
\i (01:35:56) roam y -48
\i (01:35:56) roam x -16
\i (01:35:56) roam y -48
\i (01:35:56) roam y -48
\i (01:35:56) roam y -64
\i (01:35:56) roam x -16
\i (01:35:56) roam y -80
\i (01:35:56) roam y -64
\i (01:35:56) roam x -16
\i (01:35:56) roam y -16
\i (01:35:56) roam end
\i (01:35:57) roam start
\i (01:35:57) roam x -80
\i (01:35:57) roam y -48
\i (01:35:57) roam x -96
\i (01:35:57) roam y -80
\i (01:35:57) roam x -96
\i (01:35:57) roam y -64
\i (01:35:57) roam x -80
\i (01:35:57) roam y -64
\i (01:35:57) roam x -32
\i (01:35:57) roam y -16
\i (01:35:57) roam x -16
\i (01:35:57) roam y -16
\i (01:35:57) roam x -48
\i (01:35:57) roam y -16
\i (01:35:57) roam end
\i (01:35:59) zoom out 1 
\i (01:35:59) setwindow pcb
\i (01:35:59) zoom out 744.56 -2255.83
\i (01:35:59) trapsize 1731
\i (01:36:04) pick grid 754.96 -1971.90
\t (01:36:04) last pick:  750.00 -1950.00
\i (01:36:04) prepopup 270.18 -1881.87
\i (01:36:05) done 
\i (01:36:05) generaledit 
\i (01:36:06) zoom out 1 
\i (01:36:06) setwindow pcb
\i (01:36:06) zoom out 256.33 -1971.90
\i (01:36:06) trapsize 3463
\i (01:36:07) roam start
\i (01:36:07) roam y 16
\i (01:36:07) roam y 64
\i (01:36:07) roam y 32
\i (01:36:08) roam end
\i (01:36:08) zoom in 1 
\i (01:36:08) setwindow pcb
\i (01:36:08) zoom in 2541.51 -4293.62
\i (01:36:08) trapsize 1731
\i (01:36:08) zoom in 1 
\i (01:36:08) setwindow pcb
\i (01:36:08) zoom in 2551.90 -4300.54
\i (01:36:08) trapsize 866
\i (01:36:08) zoom in 1 
\i (01:36:08) setwindow pcb
\i (01:36:08) zoom in 2551.90 -4300.54
\i (01:36:08) trapsize 433
\i (01:36:10) roam start
\i (01:36:10) roam x -112
\i (01:36:10) roam y 64
\i (01:36:10) roam x -64
\i (01:36:10) roam y 32
\i (01:36:10) roam end
\i (01:36:11) pick grid 1885.52 -4179.35
\t (01:36:11) last pick:  1900.00 -4200.00
\i (01:36:12) roam start
\i (01:36:12) roam x -16
\i (01:36:12) roam y -96
\i (01:36:12) roam x -16
\i (01:36:12) roam y -112
\i (01:36:12) roam y -80
\i (01:36:12) roam y -16
\i (01:36:12) roam y -16
\i (01:36:12) roam y -32
\i (01:36:12) roam x 16
\i (01:36:12) roam y -32
\i (01:36:12) roam end
\i (01:36:12) move 
\t (01:36:12) Select element(s) to move.
\i (01:36:13) roam start
\i (01:36:13) roam y -16
\i (01:36:13) roam x -48
\i (01:36:13) roam y -128
\i (01:36:13) roam y -16
\i (01:36:13) roam x -16
\i (01:36:13) roam y -32
\i (01:36:13) roam x -16
\i (01:36:13) roam y -32
\i (01:36:13) roam end
\i (01:36:14) pick grid 1895.90 -3735.26
\t (01:36:14) last pick:  1900.00 -3750.00
\t (01:36:14) last pick:  1875.00 -3717.00
\t (01:36:14) Moving TP4 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:14) Pick new location for the element(s).
\i (01:36:15) roam start
\i (01:36:15) roam x -48
\i (01:36:15) roam y -128
\i (01:36:15) roam x -32
\i (01:36:15) roam y -48
\i (01:36:15) roam y -16
\i (01:36:15) roam end
\i (01:36:15) angle 90 
\t (01:36:15) last pick:  900.00 0.00
\i (01:36:16) pick grid 1724.50 -3542.22
\t (01:36:16) last pick:  1700.00 -3550.00
\i (01:36:16) pick grid 1893.30 -3423.62
\t (01:36:16) last pick:  1900.00 -3400.00
\t (01:36:16) last pick:  1875.00 -3417.00
\t (01:36:16) Moving TP1 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:16) Pick new location for the element(s).
\i (01:36:17) angle 90 
\t (01:36:17) last pick:  900.00 0.00
\i (01:36:17) pick grid 1631.87 -3537.89
\t (01:36:17) last pick:  1650.00 -3550.00
\i (01:36:18) pick grid 1756.53 -3596.76
\t (01:36:18) last pick:  1750.00 -3600.00
\i (01:36:19) pick grid 1887.24 -3513.65
\t (01:36:19) last pick:  1900.00 -3500.00
\t (01:36:19) last pick:  1875.00 -3517.00
\t (01:36:19) Moving TP2 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:19) Pick new location for the element(s).
\i (01:36:20) pick grid 2026.62 -3273.00
\t (01:36:20) last pick:  2050.00 -3250.00
\i (01:36:20) pick grid 1882.92 -3318.88
\t (01:36:20) last pick:  1900.00 -3300.00
\t (01:36:20) last pick:  1875.00 -3317.00
\t (01:36:20) Moving TP7 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:20) Pick new location for the element(s).
\i (01:36:21) angle 90 
\t (01:36:21) last pick:  900.00 0.00
\i (01:36:21) pick grid 1773.84 -3552.61
\t (01:36:21) last pick:  1750.00 -3550.00
\i (01:36:22) pick grid 2055.18 -3421.02
\t (01:36:22) last pick:  2050.00 -3400.00
\t (01:36:22) last pick:  2075.00 -3417.00
\t (01:36:22) Moving TP9 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:22) Pick new location for the element(s).
\i (01:36:22) angle 90 
\t (01:36:22) last pick:  900.00 0.00
\i (01:36:23) pick grid 1824.92 -3550.01
\t (01:36:23) last pick:  1800.00 -3550.00
\i (01:36:23) pick grid 2069.90 -3595.89
\t (01:36:23) last pick:  2050.00 -3600.00
\t (01:36:23) last pick:  2075.00 -3617.00
\t (01:36:23) Moving TP12 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:23) Pick new location for the element(s).
\i (01:36:24) angle 90 
\t (01:36:24) last pick:  900.00 0.00
\i (01:36:24) pick grid 1874.26 -3564.73
\t (01:36:24) last pick:  1850.00 -3550.00
\i (01:36:27) pick grid 2092.41 -3508.46
\t (01:36:27) last pick:  2100.00 -3500.00
\i (01:36:28) zoom out 1 
\i (01:36:28) setwindow pcb
\i (01:36:28) zoom out 2092.41 -3508.46
\i (01:36:28) trapsize 866
\i (01:36:28) zoom in 1 
\i (01:36:28) setwindow pcb
\i (01:36:28) zoom in 2085.48 -3809.71
\i (01:36:28) trapsize 433
\i (01:36:29) pick grid 2084.62 -3828.75
\t (01:36:29) last pick:  2100.00 -3850.00
\t (01:36:29) last pick:  2075.00 -3817.00
\t (01:36:29) Moving TP14 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:29) Pick new location for the element(s).
\i (01:36:29) angle 90 
\t (01:36:29) last pick:  900.00 0.00
\i (01:36:30) pick grid 1921.87 -3561.26
\t (01:36:30) last pick:  1900.00 -3550.00
\i (01:36:30) pick grid 2275.07 -3425.35
\t (01:36:30) last pick:  2300.00 -3450.00
\t (01:36:30) last pick:  2275.00 -3417.00
\t (01:36:30) Moving TP17 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:30) Pick new location for the element(s).
\i (01:36:31) angle 90 
\t (01:36:31) last pick:  900.00 0.00
\i (01:36:31) pick grid 1973.81 -3574.24
\t (01:36:31) last pick:  1950.00 -3550.00
\i (01:36:32) pick grid 2268.14 -3624.45
\t (01:36:32) last pick:  2250.00 -3600.00
\t (01:36:32) last pick:  2275.00 -3617.00
\t (01:36:32) Moving TP19 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:32) Pick new location for the element(s).
\i (01:36:32) angle 90 
\t (01:36:32) last pick:  900.00 0.00
\i (01:36:32) pick grid 2014.50 -3574.24
\t (01:36:32) last pick:  2000.00 -3550.00
\i (01:36:33) pick grid 2315.75 -3853.85
\t (01:36:33) last pick:  2300.00 -3850.00
\t (01:36:33) last pick:  2300.00 -3850.00
\t (01:36:33) Moving TP22 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:33) Pick new location for the element(s).
\i (01:36:33) angle 90 
\t (01:36:33) last pick:  900.00 0.00
\i (01:36:34) pick grid 2037.01 -3574.24
\t (01:36:34) last pick:  2050.00 -3550.00
\i (01:36:34) pick grid 2462.91 -3415.82
\t (01:36:34) last pick:  2450.00 -3400.00
\t (01:36:34) last pick:  2475.00 -3417.00
\t (01:36:34) Moving TP24 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:34) Pick new location for the element(s).
\i (01:36:35) angle 90 
\t (01:36:35) last pick:  900.00 0.00
\i (01:36:35) pick grid 2124.44 -3552.60
\t (01:36:35) last pick:  2100.00 -3550.00
\i (01:36:36) angle 90 
\t (01:36:36) last pick:  900.00 0.00
\i (01:36:36) pick grid 2443.00 -3613.20
\t (01:36:36) last pick:  2450.00 -3600.00
\t (01:36:36) last pick:  2475.00 -3617.00
\t (01:36:36) Moving TP26 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:36) Pick new location for the element(s).
\i (01:36:37) angle 90 
\t (01:36:37) last pick:  900.00 0.00
\i (01:36:37) pick grid 2174.65 -3563.85
\t (01:36:37) last pick:  2150.00 -3550.00
\i (01:36:38) pick grid 2466.38 -3711.88
\t (01:36:38) last pick:  2450.00 -3700.00
\t (01:36:38) last pick:  2475.00 -3717.00
\t (01:36:38) Moving TP27 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:38) Pick new location for the element(s).
\i (01:36:39) pick grid 2423.96 -3704.09
\t (01:36:39) last pick:  2400.00 -3700.00
\i (01:36:39) roam start
\i (01:36:39) roam x 80
\i (01:36:39) roam y 48
\i (01:36:39) roam x 144
\i (01:36:39) roam y 16
\i (01:36:39) roam x 96
\i (01:36:39) roam end
\i (01:36:40) pick grid 2501.00 -3826.16
\t (01:36:40) last pick:  2500.00 -3850.00
\t (01:36:40) last pick:  2475.00 -3817.00
\t (01:36:40) Moving TP28 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:40) Pick new location for the element(s).
\i (01:36:40) angle 90 
\t (01:36:40) last pick:  900.00 0.00
\i (01:36:41) pick grid 2223.99 -3561.26
\t (01:36:41) last pick:  2200.00 -3550.00
\i (01:36:42) zoom out 1 
\i (01:36:42) setwindow pcb
\i (01:36:42) zoom out 2470.70 -3779.41
\i (01:36:42) trapsize 866
\i (01:36:43) roam start
\i (01:36:43) roam y 80
\i (01:36:43) roam y 96
\i (01:36:43) roam end
\i (01:36:43) zoom in 1 
\i (01:36:43) setwindow pcb
\i (01:36:43) zoom in 2233.51 -4231.29
\i (01:36:43) trapsize 433
\i (01:36:44) pick grid 2099.34 -4172.42
\t (01:36:44) last pick:  2100.00 -4150.00
\t (01:36:44) last pick:  2062.00 -4164.00
\t (01:36:44) Moving TP30 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:44) Pick new location for the element(s).
\i (01:36:45) roam start
\i (01:36:45) roam x 32
\i (01:36:45) roam y -144
\i (01:36:45) roam x 32
\i (01:36:45) roam y -96
\i (01:36:45) roam x 16
\i (01:36:45) roam y -80
\i (01:36:45) roam x 16
\i (01:36:45) roam y -48
\i (01:36:45) roam end
\i (01:36:45) angle 90 
\t (01:36:45) last pick:  900.00 0.00
\i (01:36:46) pick grid 2262.94 -3574.24
\t (01:36:46) last pick:  2250.00 -3550.00
\i (01:36:46) zoom out 1 
\i (01:36:46) setwindow pcb
\i (01:36:46) zoom out 2283.72 -3604.54
\i (01:36:46) trapsize 866
\i (01:36:46) zoom out 1 
\i (01:36:46) setwindow pcb
\i (01:36:46) zoom out 2283.72 -3604.54
\i (01:36:46) trapsize 1731
\i (01:36:47) roam start
\i (01:36:47) roam x -32
\i (01:36:47) roam x -16
\i (01:36:47) roam end
\i (01:36:47) zoom in 1 
\i (01:36:47) setwindow pcb
\i (01:36:47) zoom in 2098.46 -4258.99
\i (01:36:47) trapsize 866
\i (01:36:47) zoom in 1 
\i (01:36:47) setwindow pcb
\i (01:36:47) zoom in 2079.42 -4288.42
\i (01:36:47) trapsize 433
\i (01:36:47) zoom in 1 
\i (01:36:47) setwindow pcb
\i (01:36:47) zoom in 2075.96 -4298.80
\i (01:36:47) trapsize 216
\i (01:36:48) roam start
\i (01:36:48) roam y 96
\i (01:36:48) roam y 112
\i (01:36:48) roam y 64
\i (01:36:48) roam end
\i (01:36:48) pick grid 2091.98 -4367.20
\t (01:36:48) last pick:  2100.00 -4350.00
\t (01:36:48) last pick:  2062.00 -4364.00
\t (01:36:48) Moving TP32 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:48) Pick new location for the element(s).
\i (01:36:49) zoom out 1 
\i (01:36:49) setwindow pcb
\i (01:36:49) zoom out 2112.32 -4358.98
\i (01:36:49) trapsize 433
\i (01:36:49) zoom out 1 
\i (01:36:49) setwindow pcb
\i (01:36:49) zoom out 2112.31 -4358.98
\i (01:36:49) trapsize 866
\i (01:36:49) roam start
\i (01:36:49) roam x 16
\i (01:36:49) roam y -96
\i (01:36:49) roam x 32
\i (01:36:49) roam y -96
\i (01:36:49) roam x 16
\i (01:36:49) roam y -64
\i (01:36:49) roam x 16
\i (01:36:49) roam y -80
\i (01:36:49) roam x 16
\i (01:36:49) roam y -16
\i (01:36:49) roam end
\i (01:36:49) angle 90 
\t (01:36:49) last pick:  900.00 0.00
\i (01:36:50) pick grid 2285.45 -3571.65
\t (01:36:50) last pick:  2300.00 -3550.00
\i (01:36:51) roam start
\i (01:36:51) roam y 96
\i (01:36:51) roam x -16
\i (01:36:51) roam y 128
\i (01:36:51) roam x -16
\i (01:36:51) roam y 64
\i (01:36:51) roam x -16
\i (01:36:51) roam y 80
\i (01:36:51) roam x -16
\i (01:36:51) roam y 32
\i (01:36:51) roam end
\i (01:36:51) zoom in 1 
\i (01:36:51) setwindow pcb
\i (01:36:51) zoom in 2077.69 -4539.46
\i (01:36:51) trapsize 433
\i (01:36:52) pick grid 2085.48 -4560.23
\t (01:36:52) last pick:  2100.00 -4550.00
\t (01:36:52) last pick:  2062.00 -4564.00
\t (01:36:52) Moving TP34 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:52) Pick new location for the element(s).
\i (01:36:52) roam start
\i (01:36:52) roam y -16
\i (01:36:52) roam x 144
\i (01:36:52) roam y -224
\i (01:36:52) roam x 48
\i (01:36:52) roam y -96
\i (01:36:52) roam x 32
\i (01:36:52) roam y -64
\i (01:36:52) roam end
\i (01:36:53) roam start
\i (01:36:53) roam y -16
\i (01:36:53) roam y -96
\i (01:36:53) roam y -128
\i (01:36:53) roam x 16
\i (01:36:53) roam y -64
\i (01:36:53) roam end
\i (01:36:54) roam start
\i (01:36:54) roam y -16
\i (01:36:54) roam y -16
\i (01:36:54) roam y -80
\i (01:36:54) roam x 16
\i (01:36:54) roam y -64
\i (01:36:54) roam end
\i (01:36:54) angle 90 
\t (01:36:54) last pick:  900.00 0.00
\i (01:36:55) pick grid 2343.45 -3574.24
\t (01:36:55) last pick:  2350.00 -3550.00
\i (01:36:55) roam start
\i (01:36:55) roam y 112
\i (01:36:55) roam y 128
\i (01:36:55) roam y 112
\i (01:36:56) roam x -16
\i (01:36:56) roam y 112
\i (01:36:56) roam x -48
\i (01:36:56) roam y 176
\i (01:36:56) roam x -16
\i (01:36:56) roam y 144
\i (01:36:56) roam x -16
\i (01:36:56) roam y 64
\i (01:36:56) roam x -16
\i (01:36:56) roam y 80
\i (01:36:56) roam x -16
\i (01:36:56) roam y 80
\i (01:36:56) roam x -16
\i (01:36:56) roam y 48
\i (01:36:56) roam x -16
\i (01:36:56) roam y 32
\i (01:36:56) roam end
\i (01:36:57) zoom out 1 
\i (01:36:57) setwindow pcb
\i (01:36:57) zoom out 2128.76 -4632.09
\i (01:36:57) trapsize 866
\i (01:36:57) zoom in 1 
\i (01:36:57) setwindow pcb
\i (01:36:57) zoom in 2128.76 -4392.30
\i (01:36:57) trapsize 433
\i (01:36:58) roam start
\i (01:36:58) roam y -32
\i (01:36:58) roam end
\i (01:36:59) pick grid 2288.04 -4163.77
\t (01:36:59) last pick:  2300.00 -4150.00
\t (01:36:59) last pick:  2262.00 -4164.00
\t (01:36:59) Moving TP36 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:36:59) Pick new location for the element(s).
\i (01:36:59) roam start
\i (01:36:59) roam x 32
\i (01:36:59) roam y -96
\i (01:36:59) roam x 64
\i (01:36:59) roam y -112
\i (01:36:59) roam x 48
\i (01:36:59) roam y -80
\i (01:36:59) roam x 48
\i (01:36:59) roam y -80
\i (01:36:59) roam x 32
\i (01:36:59) roam y -96
\i (01:37:00) roam y -32
\i (01:37:00) roam x 16
\i (01:37:00) roam y -80
\i (01:37:00) roam y -96
\i (01:37:00) roam y -64
\i (01:37:00) roam y -64
\i (01:37:00) roam x 16
\i (01:37:00) roam y -48
\i (01:37:00) roam y -32
\i (01:37:00) roam end
\i (01:37:00) angle 90 
\t (01:37:00) last pick:  900.00 0.00
\i (01:37:01) pick grid 2410.97 -3574.24
\t (01:37:01) last pick:  2400.00 -3550.00
\i (01:37:02) roam start
\i (01:37:02) roam x -32
\i (01:37:02) roam y 144
\i (01:37:02) roam x -32
\i (01:37:02) roam y 80
\i (01:37:02) roam x -32
\i (01:37:02) roam y 64
\i (01:37:02) roam x -32
\i (01:37:02) roam y 80
\i (01:37:02) roam x -32
\i (01:37:02) roam y 64
\i (01:37:02) roam x -16
\i (01:37:02) roam y 32
\i (01:37:02) roam x -32
\i (01:37:02) roam y 64
\i (01:37:02) roam x -16
\i (01:37:02) roam y 48
\i (01:37:02) roam x -32
\i (01:37:02) roam y 64
\i (01:37:02) roam x -16
\i (01:37:02) roam y 64
\i (01:37:02) roam x -32
\i (01:37:02) roam y 48
\i (01:37:02) roam x -16
\i (01:37:02) roam y 32
\i (01:37:02) roam end
\i (01:37:04) roam start
\i (01:37:04) roam x 16
\i (01:37:04) roam y 96
\i (01:37:04) roam y 64
\i (01:37:04) roam end
\i (01:37:07) roam start
\i (01:37:07) roam x 80
\i (01:37:07) roam y -144
\i (01:37:07) roam x 96
\i (01:37:07) roam y -128
\i (01:37:07) roam x 80
\i (01:37:07) roam y -144
\i (01:37:07) roam x 64
\i (01:37:07) roam y -112
\i (01:37:07) roam x 48
\i (01:37:07) roam y -80
\i (01:37:07) roam x 16
\i (01:37:07) roam y -48
\i (01:37:07) roam end
\i (01:37:08) roam start
\i (01:37:08) roam y -16
\i (01:37:08) roam x -48
\i (01:37:08) roam y -96
\i (01:37:08) roam x -64
\i (01:37:08) roam y -144
\i (01:37:08) roam x -32
\i (01:37:08) roam y -80
\i (01:37:08) roam end
\i (01:37:08) prepopup 2589.30 -3606.28
\i (01:37:09) done 
\i (01:37:09) generaledit 
\i (01:37:09) zoom out 1 
\i (01:37:09) setwindow pcb
\i (01:37:09) zoom out 2589.30 -3606.28
\i (01:37:09) trapsize 866
\i (01:37:09) zoom out 1 
\i (01:37:09) setwindow pcb
\i (01:37:09) zoom out 2589.30 -3606.27
\i (01:37:09) trapsize 1731
\i (01:37:10) roam start
\i (01:37:10) roam x 16
\i (01:37:10) roam y -80
\i (01:37:10) roam end
\i (01:37:11) pick grid 2804.85 -3531.83
\t (01:37:11) last pick:  2800.00 -3550.00
\i (01:37:11) move 
\t (01:37:11) Select element(s) to move.
\i (01:37:12) drag_start grid 1603.31 -3462.57
\i (01:37:12) drag_stop 2472.44 -3597.62
\i (01:37:13) pick grid 2600.55 -3625.32
\t (01:37:13) last pick:  2600.00 -3650.00
\t (01:37:13) Moving TP14 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP12 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP9 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP7 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP1 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP4 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP28 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP26 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP24 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP22 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP19 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP17 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP36 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP34 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP32 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Moving TP30 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:13) Pick new location for the element(s).
\i (01:37:15) pick grid 2507.06 -3123.23
\t (01:37:15) last pick:  2500.00 -3100.00
\i (01:37:16) prepopup 1544.44 -3279.05
\i (01:37:16) done 
\i (01:37:16) generaledit 
\i (01:37:17) zoom in 1 
\i (01:37:17) setwindow pcb
\i (01:37:17) zoom in 1506.35 -3098.99
\i (01:37:17) trapsize 866
\i (01:37:17) zoom in 1 
\i (01:37:17) setwindow pcb
\i (01:37:17) zoom in 1511.55 -3081.68
\i (01:37:17) trapsize 433
\i (01:37:18) roam start
\i (01:37:18) roam y -96
\i (01:37:18) roam x 16
\i (01:37:18) roam y -32
\i (01:37:18) roam y -32
\i (01:37:18) roam end
\i (01:37:18) move 
\t (01:37:19) Select element(s) to move.
\i (01:37:19) pick grid 1540.11 -3025.42
\t (01:37:19) last pick:  1550.00 -3050.00
\t (01:37:19) last pick:  1550.00 -3000.00
\t (01:37:19) Moving TP1 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:19) Pick new location for the element(s).
\i (01:37:20) pick grid 1324.56 -3017.63
\t (01:37:20) last pick:  1300.00 -3000.00
\i (01:37:21) pick grid 1583.39 -2997.72
\t (01:37:21) last pick:  1600.00 -3000.00
\t (01:37:21) last pick:  1600.00 -3000.00
\t (01:37:21) Moving TP4 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:21) Pick new location for the element(s).
\i (01:37:22) pick grid 1375.63 -2997.72
\t (01:37:22) last pick:  1400.00 -3000.00
\i (01:37:23) pick grid 1293.39 -3020.22
\t (01:37:23) last pick:  1300.00 -3000.00
\t (01:37:23) last pick:  1300.00 -3000.00
\t (01:37:23) Moving TP1 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:23) Pick new location for the element(s).
\i (01:37:24) pick grid 1303.78 -3023.69
\t (01:37:24) last pick:  1300.00 -3000.00
\i (01:37:25) pick grid 1641.39 -3025.42
\t (01:37:25) last pick:  1650.00 -3050.00
\t (01:37:25) last pick:  1650.00 -3000.00
\t (01:37:25) Moving TP7 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:25) Pick new location for the element(s).
\i (01:37:25) pick grid 1521.93 -3014.16
\t (01:37:25) last pick:  1500.00 -3000.00
\i (01:37:26) pick grid 1685.54 -3017.63
\t (01:37:26) last pick:  1700.00 -3000.00
\t (01:37:26) last pick:  1700.00 -3000.00
\t (01:37:26) Moving TP9 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:26) Pick new location for the element(s).
\i (01:37:27) pick grid 1624.08 -3017.63
\t (01:37:27) last pick:  1600.00 -3000.00
\i (01:37:27) pick grid 1753.93 -3021.96
\t (01:37:27) last pick:  1750.00 -3000.00
\t (01:37:27) last pick:  1750.00 -3000.00
\t (01:37:27) Moving TP12 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:27) Pick new location for the element(s).
\i (01:37:28) pick grid 1722.76 -3021.96
\t (01:37:28) last pick:  1700.00 -3000.00
\i (01:37:29) zoom out 1 
\i (01:37:29) setwindow pcb
\i (01:37:29) zoom out 1688.14 -3063.51
\i (01:37:29) trapsize 866
\i (01:37:29) zoom out 1 
\i (01:37:29) setwindow pcb
\i (01:37:29) zoom out 1688.13 -3063.50
\i (01:37:29) trapsize 1731
\i (01:37:30) roam start
\i (01:37:30) roam x 128
\i (01:37:30) roam x 48
\i (01:37:30) roam end
\i (01:37:30) prepopup 1447.49 -3070.43
\i (01:37:31) pick grid 1426.71 -3281.66
\t (01:37:31) last pick:  1450.00 -3300.00
\i (01:37:32) move 
\t (01:37:32) Select element(s) to move.
\i (01:37:33) drag_start grid 1270.89 -2911.15
\i (01:37:33) drag_stop 1738.35 -3008.11
\i (01:37:33) pick grid 1738.35 -3011.57
\t (01:37:33) last pick:  1750.00 -3000.00
\t (01:37:33) Moving TP1 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:33) Moving TP9 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:33) Moving TP7 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:33) Moving TP4 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:33) Moving TP12 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:33) Pick new location for the element(s).
\i (01:37:34) pick grid 1419.79 -3011.57
\t (01:37:34) last pick:  1400.00 -3000.00
\i (01:37:35) prepopup 1658.71 -2935.39
\i (01:37:36) pick grid 1696.80 -2938.85
\t (01:37:36) last pick:  1700.00 -2950.00
\i (01:37:36) move 
\t (01:37:36) Select element(s) to move.
\i (01:37:37) pick grid 1804.14 -2980.40
\t (01:37:37) last pick:  1800.00 -3000.00
\t (01:37:37) last pick:  1800.00 -3000.00
\t (01:37:37) Moving TP14 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:37) Pick new location for the element(s).
\i (01:37:37) zoom in 1 
\i (01:37:37) setwindow pcb
\i (01:37:37) zoom in 1648.32 -2980.40
\i (01:37:37) trapsize 866
\i (01:37:37) zoom in 1 
\i (01:37:37) setwindow pcb
\i (01:37:37) zoom in 1617.16 -2980.40
\i (01:37:37) trapsize 433
\i (01:37:38) pick grid 1468.27 -2980.40
\t (01:37:38) last pick:  1450.00 -3000.00
\i (01:37:39) pick grid 1841.37 -2998.58
\t (01:37:39) last pick:  1850.00 -3000.00
\t (01:37:39) last pick:  1850.00 -3000.00
\t (01:37:39) Moving TP17 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:39) Pick new location for the element(s).
\i (01:37:40) pick grid 1574.75 -2998.58
\t (01:37:40) last pick:  1550.00 -3000.00
\i (01:37:41) pick grid 1908.89 -3007.24
\t (01:37:41) last pick:  1900.00 -3000.00
\t (01:37:41) last pick:  1900.00 -3000.00
\t (01:37:41) Moving TP19 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:41) Pick new location for the element(s).
\i (01:37:41) pick grid 1669.10 -3007.24
\t (01:37:41) last pick:  1650.00 -3000.00
\i (01:37:42) pick grid 1936.59 -3003.77
\t (01:37:42) last pick:  1950.00 -3000.00
\t (01:37:42) last pick:  1950.00 -3000.00
\t (01:37:42) Moving TP22 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:42) Pick new location for the element(s).
\i (01:37:42) pick grid 1774.71 -3003.77
\t (01:37:42) last pick:  1750.00 -3000.00
\i (01:37:43) pick grid 1991.13 -3004.64
\t (01:37:43) last pick:  2000.00 -3000.00
\t (01:37:43) last pick:  2000.00 -3000.00
\t (01:37:43) Moving TP24 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:43) Pick new location for the element(s).
\i (01:37:44) pick grid 1872.54 -3004.64
\t (01:37:44) last pick:  1850.00 -3000.00
\i (01:37:44) pick grid 2046.53 -2997.71
\t (01:37:44) last pick:  2050.00 -3000.00
\t (01:37:44) last pick:  2050.00 -3000.00
\t (01:37:44) Moving TP26 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:44) Pick new location for the element(s).
\i (01:37:45) pick grid 1974.68 -2997.71
\t (01:37:45) last pick:  1950.00 -3000.00
\i (01:37:45) roam start
\i (01:37:45) roam x 128
\i (01:37:45) roam x 160
\i (01:37:45) roam x 176
\i (01:37:45) roam end
\i (01:37:46) pick grid 2097.60 -3001.18
\t (01:37:46) last pick:  2100.00 -3000.00
\t (01:37:46) last pick:  2100.00 -3000.00
\t (01:37:46) Moving TP28 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:46) Pick new location for the element(s).
\i (01:37:46) pick grid 2074.23 -3001.18
\t (01:37:46) last pick:  2050.00 -3000.00
\i (01:37:48) pick grid 2306.22 -3005.51
\t (01:37:48) last pick:  2300.00 -3000.00
\t (01:37:48) last pick:  2300.00 -3000.00
\t (01:37:48) Moving TP36 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:48) Pick new location for the element(s).
\i (01:37:48) pick grid 2475.03 -3016.76
\t (01:37:48) last pick:  2500.00 -3000.00
\i (01:37:49) pick grid 2254.28 -3018.49
\t (01:37:49) last pick:  2250.00 -3000.00
\t (01:37:49) last pick:  2250.00 -3000.00
\t (01:37:49) Moving TP34 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:49) Pick new location for the element(s).
\i (01:37:51) pick grid 2423.96 -3018.49
\t (01:37:51) last pick:  2400.00 -3000.00
\i (01:37:51) pick grid 2199.75 -3015.03
\t (01:37:51) last pick:  2200.00 -3000.00
\t (01:37:51) last pick:  2200.00 -3000.00
\t (01:37:51) Moving TP32 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:51) Pick new location for the element(s).
\i (01:37:52) pick grid 2225.72 -3014.16
\t (01:37:52) last pick:  2250.00 -3000.00
\i (01:37:52) roam start
\i (01:37:52) roam x 16
\i (01:37:52) roam x 272
\i (01:37:52) roam y 32
\i (01:37:52) roam x 128
\i (01:37:53) roam end
\i (01:37:53) drag_start grid 2351.24 -2923.27
\i (01:37:53) drag_stop 2575.45 -3028.88
\i (01:37:54) pick grid 2575.45 -3028.88
\t (01:37:54) last pick:  2600.00 -3050.00
\t (01:37:54) Moving TP34 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:54) Moving TP36 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:37:54) Pick new location for the element(s).
\i (01:37:55) pick grid 2526.11 -3030.61
\t (01:37:55) last pick:  2550.00 -3050.00
\i (01:37:55) prepopup 2533.03 -2990.79
\i (01:37:55) done 
\i (01:37:55) generaledit 
\i (01:37:55) zoom out 1 
\i (01:37:55) setwindow pcb
\i (01:37:55) zoom out 2533.03 -2990.79
\i (01:37:55) trapsize 866
\i (01:37:56) zoom out 1 
\i (01:37:56) setwindow pcb
\i (01:37:56) zoom out 2533.03 -2990.79
\i (01:37:56) trapsize 1731
\i (01:37:56) roam start
\i (01:37:56) roam x -64
\i (01:37:56) roam y -32
\i (01:37:56) roam x -96
\i (01:37:56) roam y -32
\i (01:37:56) roam x -64
\i (01:37:56) roam y -16
\i (01:37:56) roam x -16
\i (01:37:56) roam end
\i (01:37:57) zoom out 1 
\i (01:37:57) setwindow pcb
\i (01:37:57) zoom out 1561.75 -3237.50
\i (01:37:57) trapsize 3463
\i (01:37:58) zoom in 1 
\i (01:37:58) setwindow pcb
\i (01:37:58) zoom in 1755.66 -3334.46
\i (01:37:58) trapsize 1731
\i (01:37:58) roam start
\i (01:37:58) roam x 64
\i (01:37:58) roam y -48
\i (01:37:59) roam end
\i (01:37:59) pick grid 1430.17 -3403.71
\t (01:37:59) last pick:  1450.00 -3400.00
\i (01:38:00) move 
\t (01:38:00) Select element(s) to move.
\i (01:38:00) drag_start grid 862.29 -2946.63
\i (01:38:01) drag_stop 2621.32 -2984.72
\i (01:38:01) pick grid 2579.77 -2984.72
\t (01:38:01) last pick:  2600.00 -3000.00
\t (01:38:01) Moving TP1 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP4 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP7 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP9 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP17 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP14 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP12 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP24 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP22 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP19 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP28 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP26 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP30 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP36 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP34 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Moving TP32 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:01) Pick new location for the element(s).
\i (01:38:13) pick grid 2825.62 -2995.11
\t (01:38:13) last pick:  2850.00 -3000.00
\i (01:38:14) prepopup 1790.28 -2891.23
\i (01:38:15) done 
\i (01:38:15) generaledit 
\i (01:38:16) zoom out 1 
\i (01:38:16) setwindow pcb
\i (01:38:16) zoom out 1783.36 -2943.17
\i (01:38:16) trapsize 3463
\i (01:38:20) roam start
\i (01:38:20) roam y 64
\i (01:38:20) roam y 48
\i (01:38:20) roam end
\i (01:38:21) zoom in 1 
\i (01:38:21) setwindow pcb
\i (01:38:21) zoom in 540.09 -1218.77
\i (01:38:21) trapsize 1731
\i (01:38:21) zoom in 1 
\i (01:38:21) setwindow pcb
\i (01:38:21) zoom in 533.17 -1218.77
\i (01:38:21) trapsize 866
\i (01:38:21) zoom in 1 
\i (01:38:21) setwindow pcb
\i (01:38:21) zoom in 529.71 -1230.88
\i (01:38:21) trapsize 433
\i (01:38:22) zoom out 1 
\i (01:38:22) setwindow pcb
\i (01:38:22) zoom out 530.57 -1356.40
\i (01:38:22) trapsize 866
\i (01:38:22) pick grid 528.85 -1356.40
\t (01:38:22) last pick:  550.00 -1350.00
\i (01:38:23) move 
\t (01:38:23) Select element(s) to move.
\i (01:38:23) pick grid 523.65 -1541.65
\t (01:38:23) last pick:  500.00 -1550.00
\t (01:38:23) last pick:  550.00 -1550.00
\t (01:38:23) Moving TP3 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:23) Pick new location for the element(s).
\i (01:38:24) pick grid 542.70 -1370.25
\t (01:38:24) last pick:  550.00 -1350.00
\i (01:38:24) pick grid 565.20 -1593.59
\t (01:38:24) last pick:  550.00 -1600.00
\t (01:38:24) last pick:  550.00 -1600.00
\t (01:38:24) Moving TP5 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:24) Pick new location for the element(s).
\i (01:38:25) zoom in 1 
\i (01:38:25) setwindow pcb
\i (01:38:25) zoom in 544.43 -1441.23
\i (01:38:25) trapsize 433
\i (01:38:25) pick grid 544.43 -1441.23
\t (01:38:25) last pick:  550.00 -1450.00
\i (01:38:25) roam start
\i (01:38:26) roam y 96
\i (01:38:26) roam y 144
\i (01:38:26) roam x -16
\i (01:38:26) roam y 48
\i (01:38:26) roam end
\i (01:38:26) pick grid 574.03 -1649.87
\t (01:38:26) last pick:  550.00 -1650.00
\t (01:38:26) last pick:  550.00 -1650.00
\t (01:38:26) Moving TP8 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:26) Pick new location for the element(s).
\i (01:38:27) pick grid 574.03 -1574.56
\t (01:38:27) last pick:  550.00 -1550.00
\i (01:38:27) pick grid 560.18 -1704.41
\t (01:38:27) last pick:  550.00 -1700.00
\t (01:38:27) last pick:  550.00 -1700.00
\t (01:38:27) Moving TP10 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:27) Pick new location for the element(s).
\i (01:38:28) pick grid 558.45 -1671.51
\t (01:38:28) last pick:  550.00 -1650.00
\i (01:38:28) zoom out 1 
\i (01:38:28) setwindow pcb
\i (01:38:28) zoom out 558.45 -1649.87
\i (01:38:28) trapsize 866
\i (01:38:28) roam start
\i (01:38:28) roam x 16
\i (01:38:28) roam y -96
\i (01:38:29) roam x 16
\i (01:38:29) roam y -48
\i (01:38:29) roam end
\i (01:38:29) prepopup 571.43 -1191.07
\i (01:38:30) done 
\i (01:38:30) generaledit 
\i (01:38:30) pick grid 524.68 -1130.47
\t (01:38:30) last pick:  500.00 -1150.00
\i (01:38:30) move 
\t (01:38:31) Select element(s) to move.
\i (01:38:31) drag_start grid 500.45 -1192.80
\i (01:38:31) drag_stop 583.55 -1655.07
\i (01:38:31) pick grid 583.55 -1655.07
\t (01:38:31) last pick:  600.00 -1650.00
\t (01:38:31) Moving TP10 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:31) Moving TP8 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:31) Moving TP5 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:31) Moving TP3 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:31) Pick new location for the element(s).
\i (01:38:33) pick grid 590.48 -1172.02
\t (01:38:33) last pick:  600.00 -1150.00
\i (01:38:33) prepopup 519.49 -1499.25
\i (01:38:34) done 
\i (01:38:34) generaledit 
\i (01:38:34) pick grid 519.49 -1499.25
\t (01:38:34) last pick:  500.00 -1500.00
\i (01:38:34) move 
\t (01:38:34) Select element(s) to move.
\i (01:38:35) pick grid 540.27 -1772.80
\t (01:38:35) last pick:  550.00 -1750.00
\t (01:38:35) last pick:  550.00 -1750.00
\t (01:38:35) Moving TP13 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:35) Pick new location for the element(s).
\i (01:38:36) pick grid 561.04 -1227.43
\t (01:38:36) last pick:  550.00 -1250.00
\i (01:38:36) pick grid 578.36 -1791.84
\t (01:38:36) last pick:  600.00 -1800.00
\t (01:38:36) last pick:  550.00 -1800.00
\t (01:38:36) Moving TP15 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:36) Pick new location for the element(s).
\i (01:38:37) pick grid 552.39 -1372.86
\t (01:38:37) last pick:  550.00 -1350.00
\i (01:38:38) pick grid 548.92 -1840.32
\t (01:38:38) last pick:  550.00 -1850.00
\t (01:38:38) last pick:  550.00 -1850.00
\t (01:38:38) Moving TP18 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:38) Pick new location for the element(s).
\i (01:38:39) pick grid 547.19 -1473.28
\t (01:38:39) last pick:  550.00 -1450.00
\i (01:38:39) pick grid 581.82 -1900.92
\t (01:38:39) last pick:  600.00 -1900.00
\t (01:38:39) last pick:  550.00 -1900.00
\t (01:38:39) Moving TP20 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:39) Pick new location for the element(s).
\i (01:38:40) pick grid 554.12 -1573.69
\t (01:38:40) last pick:  550.00 -1550.00
\i (01:38:41) pick grid 574.89 -1940.74
\t (01:38:41) last pick:  550.00 -1950.00
\t (01:38:41) last pick:  550.00 -1950.00
\t (01:38:41) Moving TP23 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:41) Pick new location for the element(s).
\i (01:38:42) pick grid 542.00 -1674.11
\t (01:38:42) last pick:  550.00 -1650.00
\i (01:38:42) pick grid 561.04 -2004.80
\t (01:38:42) last pick:  550.00 -2000.00
\t (01:38:42) last pick:  550.00 -2000.00
\t (01:38:42) Moving TP25 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:42) Pick new location for the element(s).
\i (01:38:43) pick grid 548.92 -1774.53
\t (01:38:43) last pick:  550.00 -1750.00
\i (01:38:44) zoom out 1 
\i (01:38:44) setwindow pcb
\i (01:38:44) zoom out 543.73 -1764.14
\i (01:38:44) trapsize 1731
\i (01:38:44) zoom out 1 
\i (01:38:44) setwindow pcb
\i (01:38:44) zoom out 543.73 -1764.14
\i (01:38:44) trapsize 3463
\i (01:38:45) roam start
\i (01:38:45) roam y 16
\i (01:38:45) roam y 112
\i (01:38:45) roam y 48
\i (01:38:45) roam end
\i (01:38:45) prepopup 533.16 -2195.24
\i (01:38:46) done 
\i (01:38:46) generaledit 
\i (01:38:47) zoom in 1 
\i (01:38:47) setwindow pcb
\i (01:38:47) zoom in 1731.24 -3621.86
\i (01:38:47) trapsize 1731
\i (01:38:48) zoom out 1 
\i (01:38:48) setwindow pcb
\i (01:38:48) zoom out 1537.33 -3517.98
\i (01:38:48) trapsize 3463
\i (01:38:48) zoom in 1 
\i (01:38:48) setwindow pcb
\i (01:38:48) zoom in 1343.43 -3517.97
\i (01:38:48) trapsize 1731
\i (01:38:49) pick grid 1343.43 -3517.97
\t (01:38:49) last pick:  1350.00 -3500.00
\i (01:38:49) move 
\t (01:38:49) Select element(s) to move.
\i (01:38:49) pick grid 2070.59 -3272.12
\t (01:38:49) last pick:  2050.00 -3250.00
\t (01:38:49) last pick:  2050.00 -3250.00
\t (01:38:49) Moving TP2 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:49) Pick new location for the element(s).
\i (01:38:50) pick grid 1374.60 -3234.03
\t (01:38:50) last pick:  1350.00 -3250.00
\i (01:38:51) zoom in 1 
\i (01:38:51) setwindow pcb
\i (01:38:51) zoom in 1281.10 -3393.31
\i (01:38:51) trapsize 866
\i (01:38:51) zoom in 1 
\i (01:38:51) setwindow pcb
\i (01:38:51) zoom in 1281.10 -3393.30
\i (01:38:51) trapsize 433
\i (01:38:51) pick grid 1322.66 -3324.04
\t (01:38:51) last pick:  1300.00 -3300.00
\i (01:38:52) roam start
\i (01:38:52) roam x 208
\i (01:38:52) roam y 128
\i (01:38:52) roam x 288
\i (01:38:52) roam y 160
\i (01:38:52) roam x 336
\i (01:38:52) roam y 176
\i (01:38:52) roam x 64
\i (01:38:52) roam y 48
\i (01:38:52) roam end
\i (01:38:53) pick grid 2363.36 -3709.29
\t (01:38:53) last pick:  2350.00 -3700.00
\t (01:38:53) last pick:  2400.00 -3700.00
\t (01:38:53) Moving TP27 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:53) Pick new location for the element(s).
\i (01:38:54) pick grid 2019.69 -3661.68
\t (01:38:54) last pick:  2000.00 -3650.00
\i (01:38:54) roam start
\i (01:38:54) roam x 16
\i (01:38:55) roam x 96
\i (01:38:55) roam y 112
\i (01:38:55) roam x 80
\i (01:38:55) roam y 64
\i (01:38:55) roam end
\i (01:38:55) pick grid 2476.76 -3914.45
\t (01:38:55) last pick:  2500.00 -3900.00
\t (01:38:55) last pick:  2475.00 -3917.00
\t (01:38:55) Moving TP29 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:55) Pick new location for the element(s).
\i (01:38:56) pick grid 1995.45 -3773.35
\t (01:38:56) last pick:  2000.00 -3750.00
\i (01:38:56) zoom out 1 
\i (01:38:56) setwindow pcb
\i (01:38:56) zoom out 2099.33 -3726.60
\i (01:38:56) trapsize 866
\i (01:38:57) roam start
\i (01:38:57) roam y 16
\i (01:38:57) roam x 48
\i (01:38:57) roam y 96
\i (01:38:57) roam end
\i (01:38:57) zoom in 1 
\i (01:38:57) setwindow pcb
\i (01:38:57) zoom in 2389.33 -4167.23
\i (01:38:57) trapsize 433
\i (01:38:57) zoom in 1 
\i (01:38:57) setwindow pcb
\i (01:38:57) zoom in 2389.33 -4167.23
\i (01:38:57) trapsize 216
\i (01:38:58) zoom out 1 
\i (01:38:58) setwindow pcb
\i (01:38:58) zoom out 2394.09 -4167.66
\i (01:38:58) trapsize 433
\i (01:38:59) pick grid 2104.10 -4271.54
\t (01:38:59) last pick:  2100.00 -4250.00
\t (01:38:59) last pick:  2062.00 -4264.00
\t (01:38:59) Moving TP31 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:38:59) Pick new location for the element(s).
\i (01:38:59) roam start
\i (01:38:59) roam y -16
\i (01:38:59) roam x -32
\i (01:38:59) roam y -112
\i (01:38:59) roam x -32
\i (01:38:59) roam y -80
\i (01:38:59) roam x -32
\i (01:38:59) roam y -80
\i (01:38:59) roam x -32
\i (01:38:59) roam y -64
\i (01:38:59) roam end
\i (01:39:00) pick grid 1974.68 -3824.43
\t (01:39:00) last pick:  1950.00 -3800.00
\i (01:39:00) pick grid 1965.15 -3810.58
\t (01:39:00) last pick:  1950.00 -3800.00
\t (01:39:00) last pick:  1950.00 -3800.00
\t (01:39:00) Moving TP31 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:00) Pick new location for the element(s).
\i (01:39:01) pick grid 1979.87 -3827.89
\t (01:39:01) last pick:  2000.00 -3850.00
\i (01:39:01) roam start
\i (01:39:01) roam y 304
\i (01:39:01) roam x -16
\i (01:39:01) roam y 256
\i (01:39:01) roam end
\i (01:39:02) pick grid 2085.48 -4465.02
\t (01:39:02) last pick:  2100.00 -4450.00
\t (01:39:02) last pick:  2062.00 -4464.00
\t (01:39:02) Moving TP33 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:02) Pick new location for the element(s).
\i (01:39:02) roam start
\i (01:39:02) roam y -16
\i (01:39:02) roam x -48
\i (01:39:02) roam y -112
\i (01:39:02) roam x -16
\i (01:39:02) roam y -80
\i (01:39:02) roam x -32
\i (01:39:02) roam y -112
\i (01:39:02) roam end
\i (01:39:03) pick grid 1988.52 -3974.19
\t (01:39:03) last pick:  2000.00 -3950.00
\i (01:39:03) roam start
\i (01:39:03) roam x 32
\i (01:39:03) roam y 96
\i (01:39:03) roam x 16
\i (01:39:03) roam y 144
\i (01:39:03) roam end
\i (01:39:04) pick grid 2245.62 -4275.44
\t (01:39:04) last pick:  2250.00 -4300.00
\t (01:39:04) last pick:  2262.00 -4264.00
\t (01:39:04) Moving TP37 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:04) Pick new location for the element(s).
\i (01:39:05) pick grid 2227.44 -4196.66
\t (01:39:05) last pick:  2250.00 -4200.00
\i (01:39:06) zoom out 1 
\i (01:39:06) setwindow pcb
\i (01:39:06) zoom out 2262.07 -4200.13
\i (01:39:06) trapsize 866
\i (01:39:06) zoom in 1 
\i (01:39:06) setwindow pcb
\i (01:39:06) zoom in 2217.06 -4612.18
\i (01:39:06) trapsize 433
\i (01:39:07) pick grid 2100.20 -4670.17
\t (01:39:07) last pick:  2100.00 -4650.00
\t (01:39:07) last pick:  2062.00 -4664.00
\t (01:39:07) Moving TP35 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:07) Pick new location for the element(s).
\i (01:39:07) roam start
\i (01:39:07) roam y -32
\i (01:39:07) roam x -32
\i (01:39:07) roam y -144
\i (01:39:07) roam x -16
\i (01:39:07) roam y -96
\i (01:39:07) roam end
\i (01:39:09) pick grid 2001.51 -4074.61
\t (01:39:09) last pick:  2000.00 -4050.00
\i (01:39:11) pick grid 2266.41 -4202.72
\t (01:39:11) last pick:  2250.00 -4200.00
\t (01:39:11) last pick:  2250.00 -4200.00
\t (01:39:11) Moving TP37 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:11) Pick new location for the element(s).
\i (01:39:12) pick grid 2024.89 -4152.52
\t (01:39:12) last pick:  2000.00 -4150.00
\i (01:39:13) pick grid 2256.89 -4478.01
\t (01:39:13) last pick:  2250.00 -4500.00
\t (01:39:13) last pick:  2262.00 -4464.00
\t (01:39:13) Moving TP39 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:13) Pick new location for the element(s).
\i (01:39:14) pick grid 2022.29 -4273.71
\t (01:39:14) last pick:  2000.00 -4250.00
\i (01:39:14) pick grid 2004.11 -3963.80
\t (01:39:14) last pick:  2000.00 -3950.00
\t (01:39:14) last pick:  2000.00 -3950.00
\t (01:39:14) Moving TP33 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:14) Pick new location for the element(s).
\i (01:39:15) pick grid 2008.44 -4328.25
\t (01:39:15) last pick:  2000.00 -4350.00
\i (01:39:16) zoom out 1 
\i (01:39:16) setwindow pcb
\i (01:39:16) zoom out 2004.11 -4316.99
\i (01:39:16) trapsize 866
\i (01:39:16) zoom out 1 
\i (01:39:16) setwindow pcb
\i (01:39:16) zoom out 2004.11 -4317.00
\i (01:39:16) trapsize 1731
\i (01:39:17) zoom in 1 
\i (01:39:17) setwindow pcb
\i (01:39:17) zoom in 2204.95 -4594.87
\i (01:39:17) trapsize 866
\i (01:39:17) zoom in 1 
\i (01:39:17) setwindow pcb
\i (01:39:17) zoom in 2204.95 -4598.33
\i (01:39:17) trapsize 433
\i (01:39:27) pick grid 2252.56 -4361.14
\t (01:39:27) last pick:  2250.00 -4350.00
\t (01:39:27) last pick:  2262.00 -4364.00
\t (01:39:27) Moving TP38 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:27) Pick new location for the element(s).
\i (01:39:28) pick grid 2017.10 -4477.14
\t (01:39:28) last pick:  2000.00 -4500.00
\i (01:39:28) roam start
\i (01:39:28) roam x -16
\i (01:39:28) roam y -96
\i (01:39:28) roam x -32
\i (01:39:28) roam y -80
\i (01:39:28) roam x -32
\i (01:39:28) roam y -160
\i (01:39:29) roam y -16
\i (01:39:29) roam end
\i (01:39:30) pick grid 2051.72 -4346.42
\t (01:39:30) last pick:  2050.00 -4350.00
\t (01:39:30) last pick:  2000.00 -4350.00
\t (01:39:30) Moving TP33 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:30) Pick new location for the element(s).
\i (01:39:31) pick grid 2022.29 -3973.32
\t (01:39:31) last pick:  2000.00 -3950.00
\i (01:39:31) roam start
\i (01:39:31) roam x 32
\i (01:39:31) roam y 192
\i (01:39:31) roam x 32
\i (01:39:31) roam y 176
\i (01:39:31) roam x 32
\i (01:39:31) roam y 160
\i (01:39:31) roam y 64
\i (01:39:32) roam end
\i (01:39:32) pick grid 2294.97 -4573.22
\t (01:39:32) last pick:  2300.00 -4550.00
\t (01:39:32) last pick:  2262.00 -4564.00
\t (01:39:32) Moving TP40 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:32) Pick new location for the element(s).
\i (01:39:33) pick grid 2296.70 -4574.96
\t (01:39:33) last pick:  2300.00 -4550.00
\i (01:39:33) pick grid 2298.43 -4670.18
\t (01:39:33) last pick:  2300.00 -4650.00
\t (01:39:33) last pick:  2262.00 -4664.00
\t (01:39:33) Moving TP41 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:33) Pick new location for the element(s).
\i (01:39:33) roam start
\i (01:39:33) roam x -64
\i (01:39:33) roam y -128
\i (01:39:33) roam x -64
\i (01:39:33) roam y -96
\i (01:39:33) roam x -48
\i (01:39:33) roam y -64
\i (01:39:33) roam end
\i (01:39:35) pick grid 2012.76 -4374.99
\t (01:39:35) last pick:  2000.00 -4350.00
\i (01:39:35) pick grid 2031.80 -4478.00
\t (01:39:35) last pick:  2050.00 -4500.00
\t (01:39:35) last pick:  2000.00 -4500.00
\t (01:39:35) Moving TP38 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:35) Pick new location for the element(s).
\i (01:39:36) pick grid 2017.09 -4425.20
\t (01:39:36) last pick:  2000.00 -4450.00
\i (01:39:37) pick grid 2352.97 -4539.47
\t (01:39:37) last pick:  2350.00 -4550.00
\t (01:39:37) last pick:  2300.00 -4550.00
\t (01:39:37) Moving TP40 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:37) Pick new location for the element(s).
\i (01:39:39) pick grid 2024.01 -4534.27
\t (01:39:39) last pick:  2000.00 -4550.00
\i (01:39:39) zoom out 1 
\i (01:39:39) setwindow pcb
\i (01:39:39) zoom out 2083.74 -4492.72
\i (01:39:39) trapsize 866
\i (01:39:39) zoom out 1 
\i (01:39:39) setwindow pcb
\i (01:39:39) zoom out 2083.75 -4492.72
\i (01:39:39) trapsize 1731
\i (01:39:40) prepopup 2232.64 -3659.95
\i (01:39:40) done 
\i (01:39:41) generaledit 
\i (01:39:41) zoom out 1 
\i (01:39:41) setwindow pcb
\i (01:39:41) zoom out 2232.64 -3659.95
\i (01:39:41) trapsize 3463
\i (01:39:42) pick grid 1343.43 -4120.48
\t (01:39:42) last pick:  1350.00 -4100.00
\i (01:39:43) move 
\t (01:39:43) Select element(s) to move.
\i (01:39:43) drag_start grid 1786.65 -3559.53
\i (01:39:44) drag_stop 2216.02 -4591.41
\i (01:39:44) pick grid 2216.02 -4591.41
\t (01:39:44) last pick:  2200.00 -4600.00
\t (01:39:44) Moving TP40 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP38 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP41 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP39 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP37 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP33 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP35 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP31 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP29 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Moving TP27 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:44) Pick new location for the element(s).
\i (01:39:45) zoom in 1 
\i (01:39:45) setwindow pcb
\i (01:39:45) zoom in 768.62 -2763.12
\i (01:39:45) trapsize 1731
\i (01:39:48) pick grid 768.62 -2776.97
\t (01:39:48) last pick:  750.00 -2800.00
\i (01:39:48) prepopup -3.55 -2538.05
\i (01:39:49) done 
\i (01:39:49) generaledit 
\i (01:39:49) zoom out 1 
\i (01:39:49) setwindow pcb
\i (01:39:49) zoom out -3.55 -2538.05
\i (01:39:49) trapsize 3463
\i (01:39:50) roam start
\i (01:39:51) roam y -64
\i (01:39:51) roam y -32
\i (01:39:51) roam y -48
\i (01:39:51) roam end
\i (01:39:52) zoom in 1 
\i (01:39:52) setwindow pcb
\i (01:39:52) zoom in 249.22 -2216.01
\i (01:39:52) trapsize 1731
\i (01:39:53) pick grid 183.43 -2274.88
\t (01:39:53) last pick:  200.00 -2250.00
\i (01:39:54) zoom out 1 
\i (01:39:54) setwindow pcb
\i (01:39:54) zoom out 179.97 -2274.88
\i (01:39:54) trapsize 3463
\i (01:39:55) move 
\t (01:39:55) Select element(s) to move.
\i (01:39:55) drag_start grid 547.01 -744.38
\i (01:39:56) drag_stop 623.19 -2718.10
\i (01:39:57) pick grid 616.27 -2711.17
\t (01:39:57) last pick:  600.00 -2700.00
\t (01:39:57) Moving TP38 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP37 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP39 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP41 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP31 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP35 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP33 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP27 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP29 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP25 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP23 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP20 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP18 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP15 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP13 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP10 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP3 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP5 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Moving TP8 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:39:57) Pick new location for the element(s).
\i (01:39:58) pick grid 616.27 -2669.62
\t (01:39:58) last pick:  600.00 -2650.00
\i (01:39:59) prepopup 616.27 -2628.07
\i (01:40:00) done 
\i (01:40:00) generaledit 
\i (01:40:00) zoom in 1 
\i (01:40:00) setwindow pcb
\i (01:40:00) zoom in 533.16 -2683.47
\i (01:40:00) trapsize 1731
\i (01:40:00) zoom in 1 
\i (01:40:00) setwindow pcb
\i (01:40:00) zoom in 533.16 -2683.46
\i (01:40:00) trapsize 866
\i (01:40:01) pick grid 585.10 -2676.53
\t (01:40:01) last pick:  600.00 -2700.00
\i (01:40:01) move 
\t (01:40:01) Select element(s) to move.
\i (01:40:02) pick grid 555.67 -2747.52
\t (01:40:02) last pick:  550.00 -2750.00
\t (01:40:02) last pick:  550.00 -2750.00
\t (01:40:02) Moving TP40 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:40:02) Pick new location for the element(s).
\i (01:40:02) pick grid 552.21 -2723.28
\t (01:40:02) last pick:  550.00 -2700.00
\i (01:40:02) prepopup 642.23 -2624.59
\i (01:40:03) done 
\i (01:40:03) generaledit 
\i (01:40:03) zoom out 1 
\i (01:40:03) setwindow pcb
\i (01:40:03) zoom out 642.23 -2624.59
\i (01:40:03) trapsize 1731
\i (01:40:04) zoom out 1 
\i (01:40:04) setwindow pcb
\i (01:40:04) zoom out 642.24 -2624.59
\i (01:40:04) trapsize 3463
\i (01:40:06) roam start
\i (01:40:06) roam y 32
\i (01:40:06) roam x 16
\i (01:40:06) roam y 80
\i (01:40:06) roam end
\i (01:40:06) zoom in 1 
\i (01:40:06) setwindow pcb
\i (01:40:06) zoom in 1128.92 -3088.61
\i (01:40:06) trapsize 1731
\i (01:40:07) pick grid 1059.67 -3438.33
\t (01:40:07) last pick:  1050.00 -3450.00
\i (01:40:07) zoom in 1 
\i (01:40:07) setwindow pcb
\i (01:40:07) zoom in 1059.67 -3448.72
\i (01:40:07) trapsize 866
\i (01:40:08) move 
\t (01:40:08) Select element(s) to move.
\i (01:40:08) pick grid 1360.92 -3253.08
\t (01:40:08) last pick:  1350.00 -3250.00
\t (01:40:08) last pick:  1350.00 -3250.00
\t (01:40:08) Moving TP2 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:40:08) Pick new location for the element(s).
\i (01:40:09) angle 90 
\t (01:40:09) last pick:  900.00 0.00
\i (01:40:10) pick grid 1075.25 -2986.45
\t (01:40:10) last pick:  1100.00 -3000.00
\i (01:40:10) zoom out 1 
\i (01:40:10) setwindow pcb
\i (01:40:10) zoom out 1078.72 -3102.45
\i (01:40:10) trapsize 1731
\i (01:40:11) zoom in 1 
\i (01:40:11) setwindow pcb
\i (01:40:11) zoom in 1057.94 -2828.91
\i (01:40:11) trapsize 866
\i (01:40:11) zoom in 1 
\i (01:40:11) setwindow pcb
\i (01:40:11) zoom in 1057.94 -2828.91
\i (01:40:11) trapsize 433
\i (01:40:11) zoom in 1 
\i (01:40:11) setwindow pcb
\i (01:40:11) zoom in 1057.94 -2831.51
\i (01:40:11) trapsize 216
\i (01:40:11) zoom in 1 
\i (01:40:11) setwindow pcb
\i (01:40:11) zoom in 1057.94 -2853.58
\i (01:40:11) trapsize 108
\i (01:40:12) zoom out 1 
\i (01:40:12) setwindow pcb
\i (01:40:12) zoom out 1073.73 -2878.68
\i (01:40:12) trapsize 216
\i (01:40:12) roam start
\i (01:40:12) roam x 32
\i (01:40:12) roam y 96
\i (01:40:12) roam x 48
\i (01:40:12) roam y 112
\i (01:40:12) roam y 16
\i (01:40:12) roam end
\i (01:40:13) zoom out 1 
\i (01:40:13) setwindow pcb
\i (01:40:13) zoom out 1105.49 -2964.84
\i (01:40:13) trapsize 433
\i (01:40:13) pick grid 1097.69 -2977.82
\t (01:40:13) last pick:  1100.00 -3000.00
\t (01:40:13) last pick:  1100.00 -3000.00
\t (01:40:13) Moving TP2 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:40:13) Pick new location for the element(s).
\i (01:40:14) pick grid 922.82 -2979.55
\t (01:40:14) last pick:  900.00 -3000.00
\i (01:40:14) zoom out 1 
\i (01:40:14) setwindow pcb
\i (01:40:14) zoom out 887.33 -2976.08
\i (01:40:14) trapsize 866
\i (01:40:15) roam start
\i (01:40:15) roam x 64
\i (01:40:15) roam y 112
\i (01:40:15) roam x 112
\i (01:40:15) roam y 112
\i (01:40:15) roam x 48
\i (01:40:15) roam y 64
\i (01:40:15) roam end
\i (01:40:15) zoom out 1 
\i (01:40:15) setwindow pcb
\i (01:40:15) zoom out 1520.20 -3474.70
\i (01:40:15) trapsize 1731
\i (01:40:16) pick grid 2437.81 -4149.92
\t (01:40:16) last pick:  2450.00 -4150.00
\t (01:40:16) last pick:  2462.00 -4164.00
\t (01:40:16) Moving TP42 / TEST_POINT_TP-R-3X1MM_TEST_POIN / TP-R-3X1MM.
\t (01:40:16) Pick new location for the element(s).
\i (01:40:17) zoom in 1 
\i (01:40:17) setwindow pcb
\i (01:40:17) zoom in 1014.65 -3028.01
\i (01:40:17) trapsize 866
\i (01:40:17) zoom in 1 
\i (01:40:17) setwindow pcb
\i (01:40:17) zoom in 1014.66 -3028.01
\i (01:40:17) trapsize 433
\i (01:40:17) angle 90 
\t (01:40:17) last pick:  900.00 0.00
\i (01:40:19) pick grid 1029.37 -3017.62
\t (01:40:19) last pick:  1050.00 -3000.00
\i (01:40:19) prepopup 972.24 -2881.71
\i (01:40:20) done 
\i (01:40:20) generaledit 
\i (01:40:20) zoom out 1 
\i (01:40:20) setwindow pcb
\i (01:40:20) zoom out 973.11 -2881.71
\i (01:40:20) trapsize 866
\i (01:40:20) zoom out 1 
\i (01:40:20) setwindow pcb
\i (01:40:20) zoom out 974.83 -2883.44
\i (01:40:20) trapsize 1731
\i (01:40:21) roam start
\i (01:40:21) roam y -16
\i (01:40:21) roam x -16
\i (01:40:21) roam y -144
\i (01:40:21) roam x -16
\i (01:40:21) roam y -64
\i (01:40:21) roam end
\i (01:40:22) save 
\i (01:40:22) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:40:22) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:40:22) QtSignal "All Layers"
\i (01:40:23) fillin yes 
\i (01:40:23) generaledit 
\i (01:40:23) zoom out 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom out 1984.20 -3047.06
\i (01:40:23) trapsize 3463
\i (01:40:24) roam start
\i (01:40:24) roam y -128
\i (01:40:24) roam y -64
\i (01:40:24) roam y -16
\i (01:40:24) roam end
\i (01:42:11) netin 
\i (01:42:12) setwindow form.niparams
\i (01:42:12) FORM niparams import  
\t (01:42:12) Starting Cadence Logic Import...
\i (01:42:14) setwindow cmgr
\i (01:42:14) cm exit
\i (01:42:14) setwindow pcb
\i (01:42:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:42:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged Net "All Layers"
\i (01:42:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:42:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:42:14) QtSignal "By Layer"
\i (01:42:14) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\t (01:42:14) Opening existing design...
\i (01:42:14) trapsize 3463
\i (01:42:15) generaledit 
\i (01:42:16) zoom in 1 
\i (01:42:16) setwindow pcb
\i (01:42:16) zoom in 1717.39 117.82
\i (01:42:16) trapsize 1731
\i (01:42:16) zoom in 1 
\i (01:42:16) setwindow pcb
\i (01:42:16) zoom in 1717.40 117.83
\i (01:42:16) trapsize 866
\i (01:42:16) zoom in 1 
\i (01:42:16) setwindow pcb
\i (01:42:16) zoom in 1717.40 117.83
\i (01:42:16) trapsize 433
\i (01:42:16) zoom in 1 
\i (01:42:16) setwindow pcb
\i (01:42:16) zoom in 1717.40 117.83
\i (01:42:16) trapsize 216
\i (01:42:17) roam start
\i (01:42:17) roam x -16
\i (01:42:17) roam y 64
\i (01:42:17) roam end
\i (01:42:18) pick grid 1647.39 2.64
\t (01:42:18) last pick:  1650.00 0.00
\i (01:42:18) zoom in 1 
\i (01:42:18) setwindow pcb
\i (01:42:18) zoom in 1647.39 2.64
\i (01:42:18) trapsize 108
\i (01:42:19) delete 
\i (01:42:19) pick grid 1607.57 -13.38
\t (01:42:19) last pick:  1600.00 0.00
\i (01:42:20) prepopup 1632.24 1.12
\i (01:42:20) pick grid 1631.38 6.32
\t (01:42:20) last pick:  1650.00 0.00
\i (01:42:21) delete 
\i (01:42:23) setwindow form.find
\i (01:42:23) FORM find all_off  
\i (01:42:24) FORM find clines YES 
\i (01:42:25) FORM find vias YES 
\i (01:42:26) setwindow pcb
\i (01:42:26) pick grid 1599.35 -10.35
\t (01:42:26) last pick:  1600.00 0.00
\t (01:42:26) Via "Vcc_5V0, C_Via_060_030Mm, (1600.79 -15.79)"
\i (01:42:26) pick grid 1618.18 -7.97
\t (01:42:26) last pick:  1600.00 0.00
\i (01:42:27) pick grid 1604.76 -18.57
\t (01:42:27) last pick:  1600.00 0.00
\t (01:42:27) Connect Line "N42227, Etch/Bottom"
\i (01:42:27) pick grid 1618.83 -11.43
\t (01:42:27) last pick:  1600.00 0.00
\i (01:42:27) prepopup 1622.72 -1.69
\i (01:42:28) done 
\i (01:42:28) generaledit 
\i (01:42:28) zoom out 1 
\i (01:42:28) setwindow pcb
\i (01:42:28) zoom out 1622.94 1.12
\i (01:42:28) trapsize 216
\i (01:42:28) zoom out 1 
\i (01:42:28) setwindow pcb
\i (01:42:28) zoom out 1622.94 2.86
\i (01:42:28) trapsize 433
\i (01:42:29) save 
\i (01:42:30) fillin yes 
\i (01:42:30) generaledit 
\i (01:42:31) zoom out 1 
\i (01:42:31) setwindow pcb
\i (01:42:31) zoom out 1772.69 20.18
\i (01:42:31) trapsize 866
\i (01:42:31) zoom out 1 
\i (01:42:31) setwindow pcb
\i (01:42:31) zoom out 1772.69 20.18
\i (01:42:31) trapsize 1731
\i (01:42:31) zoom out 1 
\i (01:42:31) setwindow pcb
\i (01:42:31) zoom out 1772.70 20.18
\i (01:42:31) trapsize 3463
\i (01:42:31) roam start
\i (01:42:31) roam y 96
\i (01:42:31) roam y 112
\i (01:42:31) roam end
\i (01:42:32) zoom in 1 
\i (01:42:32) setwindow pcb
\i (01:42:32) zoom in 692.44 -643.96
\i (01:42:32) trapsize 1731
\i (01:42:32) zoom in 1 
\i (01:42:32) setwindow pcb
\i (01:42:32) zoom in 664.74 -806.70
\i (01:42:32) trapsize 866
\i (01:42:32) zoom in 1 
\i (01:42:32) setwindow pcb
\i (01:42:32) zoom in 664.74 -813.63
\i (01:42:32) trapsize 433
\i (01:42:34) add connect 
\t (01:42:34) Pick first element.
\i (01:42:35) pick grid 595.49 -817.09
\t (01:42:35) last pick:  595.00 -817.00
\t (01:42:35) last pick:  550.00 -800.00
\t (01:42:35) Target Via is defined from TOP to BOTTOM.
\t (01:42:35) last pick:  550.00 -800.00
\i (01:42:35) mouse_pos 772.95 -898.46
\i (01:42:36) mouse_pos 909.72 -877.69
\i (01:42:36) mouse_pos 951.28 -875.96
\i (01:42:36) mouse_pos 973.78 -872.49
\i (01:42:36) mouse_pos 1039.57 -862.11
\i (01:42:38) setwindow form.mini
\i (01:42:38) FORM mini lock_direction 45 
\i (01:42:38) setwindow pcb
\i (01:42:38) mouse_pos 774.68 -880.28
\i (01:42:38) mouse_pos 768.62 -888.08
\i (01:42:38) mouse_pos 771.22 -894.14
\i (01:42:39) mouse_pos 767.75 -894.14
\i (01:42:40) done 
\i (01:42:40) generaledit 
\i (01:42:40) add connect 
\t (01:42:40) Pick first element.
\i (01:42:40) pick grid 803.25 -897.60
\t (01:42:40) last pick:  803.00 -898.00
\t (01:42:40) last pick:  832.68 -900.00
\t (01:42:40) Target Symbol Pin is defined on TOP.
\t (01:42:40) last pick:  832.68 -900.00
\i (01:42:41) pick grid 658.68 -814.49
\t (01:42:41) last pick:  659.00 -814.00
\t (01:42:41) No DRC errors detected.
\i (01:42:41) mouse_pos 609.34 -810.17
\i (01:42:41) pick grid 583.37 -807.57
\t (01:42:41) last pick:  583.00 -808.00
\t (01:42:41) No DRC errors detected.
\t (01:42:41) Pick first element.
\i (01:42:42) slide 
\t (01:42:42) Pick element to slide.
\i (01:42:42) pick grid 622.32 -811.90
\t (01:42:42) last pick:  622.00 -812.00
\t (01:42:42) last pick:  622.32 -814.00
\t (01:42:42) Waiting for the destination pick.
\i (01:42:43) pick grid 617.99 -804.11
\t (01:42:43) last pick:  618.00 -804.00
\t (01:42:43) No DRC errors detected.
\t (01:42:43) Pick another element to slide.
\i (01:42:43) add connect 
\t (01:42:43) Pick first element.
\i (01:42:44) pick grid 805.84 -943.48
\t (01:42:44) last pick:  806.00 -943.00
\t (01:42:44) last pick:  832.68 -950.00
\t (01:42:44) Target Symbol Pin is defined on TOP.
\t (01:42:44) last pick:  832.68 -950.00
\i (01:42:44) pick grid 701.10 -907.99
\t (01:42:44) last pick:  701.00 -908.00
\t (01:42:44) No DRC errors detected.
\i (01:42:45) mouse_pos 611.93 -901.93
\i (01:42:45) pick grid 589.43 -901.93
\t (01:42:45) last pick:  589.00 -902.00
\t (01:42:45) No DRC errors detected.
\t (01:42:45) Pick first element.
\i (01:42:45) slide 
\t (01:42:46) Pick element to slide.
\i (01:42:46) pick grid 618.86 -913.18
\t (01:42:46) last pick:  619.00 -913.00
\t (01:42:46) last pick:  618.86 -908.00
\t (01:42:46) Waiting for the destination pick.
\i (01:42:46) pick grid 619.73 -903.66
\t (01:42:46) last pick:  620.00 -904.00
\t (01:42:46) No DRC errors detected.
\t (01:42:46) Pick another element to slide.
\i (01:42:47) done 
\i (01:42:47) generaledit 
\i (01:42:47) roam start
\i (01:42:47) roam y 80
\i (01:42:47) roam x 16
\i (01:42:47) roam y 80
\i (01:42:47) roam end
\i (01:42:47) add connect 
\t (01:42:47) Pick first element.
\i (01:42:48) pick grid 831.13 -1002.36
\t (01:42:48) last pick:  831.00 -1002.00
\t (01:42:48) last pick:  832.68 -1000.00
\t (01:42:48) Target Symbol Pin is defined on TOP.
\t (01:42:48) last pick:  832.68 -1000.00
\i (01:42:48) mouse_pos 611.25 -1002.36
\i (01:42:48) pick grid 582.69 -1001.49
\t (01:42:48) last pick:  583.00 -1001.00
\t (01:42:48) No DRC errors detected.
\t (01:42:48) Pick first element.
\i (01:42:48) add connect 
\t (01:42:49) Pick first element.
\i (01:42:49) pick grid 798.24 -1049.97
\t (01:42:49) last pick:  798.00 -1050.00
\t (01:42:49) last pick:  832.68 -1050.00
\t (01:42:49) Target Symbol Pin is defined on TOP.
\t (01:42:49) last pick:  832.68 -1050.00
\i (01:42:49) mouse_pos 611.25 -1107.10
\i (01:42:50) pick grid 584.42 -1107.10
\t (01:42:50) last pick:  584.00 -1107.00
\t (01:42:50) No DRC errors detected.
\t (01:42:50) Pick first element.
\i (01:42:51) slide 
\t (01:42:51) Pick element to slide.
\i (01:42:51) pick grid 581.82 -1070.74
\t (01:42:51) last pick:  582.00 -1071.00
\t (01:42:51) last pick:  580.54 -1069.46
\t (01:42:51) Waiting for the destination pick.
\i (01:42:52) pick grid 616.45 -1070.74
\t (01:42:52) last pick:  616.00 -1071.00
\t (01:42:52) No DRC errors detected.
\t (01:42:52) Pick another element to slide.
\i (01:42:52) done 
\i (01:42:52) generaledit 
\i (01:42:54) zoom in 1 
\i (01:42:54) setwindow pcb
\i (01:42:54) zoom in 1003.40 -955.61
\i (01:42:54) trapsize 216
\i (01:42:54) zoom in 1 
\i (01:42:54) setwindow pcb
\i (01:42:54) zoom in 1003.40 -955.61
\i (01:42:54) trapsize 108
\i (01:42:55) zoom out 1 
\i (01:42:55) setwindow pcb
\i (01:42:55) zoom out 997.34 -956.69
\i (01:42:55) trapsize 216
\i (01:42:57) zoom out 1 
\i (01:42:57) setwindow pcb
\i (01:42:57) zoom out 961.86 -938.95
\i (01:42:57) trapsize 433
\i (01:42:58) roam start
\i (01:42:58) roam y 80
\i (01:42:58) roam y 64
\i (01:42:58) roam end
\i (01:42:58) done 
\i (01:42:58) generaledit 
\i (01:42:59) add connect 
\t (01:42:59) Pick first element.
\i (01:42:59) pick grid 573.17 -1206.65
\t (01:42:59) last pick:  573.00 -1207.00
\t (01:42:59) last pick:  550.00 -1200.00
\t (01:42:59) Target Via is defined from TOP to BOTTOM.
\t (01:42:59) last pick:  550.00 -1200.00
\i (01:43:00) zoom out 1 
\i (01:43:00) setwindow pcb
\i (01:43:00) zoom out 609.53 -1185.01
\i (01:43:00) trapsize 866
\i (01:43:00) zoom in 1 
\i (01:43:00) setwindow pcb
\i (01:43:00) zoom in 618.19 -1178.08
\i (01:43:00) trapsize 433
\i (01:43:01) pick grid 651.08 -1140.85
\t (01:43:01) last pick:  651.00 -1141.00
\t (01:43:01) No DRC errors detected.
\i (01:43:02) mouse_pos 981.77 -1099.30
\i (01:43:02) mouse_pos 1005.14 -1093.24
\i (01:43:02) mouse_pos 1005.14 -1093.24
\i (01:43:02) mouse_pos 1006.87 -1093.24
\i (01:43:02) mouse_pos 1006.87 -1093.24
\i (01:43:02) mouse_pos 1008.61 -1093.24
\i (01:43:02) mouse_pos 1008.61 -1093.24
\i (01:43:02) mouse_pos 1010.34 -1093.24
\i (01:43:02) mouse_pos 1010.34 -1093.24
\i (01:43:02) mouse_pos 1011.20 -1092.38
\i (01:43:02) mouse_pos 1011.20 -1092.38
\i (01:43:02) mouse_pos 1010.34 -1092.38
\i (01:43:02) mouse_pos 1010.34 -1092.38
\i (01:43:02) mouse_pos 1009.47 -1092.38
\i (01:43:02) mouse_pos 1009.47 -1092.38
\i (01:43:02) mouse_pos 1008.61 -1093.24
\i (01:43:02) mouse_pos 1008.61 -1093.24
\i (01:43:02) mouse_pos 1006.87 -1093.24
\i (01:43:02) mouse_pos 1006.87 -1093.24
\i (01:43:02) mouse_pos 1006.01 -1094.11
\i (01:43:02) mouse_pos 1006.01 -1094.11
\i (01:43:02) mouse_pos 1005.14 -1094.97
\i (01:43:02) mouse_pos 1005.14 -1094.97
\i (01:43:02) mouse_pos 1004.28 -1094.97
\i (01:43:02) mouse_pos 1004.28 -1094.97
\i (01:43:02) mouse_pos 1002.55 -1095.84
\i (01:43:03) pick grid 1000.81 -1096.70
\t (01:43:03) last pick:  1001.00 -1097.00
\t (01:43:03) No DRC errors detected.
\t (01:43:03) Pick first element.
\i (01:43:03) done 
\i (01:43:03) generaledit 
\i (01:43:03) roam start
\i (01:43:03) roam y 96
\i (01:43:03) roam x -16
\i (01:43:03) roam y 64
\i (01:43:03) roam end
\i (01:43:03) add connect 
\t (01:43:04) Pick first element.
\i (01:43:04) pick grid 567.10 -1304.47
\t (01:43:04) last pick:  567.00 -1304.00
\t (01:43:04) last pick:  550.00 -1300.00
\t (01:43:04) Target Via is defined from TOP to BOTTOM.
\t (01:43:04) last pick:  550.00 -1300.00
\i (01:43:07) zoom out 1 
\i (01:43:07) setwindow pcb
\i (01:43:07) zoom out 632.02 -1285.42
\i (01:43:07) trapsize 866
\i (01:43:07) zoom out 1 
\i (01:43:07) setwindow pcb
\i (01:43:07) zoom out 632.02 -1285.43
\i (01:43:07) trapsize 1731
\i (01:43:09) roam start
\i (01:43:09) roam y 112
\i (01:43:09) roam y 48
\i (01:43:09) roam y 16
\i (01:43:09) roam end
\i (01:43:09) zoom in 1 
\i (01:43:09) setwindow pcb
\i (01:43:09) zoom in 638.95 -1322.65
\i (01:43:09) trapsize 866
\i (01:43:11) pick grid 678.78 -1381.51
\t (01:43:11) last pick:  679.00 -1382.00
\t (01:43:11) No DRC errors detected.
\i (01:43:11) roam start
\i (01:43:11) roam y 112
\i (01:43:12) roam end
\i (01:43:12) mouse_pos 715.13 -1878.40
\i (01:43:12) mouse_pos 718.60 -1893.99
\i (01:43:12) mouse_pos 737.64 -1900.91
\i (01:43:12) mouse_pos 744.57 -1890.52
\i (01:43:12) mouse_pos 748.03 -1885.33
\i (01:43:12) mouse_pos 748.03 -1885.33
\i (01:43:12) mouse_pos 748.03 -1883.60
\i (01:43:12) mouse_pos 749.76 -1883.60
\i (01:43:12) mouse_pos 748.03 -1883.60
\i (01:43:12) mouse_pos 748.03 -1883.60
\i (01:43:12) mouse_pos 744.57 -1885.33
\i (01:43:12) mouse_pos 744.57 -1885.33
\i (01:43:12) mouse_pos 744.57 -1887.06
\i (01:43:13) pick grid 741.10 -1888.79
\t (01:43:13) last pick:  741.00 -1889.00
\t (01:43:13) No DRC errors detected.
\t (01:43:13) Pick first element.
\i (01:43:13) add connect 
\t (01:43:14) Pick first element.
\i (01:43:14) pick grid 580.09 -1412.68
\t (01:43:14) last pick:  580.00 -1413.00
\t (01:43:14) last pick:  550.00 -1400.00
\t (01:43:14) Target Via is defined from TOP to BOTTOM.
\t (01:43:14) last pick:  550.00 -1400.00
\i (01:43:25) done 
\i (01:43:26) generaledit 
\i (01:43:27) prepopup 658.00 -1727.78
\i (01:43:28) pick grid 663.19 -1610.05
\t (01:43:28) last pick:  663.00 -1610.00
\i (01:43:29) delete 
\i (01:43:30) pick grid 682.24 -1558.11
\t (01:43:30) last pick:  682.00 -1558.00
\t (01:43:30) Connect Line "A5, Etch/Top"
\i (01:43:30) pick grid 697.82 -1589.27
\t (01:43:30) last pick:  698.00 -1589.00
\i (01:43:31) done 
\i (01:43:31) generaledit 
\i (01:43:31) zoom out 1 
\i (01:43:31) setwindow pcb
\i (01:43:31) zoom out 697.82 -1591.00
\i (01:43:31) trapsize 1731
\i (01:43:32) zoom out 1 
\i (01:43:32) setwindow pcb
\i (01:43:32) zoom out 697.82 -1591.01
\i (01:43:32) trapsize 3463
\i (01:43:33) save 
\i (01:43:33) fillin yes 
\i (01:43:34) generaledit 
\i (01:43:34) zoom in 1 
\i (01:43:34) setwindow pcb
\i (01:43:34) zoom in 3019.36 -3017.62
\i (01:43:34) trapsize 1731
\i (01:43:35) roam start
\i (01:43:35) roam end
\i (01:43:35) zoom in 1 
\i (01:43:35) setwindow pcb
\i (01:43:35) zoom in 2808.14 -2356.25
\i (01:43:35) trapsize 866
\i (01:43:35) zoom in 1 
\i (01:43:35) setwindow pcb
\i (01:43:35) zoom in 2808.14 -2356.24
\i (01:43:35) trapsize 433
\i (01:43:36) add connect 
\t (01:43:36) Pick first element.
\i (01:43:37) pick grid 2814.20 -2209.08
\t (01:43:37) last pick:  2814.00 -2209.00
\t (01:43:37) last pick:  2808.00 -2200.00
\t (01:43:37) Target Symbol Pin is defined on TOP.
\t (01:43:37) last pick:  2808.00 -2200.00
\i (01:43:37) mouse_pos 2814.20 -2244.57
\i (01:43:37) mouse_pos 2809.01 -2262.75
\i (01:43:38) mouse_pos 2925.01 -2251.50
\i (01:43:38) mouse_pos 2961.37 -2237.65
\i (01:43:38) mouse_pos 3027.16 -2219.47
\i (01:43:38) mouse_pos 3048.80 -2213.41
\i (01:43:40) setwindow form.mini
\i (01:43:40) FORM mini active_subclass BOTTOM 
\i (01:43:40) setwindow pcb
\i (01:43:40) mouse_pos 2957.90 -2229.85
\i (01:43:40) mouse_pos 2933.67 -2238.51
\i (01:43:40) mouse_pos 2923.28 -2242.84
\i (01:43:41) mouse_pos 2912.02 -2248.03
\i (01:43:41) mouse_pos 2901.64 -2253.23
\i (01:43:41) mouse_pos 2892.11 -2256.69
\i (01:43:41) mouse_pos 2872.20 -2265.35
\i (01:43:41) mouse_pos 2862.68 -2268.81
\i (01:43:41) mouse_pos 2846.23 -2278.33
\i (01:43:41) mouse_pos 2854.02 -2297.38
\i (01:43:41) mouse_pos 2873.07 -2291.32
\i (01:43:41) mouse_pos 2882.59 -2288.72
\i (01:43:41) mouse_pos 2893.84 -2286.12
\i (01:43:41) mouse_pos 2908.56 -2282.66
\i (01:43:41) mouse_pos 2927.61 -2277.47
\i (01:43:41) mouse_pos 2957.90 -2267.94
\i (01:43:42) setwindow form.mini
\i (01:43:42) FORM mini alt_subclass TOP 
\i (01:43:42) setwindow pcb
\i (01:43:42) mouse_pos 2945.78 -2277.47
\i (01:43:42) mouse_pos 2917.22 -2290.45
\i (01:43:42) mouse_pos 2887.79 -2302.57
\i (01:43:43) mouse_pos 2861.82 -2311.23
\i (01:43:43) roam start
\i (01:43:43) roam y 144
\i (01:43:43) roam y 96
\i (01:43:43) roam y 64
\i (01:43:43) roam end
\i (01:43:43) zoom out 1 
\i (01:43:43) setwindow pcb
\i (01:43:43) zoom out 2770.05 -2618.56
\i (01:43:43) trapsize 866
\i (01:43:44) zoom in 1 
\i (01:43:44) setwindow pcb
\i (01:43:44) zoom in 2629.82 -2938.85
\i (01:43:44) trapsize 433
\i (01:43:46) pick grid 2600.39 -2900.75
\t (01:43:46) last pick:  2600.00 -2901.00
\t (01:43:46) No DRC errors detected.
\i (01:43:46) pick grid dbl 2598.66 -2901.62
\t (01:43:46) last pick:  2599.00 -2902.00
\t (01:43:46) C_VIA_045_020MM used for drill.
\t (01:43:46) No DRC errors detected.
\i (01:43:46) mouse_pos 2596.06 -2939.71
\i (01:43:46) pick grid 2593.47 -2971.74
\t (01:43:46) last pick:  2593.00 -2972.00
\t (01:43:46) No DRC errors detected.
\t (01:43:46) Pick first element.
\i (01:43:47) roam start
\i (01:43:47) roam x 32
\i (01:43:47) roam y -96
\i (01:43:47) roam x 64
\i (01:43:47) roam y -80
\i (01:43:47) roam x 64
\i (01:43:47) roam y -144
\i (01:43:47) roam x 64
\i (01:43:47) roam y -80
\i (01:43:47) roam x 16
\i (01:43:47) roam y -48
\i (01:43:47) roam end
\i (01:43:48) roam start
\i (01:43:48) roam y -80
\i (01:43:48) roam y -80
\i (01:43:48) roam end
\i (01:43:49) pick grid 2803.98 -2152.82
\t (01:43:49) last pick:  2804.00 -2153.00
\t (01:43:49) Pick first element.
\t (01:43:49) last pick:  2795.00 -2150.00
\t (01:43:49) Target Symbol Pin is defined on TOP.
\t (01:43:49) last pick:  2795.00 -2150.00
\i (01:43:49) mouse_pos 2803.98 -2152.82
\i (01:43:49) mouse_pos 2830.82 -2185.72
\i (01:43:50) mouse_pos 2936.43 -2170.14
\i (01:43:50) mouse_pos 3041.17 -2162.35
\i (01:43:53) setwindow form.mini
\i (01:43:53) FORM mini active_subclass BOTTOM 
\i (01:43:54) setwindow pcb
\i (01:43:54) mouse_pos 2954.61 -2164.08
\i (01:43:54) mouse_pos 2939.02 -2166.67
\i (01:43:54) mouse_pos 2919.11 -2169.27
\i (01:43:54) mouse_pos 2915.65 -2170.14
\i (01:43:54) mouse_pos 2900.93 -2171.87
\i (01:43:54) mouse_pos 2888.82 -2174.47
\i (01:43:54) mouse_pos 2873.23 -2177.06
\i (01:43:54) mouse_pos 2863.71 -2179.66
\i (01:43:54) mouse_pos 2850.73 -2183.99
\i (01:43:55) pick grid 2837.74 -2187.45
\t (01:43:55) last pick:  2838.00 -2187.00
\t (01:43:55) No DRC errors detected.
\i (01:43:55) roam start
\i (01:43:55) roam y 128
\i (01:43:55) roam y 112
\i (01:43:55) roam y 112
\i (01:43:56) roam y 112
\i (01:43:56) roam y 112
\i (01:43:56) roam y 64
\i (01:43:56) roam y 48
\i (01:43:56) roam y 48
\i (01:43:56) roam y 48
\i (01:43:56) roam y 32
\i (01:43:56) roam x -16
\i (01:43:56) roam y 16
\i (01:43:56) roam end
\i (01:43:59) zoom in 1 
\i (01:43:59) setwindow pcb
\i (01:43:59) zoom in 2701.83 -2905.95
\i (01:43:59) trapsize 216
\i (01:43:59) zoom in 1 
\i (01:43:59) setwindow pcb
\i (01:43:59) zoom in 2701.83 -2905.95
\i (01:43:59) trapsize 108
\i (01:44:01) pick grid 2700.31 -2906.38
\t (01:44:01) last pick:  2700.00 -2906.00
\t (01:44:01) No DRC errors detected.
\i (01:44:01) pick grid dbl 2700.31 -2906.38
\t (01:44:01) last pick:  2700.00 -2906.00
\t (01:44:01) C_VIA_045_020MM used for drill.
\t (01:44:01) No DRC errors detected.
\i (01:44:01) zoom out 1 
\i (01:44:01) setwindow pcb
\i (01:44:01) zoom out 2700.31 -2906.38
\i (01:44:01) trapsize 216
\i (01:44:01) zoom out 1 
\i (01:44:01) setwindow pcb
\i (01:44:01) zoom out 2700.32 -2906.38
\i (01:44:01) trapsize 433
\i (01:44:01) zoom out 1 
\i (01:44:01) setwindow pcb
\i (01:44:01) zoom out 2700.31 -2906.37
\i (01:44:01) trapsize 866
\i (01:44:02) zoom out 1 
\i (01:44:02) setwindow pcb
\i (01:44:02) zoom out 2700.32 -2906.37
\i (01:44:02) trapsize 1731
\i (01:44:02) zoom out 1 
\i (01:44:02) setwindow pcb
\i (01:44:02) zoom out 2700.31 -2906.37
\i (01:44:02) trapsize 3463
\i (01:44:03) zoom in 1 
\i (01:44:03) setwindow pcb
\i (01:44:03) zoom in 2943.18 -2936.25
\i (01:44:03) trapsize 1731
\i (01:44:05) zoom in 1 
\i (01:44:05) setwindow pcb
\i (01:44:05) zoom in 2721.57 -2998.57
\i (01:44:05) trapsize 866
\i (01:44:05) zoom in 1 
\i (01:44:05) setwindow pcb
\i (01:44:05) zoom in 2721.57 -2998.57
\i (01:44:05) trapsize 433
\i (01:44:05) zoom in 1 
\i (01:44:05) setwindow pcb
\i (01:44:05) zoom in 2721.57 -2998.56
\i (01:44:05) trapsize 216
\i (01:44:06) setwindow form.mini
\i (01:44:06) FORM mini active_subclass TOP 
\i (01:44:07) setwindow pcb
\i (01:44:07) mouse_pos 2720.70 -2966.10
\i (01:44:07) pick grid 2699.49 -2989.04
\t (01:44:07) last pick:  2699.00 -2989.00
\t (01:44:07) No DRC errors detected.
\t (01:44:07) Pick first element.
\i (01:44:08) prepopup 2739.75 -2919.78
\i (01:44:08) done 
\i (01:44:08) generaledit 
\i (01:44:08) pick grid 2750.14 -2917.62
\t (01:44:08) last pick:  2750.00 -2918.00
\e (01:44:12) Command not found: bwdc
\i (01:44:12) copy 
\t (01:44:12) Select the element(s) to copy.
\i (01:44:13) drag_start grid 2683.91 -2906.80
\i (01:44:13) drag_stop 2705.12 -2927.14
\i (01:44:14) prepopup 2723.30 -2918.05
\i (01:44:15) oops 
\t (01:44:15) Select the element(s) to copy.
\i (01:44:15) pick grid 2727.63 -2918.05
\t (01:44:15) last pick:  2728.00 -2918.00
\i (01:44:16) copy 
\t (01:44:16) Select the element(s) to copy.
\i (01:44:17) drag_start grid 2689.54 -2915.02
\i (01:44:17) drag_stop 2709.45 -2931.90
\t (01:44:17) Pick user-pick origin.
\i (01:44:18) prepopup 2736.72 -2942.72
\i (01:44:19) oops 
\t (01:44:19) Select the element(s) to copy.
\i (01:44:20) drag_start grid 2689.97 -2914.59
\i (01:44:20) drag_stop 2704.69 -2931.04
\i (01:44:21) pick grid 2699.49 -3003.32
\t (01:44:21) last pick:  2699.00 -3003.00
\t (01:44:21) last pick:  2700.00 -3000.00
\i (01:44:22) pick grid 2496.50 -3024.53
\t (01:44:22) last pick:  2497.00 -3025.00
\i (01:44:22) zoom out 1 
\i (01:44:22) setwindow pcb
\i (01:44:22) zoom out 2543.68 -3003.32
\i (01:44:22) trapsize 433
\i (01:44:22) roam start
\i (01:44:22) roam x -224
\i (01:44:22) roam y 32
\i (01:44:22) roam x -368
\i (01:44:22) roam y 32
\i (01:44:23) roam x -96
\i (01:44:23) roam y 16
\i (01:44:23) roam x -96
\i (01:44:23) roam end
\i (01:44:23) zoom out 1 
\i (01:44:23) setwindow pcb
\i (01:44:23) zoom out 2114.05 -3010.70
\i (01:44:23) trapsize 866
\i (01:44:24) roam start
\i (01:44:24) roam x -128
\i (01:44:24) roam y 16
\i (01:44:24) roam x -160
\i (01:44:24) roam y 16
\i (01:44:24) roam x -48
\i (01:44:24) roam end
\i (01:44:25) pick grid 1199.90 -2998.58
\t (01:44:25) last pick:  1200.00 -2999.00
\i (01:44:25) pick grid 1272.62 -3000.31
\t (01:44:25) last pick:  1273.00 -3000.00
\i (01:44:26) prepopup 1321.09 -2991.66
\i (01:44:26) oops 
\t (01:44:26) last pick:  1200.00 -2999.00
\i (01:44:27) pick grid 1303.78 -2998.58
\t (01:44:27) last pick:  1304.00 -2999.00
\i (01:44:27) pick grid 1399.00 -3003.78
\t (01:44:27) last pick:  1399.00 -3004.00
\i (01:44:28) pick grid 1497.69 -2995.12
\t (01:44:28) last pick:  1498.00 -2995.00
\i (01:44:28) pick grid 1610.23 -3005.51
\t (01:44:28) last pick:  1610.00 -3006.00
\i (01:44:29) pick grid 1712.37 -3000.31
\t (01:44:29) last pick:  1712.00 -3000.00
\i (01:44:30) pick grid 1788.55 -2998.58
\t (01:44:30) last pick:  1789.00 -2999.00
\i (01:44:30) pick grid 1899.36 -2988.20
\t (01:44:30) last pick:  1899.00 -2988.00
\i (01:44:31) pick grid 2001.51 -2988.20
\t (01:44:31) last pick:  2002.00 -2988.00
\i (01:44:31) pick grid 2107.12 -2996.85
\t (01:44:31) last pick:  2107.00 -2997.00
\i (01:44:32) pick grid 2191.95 -3000.31
\t (01:44:32) last pick:  2192.00 -3000.00
\i (01:44:32) roam start
\i (01:44:32) roam x 192
\i (01:44:32) roam x 112
\i (01:44:32) roam end
\i (01:44:33) pick grid 2311.42 -2983.00
\t (01:44:33) last pick:  2311.00 -2983.00
\i (01:44:33) pick grid 2413.57 -2996.85
\t (01:44:33) last pick:  2414.00 -2997.00
\i (01:44:34) done 
\i (01:44:34) generaledit 
\i (01:44:35) roam start
\i (01:44:35) roam x 64
\i (01:44:35) roam y -80
\i (01:44:35) roam end
\i (01:44:35) add connect 
\t (01:44:35) Pick first element.
\i (01:44:36) pick grid 2391.06 -2894.70
\t (01:44:36) last pick:  2391.00 -2895.00
\t (01:44:36) last pick:  2400.00 -2906.00
\t (01:44:36) Target Via is defined from TOP to BOTTOM.
\t (01:44:36) last pick:  2400.00 -2906.00
\i (01:44:37) mouse_pos 2462.04 -2792.55
\i (01:44:37) mouse_pos 2533.03 -2775.24
\i (01:44:37) mouse_pos 2560.73 -2761.39
\i (01:44:37) mouse_pos 2640.37 -2725.03
\i (01:44:37) mouse_pos 2669.80 -2702.52
\i (01:44:37) mouse_pos 2756.37 -2659.24
\i (01:44:37) mouse_pos 2815.23 -2631.54
\i (01:44:39) setwindow form.mini
\i (01:44:39) FORM mini active_subclass BOTTOM 
\i (01:44:39) setwindow pcb
\i (01:44:39) mouse_pos 2926.04 -2503.42
\i (01:44:39) mouse_pos 2887.95 -2515.54
\i (01:44:39) mouse_pos 2848.13 -2525.93
\i (01:44:39) mouse_pos 2823.89 -2532.85
\i (01:44:39) mouse_pos 2803.11 -2541.51
\i (01:44:39) mouse_pos 2787.53 -2544.97
\i (01:44:39) roam start
\i (01:44:39) roam x -32
\i (01:44:39) roam y -80
\i (01:44:39) roam y -16
\i (01:44:39) roam end
\i (01:44:40) roam start
\i (01:44:40) roam y -144
\i (01:44:40) roam x 16
\i (01:44:40) roam y -80
\i (01:44:41) roam end
\i (01:44:41) mouse_pos 2616.13 -2171.00
\i (01:44:41) mouse_pos 2616.13 -2207.36
\i (01:44:42) pick grid 2567.65 -2423.77
\t (01:44:42) last pick:  2568.00 -2424.00
\t (01:44:42) No DRC errors detected.
\i (01:44:42) mouse_pos 2803.12 -2347.60
\i (01:44:42) mouse_pos 2794.46 -2321.63
\i (01:44:42) pick grid 2765.03 -2319.89
\t (01:44:42) last pick:  2765.00 -2320.00
\t (01:44:42) No DRC errors detected.
\i (01:44:43) zoom in 1 
\i (01:44:43) setwindow pcb
\i (01:44:43) zoom in 2754.64 -2176.19
\i (01:44:43) trapsize 433
\i (01:44:43) zoom in 1 
\i (01:44:43) setwindow pcb
\i (01:44:43) zoom in 2752.91 -2172.73
\i (01:44:43) trapsize 216
\i (01:44:43) pick grid 2750.31 -2167.10
\t (01:44:43) last pick:  2750.00 -2167.00
\t (01:44:43) No DRC errors detected.
\i (01:44:44) mouse_pos 2733.00 -2110.84
\i (01:44:44) pick grid 2729.10 -2103.48
\t (01:44:44) last pick:  2729.00 -2103.00
\t (01:44:44) No DRC errors detected.
\t (01:44:44) Pick first element.
\i (01:44:44) zoom out 1 
\i (01:44:44) setwindow pcb
\i (01:44:44) zoom out 2728.67 -2124.25
\i (01:44:44) trapsize 433
\i (01:44:44) zoom out 1 
\i (01:44:44) setwindow pcb
\i (01:44:44) zoom out 2728.67 -2124.25
\i (01:44:44) trapsize 866
\i (01:44:45) roam start
\i (01:44:45) roam y 96
\i (01:44:45) roam end
\i (01:44:46) zoom in 1 
\i (01:44:46) setwindow pcb
\i (01:44:46) zoom in 2494.94 -2963.96
\i (01:44:46) trapsize 433
\i (01:44:48) zoom out 1 
\i (01:44:48) setwindow pcb
\i (01:44:48) zoom out 2465.51 -2912.01
\i (01:44:48) trapsize 866
\i (01:44:48) roam start
\i (01:44:48) roam x 32
\i (01:44:48) roam y -128
\i (01:44:48) roam x 16
\i (01:44:48) roam y -80
\i (01:44:49) roam x 16
\i (01:44:49) roam y -64
\i (01:44:49) roam x 16
\i (01:44:49) roam y -48
\i (01:44:49) roam end
\i (01:44:49) done 
\i (01:44:49) generaledit 
\i (01:44:50) zoom in 1 
\i (01:44:50) setwindow pcb
\i (01:44:50) zoom in 2720.01 -2177.93
\i (01:44:50) trapsize 433
\i (01:44:50) zoom in 1 
\i (01:44:50) setwindow pcb
\i (01:44:50) zoom in 2713.95 -2181.39
\i (01:44:50) trapsize 216
\i (01:44:51) slide 
\t (01:44:51) Pick element to slide.
\i (01:44:51) pick grid 2739.06 -2199.57
\t (01:44:51) last pick:  2739.00 -2200.00
\t (01:44:51) last pick:  2733.00 -2200.00
\t (01:44:51) Waiting for the destination pick.
\i (01:44:52) pick grid 2708.33 -2202.16
\t (01:44:52) last pick:  2708.00 -2202.00
\t (01:44:52) No DRC errors detected.
\t (01:44:52) Pick another element to slide.
\i (01:44:53) zoom out 1 
\i (01:44:53) setwindow pcb
\i (01:44:53) zoom out 2719.58 -2182.25
\i (01:44:53) trapsize 433
\i (01:44:54) zoom out 1 
\i (01:44:54) setwindow pcb
\i (01:44:54) zoom out 2740.35 -2173.60
\i (01:44:54) trapsize 866
\i (01:44:54) roam start
\i (01:44:54) roam y 96
\i (01:44:54) roam y 16
\i (01:44:55) roam y 96
\i (01:44:55) roam x -16
\i (01:44:55) roam y 16
\i (01:44:55) roam end
\i (01:44:56) zoom in 1 
\i (01:44:56) setwindow pcb
\i (01:44:56) zoom in 2434.34 -2920.67
\i (01:44:56) trapsize 433
\i (01:44:56) zoom in 1 
\i (01:44:56) setwindow pcb
\i (01:44:56) zoom in 2432.61 -2924.13
\i (01:44:56) trapsize 216
\i (01:44:57) add connect 
\t (01:44:57) Pick first element.
\i (01:44:57) pick grid 2404.91 -2907.68
\t (01:44:57) last pick:  2405.00 -2908.00
\t (01:44:57) last pick:  2400.00 -2906.00
\t (01:44:57) last pick:  2400.00 -2906.00
\i (01:44:58) pick grid 2428.28 -2927.16
\t (01:44:58) last pick:  2428.00 -2927.00
\t (01:44:58) No DRC errors detected.
\i (01:44:59) roam start
\i (01:44:59) roam x 144
\i (01:44:59) roam y -32
\i (01:44:59) roam x 96
\i (01:44:59) roam y -32
\i (01:44:59) mouse_pos 2621.25 -2881.73
\i (01:44:59) roam end
\i (01:44:59) mouse_pos 2611.30 -2876.11
\i (01:44:59) pick grid 2576.24 -2881.30
\t (01:44:59) last pick:  2576.00 -2881.00
\t (01:44:59) No DRC errors detected.
\i (01:45:00) roam start
\i (01:45:00) roam x 160
\i (01:45:00) roam y -176
\i (01:45:00) roam x 176
\i (01:45:00) roam y -192
\i (01:45:00) roam x 48
\i (01:45:00) roam y -96
\i (01:45:00) roam x 16
\i (01:45:00) roam y -64
\i (01:45:00) roam end
\i (01:45:00) zoom out 1 
\i (01:45:00) setwindow pcb
\i (01:45:00) zoom out 2738.12 -2671.82
\i (01:45:00) trapsize 433
\i (01:45:00) zoom out 1 
\i (01:45:00) setwindow pcb
\i (01:45:00) zoom out 2738.11 -2671.81
\i (01:45:00) trapsize 866
\i (01:45:01) roam start
\i (01:45:01) mouse_pos 2738.11 -2760.11
\i (01:45:01) roam y 96
\i (01:45:01) mouse_pos 2738.11 -2879.11
\i (01:45:01) roam end
\i (01:45:01) mouse_pos 2741.57 -2910.28
\i (01:45:01) mouse_pos 2741.57 -2880.85
\i (01:45:01) mouse_pos 2729.45 -2856.61
\i (01:45:01) mouse_pos 2710.41 -2804.67
\i (01:45:01) mouse_pos 2694.82 -2787.35
\i (01:45:02) pick grid 2677.51 -2780.43
\t (01:45:02) last pick:  2678.00 -2780.00
\t (01:45:02) No DRC errors detected.
\t (01:45:02) last pick:  2677.50 -2779.50
\i (01:45:03) mouse_pos 2767.54 -2333.74
\i (01:45:04) pick grid 2767.54 -2325.09
\t (01:45:04) last pick:  2768.00 -2325.00
\t (01:45:04) No DRC errors detected.
\t (01:45:04) Pick first element.
\i (01:45:04) add connect 
\t (01:45:04) Pick first element.
\i (01:45:05) pick grid 2729.45 -2160.61
\t (01:45:05) last pick:  2729.00 -2161.00
\t (01:45:05) last pick:  2731.00 -2150.00
\t (01:45:05) Target Via is defined from TOP to BOTTOM.
\t (01:45:05) last pick:  2731.00 -2150.00
\i (01:45:06) pick grid 2739.84 -2202.16
\t (01:45:06) last pick:  2740.00 -2202.00
\t (01:45:06) No DRC errors detected.
\t (01:45:06) last pick:  2731.00 -2193.00
\i (01:45:06) mouse_pos 2739.84 -2288.73
\i (01:45:06) mouse_pos 2738.11 -2314.70
\i (01:45:07) pick grid 2722.52 -2409.92
\t (01:45:07) last pick:  2723.00 -2410.00
\t (01:45:07) No DRC errors detected.
\t (01:45:07) last pick:  2731.00 -2410.00
\i (01:45:07) mouse_pos 2511.30 -2891.23
\i (01:45:08) mouse_pos 2518.23 -2901.62
\i (01:45:08) mouse_pos 2513.03 -2889.50
\i (01:45:09) pick grid 2502.65 -2910.28
\t (01:45:09) last pick:  2503.00 -2910.00
\t (01:45:09) No DRC errors detected.
\t (01:45:09) Pick first element.
\i (01:45:10) add connect 
\t (01:45:10) Pick first element.
\i (01:45:10) pick grid 2504.38 -2910.28
\t (01:45:10) last pick:  2504.00 -2910.00
\t (01:45:10) last pick:  2500.00 -2906.00
\t (01:45:10) last pick:  2500.00 -2906.00
\i (01:45:11) pick grid 2677.51 -2730.22
\t (01:45:11) last pick:  2678.00 -2730.00
\t (01:45:11) No DRC errors detected.
\i (01:45:12) pick grid 2736.38 -2643.65
\t (01:45:12) last pick:  2736.00 -2644.00
\t (01:45:12) No DRC errors detected.
\i (01:45:13) mouse_pos 2755.42 -2467.06
\i (01:45:13) mouse_pos 2760.61 -2399.54
\i (01:45:13) mouse_pos 2758.88 -2385.68
\i (01:45:13) pick grid 2750.23 -2382.22
\t (01:45:13) last pick:  2750.00 -2382.00
\t (01:45:13) No DRC errors detected.
\t (01:45:13) Pick first element.
\i (01:45:13) done 
\i (01:45:14) generaledit 
\i (01:45:14) zoom in 1 
\i (01:45:14) setwindow pcb
\i (01:45:14) zoom in 2767.54 -2323.36
\i (01:45:14) trapsize 433
\i (01:45:14) slide 
\t (01:45:14) Pick element to slide.
\i (01:45:15) pick grid 2767.54 -2317.29
\t (01:45:15) last pick:  2768.00 -2317.00
\t (01:45:15) last pick:  2765.00 -2317.29
\t (01:45:15) Waiting for the destination pick.
\i (01:45:15) pick grid 2783.13 -2332.01
\t (01:45:15) last pick:  2783.00 -2332.00
\t (01:45:15) No DRC errors detected.
\t (01:45:15) Pick another element to slide.
\i (01:45:16) pick grid 2742.44 -2335.47
\t (01:45:16) last pick:  2742.00 -2335.00
\t (01:45:16) last pick:  2747.36 -2335.47
\t (01:45:16) Waiting for the destination pick.
\t (01:45:16) New cline would result in DRC error(s); retaining old cline.
\i (01:45:16) pick grid 2751.96 -2335.47
\t (01:45:16) last pick:  2752.00 -2335.00
\t (01:45:16) No DRC errors detected.
\t (01:45:16) Pick another element to slide.
\i (01:45:17) pick grid 2741.57 -2287.00
\t (01:45:17) last pick:  2742.00 -2287.00
\t (01:45:17) last pick:  2741.56 -2287.00
\t (01:45:17) Waiting for the destination pick.
\i (01:45:17) pick grid 2754.56 -2229.86
\t (01:45:17) last pick:  2755.00 -2230.00
\t (01:45:17) No DRC errors detected.
\t (01:45:17) Pick another element to slide.
\i (01:45:18) pick grid 2734.65 -2410.79
\t (01:45:18) last pick:  2735.00 -2411.00
\t (01:45:18) last pick:  2736.00 -2405.00
\t (01:45:18) Waiting for the destination pick.
\i (01:45:19) pick grid 2747.63 -2410.79
\t (01:45:19) last pick:  2748.00 -2411.00
\t (01:45:19) No DRC errors detected.
\t (01:45:19) Pick another element to slide.
\i (01:45:19) pick grid 2751.96 -2406.46
\t (01:45:19) last pick:  2752.00 -2406.00
\t (01:45:19) last pick:  2752.00 -2406.46
\t (01:45:19) Waiting for the destination pick.
\i (01:45:20) pick grid 2760.62 -2405.59
\t (01:45:20) last pick:  2761.00 -2406.00
\t (01:45:20) No DRC errors detected.
\t (01:45:20) Pick another element to slide.
\i (01:45:20) roam start
\i (01:45:20) roam x 48
\i (01:45:20) roam y -80
\i (01:45:20) roam x 48
\i (01:45:20) roam y -112
\i (01:45:20) roam y -16
\i (01:45:20) roam end
\i (01:45:20) slide 
\t (01:45:21) Pick element to slide.
\i (01:45:21) pick grid 2791.87 -2138.98
\t (01:45:21) last pick:  2792.00 -2139.00
\t (01:45:21) last pick:  2795.00 -2138.98
\t (01:45:21) Waiting for the destination pick.
\i (01:45:21) pick grid dbl 2791.87 -2138.98
\t (01:45:21) last pick:  2792.00 -2139.00
\t (01:45:21) No DRC errors detected.
\t (01:45:21) Pick another element to slide.
\i (01:45:23) prepopup 2723.48 -2166.68
\i (01:45:23) done 
\i (01:45:23) generaledit 
\i (01:45:23) zoom out 1 
\i (01:45:23) setwindow pcb
\i (01:45:23) zoom out 2723.48 -2166.68
\i (01:45:23) trapsize 866
\i (01:45:24) zoom out 1 
\i (01:45:24) setwindow pcb
\i (01:45:24) zoom out 2723.47 -2166.67
\i (01:45:24) trapsize 1731
\i (01:45:24) roam start
\i (01:45:24) roam x -48
\i (01:45:24) roam y 64
\i (01:45:25) roam x -32
\i (01:45:25) roam y 48
\i (01:45:25) roam end
\i (01:45:25) zoom in 1 
\i (01:45:25) setwindow pcb
\i (01:45:25) zoom in 2223.12 -2278.34
\i (01:45:25) trapsize 866
\i (01:45:26) add connect 
\t (01:45:26) Pick first element.
\i (01:45:26) pick grid 2276.79 -2155.41
\t (01:45:26) last pick:  2277.00 -2155.00
\t (01:45:26) last pick:  2269.00 -2150.00
\t (01:45:26) Target Via is defined from TOP to BOTTOM.
\t (01:45:27) last pick:  2269.00 -2150.00
\i (01:45:27) pick grid 2302.76 -2216.01
\t (01:45:27) last pick:  2303.00 -2216.00
\t (01:45:27) No DRC errors detected.
\i (01:45:28) mouse_pos 2207.54 -2889.50
\i (01:45:30) pick grid 2209.27 -2905.08
\t (01:45:30) last pick:  2209.00 -2905.00
\t (01:45:30) No DRC errors detected.
\t (01:45:30) Pick first element.
\i (01:45:30) add connect 
\t (01:45:30) Pick first element.
\i (01:45:31) pick grid 2273.33 -2209.08
\t (01:45:31) last pick:  2273.00 -2209.00
\t (01:45:31) last pick:  2269.00 -2200.00
\t (01:45:31) Target Via is defined from TOP to BOTTOM.
\t (01:45:31) last pick:  2269.00 -2200.00
\i (01:45:34) pick grid 2266.40 -2794.27
\t (01:45:34) last pick:  2266.00 -2794.00
\t (01:45:34) No DRC errors detected.
\t (01:45:34) last pick:  2269.00 -2791.00
\i (01:45:34) done 
\i (01:45:34) generaledit 
\i (01:45:35) zoom in 1 
\i (01:45:35) setwindow pcb
\i (01:45:35) zoom in 2285.45 -2870.45
\i (01:45:35) trapsize 433
\i (01:45:35) slide 
\t (01:45:35) Pick element to slide.
\i (01:45:35) pick grid 2310.55 -2904.21
\t (01:45:35) last pick:  2311.00 -2904.00
\t (01:45:35) last pick:  2300.00 -2906.00
\t (01:45:35) Waiting for the destination pick.
\i (01:45:37) pick grid 2269.00 -2789.08
\t (01:45:37) last pick:  2269.00 -2789.00
\t (01:45:37) No DRC errors detected.
\t (01:45:37) Pick another element to slide.
\i (01:45:37) zoom in 1 
\i (01:45:37) setwindow pcb
\i (01:45:37) zoom in 2270.73 -2801.20
\i (01:45:37) trapsize 216
\i (01:45:37) zoom in 1 
\i (01:45:37) setwindow pcb
\i (01:45:37) zoom in 2270.73 -2801.19
\i (01:45:37) trapsize 108
\i (01:45:38) slide 
\t (01:45:38) Pick element to slide.
\i (01:45:39) pick grid 2268.56 -2793.84
\t (01:45:39) last pick:  2269.00 -2794.00
\t (01:45:39) last pick:  2269.00 -2791.00
\t (01:45:39) Waiting for the destination pick.
\i (01:45:40) pick grid 2267.48 -2787.99
\t (01:45:40) last pick:  2267.00 -2788.00
\t (01:45:40) No DRC errors detected.
\t (01:45:40) Pick another element to slide.
\i (01:45:41) add connect 
\t (01:45:41) Pick first element.
\i (01:45:41) pick grid 2266.40 -2792.97
\t (01:45:41) last pick:  2266.00 -2793.00
\t (01:45:41) last pick:  2269.00 -2789.00
\t (01:45:41) last pick:  2269.00 -2789.00
\i (01:45:41) mouse_pos 2266.40 -2792.97
\i (01:45:41) mouse_pos 2262.29 -2792.32
\i (01:45:42) pick grid 2256.66 -2784.10
\t (01:45:42) last pick:  2257.00 -2784.00
\t (01:45:42) No DRC errors detected.
\i (01:45:42) mouse_pos 2264.67 -2778.47
\i (01:45:42) mouse_pos 2264.67 -2778.47
\i (01:45:42) mouse_pos 2265.54 -2778.25
\i (01:45:42) mouse_pos 2265.54 -2778.25
\i (01:45:42) mouse_pos 2266.62 -2777.17
\i (01:45:42) mouse_pos 2266.62 -2777.17
\i (01:45:42) mouse_pos 2267.70 -2776.52
\i (01:45:42) mouse_pos 2267.70 -2776.52
\i (01:45:42) mouse_pos 2268.13 -2775.87
\i (01:45:42) mouse_pos 2268.13 -2775.87
\i (01:45:42) mouse_pos 2268.56 -2775.66
\i (01:45:42) mouse_pos 2268.56 -2775.66
\i (01:45:42) mouse_pos 2269.00 -2775.22
\i (01:45:42) mouse_pos 2269.00 -2775.22
\i (01:45:42) mouse_pos 2269.65 -2774.57
\i (01:45:42) mouse_pos 2269.65 -2774.57
\i (01:45:42) mouse_pos 2269.86 -2774.36
\i (01:45:42) mouse_pos 2269.86 -2774.36
\i (01:45:42) mouse_pos 2270.51 -2773.71
\i (01:45:42) mouse_pos 2270.51 -2773.71
\i (01:45:42) mouse_pos 2270.73 -2773.49
\i (01:45:42) mouse_pos 2270.73 -2773.49
\i (01:45:42) pick grid 2270.73 -2773.49
\t (01:45:42) last pick:  2271.00 -2773.00
\t (01:45:42) No DRC errors detected.
\t (01:45:42) Pick first element.
\i (01:45:43) prepopup 2257.74 -2778.47
\i (01:45:43) done 
\i (01:45:43) generaledit 
\i (01:45:44) slide 
\t (01:45:44) Pick element to slide.
\i (01:45:44) pick grid 2258.39 -2778.90
\t (01:45:44) last pick:  2258.00 -2779.00
\t (01:45:44) last pick:  2257.00 -2778.90
\t (01:45:44) Waiting for the destination pick.
\i (01:45:45) pick grid 2268.13 -2780.42
\t (01:45:45) last pick:  2268.00 -2780.00
\t (01:45:45) No DRC errors detected.
\t (01:45:45) Pick another element to slide.
\i (01:45:46) pick grid 2275.92 -2778.69
\t (01:45:46) last pick:  2276.00 -2779.00
\t (01:45:46) Pick element to slide.
\i (01:45:46) delete 
\i (01:45:47) pick grid 2265.97 -2792.75
\t (01:45:47) last pick:  2266.00 -2793.00
\t (01:45:47) Connect Line "Dq11, Etch/Bottom"
\i (01:45:48) pick grid 2251.04 -2792.10
\t (01:45:48) last pick:  2251.00 -2792.00
\i (01:45:49) done 
\i (01:45:49) generaledit 
\i (01:45:49) zoom out 1 
\i (01:45:49) setwindow pcb
\i (01:45:49) zoom out 2251.04 -2792.10
\i (01:45:49) trapsize 216
\i (01:45:49) zoom out 1 
\i (01:45:49) setwindow pcb
\i (01:45:49) zoom out 2251.04 -2792.11
\i (01:45:49) trapsize 433
\i (01:45:49) zoom out 1 
\i (01:45:49) setwindow pcb
\i (01:45:49) zoom out 2251.03 -2792.10
\i (01:45:49) trapsize 866
\i (01:45:50) roam start
\i (01:45:50) roam x -48
\i (01:45:50) roam y -48
\i (01:45:50) roam end
\i (01:45:50) add connect 
\t (01:45:50) Pick first element.
\i (01:45:51) pick grid 2112.31 -2906.82
\t (01:45:51) last pick:  2112.00 -2907.00
\t (01:45:51) last pick:  2100.00 -2906.00
\t (01:45:51) Target Via is defined from TOP to BOTTOM.
\t (01:45:51) last pick:  2100.00 -2906.00
\i (01:45:52) pick grid 2140.01 -2714.64
\t (01:45:52) last pick:  2140.00 -2715.00
\t (01:45:52) No DRC errors detected.
\i (01:45:53) mouse_pos 2138.28 -2165.81
\i (01:45:54) pick grid 2131.36 -2150.23
\t (01:45:54) last pick:  2131.00 -2150.00
\t (01:45:54) No DRC errors detected.
\t (01:45:54) Pick first element.
\i (01:45:54) zoom in 1 
\i (01:45:54) setwindow pcb
\i (01:45:54) zoom in 2037.86 -2849.69
\i (01:45:54) trapsize 433
\i (01:45:55) add connect 
\t (01:45:55) Pick first element.
\i (01:45:56) slide 
\t (01:45:56) Pick element to slide.
\i (01:45:56) pick grid 2007.56 -2905.09
\t (01:45:56) last pick:  2008.00 -2905.00
\t (01:45:56) last pick:  2000.00 -2906.00
\t (01:45:56) Waiting for the destination pick.
\i (01:45:59) pick grid 2123.56 -2834.97
\t (01:45:59) last pick:  2124.00 -2835.00
\t (01:45:59) No DRC errors detected.
\t (01:45:59) Pick another element to slide.
\i (01:45:59) add connect 
\t (01:45:59) Pick first element.
\i (01:45:59) pick grid 2123.56 -2838.44
\t (01:45:59) last pick:  2124.00 -2838.00
\t (01:45:59) last pick:  2124.00 -2835.00
\t (01:45:59) Target Via is defined from TOP to BOTTOM.
\t (01:45:59) last pick:  2124.00 -2835.00
\i (01:46:00) pick grid 2167.71 -2730.23
\t (01:46:00) last pick:  2168.00 -2730.00
\t (01:46:00) No DRC errors detected.
\i (01:46:00) roam start
\i (01:46:00) roam y -144
\i (01:46:00) roam y -96
\i (01:46:00) roam x 16
\i (01:46:00) roam y -112
\i (01:46:01) roam y -32
\i (01:46:01) roam end
\i (01:46:01) mouse_pos 2147.81 -2152.83
\i (01:46:01) mouse_pos 2147.81 -2148.50
\i (01:46:01) mouse_pos 2143.48 -2113.01
\i (01:46:02) pick grid 2140.02 -2103.48
\t (01:46:02) last pick:  2140.00 -2103.00
\t (01:46:02) No DRC errors detected.
\t (01:46:02) Pick first element.
\i (01:46:02) done 
\i (01:46:02) generaledit 
\i (01:46:02) zoom out 1 
\i (01:46:02) setwindow pcb
\i (01:46:02) zoom out 2169.45 -2172.74
\i (01:46:02) trapsize 866
\i (01:46:03) zoom in 1 
\i (01:46:03) setwindow pcb
\i (01:46:03) zoom in 1894.16 -2901.63
\i (01:46:03) trapsize 433
\i (01:46:03) add connect 
\t (01:46:03) Pick first element.
\i (01:46:03) pick grid 1903.69 -2906.82
\t (01:46:03) last pick:  1904.00 -2907.00
\t (01:46:03) last pick:  1900.00 -2906.00
\t (01:46:03) Target Via is defined from TOP to BOTTOM.
\t (01:46:03) last pick:  1900.00 -2906.00
\i (01:46:04) zoom out 1 
\i (01:46:04) setwindow pcb
\i (01:46:04) zoom out 1904.56 -2899.89
\i (01:46:04) trapsize 866
\i (01:46:05) pick grid 1840.49 -2872.19
\t (01:46:05) last pick:  1840.00 -2872.00
\t (01:46:05) No DRC errors detected.
\i (01:46:06) mouse_pos 1684.67 -2165.81
\i (01:46:06) pick grid 1681.21 -2145.03
\t (01:46:06) last pick:  1681.00 -2145.00
\t (01:46:06) No DRC errors detected.
\t (01:46:06) Pick first element.
\i (01:46:06) add connect 
\t (01:46:07) Pick first element.
\i (01:46:07) pick grid 1811.06 -2905.09
\t (01:46:07) last pick:  1811.00 -2905.00
\t (01:46:07) last pick:  1800.00 -2906.00
\t (01:46:07) Target Via is defined from TOP to BOTTOM.
\t (01:46:07) last pick:  1800.00 -2906.00
\i (01:46:08) mouse_pos 1679.48 -2216.02
\i (01:46:08) mouse_pos 1662.16 -2193.51
\i (01:46:08) pick grid 1658.70 -2188.32
\t (01:46:08) last pick:  1659.00 -2188.00
\t (01:46:08) No DRC errors detected.
\t (01:46:08) Pick first element.
\i (01:46:09) roam start
\i (01:46:09) roam x -128
\i (01:46:09) roam x -80
\i (01:46:09) roam x -64
\i (01:46:09) roam y 16
\i (01:46:09) roam end
\i (01:46:09) done 
\i (01:46:09) generaledit 
\i (01:46:09) add connect 
\t (01:46:10) Pick first element.
\i (01:46:10) pick grid 1701.99 -2899.89
\t (01:46:10) last pick:  1702.00 -2900.00
\t (01:46:10) last pick:  1700.00 -2906.00
\t (01:46:10) Target Via is defined from TOP to BOTTOM.
\t (01:46:10) last pick:  1700.00 -2906.00
\i (01:46:11) mouse_pos 1535.78 -2165.81
\i (01:46:12) mouse_pos 1535.78 -2169.27
\i (01:46:13) done 
\i (01:46:13) generaledit 
\i (01:46:13) slide 
\t (01:46:13) Pick element to slide.
\i (01:46:13) pick grid 1707.18 -2896.43
\t (01:46:13) last pick:  1707.00 -2896.00
\t (01:46:13) last pick:  1700.00 -2906.00
\t (01:46:13) Waiting for the destination pick.
\i (01:46:14) zoom in 1 
\i (01:46:14) setwindow pcb
\i (01:46:14) zoom in 1606.76 -2842.76
\i (01:46:14) trapsize 433
\i (01:46:14) zoom in 1 
\i (01:46:14) setwindow pcb
\i (01:46:14) zoom in 1606.77 -2850.55
\i (01:46:14) trapsize 216
\i (01:46:17) pick grid 1600.71 -2840.16
\t (01:46:17) last pick:  1601.00 -2840.00
\t (01:46:17) No DRC errors detected.
\t (01:46:17) Pick another element to slide.
\i (01:46:17) zoom out 1 
\i (01:46:17) setwindow pcb
\i (01:46:17) zoom out 1600.71 -2839.72
\i (01:46:17) trapsize 433
\i (01:46:17) zoom out 1 
\i (01:46:17) setwindow pcb
\i (01:46:17) zoom out 1600.71 -2839.73
\i (01:46:17) trapsize 866
\i (01:46:18) zoom in 1 
\i (01:46:18) setwindow pcb
\i (01:46:18) zoom in 1694.20 -2959.19
\i (01:46:18) trapsize 433
\i (01:46:18) zoom in 1 
\i (01:46:18) setwindow pcb
\i (01:46:18) zoom in 1694.20 -2959.19
\i (01:46:18) trapsize 216
\i (01:46:18) slide 
\t (01:46:18) Pick element to slide.
\i (01:46:18) pick grid 1699.83 -2957.03
\t (01:46:18) last pick:  1700.00 -2957.00
\t (01:46:18) last pick:  1700.00 -2957.03
\t (01:46:18) Waiting for the destination pick.
\i (01:46:20) pick grid 1683.38 -2946.21
\t (01:46:20) last pick:  1683.00 -2946.00
\t (01:46:20) No DRC errors detected.
\t (01:46:20) Pick another element to slide.
\i (01:46:20) slide 
\t (01:46:21) Pick element to slide.
\i (01:46:21) pick grid 1692.04 -2989.49
\t (01:46:21) last pick:  1692.00 -2989.00
\t (01:46:21) last pick:  1690.76 -2990.76
\t (01:46:21) Waiting for the destination pick.
\i (01:46:22) pick grid 1688.58 -2949.24
\t (01:46:22) last pick:  1689.00 -2949.00
\t (01:46:22) No DRC errors detected.
\t (01:46:22) Pick another element to slide.
\i (01:46:22) pick grid 1681.22 -2934.52
\t (01:46:22) last pick:  1681.00 -2935.00
\t (01:46:22) last pick:  1683.00 -2934.52
\t (01:46:22) Waiting for the destination pick.
\i (01:46:24) pick grid 1603.31 -2860.07
\t (01:46:24) last pick:  1603.00 -2860.00
\t (01:46:24) No DRC errors detected.
\t (01:46:24) Pick another element to slide.
\i (01:46:24) zoom out 1 
\i (01:46:24) setwindow pcb
\i (01:46:24) zoom out 1640.97 -2896.86
\i (01:46:24) trapsize 433
\i (01:46:24) roam start
\i (01:46:24) roam x -32
\i (01:46:24) roam y -96
\i (01:46:24) roam x -16
\i (01:46:24) roam y -80
\i (01:46:24) roam end
\i (01:46:24) add connect 
\t (01:46:25) Pick first element.
\i (01:46:25) pick grid 1606.77 -2905.96
\t (01:46:25) last pick:  1607.00 -2906.00
\t (01:46:25) last pick:  1600.00 -2906.00
\t (01:46:25) Target Via is defined from TOP to BOTTOM.
\t (01:46:25) last pick:  1600.00 -2906.00
\i (01:46:27) pick grid 1630.14 -2879.12
\t (01:46:27) last pick:  1630.00 -2879.00
\t (01:46:27) No DRC errors detected.
\i (01:46:27) roam start
\i (01:46:27) roam x -16
\i (01:46:27) roam y -112
\i (01:46:27) roam y -128
\i (01:46:27) roam y -80
\i (01:46:27) roam end
\i (01:46:28) roam start
\i (01:46:28) roam x -16
\i (01:46:28) roam y -128
\i (01:46:28) roam x -32
\i (01:46:28) roam y -96
\i (01:46:28) roam x -16
\i (01:46:28) roam y -80
\i (01:46:28) roam end
\i (01:46:28) mouse_pos 1528.85 -2157.15
\i (01:46:28) mouse_pos 1526.25 -2132.05
\i (01:46:28) mouse_pos 1528.85 -2113.00
\i (01:46:29) pick grid 1532.31 -2103.48
\t (01:46:29) last pick:  1532.00 -2103.00
\t (01:46:29) No DRC errors detected.
\t (01:46:29) Pick first element.
\i (01:46:29) roam start
\i (01:46:29) roam x 16
\i (01:46:29) roam y 112
\i (01:46:29) roam x 16
\i (01:46:29) roam y 80
\i (01:46:29) roam y 96
\i (01:46:29) roam end
\i (01:46:29) add connect 
\t (01:46:30) Pick first element.
\i (01:46:30) pick grid 1541.85 -2159.75
\t (01:46:30) last pick:  1542.00 -2160.00
\t (01:46:30) last pick:  1531.00 -2150.00
\t (01:46:30) Target Via is defined from TOP to BOTTOM.
\t (01:46:30) last pick:  1531.00 -2150.00
\i (01:46:31) pick grid 1592.92 -2205.63
\t (01:46:31) last pick:  1593.00 -2206.00
\t (01:46:31) No DRC errors detected.
\i (01:46:31) roam start
\i (01:46:31) roam y 160
\i (01:46:31) roam y 160
\i (01:46:31) roam y 96
\i (01:46:31) roam y 16
\i (01:46:32) roam end
\i (01:46:32) mouse_pos 1605.90 -2853.15
\i (01:46:33) pick grid 1597.25 -2843.63
\t (01:46:33) last pick:  1597.00 -2844.00
\t (01:46:33) No DRC errors detected.
\t (01:46:33) Pick first element.
\i (01:46:33) roam start
\i (01:46:33) roam y -64
\i (01:46:33) roam y -80
\i (01:46:33) roam end
\i (01:46:33) slide 
\t (01:46:33) Pick element to slide.
\i (01:46:34) pick grid 1595.52 -2693.00
\t (01:46:34) last pick:  1596.00 -2693.00
\t (01:46:34) last pick:  1593.00 -2693.00
\t (01:46:34) Waiting for the destination pick.
\i (01:46:35) pick grid 1597.25 -2692.13
\t (01:46:35) last pick:  1597.00 -2692.00
\t (01:46:35) No DRC errors detected.
\t (01:46:35) Pick another element to slide.
\i (01:46:35) done 
\i (01:46:35) generaledit 
\i (01:46:35) zoom out 1 
\i (01:46:35) setwindow pcb
\i (01:46:35) zoom out 1598.11 -2692.13
\i (01:46:35) trapsize 866
\i (01:46:36) zoom out 1 
\i (01:46:36) setwindow pcb
\i (01:46:36) zoom out 1598.12 -2712.90
\i (01:46:36) trapsize 1731
\i (01:46:37) zoom in 1 
\i (01:46:37) setwindow pcb
\i (01:46:37) zoom in 1473.46 -2844.49
\i (01:46:37) trapsize 866
\i (01:46:37) add connect 
\t (01:46:38) Pick first element.
\i (01:46:38) done 
\i (01:46:38) generaledit 
\i (01:46:39) add connect 
\t (01:46:39) Pick first element.
\i (01:46:39) pick grid 1492.50 -2912.01
\t (01:46:39) last pick:  1493.00 -2912.00
\t (01:46:39) last pick:  1500.00 -2906.00
\t (01:46:39) Target Via is defined from TOP to BOTTOM.
\t (01:46:39) last pick:  1500.00 -2906.00
\i (01:46:42) pick grid 1456.15 -2750.99
\t (01:46:42) last pick:  1456.00 -2751.00
\t (01:46:42) No DRC errors detected.
\i (01:46:43) pick grid 1274.36 -2312.97
\t (01:46:43) last pick:  1274.00 -2313.00
\t (01:46:43) No DRC errors detected.
\i (01:46:43) mouse_pos 1071.79 -2165.80
\i (01:46:44) pick grid 1066.60 -2162.34
\t (01:46:44) last pick:  1067.00 -2162.00
\t (01:46:44) No DRC errors detected.
\t (01:46:44) Pick first element.
\i (01:46:44) roam start
\i (01:46:44) roam x -96
\i (01:46:44) roam y 32
\i (01:46:44) roam x -64
\i (01:46:44) roam y 16
\i (01:46:44) roam end
\i (01:46:44) add connect 
\t (01:46:45) Pick first element.
\i (01:46:45) pick grid 1405.93 -2906.82
\t (01:46:45) last pick:  1406.00 -2907.00
\t (01:46:45) last pick:  1400.00 -2906.00
\t (01:46:45) Target Via is defined from TOP to BOTTOM.
\t (01:46:45) last pick:  1400.00 -2906.00
\i (01:46:47) pick grid 1317.63 -2408.20
\t (01:46:47) last pick:  1318.00 -2408.00
\t (01:46:47) No DRC errors detected.
\i (01:46:48) pick grid 1151.42 -2280.08
\t (01:46:48) last pick:  1151.00 -2280.00
\t (01:46:48) No DRC errors detected.
\i (01:46:49) mouse_pos 1073.51 -2216.02
\i (01:46:49) pick grid 1073.51 -2216.02
\t (01:46:49) last pick:  1074.00 -2216.00
\t (01:46:49) No DRC errors detected.
\t (01:46:49) Pick first element.
\i (01:46:49) done 
\i (01:46:49) generaledit 
\i (01:46:50) roam start
\i (01:46:50) roam x -48
\i (01:46:50) roam y -64
\i (01:46:50) roam x -64
\i (01:46:50) roam y -64
\i (01:46:50) roam x -48
\i (01:46:50) roam y -64
\i (01:46:50) roam end
\i (01:46:51) add connect 
\t (01:46:52) Pick first element.
\i (01:46:52) pick grid 1293.40 -2913.74
\t (01:46:52) last pick:  1293.00 -2914.00
\t (01:46:52) last pick:  1300.00 -2906.00
\t (01:46:52) Target Via is defined from TOP to BOTTOM.
\t (01:46:52) last pick:  1300.00 -2906.00
\i (01:46:54) done 
\i (01:46:54) generaledit 
\i (01:46:54) zoom in 1 
\i (01:46:54) setwindow pcb
\i (01:46:54) zoom in 1212.02 -2891.23
\i (01:46:54) trapsize 433
\i (01:46:54) zoom in 1 
\i (01:46:54) setwindow pcb
\i (01:46:54) zoom in 1212.03 -2891.23
\i (01:46:54) trapsize 216
\i (01:46:54) slide 
\t (01:46:54) Pick element to slide.
\i (01:46:55) pick grid 1202.07 -2904.65
\t (01:46:55) last pick:  1202.00 -2905.00
\t (01:46:55) last pick:  1200.00 -2906.00
\t (01:46:55) Waiting for the destination pick.
\i (01:46:56) pick grid 1202.07 -2847.08
\t (01:46:56) last pick:  1202.00 -2847.00
\t (01:46:56) No DRC errors detected.
\t (01:46:56) Pick another element to slide.
\i (01:46:56) zoom out 1 
\i (01:46:56) setwindow pcb
\i (01:46:56) zoom out 1245.35 -2877.81
\i (01:46:56) trapsize 433
\i (01:46:56) add connect 
\t (01:46:56) Pick first element.
\i (01:46:57) pick grid 1293.83 -2909.85
\t (01:46:57) last pick:  1294.00 -2910.00
\t (01:46:57) last pick:  1300.00 -2906.00
\t (01:46:57) Target Via is defined from TOP to BOTTOM.
\t (01:46:57) last pick:  1300.00 -2906.00
\i (01:46:57) pick grid 1137.15 -2878.68
\t (01:46:57) last pick:  1137.00 -2879.00
\t (01:46:57) No DRC errors detected.
\i (01:46:57) roam start
\i (01:46:58) roam x -16
\i (01:46:58) roam y -96
\i (01:46:58) roam y -112
\i (01:46:58) roam x -16
\i (01:46:58) roam y -144
\i (01:46:58) roam x -16
\i (01:46:58) roam y -64
\i (01:46:58) roam end
\i (01:46:58) zoom out 1 
\i (01:46:58) setwindow pcb
\i (01:46:58) zoom out 1094.29 -2508.61
\i (01:46:58) trapsize 866
\i (01:46:59) mouse_pos 924.62 -2162.35
\i (01:46:59) mouse_pos 922.89 -2145.04
\i (01:46:59) pick grid 921.16 -2136.38
\t (01:46:59) last pick:  921.00 -2136.00
\t (01:46:59) No DRC errors detected.
\t (01:46:59) Pick first element.
\i (01:46:59) add connect 
\t (01:46:59) Pick first element.
\i (01:47:00) pick grid 936.74 -2103.49
\t (01:47:00) last pick:  937.00 -2103.00
\t (01:47:00) last pick:  931.00 -2100.00
\t (01:47:00) Target Via is defined from TOP to BOTTOM.
\t (01:47:00) last pick:  931.00 -2100.00
\i (01:47:01) zoom in 1 
\i (01:47:01) setwindow pcb
\i (01:47:01) zoom in 1099.48 -2267.96
\i (01:47:01) trapsize 433
\i (01:47:01) zoom in 1 
\i (01:47:01) setwindow pcb
\i (01:47:01) zoom in 1099.49 -2267.96
\i (01:47:01) trapsize 216
\i (01:47:02) pick grid 1111.60 -2289.60
\t (01:47:02) last pick:  1112.00 -2290.00
\t (01:47:02) No DRC errors detected.
\i (01:47:02) zoom out 1 
\i (01:47:02) setwindow pcb
\i (01:47:02) zoom out 1112.47 -2289.60
\i (01:47:02) trapsize 433
\i (01:47:02) roam start
\i (01:47:02) roam x 32
\i (01:47:02) roam y 128
\i (01:47:02) roam x 32
\i (01:47:02) roam y 96
\i (01:47:02) roam x 16
\i (01:47:02) roam y 48
\i (01:47:03) roam x 16
\i (01:47:03) roam y 32
\i (01:47:03) roam end
\i (01:47:04) roam start
\i (01:47:04) roam x 32
\i (01:47:04) roam y 160
\i (01:47:04) roam x 16
\i (01:47:04) roam y 80
\i (01:47:04) roam end
\i (01:47:04) zoom out 1 
\i (01:47:04) setwindow pcb
\i (01:47:04) zoom out 1224.14 -2647.99
\i (01:47:04) trapsize 866
\i (01:47:04) mouse_pos 1194.70 -2829.77
\i (01:47:05) pick grid 1199.90 -2845.36
\t (01:47:05) last pick:  1200.00 -2845.00
\t (01:47:05) No DRC errors detected.
\t (01:47:05) Pick first element.
\i (01:47:05) zoom in 1 
\i (01:47:05) setwindow pcb
\i (01:47:05) zoom in 1179.12 -2267.09
\i (01:47:05) trapsize 433
\i (01:47:05) zoom in 1 
\i (01:47:05) setwindow pcb
\i (01:47:05) zoom in 1176.52 -2267.09
\i (01:47:05) trapsize 216
\i (01:47:05) slide 
\t (01:47:06) Pick element to slide.
\i (01:47:06) pick grid 1163.97 -2296.95
\t (01:47:06) last pick:  1164.00 -2297.00
\t (01:47:06) last pick:  1165.96 -2294.96
\t (01:47:06) Waiting for the destination pick.
\i (01:47:07) pick grid dbl 1163.97 -2296.95
\t (01:47:07) last pick:  1164.00 -2297.00
\t (01:47:07) No DRC errors detected.
\t (01:47:07) Pick another element to slide.
\i (01:47:07) done 
\i (01:47:07) generaledit 
\i (01:47:07) zoom out 1 
\i (01:47:07) setwindow pcb
\i (01:47:07) zoom out 1163.10 -2297.39
\i (01:47:07) trapsize 433
\i (01:47:07) zoom out 1 
\i (01:47:07) setwindow pcb
\i (01:47:07) zoom out 1163.10 -2297.38
\i (01:47:07) trapsize 866
\i (01:47:07) zoom out 1 
\i (01:47:07) setwindow pcb
\i (01:47:07) zoom out 1163.09 -2297.37
\i (01:47:07) trapsize 1731
\i (01:47:07) zoom out 1 
\i (01:47:07) setwindow pcb
\i (01:47:07) zoom out 1163.10 -2307.77
\i (01:47:07) trapsize 3463
\i (01:47:08) roam start
\i (01:47:08) roam y -16
\i (01:47:08) roam end
\i (01:47:09) roam start
\i (01:47:09) roam y -48
\i (01:47:09) roam y -16
\i (01:47:10) roam y -32
\i (01:47:10) roam end
\i (01:47:10) save 
\i (01:47:11) fillin yes 
\i (01:47:11) generaledit 
\i (01:47:12) zoom in 1 
\i (01:47:12) setwindow pcb
\i (01:47:12) zoom in 775.55 90.12
\i (01:47:12) trapsize 1731
\i (01:47:13) zoom in 1 
\i (01:47:13) setwindow pcb
\i (01:47:13) zoom in 803.26 121.28
\i (01:47:13) trapsize 866
\i (01:47:15) pick grid 815.38 36.45
\t (01:47:15) last pick:  815.00 36.00
\i (01:47:15) roam start
\i (01:47:15) roam x -16
\i (01:47:15) roam y 64
\i (01:47:15) roam x -32
\i (01:47:15) roam y 64
\i (01:47:15) roam end
\i (01:47:16) zoom out 1 
\i (01:47:16) setwindow pcb
\i (01:47:16) zoom out 697.81 -219.79
\i (01:47:16) trapsize 1731
\i (01:47:16) pick grid 683.96 -157.46
\t (01:47:16) last pick:  684.00 -157.00
\i (01:47:17) add connect 
\t (01:47:17) Pick first element.
\i (01:47:17) pick grid 815.54 157.64
\t (01:47:17) last pick:  816.00 158.00
\t (01:47:17) last pick:  832.68 150.00
\t (01:47:17) Target Symbol Pin is defined on TOP.
\t (01:47:17) last pick:  832.68 150.00
\i (01:47:18) zoom in 1 
\i (01:47:18) setwindow pcb
\i (01:47:18) zoom in 760.14 133.41
\i (01:47:18) trapsize 866
\i (01:47:18) zoom in 1 
\i (01:47:18) setwindow pcb
\i (01:47:18) zoom in 760.15 133.41
\i (01:47:18) trapsize 433
\i (01:47:18) pick grid 726.39 126.49
\t (01:47:18) last pick:  726.00 126.00
\t (01:47:18) No DRC errors detected.
\i (01:47:18) pick grid dbl 726.39 126.49
\t (01:47:18) last pick:  726.00 126.00
\t (01:47:18) C_VIA_045_020MM used for drill.
\t (01:47:18) No DRC errors detected.
\i (01:47:19) zoom out 1 
\i (01:47:19) setwindow pcb
\i (01:47:19) zoom out 719.47 95.32
\i (01:47:19) trapsize 866
\i (01:47:19) zoom out 1 
\i (01:47:19) setwindow pcb
\i (01:47:19) zoom out 719.46 93.60
\i (01:47:19) trapsize 1731
\i (01:47:19) zoom out 1 
\i (01:47:19) setwindow pcb
\i (01:47:19) zoom out 719.47 93.60
\i (01:47:19) trapsize 3463
\i (01:47:21) zoom in 1 
\i (01:47:21) setwindow pcb
\i (01:47:21) zoom in 574.71 -121.09
\i (01:47:21) trapsize 1731
\i (01:47:24) setwindow form.mini
\i (01:47:24) FORM mini active_subclass BOTTOM 
\i (01:47:24) setwindow pcb
\i (01:47:24) mouse_pos 1170.30 -62.22
\i (01:47:24) mouse_pos 1090.65 -72.61
\i (01:47:24) mouse_pos 1056.03 -76.07
\i (01:47:24) mouse_pos 1024.86 -76.07
\i (01:47:24) mouse_pos 1000.62 -79.54
\i (01:47:24) mouse_pos 976.39 -83.00
\i (01:47:24) mouse_pos 952.15 -83.00
\i (01:47:24) mouse_pos 900.21 -83.00
\i (01:47:25) pick grid 623.19 7.03
\t (01:47:25) last pick:  623.00 7.00
\t (01:47:25) No DRC errors detected.
\i (01:47:25) roam start
\i (01:47:25) roam y 80
\i (01:47:25) roam y 112
\i (01:47:26) roam x -16
\i (01:47:26) roam y 112
\i (01:47:26) roam x -16
\i (01:47:26) roam y 96
\i (01:47:26) roam end
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 609.52 -1755.48
\i (01:47:26) trapsize 866
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 609.53 -1757.21
\i (01:47:26) trapsize 433
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 609.53 -1757.21
\i (01:47:26) trapsize 216
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 609.53 -1757.21
\i (01:47:26) trapsize 108
\i (01:47:27) zoom in 1 
\i (01:47:27) setwindow pcb
\i (01:47:27) zoom in 609.53 -1757.21
\i (01:47:27) trapsize 54
\i (01:47:27) zoom out 1 
\i (01:47:27) setwindow pcb
\i (01:47:27) zoom out 612.56 -1769.44
\i (01:47:27) trapsize 108
\i (01:47:27) zoom out 1 
\i (01:47:27) setwindow pcb
\i (01:47:27) zoom out 612.56 -1769.22
\i (01:47:27) trapsize 216
\i (01:47:28) pick grid 624.25 -1757.10
\t (01:47:28) last pick:  624.00 -1757.00
\t (01:47:28) No DRC errors detected.
\t (01:47:28) last pick:  623.00 -1756.00
\i (01:47:28) pick grid dbl 624.25 -1757.10
\t (01:47:28) last pick:  624.00 -1757.00
\t (01:47:28) C_VIA_045_020MM used for drill.
\t (01:47:28) No DRC errors detected.
\i (01:47:28) mouse_pos 606.51 -1778.74
\i (01:47:29) mouse_pos 611.70 -1781.77
\i (01:47:30) pick grid 616.46 -1773.11
\t (01:47:30) last pick:  616.00 -1773.00
\t (01:47:30) No DRC errors detected.
\i (01:47:30) mouse_pos 608.24 -1778.74
\i (01:47:30) pick grid 598.28 -1785.66
\t (01:47:30) last pick:  598.00 -1786.00
\t (01:47:30) No DRC errors detected.
\t (01:47:30) Pick first element.
\i (01:47:30) slide 
\t (01:47:31) Pick element to slide.
\i (01:47:31) pick grid 598.28 -1772.68
\t (01:47:31) last pick:  598.00 -1773.00
\t (01:47:31) last pick:  598.28 -1773.00
\t (01:47:31) Waiting for the destination pick.
\t (01:47:31) Start slide location has pre-existing DRC errors.
\i (01:47:31) pick grid 583.57 -1797.78
\t (01:47:31) last pick:  584.00 -1798.00
\t (01:47:31) No DRC errors detected.
\t (01:47:31) Pick another element to slide.
\i (01:47:32) zoom out 1 
\i (01:47:32) setwindow pcb
\i (01:47:32) zoom out 629.01 -1778.30
\i (01:47:32) trapsize 433
\i (01:47:32) zoom out 1 
\i (01:47:32) setwindow pcb
\i (01:47:32) zoom out 629.02 -1778.31
\i (01:47:32) trapsize 866
\i (01:47:32) done 
\i (01:47:32) generaledit 
\i (01:47:33) zoom out 1 
\i (01:47:33) setwindow pcb
\i (01:47:33) zoom out 642.86 -1792.15
\i (01:47:33) trapsize 1731
\i (01:47:33) roam start
\i (01:47:33) roam y -80
\i (01:47:33) roam y -64
\i (01:47:33) roam end
\i (01:47:35) zoom in 1 
\i (01:47:35) setwindow pcb
\i (01:47:35) zoom in 840.23 -682.34
\i (01:47:35) trapsize 866
\i (01:47:35) zoom in 1 
\i (01:47:35) setwindow pcb
\i (01:47:35) zoom in 838.50 -682.34
\i (01:47:35) trapsize 433
\i (01:47:35) add connect 
\t (01:47:35) Pick first element.
\i (01:47:35) pick grid 813.40 -652.04
\t (01:47:35) last pick:  813.00 -652.00
\t (01:47:35) last pick:  832.68 -650.00
\t (01:47:35) Target Symbol Pin is defined on TOP.
\t (01:47:35) last pick:  832.68 -650.00
\i (01:47:37) pick grid 652.40 -671.09
\t (01:47:37) last pick:  652.00 -671.00
\t (01:47:37) No DRC errors detected.
\i (01:47:38) pick grid dbl 652.40 -671.09
\t (01:47:38) last pick:  652.00 -671.00
\t (01:47:38) C_VIA_045_020MM used for drill.
\t (01:47:38) No DRC errors detected.
\i (01:47:38) roam start
\i (01:47:38) roam y 112
\i (01:47:38) roam y 96
\i (01:47:38) roam y 64
\i (01:47:38) roam end
\i (01:47:38) zoom out 1 
\i (01:47:38) setwindow pcb
\i (01:47:38) zoom out 656.73 -935.97
\i (01:47:38) trapsize 866
\i (01:47:39) roam start
\i (01:47:39) roam y 96
\i (01:47:39) roam y 128
\i (01:47:39) roam y 64
\i (01:47:39) roam end
\i (01:47:40) zoom in 1 
\i (01:47:40) setwindow pcb
\i (01:47:40) zoom in 611.71 -1889.00
\i (01:47:40) trapsize 433
\i (01:47:40) zoom in 1 
\i (01:47:40) setwindow pcb
\i (01:47:40) zoom in 609.98 -1890.73
\i (01:47:40) trapsize 216
\i (01:47:41) pick grid 636.39 -1854.81
\t (01:47:41) last pick:  636.00 -1855.00
\t (01:47:41) No DRC errors detected.
\i (01:47:41) pick grid dbl 636.39 -1855.24
\t (01:47:41) last pick:  636.00 -1855.00
\t (01:47:41) C_VIA_045_020MM used for drill.
\t (01:47:41) No DRC errors detected.
\i (01:47:41) mouse_pos 608.25 -1878.61
\i (01:47:42) pick grid 600.03 -1887.70
\t (01:47:42) last pick:  600.00 -1888.00
\t (01:47:42) No DRC errors detected.
\t (01:47:42) Pick first element.
\i (01:47:42) slide 
\t (01:47:42) Pick element to slide.
\i (01:47:42) pick grid 584.88 -1866.06
\t (01:47:42) last pick:  585.00 -1866.00
\t (01:47:42) last pick:  584.41 -1865.59
\t (01:47:42) Waiting for the destination pick.
\i (01:47:43) pick grid 614.75 -1873.42
\t (01:47:43) last pick:  615.00 -1873.00
\t (01:47:43) No DRC errors detected.
\t (01:47:43) Pick another element to slide.
\i (01:47:43) done 
\i (01:47:43) generaledit 
\i (01:47:43) zoom out 1 
\i (01:47:43) setwindow pcb
\i (01:47:43) zoom out 616.48 -1873.42
\i (01:47:43) trapsize 433
\i (01:47:44) zoom out 1 
\i (01:47:44) setwindow pcb
\i (01:47:44) zoom out 624.27 -1908.90
\i (01:47:44) trapsize 866
\i (01:47:45) add connect 
\t (01:47:45) Pick first element.
\i (01:47:46) pick grid 816.43 -1432.82
\t (01:47:46) last pick:  816.00 -1433.00
\t (01:47:46) last pick:  832.68 -1450.00
\t (01:47:46) Target Symbol Pin is defined on TOP.
\t (01:47:46) last pick:  832.68 -1450.00
\i (01:47:46) zoom in 1 
\i (01:47:46) setwindow pcb
\i (01:47:46) zoom in 696.97 -1465.71
\i (01:47:46) trapsize 433
\i (01:47:46) zoom in 1 
\i (01:47:46) setwindow pcb
\i (01:47:46) zoom in 695.24 -1465.71
\i (01:47:46) trapsize 216
\i (01:47:47) pick grid 675.34 -1465.70
\t (01:47:47) last pick:  675.00 -1466.00
\t (01:47:47) No DRC errors detected.
\i (01:47:47) pick grid dbl 674.90 -1465.70
\t (01:47:47) last pick:  675.00 -1466.00
\t (01:47:47) C_VIA_045_020MM used for drill.
\t (01:47:47) No DRC errors detected.
\i (01:47:47) zoom out 1 
\i (01:47:47) setwindow pcb
\i (01:47:47) zoom out 674.90 -1465.70
\i (01:47:47) trapsize 433
\i (01:47:48) roam start
\i (01:47:48) roam y 128
\i (01:47:48) roam y 48
\i (01:47:48) roam y 96
\i (01:47:48) roam y 64
\i (01:47:48) roam end
\i (01:47:49) pick grid 638.55 -1969.51
\t (01:47:49) last pick:  639.00 -1970.00
\t (01:47:49) No DRC errors detected.
\i (01:47:49) pick grid dbl 638.55 -1969.51
\t (01:47:49) last pick:  639.00 -1970.00
\t (01:47:49) C_VIA_045_020MM used for drill.
\t (01:47:49) No DRC errors detected.
\i (01:47:50) mouse_pos 613.45 -1981.62
\i (01:47:50) pick grid 606.52 -1985.09
\t (01:47:50) last pick:  607.00 -1985.00
\t (01:47:50) No DRC errors detected.
\t (01:47:50) Pick first element.
\i (01:47:50) slide 
\t (01:47:50) Pick element to slide.
\i (01:47:51) pick grid 566.71 -1983.36
\t (01:47:51) last pick:  567.00 -1983.00
\t (01:47:51) last pick:  566.67 -1983.33
\t (01:47:51) Waiting for the destination pick.
\i (01:47:52) pick grid 606.52 -1985.09
\t (01:47:52) last pick:  607.00 -1985.00
\t (01:47:52) No DRC errors detected.
\t (01:47:52) Pick another element to slide.
\i (01:47:52) zoom out 1 
\i (01:47:52) setwindow pcb
\i (01:47:52) zoom out 643.74 -1960.85
\i (01:47:52) trapsize 866
\i (01:47:53) done 
\i (01:47:53) generaledit 
\i (01:47:53) add connect 
\t (01:47:53) Pick first element.
\i (01:47:55) prepopup 723.39 -1380.89
\i (01:47:56) done 
\i (01:47:56) generaledit 
\i (01:47:56) zoom in 1 
\i (01:47:56) setwindow pcb
\i (01:47:56) zoom in 687.03 -1348.00
\i (01:47:56) trapsize 433
\i (01:47:56) zoom in 1 
\i (01:47:56) setwindow pcb
\i (01:47:56) zoom in 687.03 -1347.99
\i (01:47:56) trapsize 216
\i (01:47:57) slide 
\t (01:47:57) Pick element to slide.
\i (01:47:57) pick grid 713.87 -1386.08
\t (01:47:57) last pick:  714.00 -1386.00
\t (01:47:57) last pick:  712.00 -1386.08
\t (01:47:57) Waiting for the destination pick.
\i (01:47:58) pick grid 686.17 -1385.21
\t (01:47:58) last pick:  686.00 -1385.00
\t (01:47:58) No DRC errors detected.
\t (01:47:58) Pick another element to slide.
\i (01:47:59) slide 
\t (01:47:59) Pick element to slide.
\i (01:47:59) pick grid 716.90 -1404.26
\t (01:47:59) last pick:  717.00 -1404.00
\t (01:47:59) last pick:  712.00 -1400.00
\t (01:47:59) Waiting for the destination pick.
\i (01:48:00) pick grid 697.42 -1401.23
\t (01:48:00) last pick:  697.00 -1401.00
\t (01:48:00) No DRC errors detected.
\t (01:48:00) Pick another element to slide.
\i (01:48:01) pick grid 741.13 -1401.23
\t (01:48:01) last pick:  741.00 -1401.00
\t (01:48:01) last pick:  739.31 -1401.23
\t (01:48:01) Waiting for the destination pick.
\i (01:48:02) pick grid 723.39 -1402.96
\t (01:48:02) last pick:  723.00 -1403.00
\t (01:48:02) No DRC errors detected.
\t (01:48:02) Pick another element to slide.
\i (01:48:02) done 
\i (01:48:02) generaledit 
\i (01:48:03) slide 
\t (01:48:03) Pick element to slide.
\i (01:48:03) pick grid 689.63 -1379.59
\t (01:48:03) last pick:  690.00 -1380.00
\t (01:48:03) last pick:  690.61 -1378.61
\t (01:48:03) Waiting for the destination pick.
\i (01:48:04) pick grid 689.20 -1389.11
\t (01:48:04) last pick:  689.00 -1389.00
\t (01:48:04) No DRC errors detected.
\t (01:48:04) Pick another element to slide.
\i (01:48:04) done 
\i (01:48:04) generaledit 
\i (01:48:04) zoom out 1 
\i (01:48:04) setwindow pcb
\i (01:48:04) zoom out 690.49 -1389.97
\i (01:48:04) trapsize 433
\i (01:48:04) zoom out 1 
\i (01:48:04) setwindow pcb
\i (01:48:04) zoom out 690.50 -1389.98
\i (01:48:04) trapsize 866
\i (01:48:05) roam start
\i (01:48:05) roam y 96
\i (01:48:05) roam y 48
\i (01:48:05) roam x -16
\i (01:48:05) roam y 48
\i (01:48:05) roam end
\i (01:48:07) zoom in 1 
\i (01:48:07) setwindow pcb
\i (01:48:07) zoom in 602.22 -2133.11
\i (01:48:07) trapsize 433
\i (01:48:07) zoom in 1 
\i (01:48:07) setwindow pcb
\i (01:48:07) zoom in 602.22 -2133.11
\i (01:48:07) trapsize 216
\i (01:48:08) add connect 
\t (01:48:08) Pick first element.
\i (01:48:08) pick grid 586.64 -2103.25
\t (01:48:08) last pick:  587.00 -2103.00
\t (01:48:08) last pick:  550.00 -2100.00
\t (01:48:08) Target Symbol Pin is defined on TOP.
\t (01:48:08) last pick:  550.00 -2100.00
\i (01:48:08) zoom out 1 
\i (01:48:08) setwindow pcb
\i (01:48:08) zoom out 617.37 -2104.11
\i (01:48:08) trapsize 433
\i (01:48:10) pick grid 715.18 -2138.74
\t (01:48:10) last pick:  715.00 -2139.00
\t (01:48:10) No DRC errors detected.
\i (01:48:11) mouse_pos 769.71 -2244.34
\i (01:48:11) pick grid 770.58 -2245.21
\t (01:48:11) last pick:  771.00 -2245.00
\t (01:48:11) No DRC errors detected.
\t (01:48:11) Pick first element.
\i (01:48:11) slide 
\t (01:48:11) Pick element to slide.
\i (01:48:12) pick grid 743.74 -2166.44
\t (01:48:12) last pick:  744.00 -2166.00
\t (01:48:12) last pick:  746.43 -2163.75
\t (01:48:12) Waiting for the destination pick.
\i (01:48:13) pick grid 720.37 -2195.87
\t (01:48:13) last pick:  720.00 -2196.00
\t (01:48:13) No DRC errors detected.
\t (01:48:13) Pick another element to slide.
\i (01:48:14) slide 
\t (01:48:14) Pick element to slide.
\i (01:48:14) pick grid 610.44 -2100.65
\t (01:48:14) last pick:  610.00 -2101.00
\t (01:48:14) last pick:  610.44 -2100.00
\t (01:48:14) Waiting for the destination pick.
\i (01:48:15) pick grid 616.50 -2118.83
\t (01:48:15) last pick:  617.00 -2119.00
\t (01:48:15) No DRC errors detected.
\t (01:48:15) Pick another element to slide.
\i (01:48:16) pick grid 560.24 -2112.77
\t (01:48:16) last pick:  560.00 -2113.00
\t (01:48:16) last pick:  561.50 -2111.50
\t (01:48:16) Waiting for the destination pick.
\i (01:48:17) pick grid 604.38 -2114.50
\t (01:48:17) last pick:  604.00 -2114.00
\t (01:48:17) No DRC errors detected.
\t (01:48:17) Pick another element to slide.
\i (01:48:18) pick grid 632.95 -2122.29
\t (01:48:18) last pick:  633.00 -2122.00
\t (01:48:18) last pick:  632.95 -2119.00
\t (01:48:18) Waiting for the destination pick.
\i (01:48:21) pick grid 734.22 -2253.86
\t (01:48:21) last pick:  734.00 -2254.00
\t (01:48:21) No DRC errors detected.
\t (01:48:21) Pick another element to slide.
\i (01:48:21) done 
\i (01:48:21) generaledit 
\i (01:48:22) add connect 
\t (01:48:22) Pick first element.
\i (01:48:22) pick grid 574.95 -2195.87
\t (01:48:22) last pick:  575.00 -2196.00
\t (01:48:22) last pick:  550.00 -2200.00
\t (01:48:22) Target Via is defined from TOP to BOTTOM.
\t (01:48:22) last pick:  550.00 -2200.00
\i (01:48:22) zoom out 1 
\i (01:48:22) setwindow pcb
\i (01:48:22) zoom out 629.48 -2195.87
\i (01:48:22) trapsize 866
\i (01:48:23) zoom out 1 
\i (01:48:23) setwindow pcb
\i (01:48:23) zoom out 629.49 -2195.86
\i (01:48:23) trapsize 1731
\i (01:48:24) zoom out 1 
\i (01:48:24) setwindow pcb
\i (01:48:24) zoom out 629.49 -2195.87
\i (01:48:24) trapsize 3462
\i (01:48:24) zoom in 1 
\i (01:48:24) setwindow pcb
\i (01:48:24) zoom in 325.71 -2195.86
\i (01:48:24) trapsize 1731
\i (01:48:26) zoom in 1 
\i (01:48:26) setwindow pcb
\i (01:48:26) zoom in 692.73 -2351.67
\i (01:48:26) trapsize 866
\i (01:48:27) pick grid 729.09 -2336.09
\t (01:48:27) last pick:  729.00 -2336.00
\t (01:48:27) No DRC errors detected.
\i (01:48:32) pick grid 758.52 -2362.06
\t (01:48:32) last pick:  759.00 -2362.00
\t (01:48:32) No DRC errors detected.
\t (01:48:32) last pick:  757.00 -2364.00
\i (01:48:32) roam start
\i (01:48:32) roam x 80
\i (01:48:32) roam x 128
\i (01:48:32) roam x 80
\i (01:48:32) roam end
\i (01:48:33) zoom out 1 
\i (01:48:33) setwindow pcb
\i (01:48:33) zoom out 1407.24 -2367.25
\i (01:48:33) trapsize 1731
\i (01:48:36) zoom out 1 
\i (01:48:36) setwindow pcb
\i (01:48:36) zoom out 1881.59 -2363.79
\i (01:48:36) trapsize 3462
\i (01:48:36) mouse_pos 1881.59 -2363.78
\i (01:48:37) zoom in 1 
\i (01:48:37) setwindow pcb
\i (01:48:37) zoom in 1881.59 -2363.78
\i (01:48:37) trapsize 1731
\i (01:48:37) mouse_pos 1881.59 -2363.78
\i (01:48:37) zoom in 1 
\i (01:48:37) setwindow pcb
\i (01:48:37) zoom in 1881.59 -2363.78
\i (01:48:37) trapsize 866
\i (01:48:37) zoom in 1 
\i (01:48:37) setwindow pcb
\i (01:48:37) zoom in 1881.60 -2363.78
\i (01:48:37) trapsize 433
\i (01:48:37) zoom in 1 
\i (01:48:37) setwindow pcb
\i (01:48:37) zoom in 1881.60 -2363.77
\i (01:48:37) trapsize 216
\i (01:48:38) pick grid 1891.99 -2356.41
\t (01:48:38) last pick:  1892.00 -2356.00
\t (01:48:38) No DRC errors detected.
\i (01:48:38) pick grid dbl 1892.42 -2355.98
\t (01:48:38) last pick:  1892.00 -2356.00
\t (01:48:38) C_VIA_045_020MM used for drill.
\t (01:48:38) No DRC errors detected.
\i (01:48:38) roam start
\i (01:48:38) roam y -16
\i (01:48:38) roam y -160
\i (01:48:38) roam y -208
\i (01:48:38) roam y -96
\i (01:48:39) roam y -16
\i (01:48:39) roam end
\i (01:48:39) zoom out 1 
\i (01:48:39) setwindow pcb
\i (01:48:39) zoom out 1892.85 -2134.83
\i (01:48:39) trapsize 433
\i (01:48:39) zoom out 1 
\i (01:48:39) setwindow pcb
\i (01:48:39) zoom out 1892.85 -2134.84
\i (01:48:39) trapsize 866
\i (01:48:40) pick grid 1726.66 -2138.30
\t (01:48:40) last pick:  1727.00 -2138.00
\t (01:48:40) No DRC errors detected.
\i (01:48:40) roam start
\i (01:48:40) roam y -16
\i (01:48:40) roam y -128
\i (01:48:40) roam y -112
\i (01:48:40) roam y -48
\i (01:48:40) roam end
\i (01:48:41) zoom in 1 
\i (01:48:41) setwindow pcb
\i (01:48:41) zoom in 1794.18 -1430.23
\i (01:48:41) trapsize 433
\i (01:48:41) zoom in 1 
\i (01:48:41) setwindow pcb
\i (01:48:41) zoom in 1794.18 -1430.23
\i (01:48:41) trapsize 216
\i (01:48:41) zoom in 1 
\i (01:48:41) setwindow pcb
\i (01:48:41) zoom in 1789.42 -1433.25
\i (01:48:41) trapsize 108
\i (01:48:42) pick grid 1770.38 -1449.91
\t (01:48:42) last pick:  1770.00 -1450.00
\t (01:48:42) No DRC errors detected.
\i (01:48:42) roam start
\i (01:48:42) roam x 128
\i (01:48:42) roam x 176
\i (01:48:42) roam x 80
\i (01:48:42) roam y -16
\i (01:48:42) roam end
\i (01:48:43) pick grid 1852.16 -1449.27
\t (01:48:43) last pick:  1852.00 -1449.00
\t (01:48:43) No DRC errors detected.
\t (01:48:43) last pick:  1851.00 -1450.00
\i (01:48:44) pick grid dbl 1852.16 -1449.48
\t (01:48:44) last pick:  1852.00 -1449.00
\t (01:48:44) C_VIA_045_020MM used for drill.
\t (01:48:44) No DRC errors detected.
\i (01:48:44) mouse_pos 1825.98 -1449.48
\i (01:48:44) pick grid 1802.39 -1450.57
\t (01:48:44) last pick:  1802.00 -1451.00
\t (01:48:44) No DRC errors detected.
\t (01:48:44) Pick first element.
\i (01:48:44) done 
\i (01:48:44) generaledit 
\i (01:48:44) zoom out 1 
\i (01:48:44) setwindow pcb
\i (01:48:44) zoom out 1801.53 -1450.57
\i (01:48:44) trapsize 216
\i (01:48:45) zoom out 1 
\i (01:48:45) setwindow pcb
\i (01:48:45) zoom out 1801.52 -1450.56
\i (01:48:45) trapsize 433
\i (01:48:45) zoom out 1 
\i (01:48:45) setwindow pcb
\i (01:48:45) zoom out 1801.52 -1450.56
\i (01:48:45) trapsize 866
\i (01:48:45) roam start
\i (01:48:45) roam x -48
\i (01:48:45) roam y 80
\i (01:48:45) roam x -112
\i (01:48:45) roam y 144
\i (01:48:45) roam x -80
\i (01:48:45) roam y 96
\i (01:48:45) roam x -96
\i (01:48:45) roam y 112
\i (01:48:45) roam x -80
\i (01:48:45) roam y 80
\i (01:48:45) roam x -32
\i (01:48:45) roam y 16
\i (01:48:45) roam end
\i (01:48:46) add connect 
\t (01:48:46) Pick first element.
\i (01:48:46) pick grid 560.67 -2318.34
\t (01:48:46) last pick:  561.00 -2318.00
\t (01:48:46) last pick:  550.00 -2300.00
\t (01:48:46) Target Via is defined from TOP to BOTTOM.
\t (01:48:46) last pick:  550.00 -2300.00
\i (01:48:47) pick grid 633.38 -2344.31
\t (01:48:47) last pick:  633.00 -2344.00
\t (01:48:47) No DRC errors detected.
\i (01:48:49) pick grid 751.10 -2403.17
\t (01:48:49) last pick:  751.00 -2403.00
\t (01:48:49) No DRC errors detected.
\i (01:48:49) roam start
\i (01:48:49) roam x 160
\i (01:48:49) roam x 96
\i (01:48:49) roam x 112
\i (01:48:49) roam x 80
\i (01:48:49) roam end
\i (01:48:50) zoom out 1 
\i (01:48:50) setwindow pcb
\i (01:48:50) zoom out 1544.00 -2403.17
\i (01:48:50) trapsize 1731
\i (01:48:50) mouse_pos 1831.39 -2382.40
\i (01:48:51) mouse_pos 1890.25 -2372.01
\i (01:48:51) mouse_pos 1921.42 -2372.01
\i (01:48:51) mouse_pos 2219.18 -2347.78
\i (01:48:51) mouse_pos 2482.33 -2340.85
\i (01:48:51) mouse_pos 2503.10 -2340.85
\i (01:48:52) zoom out 1 
\i (01:48:52) setwindow pcb
\i (01:48:52) zoom out 3115.96 -2313.15
\i (01:48:52) trapsize 3462
\i (01:48:52) mouse_pos 2430.87 -2313.16
\i (01:48:52) mouse_pos 2472.42 -2313.16
\i (01:48:53) mouse_pos 2507.05 -2313.16
\i (01:48:53) zoom in 1 
\i (01:48:53) setwindow pcb
\i (01:48:53) zoom in 2562.44 -2313.16
\i (01:48:53) trapsize 1731
\i (01:48:53) zoom in 1 
\i (01:48:53) setwindow pcb
\i (01:48:53) zoom in 2562.44 -2313.15
\i (01:48:53) trapsize 866
\i (01:48:53) mouse_pos 2562.44 -2313.15
\i (01:48:54) mouse_pos 2496.65 -2320.08
\i (01:48:54) mouse_pos 2465.49 -2330.46
\i (01:48:54) mouse_pos 2429.14 -2340.85
\i (01:48:54) zoom out 1 
\i (01:48:54) setwindow pcb
\i (01:48:54) zoom out 2153.87 -2366.82
\i (01:48:54) trapsize 1731
\i (01:48:56) zoom in 1 
\i (01:48:56) setwindow pcb
\i (01:48:56) zoom in 2174.65 -2377.21
\i (01:48:56) trapsize 866
\i (01:48:56) pick grid 2342.58 -2384.13
\t (01:48:56) last pick:  2343.00 -2384.00
\t (01:48:56) No DRC errors detected.
\i (01:48:57) pick grid dbl 2342.58 -2384.13
\t (01:48:57) last pick:  2343.00 -2384.00
\t (01:48:57) C_VIA_045_020MM used for drill.
\t (01:48:57) No DRC errors detected.
\i (01:48:58) roam start
\i (01:48:58) roam end
\i (01:48:58) pick grid 2285.45 -2037.88
\t (01:48:58) last pick:  2285.00 -2038.00
\t (01:48:58) No DRC errors detected.
\i (01:48:59) roam start
\i (01:48:59) roam y -64
\i (01:48:59) roam x 16
\i (01:48:59) roam y -112
\i (01:48:59) roam y -80
\i (01:48:59) roam x 16
\i (01:48:59) roam y -64
\i (01:48:59) roam y -32
\i (01:48:59) roam end
\i (01:48:59) zoom in 1 
\i (01:48:59) setwindow pcb
\i (01:48:59) zoom in 2309.21 -1437.15
\i (01:48:59) trapsize 433
\i (01:48:59) zoom in 1 
\i (01:48:59) setwindow pcb
\i (01:48:59) zoom in 2304.02 -1438.88
\i (01:48:59) trapsize 216
\i (01:49:00) zoom in 1 
\i (01:49:00) setwindow pcb
\i (01:49:00) zoom in 2301.86 -1441.04
\i (01:49:00) trapsize 108
\i (01:49:00) pick grid 2296.23 -1448.61
\t (01:49:00) last pick:  2296.00 -1449.00
\t (01:49:00) No DRC errors detected.
\i (01:49:00) pick grid dbl 2296.02 -1448.83
\t (01:49:00) last pick:  2296.00 -1449.00
\t (01:49:00) C_VIA_045_020MM used for drill.
\t (01:49:00) No DRC errors detected.
\i (01:49:01) mouse_pos 2307.70 -1449.05
\i (01:49:01) pick grid 2329.56 -1449.05
\t (01:49:01) last pick:  2330.00 -1449.00
\t (01:49:01) No DRC errors detected.
\t (01:49:01) Pick first element.
\i (01:49:01) zoom out 1 
\i (01:49:01) setwindow pcb
\i (01:49:01) zoom out 2329.56 -1449.05
\i (01:49:01) trapsize 216
\i (01:49:01) zoom out 1 
\i (01:49:01) setwindow pcb
\i (01:49:01) zoom out 2329.55 -1449.04
\i (01:49:01) trapsize 433
\i (01:49:01) zoom out 1 
\i (01:49:01) setwindow pcb
\i (01:49:01) zoom out 2329.56 -1449.05
\i (01:49:01) trapsize 866
\i (01:49:02) zoom out 1 
\i (01:49:02) setwindow pcb
\i (01:49:02) zoom out 2329.56 -1449.04
\i (01:49:02) trapsize 1731
\i (01:49:02) roam start
\i (01:49:02) roam x -32
\i (01:49:02) roam y 64
\i (01:49:02) roam x -48
\i (01:49:02) roam y 96
\i (01:49:02) roam x -48
\i (01:49:02) roam y 64
\i (01:49:02) roam end
\i (01:49:03) zoom in 1 
\i (01:49:03) setwindow pcb
\i (01:49:03) zoom in 723.40 -2527.82
\i (01:49:03) trapsize 866
\i (01:49:03) add connect 
\t (01:49:03) Pick first element.
\i (01:49:04) pick grid 576.25 -2401.44
\t (01:49:04) last pick:  576.00 -2401.00
\t (01:49:04) last pick:  550.00 -2400.00
\t (01:49:04) Target Via is defined from TOP to BOTTOM.
\t (01:49:04) last pick:  550.00 -2400.00
\i (01:49:06) zoom out 1 
\i (01:49:06) setwindow pcb
\i (01:49:06) zoom out 735.52 -2437.80
\i (01:49:06) trapsize 1731
\i (01:49:06) zoom out 1 
\i (01:49:06) setwindow pcb
\i (01:49:06) zoom out 735.52 -2437.79
\i (01:49:06) trapsize 3462
\i (01:49:08) mouse_pos 810.45 -2472.42
\i (01:49:08) zoom in 1 
\i (01:49:08) setwindow pcb
\i (01:49:08) zoom in 838.15 -2507.05
\i (01:49:08) trapsize 1731
\i (01:49:08) zoom in 1 
\i (01:49:08) setwindow pcb
\i (01:49:08) zoom in 838.16 -2507.05
\i (01:49:08) trapsize 866
\i (01:49:08) zoom in 1 
\i (01:49:08) setwindow pcb
\i (01:49:08) zoom in 838.16 -2507.05
\i (01:49:08) trapsize 433
\i (01:49:08) zoom in 1 
\i (01:49:08) setwindow pcb
\i (01:49:08) zoom in 838.16 -2507.05
\i (01:49:08) trapsize 216
\i (01:49:08) mouse_pos 838.16 -2507.05
\i (01:49:08) mouse_pos 834.70 -2505.32
\i (01:49:08) mouse_pos 826.91 -2503.15
\i (01:49:09) pick grid 743.38 -2432.61
\t (01:49:09) last pick:  743.00 -2433.00
\t (01:49:09) No DRC errors detected.
\i (01:49:09) zoom out 1 
\i (01:49:09) setwindow pcb
\i (01:49:09) zoom out 743.38 -2432.61
\i (01:49:09) trapsize 433
\i (01:49:10) roam start
\i (01:49:10) roam x 208
\i (01:49:10) roam y -16
\i (01:49:10) roam x 96
\i (01:49:10) roam y -16
\i (01:49:10) mouse_pos 1008.19 -2405.76
\i (01:49:10) roam x 144
\i (01:49:10) roam y -16
\i (01:49:10) roam x 96
\i (01:49:10) roam y -16
\i (01:49:10) roam x 80
\i (01:49:10) roam x 48
\i (01:49:10) roam y -16
\i (01:49:10) mouse_pos 1326.74 -2364.22
\i (01:49:10) roam x 32
\i (01:49:10) roam end
\i (01:49:10) mouse_pos 1357.90 -2372.88
\i (01:49:10) mouse_pos 1365.69 -2395.39
\i (01:49:10) mouse_pos 1384.74 -2410.97
\i (01:49:13) pick grid 1683.37 -2431.74
\t (01:49:13) last pick:  1683.00 -2432.00
\t (01:49:13) No DRC errors detected.
\t (01:49:13) last pick:  1682.00 -2433.00
\i (01:49:13) pick grid dbl 1683.37 -2431.74
\t (01:49:13) last pick:  1683.00 -2432.00
\t (01:49:13) C_VIA_045_020MM used for drill.
\t (01:49:13) No DRC errors detected.
\i (01:49:14) roam start
\i (01:49:14) roam y -80
\i (01:49:14) roam x 16
\i (01:49:14) roam y -32
\i (01:49:14) roam end
\i (01:49:17) zoom in 1 
\i (01:49:17) setwindow pcb
\i (01:49:17) zoom in 1671.24 -2254.29
\i (01:49:17) trapsize 216
\i (01:49:17) zoom in 1 
\i (01:49:17) setwindow pcb
\i (01:49:17) zoom in 1671.25 -2254.29
\i (01:49:17) trapsize 108
\i (01:49:18) pick grid 1672.98 -2250.39
\t (01:49:18) last pick:  1673.00 -2250.00
\t (01:49:18) No DRC errors detected.
\i (01:49:18) pick grid dbl 1672.98 -2249.96
\t (01:49:18) last pick:  1673.00 -2250.00
\t (01:49:18) C_VIA_045_020MM used for drill.
\t (01:49:18) No DRC errors detected.
\t (01:49:18) Pick first element.
\i (01:49:18) done 
\i (01:49:19) generaledit 
\i (01:49:19) zoom out 1 
\i (01:49:19) setwindow pcb
\i (01:49:19) zoom out 1669.74 -2262.73
\i (01:49:19) trapsize 216
\i (01:49:19) zoom out 1 
\i (01:49:19) setwindow pcb
\i (01:49:19) zoom out 1669.74 -2262.72
\i (01:49:19) trapsize 433
\i (01:49:19) zoom out 1 
\i (01:49:19) setwindow pcb
\i (01:49:19) zoom out 1669.74 -2262.73
\i (01:49:19) trapsize 866
\i (01:49:19) roam start
\i (01:49:19) roam x -96
\i (01:49:19) roam y 32
\i (01:49:20) roam x -96
\i (01:49:20) roam y 16
\i (01:49:20) roam x -64
\i (01:49:20) roam x -48
\i (01:49:20) roam y 16
\i (01:49:20) roam end
\i (01:49:20) add connect 
\t (01:49:20) Pick first element.
\i (01:49:21) pick grid 553.75 -2507.04
\t (01:49:21) last pick:  554.00 -2507.00
\t (01:49:21) last pick:  550.00 -2500.00
\t (01:49:21) Target Via is defined from TOP to BOTTOM.
\t (01:49:21) last pick:  550.00 -2500.00
\i (01:49:22) pick grid 714.75 -2455.11
\t (01:49:22) last pick:  715.00 -2455.00
\t (01:49:22) No DRC errors detected.
\i (01:49:22) mouse_pos 945.00 -2462.03
\i (01:49:22) mouse_pos 967.51 -2462.03
\i (01:49:22) mouse_pos 1104.27 -2460.30
\i (01:49:23) pick grid 1114.66 -2453.37
\t (01:49:23) last pick:  1115.00 -2453.00
\t (01:49:23) No DRC errors detected.
\t (01:49:23) last pick:  1113.00 -2455.00
\i (01:49:23) roam start
\i (01:49:23) roam x 128
\i (01:49:23) roam x 128
\i (01:49:23) roam x 208
\i (01:49:23) roam x 224
\i (01:49:23) roam y -32
\i (01:49:23) mouse_pos 2314.40 -2397.97
\i (01:49:23) roam x 64
\i (01:49:24) mouse_pos 2425.20 -2397.97
\i (01:49:24) roam end
\i (01:49:24) zoom out 1 
\i (01:49:24) setwindow pcb
\i (01:49:24) zoom out 2430.39 -2396.24
\i (01:49:24) trapsize 1731
\i (01:49:25) zoom in 1 
\i (01:49:25) setwindow pcb
\i (01:49:25) zoom in 2444.24 -2396.25
\i (01:49:25) trapsize 866
\i (01:49:25) zoom in 1 
\i (01:49:25) setwindow pcb
\i (01:49:25) zoom in 2444.25 -2394.51
\i (01:49:25) trapsize 433
\i (01:49:25) pick grid 2393.18 -2394.51
\t (01:49:25) last pick:  2393.00 -2395.00
\t (01:49:25) No DRC errors detected.
\i (01:49:26) pick grid dbl 2393.18 -2394.51
\t (01:49:26) last pick:  2393.00 -2395.00
\t (01:49:26) C_VIA_045_020MM used for drill.
\t (01:49:26) No DRC errors detected.
\i (01:49:28) roam start
\i (01:49:28) roam y -96
\i (01:49:28) roam end
\i (01:49:28) zoom in 1 
\i (01:49:28) setwindow pcb
\i (01:49:28) zoom in 2413.96 -2236.97
\i (01:49:28) trapsize 216
\i (01:49:28) zoom in 1 
\i (01:49:28) setwindow pcb
\i (01:49:28) zoom in 2413.96 -2237.40
\i (01:49:28) trapsize 108
\i (01:49:29) pick grid 2444.47 -2249.95
\t (01:49:29) last pick:  2444.00 -2250.00
\t (01:49:29) No DRC errors detected.
\i (01:49:30) pick grid dbl 2444.47 -2249.95
\t (01:49:30) last pick:  2444.00 -2250.00
\t (01:49:30) C_VIA_045_020MM used for drill.
\t (01:49:30) No DRC errors detected.
\t (01:49:30) Pick first element.
\i (01:49:30) done 
\i (01:49:30) generaledit 
\i (01:49:30) zoom out 1 
\i (01:49:30) setwindow pcb
\i (01:49:30) zoom out 2444.47 -2249.95
\i (01:49:30) trapsize 216
\i (01:49:30) zoom out 1 
\i (01:49:30) setwindow pcb
\i (01:49:30) zoom out 2444.47 -2249.94
\i (01:49:30) trapsize 433
\i (01:49:30) zoom out 1 
\i (01:49:30) setwindow pcb
\i (01:49:30) zoom out 2444.48 -2249.94
\i (01:49:30) trapsize 866
\i (01:49:31) roam start
\i (01:49:31) roam x -144
\i (01:49:31) roam y 80
\i (01:49:31) roam x -112
\i (01:49:31) roam y 32
\i (01:49:31) roam x -112
\i (01:49:31) roam x -80
\i (01:49:31) roam y 16
\i (01:49:31) roam x -32
\i (01:49:31) roam end
\i (01:49:32) zoom in 1 
\i (01:49:32) setwindow pcb
\i (01:49:32) zoom in 1620.18 -2444.72
\i (01:49:32) trapsize 433
\i (01:49:32) roam start
\i (01:49:32) roam x 112
\i (01:49:32) roam y -48
\i (01:49:32) roam x 80
\i (01:49:32) roam y -32
\i (01:49:32) roam end
\i (01:49:32) zoom out 1 
\i (01:49:32) setwindow pcb
\i (01:49:32) zoom out 1806.29 -2365.95
\i (01:49:32) trapsize 866
\i (01:49:33) zoom out 1 
\i (01:49:33) setwindow pcb
\i (01:49:33) zoom out 1806.29 -2365.96
\i (01:49:33) trapsize 1731
\i (01:49:33) zoom in 1 
\i (01:49:33) setwindow pcb
\i (01:49:33) zoom in 1775.12 -2365.95
\i (01:49:33) trapsize 866
\i (01:49:33) slide 
\t (01:49:34) Pick element to slide.
\i (01:49:34) pick grid 1776.86 -2405.76
\t (01:49:34) last pick:  1777.00 -2406.00
\t (01:49:34) last pick:  1776.86 -2403.00
\t (01:49:34) Waiting for the destination pick.
\i (01:49:37) pick grid 1775.13 -2393.65
\t (01:49:37) last pick:  1775.00 -2394.00
\t (01:49:37) No DRC errors detected.
\t (01:49:37) Pick another element to slide.
\i (01:49:37) zoom in 1 
\i (01:49:37) setwindow pcb
\i (01:49:37) zoom in 1309.43 -2442.12
\i (01:49:37) trapsize 433
\i (01:49:37) slide 
\t (01:49:38) Pick element to slide.
\i (01:49:38) pick grid 1354.44 -2433.46
\t (01:49:38) last pick:  1354.00 -2433.00
\t (01:49:38) last pick:  1354.44 -2433.00
\t (01:49:38) Waiting for the destination pick.
\i (01:49:39) pick grid 1357.04 -2417.88
\t (01:49:39) last pick:  1357.00 -2418.00
\t (01:49:39) No DRC errors detected.
\t (01:49:39) Pick another element to slide.
\i (01:49:40) pick grid 1682.51 -2436.93
\t (01:49:40) last pick:  1683.00 -2437.00
\t (01:49:40) last pick:  1682.00 -2433.00
\t (01:49:40) Waiting for the destination pick.
\i (01:49:41) pick grid 1682.51 -2418.75
\t (01:49:41) last pick:  1683.00 -2419.00
\t (01:49:41) No DRC errors detected.
\t (01:49:41) Pick another element to slide.
\i (01:49:41) pick grid 1664.33 -2449.91
\t (01:49:41) last pick:  1664.00 -2450.00
\t (01:49:41) last pick:  1664.33 -2455.00
\t (01:49:41) Waiting for the destination pick.
\i (01:49:42) pick grid 1663.46 -2442.99
\t (01:49:42) last pick:  1663.00 -2443.00
\t (01:49:42) No DRC errors detected.
\t (01:49:42) Pick another element to slide.
\i (01:49:42) done 
\i (01:49:42) generaledit 
\i (01:49:42) zoom out 1 
\i (01:49:42) setwindow pcb
\i (01:49:42) zoom out 1663.46 -2442.99
\i (01:49:42) trapsize 866
\i (01:49:44) add connect 
\t (01:49:44) Pick first element.
\i (01:49:44) pick grid 564.14 -2593.60
\t (01:49:44) last pick:  564.00 -2594.00
\t (01:49:44) last pick:  550.00 -2600.00
\t (01:49:44) Target Via is defined from TOP to BOTTOM.
\t (01:49:44) last pick:  550.00 -2600.00
\i (01:49:45) zoom out 1 
\i (01:49:45) setwindow pcb
\i (01:49:45) zoom out 650.71 -2581.48
\i (01:49:45) trapsize 1731
\i (01:49:46) zoom in 1 
\i (01:49:46) setwindow pcb
\i (01:49:46) zoom in 650.70 -2581.48
\i (01:49:46) trapsize 866
\i (01:49:47) zoom out 1 
\i (01:49:47) setwindow pcb
\i (01:49:47) zoom out 650.71 -2581.48
\i (01:49:47) trapsize 1731
\i (01:49:47) zoom in 1 
\i (01:49:47) setwindow pcb
\i (01:49:47) zoom in 650.70 -2581.48
\i (01:49:47) trapsize 866
\i (01:49:47) zoom in 1 
\i (01:49:47) setwindow pcb
\i (01:49:47) zoom in 650.71 -2581.48
\i (01:49:47) trapsize 433
\i (01:49:49) pick grid 639.46 -2550.31
\t (01:49:49) last pick:  639.00 -2550.00
\t (01:49:49) No DRC errors detected.
\i (01:49:49) pick grid dbl 639.46 -2550.31
\t (01:49:49) last pick:  639.00 -2550.00
\t (01:49:49) C_VIA_045_020MM used for drill.
\t (01:49:49) No DRC errors detected.
\i (01:49:50) roam start
\i (01:49:50) roam y -64
\i (01:49:50) roam x 16
\i (01:49:50) roam y -96
\i (01:49:50) roam x 16
\i (01:49:50) roam y -64
\i (01:49:50) roam x 32
\i (01:49:50) roam y -96
\i (01:49:50) roam y -32
\i (01:49:50) roam end
\i (01:49:52) pick grid 744.18 -2201.49
\t (01:49:52) last pick:  744.00 -2201.00
\t (01:49:52) No DRC errors detected.
\i (01:49:52) pick grid dbl 744.18 -2200.62
\t (01:49:52) last pick:  744.00 -2201.00
\t (01:49:52) C_VIA_045_020MM used for drill.
\t (01:49:52) No DRC errors detected.
\i (01:49:52) mouse_pos 775.34 -2199.76
\i (01:49:53) pick grid 816.03 -2199.76
\t (01:49:53) last pick:  816.00 -2200.00
\t (01:49:53) No DRC errors detected.
\t (01:49:53) Pick first element.
\i (01:49:53) roam start
\i (01:49:53) roam y 80
\i (01:49:53) roam x -16
\i (01:49:53) roam y 112
\i (01:49:53) roam x -32
\i (01:49:53) roam y 144
\i (01:49:53) roam y 16
\i (01:49:53) roam end
\i (01:49:54) add connect 
\t (01:49:54) Pick first element.
\i (01:49:54) pick grid 588.37 -2700.07
\t (01:49:54) last pick:  588.00 -2700.00
\t (01:49:54) last pick:  550.00 -2700.00
\t (01:49:54) Target Via is defined from TOP to BOTTOM.
\t (01:49:54) last pick:  550.00 -2700.00
\i (01:49:56) pick grid 626.46 -2667.18
\t (01:49:56) last pick:  626.00 -2667.00
\t (01:49:56) No DRC errors detected.
\i (01:49:56) zoom out 1 
\i (01:49:56) setwindow pcb
\i (01:49:56) zoom out 625.59 -2667.18
\i (01:49:56) trapsize 866
\i (01:49:57) zoom out 1 
\i (01:49:57) setwindow pcb
\i (01:49:57) zoom out 625.59 -2667.18
\i (01:49:57) trapsize 1731
\i (01:49:59) zoom in 1 
\i (01:49:59) setwindow pcb
\i (01:49:59) zoom in 625.59 -2667.18
\i (01:49:59) trapsize 866
\i (01:50:03) pick grid 667.14 -2622.17
\t (01:50:03) last pick:  667.00 -2622.00
\t (01:50:03) No DRC errors detected.
\t (01:50:03) last pick:  669.00 -2624.00
\i (01:50:03) pick grid dbl 667.14 -2622.17
\t (01:50:03) last pick:  667.00 -2622.00
\t (01:50:03) C_VIA_045_020MM used for drill.
\t (01:50:03) No DRC errors detected.
\i (01:50:07) zoom in 1 
\i (01:50:07) setwindow pcb
\i (01:50:07) zoom in 746.78 -2274.19
\i (01:50:07) trapsize 433
\i (01:50:07) zoom in 1 
\i (01:50:07) setwindow pcb
\i (01:50:07) zoom in 745.05 -2274.19
\i (01:50:07) trapsize 216
\i (01:50:08) pick grid 727.31 -2280.68
\t (01:50:08) last pick:  727.00 -2281.00
\t (01:50:08) No DRC errors detected.
\i (01:50:08) pick grid dbl 726.87 -2281.11
\t (01:50:08) last pick:  727.00 -2281.00
\t (01:50:08) C_VIA_045_020MM used for drill.
\t (01:50:08) No DRC errors detected.
\i (01:50:10) roam start
\i (01:50:10) roam x 176
\i (01:50:10) roam x 240
\i (01:50:10) roam x 80
\i (01:50:10) roam end
\i (01:50:11) pick grid 997.37 -2302.32
\t (01:50:11) last pick:  997.00 -2302.00
\t (01:50:11) No DRC errors detected.
\i (01:50:11) mouse_pos 1109.04 -2297.99
\i (01:50:12) pick grid 1126.78 -2296.26
\t (01:50:12) last pick:  1127.00 -2296.00
\t (01:50:12) No DRC errors detected.
\t (01:50:12) Pick first element.
\i (01:50:12) done 
\i (01:50:12) generaledit 
\i (01:50:12) slide 
\t (01:50:12) Pick element to slide.
\i (01:50:13) roam start
\i (01:50:13) roam x -96
\i (01:50:13) roam x -80
\i (01:50:13) roam x -96
\i (01:50:13) roam x -96
\i (01:50:13) roam end
\i (01:50:14) pick grid 750.25 -2286.74
\t (01:50:14) last pick:  750.00 -2287.00
\t (01:50:14) Pick element to slide.
\i (01:50:14) pick grid 753.28 -2280.25
\t (01:50:14) last pick:  753.00 -2280.00
\t (01:50:14) last pick:  753.28 -2281.00
\t (01:50:14) Waiting for the destination pick.
\i (01:50:15) pick grid 754.57 -2277.65
\t (01:50:15) last pick:  755.00 -2278.00
\t (01:50:15) No DRC errors detected.
\t (01:50:15) Pick another element to slide.
\i (01:50:15) done 
\i (01:50:15) generaledit 
\i (01:50:15) zoom out 1 
\i (01:50:15) setwindow pcb
\i (01:50:15) zoom out 757.60 -2295.83
\i (01:50:15) trapsize 433
\i (01:50:15) zoom out 1 
\i (01:50:15) setwindow pcb
\i (01:50:15) zoom out 757.61 -2295.83
\i (01:50:15) trapsize 866
\i (01:50:15) zoom out 1 
\i (01:50:15) setwindow pcb
\i (01:50:15) zoom out 757.60 -2295.82
\i (01:50:15) trapsize 1731
\i (01:50:17) roam start
\i (01:50:17) roam x -16
\i (01:50:17) roam y -64
\i (01:50:17) roam end
\i (01:50:18) zoom in 1 
\i (01:50:18) setwindow pcb
\i (01:50:18) zoom in 567.60 -1502.94
\i (01:50:18) trapsize 866
\i (01:50:18) zoom in 1 
\i (01:50:18) setwindow pcb
\i (01:50:18) zoom in 567.61 -1502.93
\i (01:50:18) trapsize 433
\i (01:50:18) roam start
\i (01:50:18) roam x -32
\i (01:50:18) roam y -128
\i (01:50:18) roam x -32
\i (01:50:18) roam y -80
\i (01:50:18) roam end
\i (01:50:19) zoom out 1 
\i (01:50:19) setwindow pcb
\i (01:50:19) zoom out 560.68 -1416.38
\i (01:50:19) trapsize 866
\i (01:50:19) add connect 
\t (01:50:20) Pick first element.
\i (01:50:21) done 
\i (01:50:21) generaledit 
\i (01:50:22) prepopup 707.83 -1643.16
\i (01:50:22) pick grid 726.87 -1610.27
\t (01:50:22) last pick:  727.00 -1610.00
\i (01:50:23) zoom in 1 
\i (01:50:23) setwindow pcb
\i (01:50:23) zoom in 719.95 -1650.09
\i (01:50:23) trapsize 433
\i (01:50:23) add connect 
\t (01:50:24) Pick first element.
\i (01:50:25) pick grid 732.94 -1719.33
\t (01:50:25) last pick:  733.00 -1719.00
\t (01:50:25) last pick:  734.25 -1725.75
\t (01:50:25) Target Symbol Pin is defined on TOP.
\t (01:50:25) last pick:  734.25 -1725.75
\i (01:50:26) zoom out 1 
\i (01:50:26) setwindow pcb
\i (01:50:26) zoom out 713.03 -1691.63
\i (01:50:26) trapsize 866
\i (01:50:26) prepopup 713.03 -1691.64
\i (01:50:28) done 
\i (01:50:28) generaledit 
\i (01:50:28) zoom out 1 
\i (01:50:28) setwindow pcb
\i (01:50:28) zoom out 789.20 -1750.50
\i (01:50:28) trapsize 1731
\i (01:50:29) zoom out 1 
\i (01:50:29) setwindow pcb
\i (01:50:29) zoom out 848.06 -1864.76
\i (01:50:29) trapsize 3462
\i (01:50:30) zoom in 1 
\i (01:50:30) setwindow pcb
\i (01:50:30) zoom in 852.00 -1082.24
\i (01:50:30) trapsize 1731
\i (01:50:30) zoom in 1 
\i (01:50:30) setwindow pcb
\i (01:50:30) zoom in 824.30 -1109.94
\i (01:50:30) trapsize 866
\i (01:50:30) zoom in 1 
\i (01:50:30) setwindow pcb
\i (01:50:30) zoom in 663.30 -1269.21
\i (01:50:30) trapsize 433
\i (01:50:30) add connect 
\t (01:50:31) Pick first element.
\i (01:50:31) pick grid 578.47 -1294.31
\t (01:50:31) last pick:  578.00 -1294.00
\t (01:50:31) last pick:  550.00 -1300.00
\t (01:50:31) Target Via is defined from TOP to BOTTOM.
\t (01:50:31) last pick:  550.00 -1300.00
\i (01:50:34) pick grid 620.89 -1270.07
\t (01:50:34) last pick:  621.00 -1270.00
\t (01:50:34) No DRC errors detected.
\i (01:50:41) zoom out 1 
\i (01:50:41) setwindow pcb
\i (01:50:41) zoom out 920.39 -1224.19
\i (01:50:41) trapsize 866
\i (01:50:42) zoom out 1 
\i (01:50:42) setwindow pcb
\i (01:50:42) zoom out 920.39 -1224.20
\i (01:50:42) trapsize 1731
\i (01:50:42) zoom out 1 
\i (01:50:42) setwindow pcb
\i (01:50:42) zoom out 920.39 -1224.20
\i (01:50:42) trapsize 3462
\i (01:50:43) mouse_pos 823.44 -1244.97
\i (01:50:43) mouse_pos 774.96 -1279.60
\i (01:50:43) zoom in 1 
\i (01:50:43) setwindow pcb
\i (01:50:43) zoom in 671.09 -1314.22
\i (01:50:43) trapsize 1731
\i (01:50:43) zoom in 1 
\i (01:50:43) setwindow pcb
\i (01:50:43) zoom in 671.09 -1314.22
\i (01:50:43) trapsize 866
\i (01:50:43) zoom in 1 
\i (01:50:43) setwindow pcb
\i (01:50:43) zoom in 671.10 -1314.22
\i (01:50:43) trapsize 433
\i (01:50:44) pick grid 581.07 -1309.89
\t (01:50:44) last pick:  581.00 -1310.00
\t (01:50:44) No DRC errors detected.
\t (01:50:44) last pick:  595.95 -1295.05
\i (01:50:44) mouse_pos 584.54 -1307.29
\i (01:50:45) mouse_pos 599.25 -1302.10
\i (01:50:45) mouse_pos 598.39 -1302.10
\i (01:50:45) mouse_pos 599.25 -1299.50
\i (01:50:45) mouse_pos 598.39 -1296.04
\i (01:50:46) pick grid 547.32 -1302.96
\t (01:50:46) last pick:  547.00 -1303.00
\t (01:50:46) No DRC errors detected.
\t (01:50:46) Pick first element.
\i (01:50:46) done 
\i (01:50:46) generaledit 
\i (01:50:47) zoom out 1 
\i (01:50:47) setwindow pcb
\i (01:50:47) zoom out 547.32 -1302.96
\i (01:50:47) trapsize 866
\i (01:50:47) zoom out 1 
\i (01:50:47) setwindow pcb
\i (01:50:47) zoom out 547.31 -1302.97
\i (01:50:47) trapsize 1731
\i (01:50:49) pick grid 1312.51 -1306.43
\t (01:50:49) last pick:  1313.00 -1306.00
\i (01:50:49) roam start
\i (01:50:49) roam y 176
\i (01:50:50) roam y 112
\i (01:50:50) roam y 48
\i (01:50:50) roam y 32
\i (01:50:50) roam y 32
\i (01:50:50) roam y 32
\i (01:50:50) roam end
\i (01:50:50) zoom in 1 
\i (01:50:50) setwindow pcb
\i (01:50:50) zoom in 1077.06 -2946.77
\i (01:50:50) trapsize 866
\i (01:50:50) zoom in 1 
\i (01:50:50) setwindow pcb
\i (01:50:50) zoom in 1077.07 -2946.77
\i (01:50:50) trapsize 433
\i (01:50:50) zoom in 1 
\i (01:50:50) setwindow pcb
\i (01:50:50) zoom in 1077.07 -2946.77
\i (01:50:50) trapsize 216
\i (01:50:51) prepopup 1037.69 -2923.39
\i (01:50:51) pick grid 1041.15 -2908.25
\t (01:50:51) last pick:  1041.00 -2908.00
\i (01:50:51) zoom out 1 
\i (01:50:51) setwindow pcb
\i (01:50:51) zoom out 1040.72 -2907.81
\i (01:50:51) trapsize 433
\i (01:50:52) add connect 
\t (01:50:52) Pick first element.
\i (01:50:52) pick grid 897.03 -2983.12
\t (01:50:52) last pick:  897.00 -2983.00
\t (01:50:52) last pick:  900.00 -3000.00
\t (01:50:52) Target Symbol Pin is defined on BOTTOM.
\t (01:50:52) last pick:  900.00 -3000.00
\i (01:50:54) zoom out 1 
\i (01:50:54) setwindow pcb
\i (01:50:54) zoom out 939.45 -2922.53
\i (01:50:54) trapsize 866
\i (01:50:54) zoom out 1 
\i (01:50:54) setwindow pcb
\i (01:50:54) zoom out 939.44 -2922.53
\i (01:50:54) trapsize 1731
\i (01:50:55) zoom out 1 
\i (01:50:55) setwindow pcb
\i (01:50:55) zoom out 939.44 -2922.53
\i (01:50:55) trapsize 3462
\i (01:50:55) mouse_pos 637.33 -2680.17
\i (01:50:55) prepopup 637.33 -2680.17
\i (01:50:56) done 
\i (01:50:56) generaledit 
\i (01:50:57) roam start
\i (01:50:57) roam y -16
\i (01:50:57) roam y -128
\i (01:50:57) roam y -96
\i (01:50:57) roam y -16
\i (01:50:57) roam end
\i (01:50:57) zoom in 1 
\i (01:50:57) setwindow pcb
\i (01:50:57) zoom in 1551.41 20.54
\i (01:50:57) trapsize 1731
\i (01:50:57) zoom in 1 
\i (01:50:57) setwindow pcb
\i (01:50:57) zoom in 1599.89 13.62
\i (01:50:57) trapsize 866
\i (01:50:58) zoom in 1 
\i (01:50:58) setwindow pcb
\i (01:50:58) zoom in 1599.89 13.62
\i (01:50:58) trapsize 433
\i (01:50:58) zoom in 1 
\i (01:50:58) setwindow pcb
\i (01:50:58) zoom in 1618.07 -11.48
\i (01:50:58) trapsize 216
\i (01:50:59) roam start
\i (01:50:59) roam y 80
\i (01:50:59) roam y 80
\i (01:50:59) roam y 64
\i (01:50:59) roam end
\i (01:50:59) add connect 
\t (01:50:59) Pick first element.
\i (01:50:59) pick grid 1603.79 -107.58
\t (01:50:59) last pick:  1604.00 -108.00
\t (01:50:59) last pick:  1600.79 -75.98
\t (01:50:59) Target Symbol Pin is defined on TOP.
\t (01:50:59) last pick:  1600.79 -75.98
\i (01:51:00) zoom out 1 
\i (01:51:00) setwindow pcb
\i (01:51:00) zoom out 1608.55 -147.39
\i (01:51:00) trapsize 433
\i (01:51:00) zoom out 1 
\i (01:51:00) setwindow pcb
\i (01:51:00) zoom out 1608.55 -147.40
\i (01:51:00) trapsize 866
\i (01:51:00) roam start
\i (01:51:00) roam y 112
\i (01:51:00) roam x 32
\i (01:51:00) roam y 144
\i (01:51:00) mouse_pos 1663.46 -604.43
\i (01:51:00) roam y 64
\i (01:51:00) mouse_pos 1663.46 -715.23
\i (01:51:00) roam end
\i (01:51:00) mouse_pos 1668.65 -711.77
\i (01:51:02) pick grid 1715.40 -557.69
\t (01:51:02) last pick:  1715.00 -558.00
\t (01:51:02) No DRC errors detected.
\i (01:51:02) roam start
\i (01:51:02) roam y 96
\i (01:51:02) roam y 112
\i (01:51:02) roam y 80
\i (01:51:02) roam y 32
\i (01:51:02) roam end
\i (01:51:05) pick grid 1680.77 -1473.51
\t (01:51:05) last pick:  1681.00 -1474.00
\t (01:51:05) No DRC errors detected.
\i (01:51:05) zoom out 1 
\i (01:51:05) setwindow pcb
\i (01:51:05) zoom out 1682.50 -1485.63
\i (01:51:05) trapsize 1731
\i (01:51:05) zoom out 1 
\i (01:51:05) setwindow pcb
\i (01:51:05) zoom out 1682.51 -1485.62
\i (01:51:05) trapsize 3462
\i (01:51:05) mouse_pos 1682.50 -1485.63
\i (01:51:05) mouse_pos 1661.73 -1423.30
\i (01:51:05) mouse_pos 1675.58 -1423.30
\i (01:51:05) roam start
\i (01:51:05) mouse_pos 1696.35 -1658.75
\i (01:51:05) roam y 96
\i (01:51:05) roam y 64
\i (01:51:06) roam y 48
\i (01:51:06) roam y 32
\i (01:51:06) roam y 32
\i (01:51:06) roam end
\i (01:51:06) mouse_pos 1668.65 -2236.98
\i (01:51:06) mouse_pos 1668.65 -2223.13
\i (01:51:06) mouse_pos 1703.27 -2202.35
\i (01:51:06) mouse_pos 1710.20 -2146.95
\i (01:51:06) zoom in 1 
\i (01:51:06) setwindow pcb
\i (01:51:06) zoom in 1710.20 -2119.26
\i (01:51:06) trapsize 1731
\i (01:51:07) zoom in 1 
\i (01:51:07) setwindow pcb
\i (01:51:07) zoom in 1710.20 -2119.25
\i (01:51:07) trapsize 866
\i (01:51:07) mouse_pos 1710.21 -2119.25
\i (01:51:07) mouse_pos 1715.40 -2091.55
\i (01:51:08) mouse_pos 1713.67 -2072.50
\i (01:51:08) pick grid 1711.94 -2062.12
\t (01:51:08) last pick:  1712.00 -2062.00
\t (01:51:08) No DRC errors detected.
\i (01:51:08) done 
\i (01:51:08) generaledit 
\i (01:51:09) slide 
\t (01:51:09) Pick element to slide.
\i (01:51:09) pick grid 1763.88 -2167.72
\t (01:51:09) last pick:  1764.00 -2168.00
\t (01:51:09) last pick:  1760.30 -2171.30
\t (01:51:09) Waiting for the destination pick.
\i (01:51:10) pick grid 1763.88 -2108.86
\t (01:51:10) last pick:  1764.00 -2109.00
\t (01:51:10) No DRC errors detected.
\t (01:51:10) Pick another element to slide.
\i (01:51:10) pick grid dbl 1763.88 -2108.86
\t (01:51:10) last pick:  1764.00 -2109.00
\t (01:51:10) last pick:  1763.86 -2108.86
\t (01:51:10) Waiting for the destination pick.
\i (01:51:11) pick grid 1788.11 -2039.61
\t (01:51:11) last pick:  1788.00 -2040.00
\t (01:51:11) No DRC errors detected.
\t (01:51:11) Pick another element to slide.
\i (01:51:11) pick grid 1817.54 -2065.58
\t (01:51:11) last pick:  1818.00 -2066.00
\t (01:51:11) last pick:  1815.56 -2067.56
\t (01:51:11) Waiting for the destination pick.
\i (01:51:12) pick grid 1791.57 -2081.16
\t (01:51:12) last pick:  1792.00 -2081.00
\t (01:51:12) No DRC errors detected.
\t (01:51:12) Pick another element to slide.
\i (01:51:12) add connect 
\t (01:51:12) Pick first element.
\i (01:51:12) pick grid 1706.74 -2067.31
\t (01:51:12) last pick:  1707.00 -2067.00
\t (01:51:12) last pick:  1712.00 -2062.00
\t (01:51:12) Target Symbol Pin is defined on TOP.
\t (01:51:12) last pick:  1712.00 -2062.00
\i (01:51:13) pick grid 1860.82 -2276.79
\t (01:51:13) last pick:  1861.00 -2277.00
\t (01:51:13) No DRC errors detected.
\i (01:51:14) pick grid 1866.02 -2408.36
\t (01:51:14) last pick:  1866.00 -2408.00
\t (01:51:14) No DRC errors detected.
\t (01:51:14) last pick:  1861.00 -2403.00
\i (01:51:14) done 
\i (01:51:14) generaledit 
\i (01:51:15) zoom in 1 
\i (01:51:15) setwindow pcb
\i (01:51:15) zoom in 1824.47 -2207.54
\i (01:51:15) trapsize 433
\i (01:51:15) zoom in 1 
\i (01:51:15) setwindow pcb
\i (01:51:15) zoom in 1821.88 -2197.15
\i (01:51:15) trapsize 216
\i (01:51:15) slide 
\t (01:51:15) Pick element to slide.
\i (01:51:15) pick grid 1862.99 -2078.12
\t (01:51:15) last pick:  1863.00 -2078.00
\t (01:51:15) Pick element to slide.
\i (01:51:16) pick grid 1859.97 -2083.32
\t (01:51:16) last pick:  1860.00 -2083.00
\t (01:51:16) last pick:  1858.51 -2084.78
\t (01:51:16) Waiting for the destination pick.
\i (01:51:17) pick grid 1817.98 -2194.12
\t (01:51:17) last pick:  1818.00 -2194.00
\t (01:51:17) No DRC errors detected.
\t (01:51:17) Pick another element to slide.
\i (01:51:17) roam start
\i (01:51:17) roam x -16
\i (01:51:17) roam y -144
\i (01:51:17) roam x -16
\i (01:51:17) roam y -80
\i (01:51:18) roam end
\i (01:51:18) slide 
\t (01:51:18) Pick element to slide.
\i (01:51:18) pick grid 1724.49 -2052.16
\t (01:51:18) last pick:  1724.00 -2052.00
\t (01:51:18) last pick:  1727.00 -2052.16
\t (01:51:18) Waiting for the destination pick.
\i (01:51:19) pick grid 1740.93 -2052.60
\t (01:51:19) last pick:  1741.00 -2053.00
\t (01:51:19) No DRC errors detected.
\t (01:51:19) Pick another element to slide.
\i (01:51:19) zoom out 1 
\i (01:51:19) setwindow pcb
\i (01:51:19) zoom out 1740.93 -2052.60
\i (01:51:19) trapsize 433
\i (01:51:19) zoom out 1 
\i (01:51:19) setwindow pcb
\i (01:51:19) zoom out 1740.94 -2052.59
\i (01:51:19) trapsize 866
\i (01:51:19) zoom out 1 
\i (01:51:19) setwindow pcb
\i (01:51:19) zoom out 1740.94 -2052.60
\i (01:51:19) trapsize 1731
\i (01:51:21) zoom in 1 
\i (01:51:21) setwindow pcb
\i (01:51:21) zoom in 1761.71 -1522.85
\i (01:51:21) trapsize 866
\i (01:51:21) zoom in 1 
\i (01:51:21) setwindow pcb
\i (01:51:21) zoom in 1761.71 -1514.19
\i (01:51:21) trapsize 433
\i (01:51:21) slide 
\t (01:51:21) Pick element to slide.
\i (01:51:21) pick grid 1756.52 -1464.85
\t (01:51:21) last pick:  1757.00 -1465.00
\t (01:51:21) last pick:  1755.83 -1464.17
\t (01:51:21) Waiting for the destination pick.
\i (01:51:22) pick grid 1798.93 -1496.01
\t (01:51:22) last pick:  1799.00 -1496.00
\t (01:51:22) No DRC errors detected.
\t (01:51:22) Pick another element to slide.
\i (01:51:22) zoom out 1 
\i (01:51:22) setwindow pcb
\i (01:51:22) zoom out 1793.74 -1513.32
\i (01:51:22) trapsize 866
\i (01:51:22) zoom out 1 
\i (01:51:22) setwindow pcb
\i (01:51:22) zoom out 1793.74 -1513.33
\i (01:51:22) trapsize 1731
\i (01:51:23) roam start
\i (01:51:23) roam y 64
\i (01:51:23) roam end
\i (01:51:23) zoom in 1 
\i (01:51:23) setwindow pcb
\i (01:51:23) zoom in 1873.37 -2458.57
\i (01:51:23) trapsize 866
\i (01:51:23) zoom in 1 
\i (01:51:23) setwindow pcb
\i (01:51:23) zoom in 1873.38 -2458.57
\i (01:51:23) trapsize 433
\i (01:51:23) add connect 
\t (01:51:24) Pick first element.
\i (01:51:24) pick grid 1862.99 -2401.44
\t (01:51:24) last pick:  1863.00 -2401.00
\t (01:51:24) last pick:  1861.00 -2403.00
\t (01:51:24) Target Symbol Pin is defined on TOP.
\t (01:51:24) last pick:  1861.00 -2403.00
\i (01:51:24) zoom out 1 
\i (01:51:24) setwindow pcb
\i (01:51:24) zoom out 1864.72 -2462.03
\i (01:51:24) trapsize 866
\i (01:51:27) zoom in 1 
\i (01:51:27) setwindow pcb
\i (01:51:27) zoom in 1873.38 -2725.17
\i (01:51:27) trapsize 433
\i (01:51:28) pick grid 1898.48 -2750.27
\t (01:51:28) last pick:  1898.00 -2750.00
\t (01:51:28) No DRC errors detected.
\i (01:51:28) pick grid dbl 1898.48 -2750.27
\t (01:51:28) last pick:  1898.00 -2750.00
\t (01:51:28) C_VIA_045_020MM used for drill.
\t (01:51:28) No DRC errors detected.
\i (01:51:29) mouse_pos 1858.66 -2732.96
\i (01:51:29) mouse_pos 1859.53 -2732.96
\i (01:51:29) mouse_pos 1862.99 -2734.69
\i (01:51:30) pick grid 1892.42 -2745.08
\t (01:51:30) last pick:  1892.00 -2745.00
\t (01:51:30) No DRC errors detected.
\t (01:51:30) last pick:  1897.00 -2750.00
\i (01:51:30) mouse_pos 1892.42 -2745.08
\i (01:51:30) done 
\i (01:51:30) generaledit 
\i (01:51:31) slide 
\t (01:51:31) Pick element to slide.
\i (01:51:31) pick grid 1857.80 -2716.51
\t (01:51:31) last pick:  1858.00 -2717.00
\t (01:51:31) last pick:  1857.15 -2717.15
\t (01:51:31) Waiting for the destination pick.
\i (01:51:32) pick grid 1908.00 -2716.51
\t (01:51:32) last pick:  1908.00 -2717.00
\t (01:51:32) No DRC errors detected.
\t (01:51:32) Pick another element to slide.
\i (01:51:32) add connect 
\t (01:51:33) Pick first element.
\i (01:51:33) pick grid 1904.54 -2741.62
\t (01:51:33) last pick:  1905.00 -2742.00
\t (01:51:33) last pick:  1898.00 -2750.00
\t (01:51:33) Target Symbol Pin is defined on TOP.
\t (01:51:33) last pick:  1898.00 -2750.00
\i (01:51:34) pick grid 1881.17 -2734.69
\t (01:51:34) last pick:  1881.00 -2735.00
\t (01:51:34) No DRC errors detected.
\i (01:51:34) roam start
\i (01:51:34) roam x -160
\i (01:51:34) roam y 48
\i (01:51:34) roam x -128
\i (01:51:34) roam y 16
\i (01:51:34) roam x -128
\i (01:51:35) roam x -112
\i (01:51:35) roam x -32
\i (01:51:35) roam end
\i (01:51:37) pick grid 1597.68 -2743.36
\t (01:51:37) last pick:  1598.00 -2743.00
\t (01:51:37) No DRC errors detected.
\i (01:51:37) mouse_pos 1344.92 -2756.34
\i (01:51:37) mouse_pos 1313.76 -2758.94
\i (01:51:37) mouse_pos 1284.33 -2758.94
\i (01:51:37) mouse_pos 1286.06 -2758.07
\i (01:51:38) pick grid 1303.37 -2746.82
\t (01:51:38) last pick:  1303.00 -2747.00
\t (01:51:38) No DRC errors detected.
\t (01:51:38) last pick:  1307.00 -2743.00
\i (01:51:39) roam start
\i (01:51:39) roam x -16
\i (01:51:39) mouse_pos 1263.55 -2758.07
\i (01:51:39) roam x -176
\i (01:51:39) roam y 48
\i (01:51:39) mouse_pos 1131.11 -2788.37
\i (01:51:39) roam x -240
\i (01:51:39) roam y 80
\i (01:51:39) roam end
\i (01:51:39) mouse_pos 888.74 -2948.51
\i (01:51:40) pick grid 914.70 -2939.85
\t (01:51:40) last pick:  915.00 -2940.00
\t (01:51:40) No DRC errors detected.
\t (01:51:40) Pick first element.
\i (01:51:40) slide 
\t (01:51:40) Pick element to slide.
\i (01:51:40) pick grid 949.33 -2942.45
\t (01:51:40) last pick:  949.00 -2942.00
\t (01:51:40) last pick:  953.44 -2946.56
\t (01:51:40) Waiting for the destination pick.
\i (01:51:41) pick grid 933.75 -2925.14
\t (01:51:41) last pick:  934.00 -2925.00
\t (01:51:41) No DRC errors detected.
\t (01:51:41) Pick another element to slide.
\i (01:51:41) done 
\i (01:51:42) generaledit 
\i (01:51:42) zoom out 1 
\i (01:51:42) setwindow pcb
\i (01:51:42) zoom out 977.89 -2869.74
\i (01:51:42) trapsize 866
\i (01:51:43) zoom in 1 
\i (01:51:43) setwindow pcb
\i (01:51:43) zoom in 1405.51 -2748.56
\i (01:51:43) trapsize 433
\i (01:51:43) zoom in 1 
\i (01:51:43) setwindow pcb
\i (01:51:43) zoom in 1404.64 -2747.69
\i (01:51:43) trapsize 216
\i (01:51:43) slide 
\t (01:51:43) Pick element to slide.
\i (01:51:43) pick grid 1401.62 -2741.19
\t (01:51:43) last pick:  1402.00 -2741.00
\t (01:51:43) last pick:  1401.62 -2743.00
\t (01:51:43) Waiting for the destination pick.
\i (01:51:45) pick grid 1400.75 -2745.52
\t (01:51:45) last pick:  1401.00 -2746.00
\t (01:51:45) No DRC errors detected.
\t (01:51:45) Pick another element to slide.
\i (01:51:45) done 
\i (01:51:45) generaledit 
\i (01:51:45) zoom out 1 
\i (01:51:45) setwindow pcb
\i (01:51:45) zoom out 1400.32 -2745.95
\i (01:51:45) trapsize 433
\i (01:51:45) zoom out 1 
\i (01:51:45) setwindow pcb
\i (01:51:45) zoom out 1400.32 -2745.96
\i (01:51:45) trapsize 866
\i (01:51:46) zoom out 1 
\i (01:51:46) setwindow pcb
\i (01:51:46) zoom out 1400.32 -2745.96
\i (01:51:46) trapsize 1731
\i (01:51:46) roam start
\i (01:51:46) roam x 48
\i (01:51:46) roam y -48
\i (01:51:46) roam x 64
\i (01:51:46) roam y -64
\i (01:51:46) roam x 64
\i (01:51:46) roam y -32
\i (01:51:47) roam x 16
\i (01:51:47) roam y -32
\i (01:51:47) roam end
\i (01:51:47) zoom in 1 
\i (01:51:47) setwindow pcb
\i (01:51:47) zoom in 1073.12 -3074.89
\i (01:51:47) trapsize 866
\i (01:51:47) zoom in 1 
\i (01:51:47) setwindow pcb
\i (01:51:47) zoom in 1073.12 -3073.16
\i (01:51:47) trapsize 433
\i (01:51:48) add connect 
\t (01:51:48) Pick first element.
\i (01:51:48) pick grid 1054.95 -2997.85
\t (01:51:48) last pick:  1055.00 -2998.00
\t (01:51:48) last pick:  1050.00 -3000.00
\t (01:51:48) Target Via is defined from TOP to BOTTOM.
\t (01:51:48) last pick:  1050.00 -3000.00
\i (01:51:49) mouse_pos 1193.44 -2919.08
\i (01:51:49) mouse_pos 1221.14 -2913.89
\i (01:51:51) setwindow form.mini
\i (01:51:51) FORM mini acon_line_width 25.00 
\i (01:51:52) setwindow pcb
\i (01:51:52) mouse_pos 1573.45 -2730.38
\i (01:51:52) mouse_pos 1386.47 -2737.30
\i (01:51:52) mouse_pos 1356.18 -2743.36
\i (01:51:52) mouse_pos 1317.23 -2754.61
\i (01:51:52) mouse_pos 1293.85 -2761.54
\i (01:51:52) mouse_pos 1279.14 -2767.60
\i (01:51:52) mouse_pos 1258.36 -2777.12
\i (01:51:52) mouse_pos 1250.57 -2779.72
\i (01:51:53) pick grid 1057.54 -2908.69
\t (01:51:53) last pick:  1058.00 -2909.00
\t (01:51:53) No DRC errors detected.
\t (01:51:53) last pick:  1050.00 -2917.00
\i (01:51:53) pick grid dbl 1057.54 -2908.69
\t (01:51:53) last pick:  1058.00 -2909.00
\t (01:51:53) C_VIA_060_030MM used for drill.
\t (01:51:53) No DRC errors detected.
\t (01:51:53) Pick first element.
\i (01:51:53) done 
\i (01:51:53) generaledit 
\i (01:51:54) zoom out 1 
\i (01:51:54) setwindow pcb
\i (01:51:54) zoom out 1099.96 -2900.90
\i (01:51:54) trapsize 866
\i (01:51:54) save 
\i (01:51:55) fillin yes 
\i (01:51:55) generaledit 
\i (01:51:56) zoom out 1 
\i (01:51:56) setwindow pcb
\i (01:51:56) zoom out 1259.23 -2881.86
\i (01:51:56) trapsize 1731
\i (01:51:56) roam start
\i (01:51:56) roam x 32
\i (01:51:56) roam y -48
\i (01:51:56) roam x 64
\i (01:51:56) roam y -48
\i (01:51:56) roam x 48
\i (01:51:56) roam y -48
\i (01:51:56) roam x 48
\i (01:51:56) roam y -48
\i (01:51:56) roam x 32
\i (01:51:56) roam y -32
\i (01:51:57) roam x 16
\i (01:51:57) roam y -32
\i (01:51:57) roam x 16
\i (01:51:57) roam y -48
\i (01:51:57) roam x 16
\i (01:51:57) roam y -32
\i (01:51:57) roam y -32
\i (01:51:57) roam end
\i (01:51:58) zoom out 1 
\i (01:51:58) setwindow pcb
\i (01:51:58) zoom out 1855.62 -1814.56
\i (01:51:58) trapsize 3462
\i (01:51:59) zoom in 1 
\i (01:51:59) setwindow pcb
\i (01:51:59) zoom in 1876.88 -48.71
\i (01:51:59) trapsize 1731
\i (01:51:59) zoom in 1 
\i (01:51:59) setwindow pcb
\i (01:51:59) zoom in 1876.88 -48.70
\i (01:51:59) trapsize 866
\i (01:52:00) zoom out 1 
\i (01:52:00) setwindow pcb
\i (01:52:00) zoom out 1876.88 -48.70
\i (01:52:00) trapsize 1731
\i (01:52:02) show measure 
\i (01:52:03) zoom in 1 
\i (01:52:03) setwindow pcb
\i (01:52:03) zoom in 1662.21 17.08
\i (01:52:03) trapsize 866
\i (01:52:05) pick grid 1892.47 53.44
\t (01:52:05) last pick:  1892.00 53.00
\i (01:52:06) pick grid 661.57 223.10
\t (01:52:06) last pick:  662.00 223.00
\i (01:52:16) pick grid 1918.44 46.51
\t (01:52:16) last pick:  1918.00 47.00
\i (01:52:16) roam start
\i (01:52:16) roam x 144
\i (01:52:16) roam y -16
\i (01:52:16) roam x 144
\i (01:52:16) roam y -32
\i (01:52:16) roam x 80
\i (01:52:16) roam x 32
\i (01:52:17) roam end
\i (01:52:17) pick grid 3169.62 214.43
\t (01:52:17) last pick:  3170.00 214.00
\i (01:52:18) zoom out 1 
\i (01:52:18) setwindow pcb
\i (01:52:18) zoom out 2610.44 27.46
\i (01:52:18) trapsize 1731
\i (01:52:19) prepopup 2364.60 27.46
\i (01:52:19) done 
\i (01:52:19) setwindow text
\i (01:52:19) close
\i (01:52:20) generaledit 
\i (01:52:20) roam start
\i (01:52:20) roam x -96
\i (01:52:20) roam y 32
\i (01:52:20) roam end
\i (01:52:21) zoom out 1 
\i (01:52:21) setwindow pcb
\i (01:52:21) zoom out 1519.77 -21.02
\i (01:52:21) trapsize 3462
\i (01:52:23) show measure 
\i (01:52:23) zoom in 1 
\i (01:52:23) setwindow pcb
\i (01:52:23) zoom in 1579.11 -34.86
\i (01:52:23) trapsize 1731
\i (01:52:23) zoom in 1 
\i (01:52:23) setwindow pcb
\i (01:52:23) zoom in 1579.12 -34.86
\i (01:52:23) trapsize 866
\i (01:52:24) prepopup 1684.72 -7.16
\i (01:52:25) done 
\i (01:52:25) generaledit 
\i (01:52:25) zoom out 1 
\i (01:52:25) setwindow pcb
\i (01:52:25) zoom out 1684.72 -7.16
\i (01:52:25) trapsize 1731
\i (01:52:26) save 
\i (01:52:27) fillin yes 
\i (01:52:27) generaledit 
\i (01:52:29) show measure 
\i (01:52:30) prepopup 410.55 325.23
\i (01:52:30) done 
\i (01:52:30) generaledit 
\i (01:52:32) roam start
\i (01:52:32) roam x 16
\i (01:52:32) roam y 80
\i (01:52:32) roam y 64
\i (01:52:32) roam end
\i (01:52:32) roam start
\i (01:52:32) roam x 16
\i (01:52:32) roam y -128
\i (01:52:32) roam y -16
\i (01:52:33) roam end
\i (01:52:33) zoom in 1 
\i (01:52:33) setwindow pcb
\i (01:52:33) zoom in 1734.44 366.78
\i (01:52:33) trapsize 866
\i (01:52:34) zoom in 1 
\i (01:52:34) setwindow pcb
\i (01:52:34) zoom in 1722.32 233.48
\i (01:52:34) trapsize 433
\i (01:52:34) roam start
\i (01:52:34) roam x -32
\i (01:52:34) roam y -64
\i (01:52:34) roam x -48
\i (01:52:34) roam y -64
\i (01:52:34) roam x -32
\i (01:52:34) roam y -32
\i (01:52:34) roam end
\i (01:52:36) zoom out 1 
\i (01:52:36) setwindow pcb
\i (01:52:36) zoom out 1659.14 391.88
\i (01:52:36) trapsize 866
\i (01:52:37) zoom in 1 
\i (01:52:37) setwindow pcb
\i (01:52:37) zoom in 1657.40 372.84
\i (01:52:37) trapsize 433
\i (01:52:38) roam start
\i (01:52:38) roam x -80
\i (01:52:39) roam x -112
\i (01:52:39) roam y 16
\i (01:52:39) roam x -64
\i (01:52:39) roam y 16
\i (01:52:39) roam end
\i (01:52:39) slide 
\t (01:52:39) Pick element to slide.
\i (01:52:40) pick grid 1681.64 391.02
\t (01:52:40) last pick:  1682.00 391.00
\t (01:52:40) last pick:  1674.00 391.00
\t (01:52:40) Waiting for the destination pick.
\i (01:52:43) pick grid 1260.95 336.48
\t (01:52:43) last pick:  1261.00 336.00
\t (01:52:43) No DRC errors detected.
\t (01:52:43) Pick another element to slide.
\i (01:52:44) zoom in 1 
\i (01:52:44) setwindow pcb
\i (01:52:44) zoom in 1692.03 351.20
\i (01:52:44) trapsize 216
\i (01:52:44) slide 
\t (01:52:44) Pick element to slide.
\i (01:52:44) pick grid 1709.77 358.13
\t (01:52:44) last pick:  1710.00 358.00
\t (01:52:44) last pick:  1710.32 358.68
\t (01:52:44) Waiting for the destination pick.
\i (01:52:45) pick grid 1712.80 359.43
\t (01:52:45) last pick:  1713.00 359.00
\t (01:52:45) No DRC errors detected.
\t (01:52:45) Pick another element to slide.
\i (01:52:46) prepopup 1666.49 354.23
\i (01:52:46) done 
\i (01:52:46) generaledit 
\i (01:52:47) roam start
\i (01:52:47) roam x 176
\i (01:52:47) roam y 16
\i (01:52:47) roam x 96
\i (01:52:47) roam end
\i (01:52:48) roam start
\i (01:52:48) roam x 64
\i (01:52:48) roam y 32
\i (01:52:48) roam end
\i (01:52:48) slide 
\t (01:52:48) Pick element to slide.
\i (01:52:49) pick grid 1745.26 387.56
\t (01:52:49) last pick:  1745.00 388.00
\t (01:52:49) last pick:  1743.00 382.00
\t (01:52:49) Waiting for the destination pick.
\i (01:52:51) pick grid 1792.44 339.08
\t (01:52:51) last pick:  1792.00 339.00
\t (01:52:51) No DRC errors detected.
\t (01:52:51) Pick another element to slide.
\i (01:52:51) slide 
\t (01:52:51) Pick element to slide.
\i (01:52:51) pick grid 1765.17 362.02
\t (01:52:51) last pick:  1765.00 362.00
\t (01:52:51) last pick:  1765.85 362.71
\t (01:52:51) Waiting for the destination pick.
\i (01:52:52) pick grid 1780.75 363.75
\t (01:52:52) last pick:  1781.00 364.00
\t (01:52:52) No DRC errors detected.
\t (01:52:52) Pick another element to slide.
\i (01:52:53) pick grid 1732.71 350.33
\t (01:52:53) last pick:  1733.00 350.00
\t (01:52:53) last pick:  1731.03 352.01
\t (01:52:53) Waiting for the destination pick.
\i (01:52:53) pick grid 1718.43 354.66
\t (01:52:53) last pick:  1718.00 355.00
\t (01:52:53) No DRC errors detected.
\t (01:52:53) Pick another element to slide.
\i (01:52:54) pick grid 1759.11 350.77
\t (01:52:54) last pick:  1759.00 351.00
\t (01:52:54) last pick:  1752.00 352.00
\t (01:52:54) Waiting for the destination pick.
\i (01:52:55) pick grid 1766.47 340.81
\t (01:52:55) last pick:  1766.00 341.00
\t (01:52:55) No DRC errors detected.
\t (01:52:55) Pick another element to slide.
\i (01:52:56) pick grid 1750.02 352.07
\t (01:52:56) last pick:  1750.00 352.00
\t (01:52:56) last pick:  1746.55 350.55
\t (01:52:56) Waiting for the destination pick.
\i (01:52:56) pick grid 1747.42 338.65
\t (01:52:56) last pick:  1747.00 339.00
\t (01:52:56) No DRC errors detected.
\t (01:52:56) Pick another element to slide.
\i (01:52:58) pick grid 1800.23 338.22
\t (01:52:58) last pick:  1800.00 338.00
\t (01:52:58) last pick:  1792.00 339.00
\t (01:52:58) Waiting for the destination pick.
\i (01:52:58) pick grid 1798.06 355.96
\t (01:52:58) last pick:  1798.00 356.00
\t (01:52:58) No DRC errors detected.
\t (01:52:58) Pick another element to slide.
\i (01:52:59) pick grid 1762.57 367.21
\t (01:52:59) last pick:  1763.00 367.00
\t (01:52:59) last pick:  1762.57 369.36
\t (01:52:59) Waiting for the destination pick.
\i (01:53:00) pick grid 1763.44 362.89
\t (01:53:00) last pick:  1763.00 363.00
\t (01:53:00) No DRC errors detected.
\t (01:53:00) Pick another element to slide.
\i (01:53:01) pick grid 1782.48 355.53
\t (01:53:01) last pick:  1782.00 356.00
\t (01:53:01) last pick:  1785.97 359.03
\t (01:53:01) Waiting for the destination pick.
\i (01:53:02) pick grid 1793.30 357.69
\t (01:53:02) last pick:  1793.00 358.00
\t (01:53:02) No DRC errors detected.
\t (01:53:02) Pick another element to slide.
\i (01:53:02) prepopup 1734.87 346.87
\i (01:53:03) done 
\i (01:53:03) generaledit 
\i (01:53:03) zoom out 1 
\i (01:53:03) setwindow pcb
\i (01:53:03) zoom out 1734.87 346.87
\i (01:53:03) trapsize 433
\i (01:53:03) zoom out 1 
\i (01:53:03) setwindow pcb
\i (01:53:03) zoom out 1734.88 346.87
\i (01:53:03) trapsize 866
\i (01:53:03) zoom out 1 
\i (01:53:03) setwindow pcb
\i (01:53:03) zoom out 1734.87 346.88
\i (01:53:03) trapsize 1731
\i (01:53:03) save 
\i (01:53:04) fillin yes 
\i (01:53:05) generaledit 
\i (01:53:05) roam start
\i (01:53:05) roam x 64
\i (01:53:05) roam x 128
\i (01:53:05) roam y -16
\i (01:53:05) roam x 80
\i (01:53:05) roam y -16
\i (01:53:05) roam end
\i (01:53:07) zoom in 1 
\i (01:53:07) setwindow pcb
\i (01:53:07) zoom in 2343.83 363.32
\i (01:53:07) trapsize 866
\i (01:53:07) zoom in 1 
\i (01:53:07) setwindow pcb
\i (01:53:07) zoom in 2343.84 363.32
\i (01:53:07) trapsize 433
\i (01:53:11) slide 
\t (01:53:11) Pick element to slide.
\i (01:53:12) pick grid 2206.21 393.62
\t (01:53:12) last pick:  2206.00 394.00
\t (01:53:12) last pick:  2208.00 389.00
\t (01:53:12) Waiting for the destination pick.
\i (01:53:14) pick grid 2588.81 369.38
\t (01:53:14) last pick:  2589.00 369.00
\t (01:53:14) No DRC errors detected.
\t (01:53:14) Pick another element to slide.
\i (01:53:14) slide 
\t (01:53:15) Pick element to slide.
\i (01:53:15) pick grid 2256.41 329.56
\t (01:53:15) last pick:  2256.00 330.00
\t (01:53:15) last pick:  2256.41 332.00
\t (01:53:15) Waiting for the destination pick.
\i (01:53:16) prepopup 2255.55 329.56
\i (01:53:16) done 
\i (01:53:16) generaledit 
\i (01:53:16) slide 
\t (01:53:17) Pick element to slide.
\i (01:53:17) pick grid 2271.99 343.41
\t (01:53:17) last pick:  2272.00 343.00
\t (01:53:17) last pick:  2273.20 342.20
\t (01:53:17) Waiting for the destination pick.
\i (01:53:18) pick grid 2235.64 349.47
\t (01:53:18) last pick:  2236.00 349.00
\t (01:53:18) No DRC errors detected.
\t (01:53:18) Pick another element to slide.
\i (01:53:19) pick grid 2214.86 307.92
\t (01:53:19) last pick:  2215.00 308.00
\t (01:53:19) last pick:  2216.64 307.92
\t (01:53:19) Waiting for the destination pick.
\i (01:53:20) pick grid 2204.47 304.46
\t (01:53:20) last pick:  2204.00 304.00
\t (01:53:20) No DRC errors detected.
\t (01:53:20) Pick another element to slide.
\i (01:53:20) pick grid 2204.47 304.46
\t (01:53:20) last pick:  2204.00 304.00
\t (01:53:20) last pick:  2204.00 304.46
\t (01:53:20) Waiting for the destination pick.
\i (01:53:20) pick grid 2207.94 304.46
\t (01:53:20) last pick:  2208.00 304.00
\t (01:53:20) No DRC errors detected.
\t (01:53:20) Pick another element to slide.
\i (01:53:21) prepopup 2224.38 316.58
\i (01:53:21) zoom out 1 
\i (01:53:21) setwindow pcb
\i (01:53:21) zoom out 2247.76 312.25
\i (01:53:21) trapsize 866
\i (01:53:22) save 
\i (01:53:23) fillin yes 
\i (01:53:23) generaledit 
\i (01:53:28) zoom out 1 
\i (01:53:28) setwindow pcb
\i (01:53:28) zoom out 2400.10 -6.29
\i (01:53:28) trapsize 1731
\i (01:53:29) zoom out 1 
\i (01:53:29) setwindow pcb
\i (01:53:29) zoom out 2400.10 -6.30
\i (01:53:29) trapsize 3462
\i (01:53:29) roam start
\i (01:53:29) roam y 16
\i (01:53:29) roam y 16
\i (01:53:29) roam y 32
\i (01:53:29) roam y 48
\i (01:53:29) roam y 32
\i (01:53:29) roam y 16
\i (01:53:30) roam y 32
\i (01:53:30) roam y 32
\i (01:53:30) roam end
\i (01:53:31) zoom in 1 
\i (01:53:31) setwindow pcb
\i (01:53:31) zoom in 803.53 -1821.49
\i (01:53:31) trapsize 1731
\i (01:53:31) zoom in 1 
\i (01:53:31) setwindow pcb
\i (01:53:31) zoom in 803.53 -1821.49
\i (01:53:31) trapsize 866
\i (01:53:32) roam start
\i (01:53:32) roam end
\i (01:53:33) zoom in 1 
\i (01:53:33) setwindow pcb
\i (01:53:33) zoom in 645.99 -1677.80
\i (01:53:33) trapsize 433
\i (01:53:33) add connect 
\t (01:53:33) Pick first element.
\i (01:53:34) pick grid 560.30 -1700.30
\t (01:53:34) last pick:  560.00 -1700.00
\t (01:53:34) last pick:  550.00 -1700.00
\t (01:53:34) Target Via is defined from TOP to BOTTOM.
\t (01:53:34) last pick:  550.00 -1700.00
\i (01:53:36) setwindow form.mini
\i (01:53:36) FORM mini acon_line_width Constrain 
\i (01:53:37) setwindow pcb
\i (01:53:37) zoom out 1 
\i (01:53:37) setwindow pcb
\i (01:53:37) zoom out 787.08 -1585.18
\i (01:53:37) trapsize 866
\i (01:53:40) pick grid 697.07 -1592.10
\t (01:53:40) last pick:  697.00 -1592.00
\t (01:53:40) No DRC errors detected.
\i (01:53:40) zoom in 1 
\i (01:53:40) setwindow pcb
\i (01:53:40) zoom in 717.84 -1534.97
\i (01:53:40) trapsize 433
\i (01:53:40) zoom in 1 
\i (01:53:40) setwindow pcb
\i (01:53:40) zoom in 717.84 -1532.37
\i (01:53:40) trapsize 216
\i (01:53:40) mouse_pos 720.44 -1495.15
\i (01:53:41) pick grid 720.87 -1492.12
\t (01:53:41) last pick:  721.00 -1492.00
\t (01:53:41) No DRC errors detected.
\t (01:53:41) Pick first element.
\i (01:53:41) prepopup 721.74 -1513.33
\i (01:53:42) done 
\i (01:53:42) generaledit 
\i (01:53:42) slide 
\t (01:53:43) Pick element to slide.
\i (01:53:43) pick grid 699.23 -1525.01
\t (01:53:43) last pick:  699.00 -1525.00
\t (01:53:43) last pick:  697.00 -1525.01
\t (01:53:43) Waiting for the destination pick.
\i (01:53:43) pick grid 695.33 -1525.44
\t (01:53:43) last pick:  695.00 -1525.00
\t (01:53:43) No DRC errors detected.
\t (01:53:43) Pick another element to slide.
\i (01:53:44) done 
\i (01:53:44) generaledit 
\i (01:53:44) zoom out 1 
\i (01:53:44) setwindow pcb
\i (01:53:44) zoom out 714.81 -1525.88
\i (01:53:44) trapsize 433
\i (01:53:44) zoom out 1 
\i (01:53:44) setwindow pcb
\i (01:53:44) zoom out 714.81 -1525.88
\i (01:53:44) trapsize 866
\i (01:53:45) add connect 
\t (01:53:45) Pick first element.
\i (01:53:45) pick grid 735.59 -1723.23
\t (01:53:45) last pick:  736.00 -1723.00
\t (01:53:45) last pick:  734.25 -1725.75
\t (01:53:45) Target Symbol Pin is defined on TOP.
\t (01:53:46) last pick:  734.25 -1725.75
\i (01:53:50) done 
\i (01:53:50) generaledit 
\i (01:53:53) drag_start grid 714.81 -1700.72
\i (01:53:54) drag_stop 728.66 -1839.22
\i (01:53:57) pick grid 718.27 -1655.71
\t (01:53:57) last pick:  718.00 -1656.00
\i (01:54:06) zoom in 1 
\i (01:54:06) setwindow pcb
\i (01:54:06) zoom in 706.16 -1742.27
\i (01:54:06) trapsize 433
\i (01:54:07) slide 
\t (01:54:07) Pick element to slide.
\i (01:54:07) pick grid 728.67 -1727.55
\t (01:54:07) last pick:  729.00 -1728.00
\t (01:54:07) last pick:  734.25 -1725.75
\t (01:54:07) Waiting for the destination pick.
\i (01:54:08) pick grid 700.97 -1749.19
\t (01:54:08) last pick:  701.00 -1749.00
\t (01:54:08) No DRC errors detected.
\t (01:54:08) Pick another element to slide.
\i (01:54:09) slide 
\t (01:54:09) Pick element to slide.
\i (01:54:09) pick grid 701.83 -1757.85
\t (01:54:09) last pick:  702.00 -1758.00
\t (01:54:09) last pick:  701.00 -1749.00
\t (01:54:09) Waiting for the destination pick.
\i (01:54:10) pick grid 702.70 -1835.75
\t (01:54:10) last pick:  703.00 -1836.00
\t (01:54:10) No DRC errors detected.
\t (01:54:10) Pick another element to slide.
\i (01:54:16) undo 
\i (01:54:17) trapsize 433
\i (01:54:17) generaledit 
\i (01:54:17) undo 
\i (01:54:17) trapsize 433
\i (01:54:17) generaledit 
\i (01:54:19) pick grid 710.49 -1658.30
\t (01:54:19) last pick:  710.00 -1658.00
\i (01:54:19) zoom out 1 
\i (01:54:19) setwindow pcb
\i (01:54:19) zoom out 710.49 -1657.44
\i (01:54:19) trapsize 866
\i (01:54:19) roam start
\i (01:54:20) roam y -112
\i (01:54:20) roam y -48
\i (01:54:20) roam end
\i (01:54:21) zoom in 1 
\i (01:54:21) setwindow pcb
\i (01:54:21) zoom in 708.76 -1244.99
\i (01:54:21) trapsize 433
\i (01:54:21) roam start
\i (01:54:22) roam x -16
\i (01:54:22) roam y -96
\i (01:54:22) roam y -32
\i (01:54:22) roam end
\i (01:54:22) slide 
\t (01:54:22) Pick element to slide.
\i (01:54:23) pick grid 681.00 -1215.56
\t (01:54:23) last pick:  681.00 -1216.00
\t (01:54:23) last pick:  684.00 -1215.56
\t (01:54:23) Waiting for the destination pick.
\i (01:54:23) pick grid 674.94 -1215.56
\t (01:54:23) last pick:  675.00 -1216.00
\t (01:54:23) No DRC errors detected.
\t (01:54:23) Pick another element to slide.
\i (01:54:24) done 
\i (01:54:24) generaledit 
\i (01:54:25) roam start
\i (01:54:25) roam y -96
\i (01:54:25) roam end
\i (01:54:25) add connect 
\t (01:54:25) Pick first element.
\i (01:54:26) pick grid 750.24 -1157.56
\t (01:54:26) last pick:  750.00 -1158.00
\t (01:54:26) last pick:  754.00 -1158.00
\t (01:54:26) last pick:  754.00 -1158.00
\i (01:54:26) mouse_pos 761.50 -1148.91
\i (01:54:26) mouse_pos 763.23 -1148.04
\i (01:54:26) pick grid 772.75 -1128.13
\t (01:54:26) last pick:  773.00 -1128.00
\t (01:54:26) No DRC errors detected.
\i (01:54:27) mouse_pos 773.62 -993.10
\i (01:54:27) mouse_pos 773.62 -992.23
\i (01:54:27) mouse_pos 774.48 -991.37
\i (01:54:27) mouse_pos 775.35 -990.50
\i (01:54:27) mouse_pos 776.21 -988.77
\i (01:54:27) mouse_pos 776.21 -987.90
\i (01:54:27) mouse_pos 777.08 -986.17
\i (01:54:27) pick grid 780.54 -978.38
\t (01:54:27) last pick:  781.00 -978.00
\t (01:54:27) No DRC errors detected.
\t (01:54:27) Pick first element.
\i (01:54:28) done 
\i (01:54:28) generaledit 
\i (01:54:28) slide 
\t (01:54:28) Pick element to slide.
\i (01:54:28) pick grid 771.02 -1041.57
\t (01:54:28) last pick:  771.00 -1042.00
\t (01:54:28) last pick:  773.00 -1041.57
\t (01:54:28) Waiting for the destination pick.
\i (01:54:29) pick grid 772.75 -1041.57
\t (01:54:29) last pick:  773.00 -1042.00
\t (01:54:29) No DRC errors detected.
\t (01:54:29) Pick another element to slide.
\i (01:54:29) prepopup 738.99 -1101.30
\i (01:54:30) done 
\i (01:54:30) generaledit 
\i (01:54:30) zoom out 1 
\i (01:54:30) setwindow pcb
\i (01:54:30) zoom out 738.99 -1101.30
\i (01:54:30) trapsize 866
\i (01:54:31) save 
\i (01:54:32) fillin yes 
\i (01:54:32) generaledit 
\i (01:54:33) zoom in 1 
\i (01:54:33) setwindow pcb
\i (01:54:33) zoom in 591.84 -1302.12
\i (01:54:33) trapsize 433
\i (01:54:34) roam start
\i (01:54:34) roam x 48
\i (01:54:34) roam y -64
\i (01:54:34) roam x 32
\i (01:54:34) roam y -48
\i (01:54:34) roam x 32
\i (01:54:34) roam y -16
\i (01:54:34) roam end
\i (01:54:35) add connect 
\t (01:54:35) Pick first element.
\i (01:54:35) pick grid 1006.46 -1051.10
\t (01:54:35) last pick:  1006.00 -1051.00
\t (01:54:35) last pick:  997.00 -1050.00
\t (01:54:35) Target Symbol Pin is defined on TOP.
\t (01:54:35) last pick:  997.00 -1050.00
\i (01:54:36) mouse_pos 943.27 -1062.35
\i (01:54:36) mouse_pos 926.83 -1064.94
\i (01:54:36) mouse_pos 892.20 -1071.00
\i (01:54:36) mouse_pos 877.49 -1074.47
\i (01:54:36) mouse_pos 879.22 -1079.66
\i (01:54:36) mouse_pos 893.93 -1083.12
\i (01:54:36) mouse_pos 931.16 -1088.32
\i (01:54:37) mouse_pos 949.33 -1088.32
\i (01:54:37) mouse_pos 955.39 -1088.32
\i (01:54:37) mouse_pos 969.24 -1088.32
\i (01:54:37) mouse_pos 1005.60 -1088.32
\i (01:54:37) mouse_pos 1034.16 -1086.59
\i (01:54:37) mouse_pos 1062.73 -1086.59
\i (01:54:37) mouse_pos 1088.70 -1086.59
\i (01:54:37) mouse_pos 1125.05 -1083.12
\i (01:54:37) mouse_pos 1162.27 -1081.39
\i (01:54:39) setwindow form.mini
\i (01:54:39) FORM mini active_subclass TOP 
\i (01:54:39) setwindow pcb
\i (01:54:39) mouse_pos 1185.64 -994.83
\i (01:54:39) mouse_pos 1169.20 -997.43
\i (01:54:39) mouse_pos 1096.49 -1013.01
\i (01:54:39) mouse_pos 1072.25 -1019.07
\i (01:54:39) mouse_pos 1022.04 -1034.65
\i (01:54:41) mouse_pos 796.12 -1083.99
\i (01:54:41) mouse_pos 737.26 -1088.32
\i (01:54:42) mouse_pos 739.86 -1094.38
\i (01:54:43) mouse_pos 758.03 -1083.12
\i (01:54:44) prepopup 764.09 -1080.53
\i (01:54:44) done 
\i (01:54:45) generaledit 
\i (01:54:45) zoom out 1 
\i (01:54:45) setwindow pcb
\i (01:54:45) zoom out 764.09 -1080.53
\i (01:54:45) trapsize 866
\i (01:54:45) zoom out 1 
\i (01:54:45) setwindow pcb
\i (01:54:45) zoom out 764.10 -1080.52
\i (01:54:45) trapsize 1731
\i (01:54:45) save 
\i (01:54:46) fillin yes 
\i (01:54:46) generaledit 
\i (01:54:47) zoom out 1 
\i (01:54:47) setwindow pcb
\i (01:54:47) zoom out 999.54 -1852.65
\i (01:54:47) trapsize 3462
\i (01:54:52) QtSignal CVPLayerGrid CVPBoxAllBottom clicked false
\i (01:54:58) QtSignal CVPLayerGrid CVPBoxAllBottom clicked true
\i (01:55:00) QtSignal CVPLayerGrid CVPBoxAllBottom clicked false
\i (01:55:08) zoom in 1 
\i (01:55:08) setwindow pcb
\i (01:55:08) zoom in 1110.33 -3237.62
\i (01:55:08) trapsize 1731
\i (01:55:09) zoom in 1 
\i (01:55:09) setwindow pcb
\i (01:55:09) zoom in 909.51 -2842.90
\i (01:55:09) trapsize 866
\i (01:55:10) pick grid 919.90 -2834.24
\t (01:55:10) last pick:  920.00 -2834.00
\i (01:55:14) setwindow form.mini
\i (01:55:14) FORM mini class ANALYSIS 
\i (01:55:15) setwindow pcb
\i (01:55:15) pick grid 906.05 -2858.48
\t (01:55:15) last pick:  900.00 -2850.00
\i (01:55:15) move 
\t (01:55:15) Select element(s) to move.
\i (01:55:15) drag_start grid 892.21 -2858.48
\i (01:55:16) drag_stop 686.19 -2775.38
\i (01:55:17) prepopup 873.16 -2816.93
\i (01:55:18) oops 
\t (01:55:18) Select element(s) to move.
\i (01:55:18) drag_start grid 840.27 -2801.35
\i (01:55:19) drag_stop 679.27 -2766.72
\i (01:55:20) prepopup 918.17 -2830.78
\i (01:55:20) oops 
\t (01:55:20) Select element(s) to move.
\i (01:55:21) drag_start grid 835.07 -2832.51
\i (01:55:22) drag_stop 705.23 -2770.19
\i (01:55:22) pick grid 867.97 -2808.27
\t (01:55:22) last pick:  850.00 -2800.00
\t (01:55:22) Element has no origin, using pick.
\t (01:55:22) Element has no origin, using pick.
\t (01:55:22) Element has no origin, using pick.
\t (01:55:22) Element has no origin, using pick.
\t (01:55:22) Moving C13 / CAP NP_C0603_1UF / C0603.
\t (01:55:22) Pick new location for the element(s).
\i (01:55:35) zoom out 1 
\i (01:55:35) setwindow pcb
\i (01:55:35) zoom out 1004.73 -2832.51
\i (01:55:35) trapsize 1731
\i (01:55:37) prepopup 1004.74 -2832.51
\i (01:55:38) oops 
\t (01:55:38) Reselect origin.
\i (01:55:39) prepopup 914.72 -2808.27
\i (01:55:39) done 
\i (01:55:39) generaledit 
\i (01:55:40) zoom out 1 
\i (01:55:40) setwindow pcb
\i (01:55:40) zoom out 918.18 -2808.27
\i (01:55:40) trapsize 3462
\i (01:55:41) save 
\i (01:55:42) fillin yes 
\i (01:55:42) generaledit 
\i (01:55:47) zoom in 1 
\i (01:55:47) setwindow pcb
\i (01:55:47) zoom in 710.43 -1014.74
\i (01:55:47) trapsize 1731
\i (01:55:47) zoom in 1 
\i (01:55:47) setwindow pcb
\i (01:55:47) zoom in 710.43 -1014.73
\i (01:55:47) trapsize 866
\i (01:55:48) zoom in 1 
\i (01:55:48) setwindow pcb
\i (01:55:48) zoom in 620.41 -1229.40
\i (01:55:48) trapsize 433
\i (01:55:50) QtSignal CVPLayerGrid CVPBoxAllBottom clicked true
\i (01:55:52) add connect 
\t (01:55:52) Pick first element.
\i (01:55:54) pick grid 597.91 -1296.92
\t (01:55:54) last pick:  598.00 -1297.00
\t (01:55:54) last pick:  550.00 -1300.00
\t (01:55:54) Target Via is defined from TOP to BOTTOM.
\t (01:55:54) last pick:  550.00 -1300.00
\i (01:55:54) pick grid 611.76 -1280.47
\t (01:55:54) last pick:  612.00 -1280.00
\t (01:55:54) No DRC errors detected.
\i (01:55:56) pick grid 865.38 -1263.16
\t (01:55:56) last pick:  865.00 -1263.00
\t (01:55:56) No DRC errors detected.
\i (01:55:56) zoom out 1 
\i (01:55:56) setwindow pcb
\i (01:55:56) zoom out 895.68 -1259.70
\i (01:55:56) trapsize 866
\i (01:55:57) zoom in 1 
\i (01:55:57) setwindow pcb
\i (01:55:57) zoom in 919.92 -1256.23
\i (01:55:57) trapsize 433
\i (01:55:57) zoom in 1 
\i (01:55:57) setwindow pcb
\i (01:55:57) zoom in 919.92 -1256.22
\i (01:55:57) trapsize 216
\i (01:55:57) zoom in 1 
\i (01:55:57) setwindow pcb
\i (01:55:57) zoom in 919.92 -1256.22
\i (01:55:57) trapsize 108
\i (01:55:57) zoom in 1 
\i (01:55:57) setwindow pcb
\i (01:55:57) zoom in 920.14 -1256.00
\i (01:55:57) trapsize 54
\i (01:55:58) pick grid 924.68 -1253.19
\t (01:55:58) last pick:  925.00 -1253.00
\t (01:55:58) No DRC errors detected.
\i (01:55:58) pick grid dbl 925.01 -1252.86
\t (01:55:58) last pick:  925.00 -1253.00
\t (01:55:58) C_VIA_045_020MM used for drill.
\t (01:55:58) No DRC errors detected.
\t (01:55:58) Pick first element.
\i (01:55:58) done 
\i (01:55:59) generaledit 
\i (01:55:59) zoom out 1 
\i (01:55:59) setwindow pcb
\i (01:55:59) zoom out 925.01 -1252.86
\i (01:55:59) trapsize 108
\i (01:55:59) zoom out 1 
\i (01:55:59) setwindow pcb
\i (01:55:59) zoom out 925.01 -1252.86
\i (01:55:59) trapsize 216
\i (01:55:59) zoom out 1 
\i (01:55:59) setwindow pcb
\i (01:55:59) zoom out 925.00 -1252.87
\i (01:55:59) trapsize 433
\i (01:55:59) roam start
\i (01:55:59) roam y 16
\i (01:55:59) roam x 16
\i (01:55:59) roam y 96
\i (01:56:00) roam x 16
\i (01:56:00) roam y 64
\i (01:56:00) roam end
\i (01:56:00) add connect 
\t (01:56:00) Pick first element.
\i (01:56:00) pick grid 582.31 -1405.12
\t (01:56:00) last pick:  582.00 -1405.00
\t (01:56:00) last pick:  550.00 -1400.00
\t (01:56:00) Target Via is defined from TOP to BOTTOM.
\t (01:56:00) last pick:  550.00 -1400.00
\i (01:56:04) done 
\i (01:56:04) generaledit 
\i (01:56:05) add connect 
\t (01:56:06) Pick first element.
\i (01:56:06) pick grid 598.76 -1396.46
\t (01:56:06) last pick:  599.00 -1396.00
\t (01:56:06) last pick:  550.00 -1400.00
\t (01:56:06) Target Via is defined from TOP to BOTTOM.
\t (01:56:06) last pick:  550.00 -1400.00
\i (01:56:07) pick grid 659.35 -1324.62
\t (01:56:07) last pick:  659.00 -1325.00
\t (01:56:07) No DRC errors detected.
\i (01:56:08) pick grid 700.90 -1283.07
\t (01:56:08) last pick:  701.00 -1283.00
\t (01:56:08) No DRC errors detected.
\i (01:56:10) mouse_pos 587.51 -1398.20
\i (01:56:10) mouse_pos 578.85 -1408.58
\i (01:56:10) mouse_pos 577.98 -1407.72
\i (01:56:11) pick grid 581.45 -1396.46
\t (01:56:11) last pick:  581.00 -1396.00
\t (01:56:11) No DRC errors detected.
\t (01:56:11) last pick:  584.00 -1400.00
\i (01:56:11) done 
\i (01:56:11) generaledit 
\i (01:56:11) roam start
\i (01:56:11) roam y 144
\i (01:56:12) roam y 16
\i (01:56:12) roam y 32
\i (01:56:12) roam end
\i (01:56:12) add connect 
\t (01:56:12) Pick first element.
\i (01:56:13) pick grid 635.11 -1657.02
\t (01:56:13) last pick:  635.00 -1657.00
\t (01:56:13) last pick:  550.00 -1600.00
\i (01:56:13) mouse_pos 635.11 -1657.02
\i (01:56:13) prepopup 635.11 -1657.88
\i (01:56:14) done 
\i (01:56:14) generaledit 
\i (01:56:15) pick grid 715.62 -1657.02
\t (01:56:15) last pick:  716.00 -1657.00
\i (01:56:16) delete 
\i (01:56:16) pick grid 692.24 -1604.21
\t (01:56:16) last pick:  692.00 -1604.00
\t (01:56:16) Connect Line "A9, Etch/Top"
\i (01:56:17) pick grid 719.94 -1591.23
\t (01:56:17) last pick:  720.00 -1591.00
\i (01:56:17) prepopup 706.09 -1586.90
\i (01:56:17) done 
\i (01:56:18) generaledit 
\i (01:56:18) add connect 
\t (01:56:18) Pick first element.
\i (01:56:20) pick grid 719.94 -1493.42
\t (01:56:20) last pick:  720.00 -1493.00
\t (01:56:20) last pick:  721.00 -1484.00
\t (01:56:20) Target Symbol Pin is defined on TOP.
\t (01:56:20) last pick:  721.00 -1484.00
\i (01:56:20) mouse_pos 719.94 -1493.42
\i (01:56:20) mouse_pos 712.15 -1501.21
\i (01:56:20) mouse_pos 730.33 -1500.34
\i (01:56:20) mouse_pos 737.26 -1496.88
\i (01:56:20) mouse_pos 753.70 -1491.68
\i (01:56:20) mouse_pos 773.61 -1480.43
\i (01:56:20) mouse_pos 792.66 -1471.78
\i (01:56:20) mouse_pos 819.49 -1457.06
\i (01:56:20) mouse_pos 842.86 -1448.40
\i (01:56:20) mouse_pos 880.08 -1438.88
\i (01:56:20) mouse_pos 956.26 -1404.26
\i (01:56:20) mouse_pos 991.75 -1384.35
\i (01:56:20) mouse_pos 1086.10 -1346.26
\i (01:56:20) mouse_pos 1097.35 -1344.53
\i (01:56:22) setwindow form.mini
\i (01:56:22) FORM mini active_subclass BOTTOM 
\i (01:56:23) setwindow pcb
\i (01:56:23) mouse_pos 757.17 -1521.98
\i (01:56:23) mouse_pos 745.05 -1523.71
\i (01:56:23) pick grid 698.30 -1542.76
\t (01:56:23) last pick:  698.00 -1543.00
\t (01:56:23) No DRC errors detected.
\i (01:56:25) mouse_pos 754.57 -1673.46
\i (01:56:25) mouse_pos 763.22 -1665.67
\i (01:56:27) setwindow form.mini
\i (01:56:27) FORM mini alt_subclass TOP 
\i (01:56:27) setwindow pcb
\i (01:56:27) mouse_pos 760.63 -1656.15
\i (01:56:27) mouse_pos 745.91 -1667.40
\i (01:56:30) pick grid 700.03 -1705.49
\t (01:56:30) last pick:  700.00 -1705.00
\t (01:56:30) No DRC errors detected.
\t (01:56:30) last pick:  698.00 -1703.00
\i (01:56:30) pick grid dbl 700.03 -1705.49
\t (01:56:30) last pick:  700.00 -1705.00
\t (01:56:30) C_VIA_045_020MM used for drill.
\t (01:56:30) No DRC errors detected.
\i (01:56:30) mouse_pos 606.55 -1704.62
\i (01:56:30) pick grid 562.40 -1703.76
\t (01:56:30) last pick:  562.00 -1704.00
\t (01:56:30) No DRC errors detected.
\t (01:56:30) Pick first element.
\i (01:56:31) add connect 
\t (01:56:31) Pick first element.
\i (01:56:31) pick grid 591.83 -1599.89
\t (01:56:31) last pick:  592.00 -1600.00
\t (01:56:31) last pick:  550.00 -1600.00
\t (01:56:31) Target Via is defined from TOP to BOTTOM.
\t (01:56:31) last pick:  550.00 -1600.00
\i (01:56:34) pick grid 726.87 -1628.45
\t (01:56:34) last pick:  727.00 -1628.00
\t (01:56:34) No DRC errors detected.
\i (01:56:34) mouse_pos 732.06 -1713.28
\i (01:56:35) pick grid 735.52 -1716.74
\t (01:56:35) last pick:  736.00 -1717.00
\t (01:56:35) No DRC errors detected.
\t (01:56:35) Pick first element.
\i (01:56:36) add connect 
\t (01:56:36) Pick first element.
\i (01:56:36) pick grid 547.69 -1505.53
\t (01:56:36) last pick:  548.00 -1506.00
\t (01:56:36) last pick:  550.00 -1500.00
\t (01:56:36) Target Via is defined from TOP to BOTTOM.
\t (01:56:36) last pick:  550.00 -1500.00
\i (01:56:37) pick grid 632.52 -1542.76
\t (01:56:37) last pick:  633.00 -1543.00
\t (01:56:37) No DRC errors detected.
\i (01:56:38) pick grid 667.14 -1573.92
\t (01:56:38) last pick:  667.00 -1574.00
\t (01:56:38) No DRC errors detected.
\t (01:56:38) last pick:  665.50 -1575.50
\i (01:56:40) pick grid 656.75 -1566.99
\t (01:56:40) last pick:  657.00 -1567.00
\t (01:56:40) No DRC errors detected.
\i (01:56:40) zoom in 1 
\i (01:56:40) setwindow pcb
\i (01:56:40) zoom in 829.01 -1586.04
\i (01:56:40) trapsize 216
\i (01:56:41) zoom in 1 
\i (01:56:41) setwindow pcb
\i (01:56:41) zoom in 829.02 -1586.03
\i (01:56:41) trapsize 108
\i (01:56:41) pick grid 823.39 -1583.00
\t (01:56:41) last pick:  823.00 -1583.00
\t (01:56:41) No DRC errors detected.
\i (01:56:42) pick grid dbl 823.17 -1582.56
\t (01:56:42) last pick:  823.00 -1583.00
\t (01:56:42) C_VIA_045_020MM used for drill.
\t (01:56:42) No DRC errors detected.
\t (01:56:42) Pick first element.
\i (01:56:42) done 
\i (01:56:42) generaledit 
\i (01:56:42) zoom out 1 
\i (01:56:42) setwindow pcb
\i (01:56:42) zoom out 823.17 -1584.51
\i (01:56:42) trapsize 216
\i (01:56:43) zoom out 1 
\i (01:56:43) setwindow pcb
\i (01:56:43) zoom out 823.61 -1593.17
\i (01:56:43) trapsize 433
\i (01:56:43) add connect 
\t (01:56:43) Pick first element.
\i (01:56:43) pick grid 592.50 -1399.27
\t (01:56:43) last pick:  593.00 -1399.00
\t (01:56:43) last pick:  550.00 -1400.00
\t (01:56:43) Target Via is defined from TOP to BOTTOM.
\t (01:56:43) last pick:  550.00 -1400.00
\i (01:56:44) pick grid 617.60 -1429.57
\t (01:56:44) last pick:  618.00 -1430.00
\t (01:56:44) No DRC errors detected.
\i (01:56:46) pick grid 704.16 -1541.23
\t (01:56:46) last pick:  704.00 -1541.00
\t (01:56:46) No DRC errors detected.
\i (01:56:47) zoom in 1 
\i (01:56:47) setwindow pcb
\i (01:56:47) zoom in 862.57 -1545.56
\i (01:56:47) trapsize 216
\i (01:56:47) zoom in 1 
\i (01:56:47) setwindow pcb
\i (01:56:47) zoom in 862.57 -1545.55
\i (01:56:47) trapsize 108
\i (01:56:49) pick grid 869.71 -1580.17
\t (01:56:49) last pick:  870.00 -1580.00
\t (01:56:49) No DRC errors detected.
\i (01:56:49) pick grid dbl 870.14 -1580.17
\t (01:56:49) last pick:  870.00 -1580.00
\t (01:56:49) C_VIA_045_020MM used for drill.
\t (01:56:49) No DRC errors detected.
\t (01:56:49) Pick first element.
\i (01:56:49) done 
\i (01:56:49) generaledit 
\i (01:56:50) slide 
\t (01:56:50) Pick element to slide.
\i (01:56:50) pick grid 871.66 -1579.31
\t (01:56:50) last pick:  872.00 -1579.00
\t (01:56:50) last pick:  870.00 -1579.31
\t (01:56:50) Waiting for the destination pick.
\i (01:56:51) pick grid 871.44 -1580.39
\t (01:56:51) last pick:  871.00 -1580.00
\t (01:56:51) No DRC errors detected.
\t (01:56:51) Pick another element to slide.
\i (01:56:52) pick grid 874.69 -1583.20
\t (01:56:52) last pick:  875.00 -1583.00
\t (01:56:52) last pick:  870.00 -1580.00
\t (01:56:52) Waiting for the destination pick.
\i (01:56:53) pick grid 871.01 -1582.99
\t (01:56:53) last pick:  871.00 -1583.00
\t (01:56:53) No DRC errors detected.
\t (01:56:53) Pick another element to slide.
\i (01:56:53) done 
\i (01:56:53) generaledit 
\i (01:56:54) zoom out 1 
\i (01:56:54) setwindow pcb
\i (01:56:54) zoom out 854.56 -1568.92
\i (01:56:54) trapsize 216
\i (01:56:54) zoom out 1 
\i (01:56:54) setwindow pcb
\i (01:56:54) zoom out 851.97 -1566.32
\i (01:56:54) trapsize 433
\i (01:56:54) save 
\i (01:56:55) fillin yes 
\i (01:56:55) generaledit 
\i (01:56:56) zoom out 1 
\i (01:56:56) setwindow pcb
\i (01:56:56) zoom out 585.36 -1413.11
\i (01:56:56) trapsize 866
\i (01:56:57) zoom out 1 
\i (01:56:57) setwindow pcb
\i (01:56:57) zoom out 585.36 -1414.84
\i (01:56:57) trapsize 1731
\i (01:56:57) zoom out 1 
\i (01:56:57) setwindow pcb
\i (01:56:57) zoom out 626.90 -1491.01
\i (01:56:57) trapsize 3462
\i (01:56:59) roam start
\i (01:56:59) roam end
\i (01:57:00) roam start
\i (01:57:00) roam y -80
\i (01:57:00) roam y -64
\i (01:57:00) roam y -48
\i (01:57:00) roam end
\i (01:57:01) zoom in 1 
\i (01:57:01) setwindow pcb
\i (01:57:01) zoom in 1592.96 -131.81
\i (01:57:01) trapsize 1731
\i (01:57:01) zoom in 1 
\i (01:57:01) setwindow pcb
\i (01:57:01) zoom in 1592.96 -131.81
\i (01:57:01) trapsize 866
\i (01:57:01) zoom in 1 
\i (01:57:01) setwindow pcb
\i (01:57:01) zoom in 1592.96 -131.81
\i (01:57:01) trapsize 433
\i (01:57:01) roam start
\i (01:57:01) roam y -128
\i (01:57:01) roam y -96
\i (01:57:01) roam y -64
\i (01:57:02) roam y -48
\i (01:57:02) roam x 16
\i (01:57:02) roam y -48
\i (01:57:02) roam y -32
\i (01:57:02) roam end
\i (01:57:02) roam start
\i (01:57:02) roam x -16
\i (01:57:02) roam y 80
\i (01:57:02) roam x -16
\i (01:57:02) roam y 64
\i (01:57:03) roam end
\i (01:57:04) zoom in 1 
\i (01:57:04) setwindow pcb
\i (01:57:04) zoom in 1576.90 24.86
\i (01:57:04) trapsize 216
\i (01:57:06) zoom in 1 
\i (01:57:06) setwindow pcb
\i (01:57:06) zoom in 1615.42 -1.11
\i (01:57:06) trapsize 108
\i (01:57:07) zoom out 1 
\i (01:57:07) setwindow pcb
\i (01:57:07) zoom out 1615.43 -1.11
\i (01:57:07) trapsize 216
\i (01:57:07) slide 
\t (01:57:08) Pick element to slide.
\i (01:57:08) pick grid 1569.11 33.52
\t (01:57:08) last pick:  1569.00 34.00
\t (01:57:08) last pick:  1569.00 33.52
\t (01:57:08) Waiting for the destination pick.
\i (01:57:09) pick grid 1562.19 32.65
\t (01:57:09) last pick:  1562.00 33.00
\t (01:57:09) No DRC errors detected.
\t (01:57:09) Pick another element to slide.
\i (01:57:10) prepopup 1562.19 29.62
\i (01:57:10) done 
\i (01:57:10) generaledit 
\i (01:57:12) slide 
\t (01:57:12) Pick element to slide.
\i (01:57:12) pick grid 1605.04 5.38
\t (01:57:12) last pick:  1605.00 5.00
\t (01:57:12) last pick:  1600.79 12.21
\t (01:57:12) Waiting for the destination pick.
\i (01:57:13) pick grid 1602.01 4.09
\t (01:57:13) last pick:  1602.00 4.00
\t (01:57:13) No DRC errors detected.
\t (01:57:13) Pick another element to slide.
\i (01:57:13) prepopup 1622.78 1.92
\i (01:57:13) done 
\i (01:57:14) generaledit 
\i (01:57:14) add connect 
\t (01:57:14) Pick first element.
\i (01:57:14) pick grid 1606.77 1.49
\t (01:57:14) last pick:  1607.00 1.00
\t (01:57:14) last pick:  1600.79 4.00
\t (01:57:14) last pick:  1600.79 4.00
\i (01:57:15) prepopup 1636.20 1.06
\i (01:57:17) done 
\i (01:57:17) generaledit 
\i (01:57:18) copy 
\t (01:57:18) Select the element(s) to copy.
\i (01:57:19) pick grid 1608.93 -1.54
\t (01:57:19) last pick:  1609.00 -2.00
\t (01:57:19) Pick user-pick origin.
\i (01:57:19) pick grid 1608.07 -1.11
\t (01:57:19) last pick:  1608.00 -1.00
\t (01:57:19) last pick:  1600.79 4.00
\i (01:57:20) prepopup 1633.60 4.09
\i (01:57:21) done 
\i (01:57:21) generaledit 
\i (01:57:21) zoom in 1 
\i (01:57:21) setwindow pcb
\i (01:57:21) zoom in 1611.96 4.95
\i (01:57:21) trapsize 108
\i (01:57:22) add connect 
\t (01:57:22) Pick first element.
\i (01:57:22) pick grid 1605.91 4.52
\t (01:57:22) last pick:  1606.00 5.00
\t (01:57:22) last pick:  1600.79 4.00
\t (01:57:22) last pick:  1600.79 4.00
\i (01:57:23) pick grid 1634.69 3.22
\t (01:57:23) last pick:  1635.00 3.00
\t (01:57:23) No DRC errors detected.
\t (01:57:23) last pick:  1634.00 4.00
\i (01:57:23) pick grid dbl 1634.69 3.22
\t (01:57:23) last pick:  1635.00 3.00
\t (01:57:23) C_VIA_060_030MM used for drill.
\t (01:57:23) No DRC errors detected.
\t (01:57:23) Pick first element.
\i (01:57:23) done 
\i (01:57:23) generaledit 
\i (01:57:23) roam start
\i (01:57:23) roam x 144
\i (01:57:23) roam y 16
\i (01:57:23) roam end
\i (01:57:23) add connect 
\t (01:57:24) Pick first element.
\i (01:57:24) pick grid 1638.79 4.30
\t (01:57:24) last pick:  1639.00 4.00
\t (01:57:24) last pick:  1634.00 4.00
\t (01:57:24) last pick:  1634.00 4.00
\i (01:57:25) pick grid 1665.62 3.43
\t (01:57:25) last pick:  1666.00 3.00
\t (01:57:25) No DRC errors detected.
\t (01:57:25) last pick:  1665.00 4.00
\i (01:57:25) pick grid dbl 1665.84 3.43
\t (01:57:25) last pick:  1666.00 3.00
\t (01:57:25) C_VIA_060_030MM used for drill.
\t (01:57:25) No DRC errors detected.
\t (01:57:25) Pick first element.
\i (01:57:25) done 
\i (01:57:25) generaledit 
\i (01:57:25) roam start
\i (01:57:25) roam x 16
\i (01:57:25) roam x 224
\i (01:57:25) roam y 48
\i (01:57:25) roam x 112
\i (01:57:25) roam y 32
\i (01:57:25) roam x 16
\i (01:57:25) roam end
\i (01:57:26) add connect 
\t (01:57:26) Pick first element.
\i (01:57:26) pick grid 1670.17 2.14
\t (01:57:26) last pick:  1670.00 2.00
\t (01:57:26) last pick:  1665.00 4.00
\t (01:57:26) last pick:  1665.00 4.00
\i (01:57:27) pick grid 1696.57 1.71
\t (01:57:27) last pick:  1697.00 2.00
\t (01:57:27) No DRC errors detected.
\t (01:57:27) last pick:  1695.00 4.00
\i (01:57:27) pick grid dbl 1696.57 1.71
\t (01:57:27) last pick:  1697.00 2.00
\t (01:57:27) C_VIA_060_030MM used for drill.
\t (01:57:27) No DRC errors detected.
\t (01:57:27) Pick first element.
\i (01:57:27) done 
\i (01:57:27) generaledit 
\i (01:57:28) slide 
\t (01:57:28) Pick element to slide.
\i (01:57:28) pick grid 1701.33 -24.26
\t (01:57:28) last pick:  1701.00 -24.00
\t (01:57:28) last pick:  1700.53 -23.47
\t (01:57:28) Waiting for the destination pick.
\i (01:57:28) pick grid 1737.69 -24.26
\t (01:57:28) last pick:  1738.00 -24.00
\t (01:57:28) No DRC errors detected.
\t (01:57:28) Pick another element to slide.
\i (01:57:29) slide 
\t (01:57:29) Pick element to slide.
\i (01:57:29) pick grid 1700.90 -0.89
\t (01:57:29) last pick:  1701.00 -1.00
\t (01:57:29) last pick:  1695.00 4.00
\t (01:57:29) Waiting for the destination pick.
\i (01:57:30) pick grid 1697.44 4.30
\t (01:57:30) last pick:  1697.00 4.00
\t (01:57:30) No DRC errors detected.
\t (01:57:30) Pick another element to slide.
\i (01:57:31) prepopup 1715.40 2.57
\i (01:57:31) done 
\i (01:57:31) generaledit 
\i (01:57:32) pick grid 1723.84 -5.65
\t (01:57:32) last pick:  1724.00 -6.00
\i (01:57:34) zoom out 1 
\i (01:57:34) setwindow pcb
\i (01:57:34) zoom out 1620.61 24.64
\i (01:57:34) trapsize 216
\i (01:57:35) QtSignal CVPLayerGrid CVPBoxAllTop clicked false
\i (01:57:37) roam start
\i (01:57:37) roam x -64
\i (01:57:37) roam y -112
\i (01:57:37) roam end
\i (01:57:38) shape add 
\i (01:57:39) pick grid 1587.71 113.58
\t (01:57:39) last pick:  1588.00 114.00
\i (01:57:40) prepopup 1585.12 85.88
\i (01:57:41) oops 
\i (01:57:45) setwindow form.mini
\i (01:57:45) FORM mini subclass BOTTOM 
\i (01:57:47) setwindow pcb
\i (01:57:47) shape add 
\i (01:57:48) pick grid 1591.18 110.12
\t (01:57:48) last pick:  1591.00 110.00
\i (01:57:49) prepopup 1596.37 65.97
\i (01:57:50) pop net list 
\i (01:57:50) pick grid 1598.53 62.51
\t (01:57:50) last radius: 1599.00 ; last angle: 6.300 Degrees
\t (01:57:50) Assigning selected shape to net: VCC_5V0
\i (01:57:52) pick grid 1601.13 -15.83
\t (01:57:52) last pick:  1601.00 -16.00
\i (01:57:54) pick grid 1714.09 -8.90
\t (01:57:54) last pick:  1714.00 -9.00
\i (01:57:55) pick grid 1706.74 16.63
\t (01:57:55) last pick:  1707.00 17.00
\i (01:57:56) pick grid 1631.43 18.36
\t (01:57:56) last pick:  1631.00 18.00
\i (01:57:57) pick grid 1615.85 21.83
\t (01:57:57) last pick:  1616.00 22.00
\i (01:57:59) pick grid 1611.09 69.00
\t (01:57:59) last pick:  1611.00 69.00
\i (01:58:01) pick grid 1603.30 118.34
\t (01:58:01) last pick:  1603.00 118.00
\i (01:58:03) done 
\i (01:58:03) generaledit 
\i (01:58:04) prepopup 1614.55 30.48
\i (01:58:05) pick grid 1619.31 37.41
\t (01:58:05) last pick:  1619.00 37.00
\i (01:58:06) shape select 
\i (01:58:06) pick grid 1613.68 14.90
\t (01:58:06) last pick:  1614.00 15.00
\i (01:58:07) prepopup 1613.68 14.90
\i (01:58:08) pop net list 
\i (01:58:09) pick grid 1607.19 78.52
\t (01:58:09) last radius: 1607.00 ; last angle: 7.900 Degrees
\i (01:58:09) pick grid 1599.40 89.78
\t (01:58:09) last pick:  1599.00 90.00
\w (01:58:09) WARNING(SPMHGE-604): No editable vertex was found.
\i (01:58:11) prepopup 1618.44 68.14
\i (01:58:11) done 
\i (01:58:11) generaledit 
\i (01:58:12) zoom in 1 
\i (01:58:12) setwindow pcb
\i (01:58:12) zoom in 1606.32 20.53
\i (01:58:12) trapsize 108
\i (01:58:12) zoom in 1 
\i (01:58:12) setwindow pcb
\i (01:58:12) zoom in 1606.11 20.53
\i (01:58:12) trapsize 54
\i (01:58:13) zoom out 1 
\i (01:58:13) setwindow pcb
\i (01:58:13) zoom out 1607.08 20.64
\i (01:58:13) trapsize 108
\i (01:58:18) status 
\i (01:58:18) generaledit 
\i (01:58:20) setwindow form.status
\i (01:58:20) FORM status done  
\i (01:58:33) setwindow pcb
\i (01:58:33) cmgr_spac 
\i (01:58:33) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (01:58:33) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (01:58:33) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (01:58:33) setwindow cmgr
\i (01:58:33) cm newView ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" )
\i (01:58:33) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (01:58:33) cm select ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (01:58:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:58:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:58:34) cm selectDesignTab ( kConsmgr worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "323:All Layers" ) 0
\i (01:58:34) setwindow pcb
\i (01:58:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (01:58:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:58:34) QtSignal "All Layers"
\i (01:58:34) setwindow cmgr
\i (01:58:34) cm newView ( kConsmgr worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" "167:All Layers" )
\i (01:58:34) setwindow pcb
\i (01:58:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Spacing
\i (01:58:34) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (01:58:34) QtSignal "All Layers"
\i (01:58:34) setwindow cmgr
\i (01:58:34) cm select ( frame ( kConsmgr workbook 78:Spacing "79:Spacing Constraint Set" "80:All Layers" ) )
\i (01:58:34) cm select ( frame ( kConsmgr workbook 78:Spacing "79:Spacing Constraint Set" "80:All Layers" ) )
\i (01:58:34) cm expand ( row ( Design "DRAM_BOARD" ) )
\i (01:58:34) cm selectDesignTab ( kConsmgr worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" "167:All Layers" ) 0
\i (01:58:34) setwindow pcb
\i (01:58:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Physical
\i (01:58:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:58:34) QtSignal m_domainSelector WS_Physical itemSelectionChanged "Physical Constraint Set" +
\i (01:58:34) QtSignal "All Layers"
\i (01:58:34) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Spacing
\i (01:58:34) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:58:34) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (01:58:34) QtSignal "All Layers"
\i (01:58:34) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:58:34) QtSignal m_domainSelector WS_Spacing itemSelectionChanged "Spacing Constraint Set" +
\i (01:58:34) QtSignal "All Layers"
\i (01:58:34) generaledit 
\i (01:58:37) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged "Same Net Spacing"
\i (01:58:38) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged "Same Net Spacing Constraint Set" +
\i (01:58:38) QtSignal "All Layers"
\i (01:58:39) QtSignal m_domainSelector WS_Same_Net_Spacing itemClicked "Same Net Spacing Constraint Set" +
\i (01:58:39) QtSignal "All Layers"
\i (01:58:43) setwindow cmgr
\i (01:58:43) cm scope Design "DRAM_BOARD"
\i (01:58:43) cm putValue ( "Same Net Spacing CSet" "DEFAULT" ) SAME_NET FALSE 7 ( "Same Net Spacing CSet" "DEFAULT" )
\i (01:58:43) cm endUndoBlock
\i (01:58:45) cm close ( frame ( kConsmgr workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (01:58:45) cm close ( frame ( kConsmgr workbook 78:Spacing "79:Spacing Constraint Set" "80:All Layers" ) )
\i (01:58:45) cm close ( frame ( kConsmgr workbook "171:Same Net Spacing" "172:Same Net Spacing Constraint Set" "173:All Layers" ) )
\i (01:58:45) cm exit
\i (01:58:45) setwindow pcb
\i (01:58:45) QtSignal m_domainSelector WS_Physical itemSelectionChanged
\i (01:58:45) QtSignal m_domainSelector WS_Spacing itemSelectionChanged
\i (01:58:45) QtSignal m_domainSelector WS_Same_Net_Spacing itemSelectionChanged
\i (01:58:46) pick grid 1588.26 13.07
\t (01:58:46) last pick:  1588.00 13.00
\i (01:58:47) status 
\i (01:58:47) generaledit 
\i (01:58:48) setwindow form.status
\i (01:58:48) FORM status drc_update  
\t (01:58:48) Running DRC, wait...
\t (01:58:48) Performing DRC...
\t (01:58:48) The number of threads for DRC checking is reduced from 24 to the maximum supported (16).
\t (01:58:48) Multithreaded DRC update (16 threads).
\t (01:58:49) No DRC errors detected.
\t (01:58:49) DRC done.
\i (01:58:50) FORM status done  
\i (01:58:52) setwindow pcb
\i (01:58:52) shape select 
\i (01:58:53) pick grid 1613.58 19.56
\t (01:58:53) last pick:  1614.00 20.00
\i (01:58:53) prepopup 1613.58 19.56
\i (01:58:55) pop shape update 
\t (01:58:55) Updating shape...
\t (01:58:55) done.
\i (01:58:55) prepopup 1613.14 23.89
\i (01:58:56) done 
\i (01:58:56) generaledit 
\i (01:59:01) cns cmmodesv2 
\i (01:59:01) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (01:59:01) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged
\i (01:59:01) QtSignal m_dockWsQtWidgetContents m_domainSelector currentChanged Electrical
\i (01:59:03) QtSignal m_analysisFrame_2 m_analysisTreeView selectionChanged "Design for Fabrication" +
\i (01:59:03) QtSignal Mask
\i (01:59:03) QtSignal m_analysisFrame_2 m_analysisTreeView clicked "Design for Fabrication" Mask
\i (01:59:04) QtSignal m_analysisFrame_2 m_analysisTreeView selectionChanged Spacing
\i (01:59:04) QtSignal m_analysisFrame_2 m_analysisTreeView clicked Spacing
\i (01:59:05) QtSignal m_analysisFrame_2 m_analysisTreeView selectionChanged "Same Net Spacing"
\i (01:59:05) QtSignal m_analysisFrame_2 m_analysisTreeView clicked "Same Net Spacing"
\i (01:59:09) QtSignal m_ActionFrame m_OkPushButton clicked
\i (01:59:09) generaledit 
\i (01:59:10) pick grid 1584.15 -0.99
\t (01:59:10) last pick:  1584.00 -1.00
\i (01:59:12) pick grid 1684.34 3.77
\t (01:59:12) last pick:  1684.00 4.00
\i (01:59:12) delete 
\t (01:59:12) Selected item not valid for current operation, ignored: Net "Vcc_5V0"
\t (01:59:12) No valid items selected for the current operation, exiting.
\i (01:59:12) generaledit 
\i (01:59:13) pick grid 1711.39 11.99
\t (01:59:13) last pick:  1711.00 12.00
\i (01:59:14) pick grid 1721.99 11.56
\t (01:59:14) last pick:  1722.00 12.00
\i (01:59:15) delete 
\i (01:59:17) setwindow form.find
\i (01:59:17) FORM find all_off  
\i (01:59:17) FORM find shapes YES 
\i (01:59:18) setwindow pcb
\i (01:59:18) pick grid 1613.79 20.21
\t (01:59:18) last pick:  1614.00 20.00
\t (01:59:18) Dynamic Shape "Vcc_5V0, Boundary/Bottom"
\i (01:59:18) pick grid 1623.10 20.00
\t (01:59:18) last pick:  1623.00 20.00
\i (01:59:19) prepopup 1620.07 20.43
\i (01:59:19) done 
\i (01:59:19) generaledit 
\i (01:59:20) shape add 
\i (01:59:22) roam start
\i (01:59:22) roam x -16
\i (01:59:22) roam y -80
\i (01:59:22) roam x -32
\i (01:59:22) roam y -64
\i (01:59:23) roam x -16
\i (01:59:23) roam y -80
\i (01:59:23) roam end
\i (01:59:25) setwindow form.mini
\i (01:59:25) FORM mini dyns_fill_type Static solid 
\i (01:59:26) setwindow pcb
\i (01:59:26) prepopup 1587.06 103.20
\i (01:59:27) pop net list 
\i (01:59:28) pick grid 1598.53 109.26
\t (01:59:28) last radius: 1599.00 ; last angle: 10.900 Degrees
\t (01:59:28) Assigning selected shape to net: VCC_5V0
\i (01:59:28) pick grid 1592.04 119.21
\t (01:59:28) last pick:  1592.00 119.00
\i (01:59:29) pick grid 1611.95 112.50
\t (01:59:29) last pick:  1612.00 113.00
\i (01:59:32) pick grid 1611.52 33.95
\t (01:59:32) last pick:  1612.00 34.00
\i (01:59:33) pick grid 1616.93 19.45
\t (01:59:33) last pick:  1617.00 19.00
\i (01:59:36) pick grid 1669.08 17.50
\t (01:59:36) last pick:  1669.00 18.00
\i (01:59:36) zoom out 1 
\i (01:59:36) setwindow pcb
\i (01:59:36) zoom out 1668.22 17.72
\i (01:59:36) trapsize 216
\i (01:59:37) roam start
\i (01:59:37) roam x 80
\i (01:59:37) roam y 96
\i (01:59:37) roam x 16
\i (01:59:37) roam y 16
\i (01:59:37) roam end
\i (01:59:38) pick grid 1718.43 7.55
\t (01:59:38) last pick:  1718.00 8.00
\i (01:59:39) pick grid 1711.94 -11.93
\t (01:59:39) last pick:  1712.00 -12.00
\i (01:59:42) pick grid 1576.47 -4.57
\t (01:59:42) last pick:  1576.00 -5.00
\i (01:59:42) done 
\i (01:59:42) generaledit 
\i (01:59:43) prepopup 1583.83 126.13
\i (01:59:44) pick grid 1641.82 166.82
\t (01:59:44) last pick:  1642.00 167.00
\i (01:59:44) zoom out 1 
\i (01:59:44) setwindow pcb
\i (01:59:44) zoom out 1641.82 166.82
\i (01:59:44) trapsize 433
\i (01:59:44) zoom out 1 
\i (01:59:44) setwindow pcb
\i (01:59:44) zoom out 1641.83 166.82
\i (01:59:44) trapsize 866
\i (01:59:45) zoom out 1 
\i (01:59:45) setwindow pcb
\i (01:59:45) zoom out 1659.13 28.32
\i (01:59:45) trapsize 1731
\i (01:59:46) roam start
\i (01:59:46) roam x 80
\i (01:59:46) roam y -48
\i (01:59:46) roam x 32
\i (01:59:46) roam y -32
\i (01:59:46) roam end
\i (01:59:47) zoom in 1 
\i (01:59:47) setwindow pcb
\i (01:59:47) zoom in 2226.11 -27.94
\i (01:59:47) trapsize 866
\i (01:59:47) zoom in 1 
\i (01:59:47) setwindow pcb
\i (01:59:47) zoom in 2226.11 -27.94
\i (01:59:47) trapsize 433
\i (01:59:47) zoom in 1 
\i (01:59:47) setwindow pcb
\i (01:59:47) zoom in 2226.11 -27.94
\i (01:59:47) trapsize 216
\i (01:59:48) roam start
\i (01:59:48) roam x 16
\i (01:59:48) roam y 112
\i (01:59:48) roam x 16
\i (01:59:48) roam y 80
\i (01:59:48) roam end
\i (01:59:49) QtSignal CVPLayerGrid CVPBoxAllTop clicked true
\i (01:59:50) zoom out 1 
\i (01:59:50) setwindow pcb
\i (01:59:50) zoom out 2233.90 -97.62
\i (01:59:50) trapsize 433
\i (01:59:53) prepopup 2222.64 -87.23
\i (01:59:54) pick grid 2280.64 -50.01
\t (01:59:54) last pick:  2281.00 -50.00
\i (01:59:54) zoom in 1 
\i (01:59:54) setwindow pcb
\i (01:59:54) zoom in 2279.77 -50.01
\i (01:59:54) trapsize 216
\i (01:59:55) add connect 
\t (01:59:55) Pick first element.
\i (01:59:56) zoom out 1 
\i (01:59:56) setwindow pcb
\i (01:59:56) zoom out 2259.43 -27.93
\i (01:59:56) trapsize 433
\i (01:59:56) prepopup 2318.30 -66.88
\i (01:59:57) done 
\i (01:59:57) generaledit 
\i (01:59:57) zoom out 1 
\i (01:59:57) setwindow pcb
\i (01:59:57) zoom out 2355.52 -70.35
\i (01:59:57) trapsize 866
\i (01:59:57) slide 
\t (01:59:57) Pick element to slide.
\i (01:59:58) pick grid 2381.49 -54.76
\t (01:59:58) last pick:  2381.00 -55.00
\t (01:59:58) last pick:  2384.00 -54.76
\t (01:59:58) Waiting for the destination pick.
\i (01:59:59) pick grid 2417.85 -53.03
\t (01:59:59) last pick:  2418.00 -53.00
\t (01:59:59) No DRC errors detected.
\t (01:59:59) Pick another element to slide.
\i (01:59:59) pick grid 2357.25 -20.14
\t (01:59:59) last pick:  2357.00 -20.00
\t (01:59:59) last pick:  2354.00 -20.14
\t (01:59:59) Waiting for the destination pick.
\i (02:00:00) pick grid 2386.68 -25.33
\t (02:00:00) last pick:  2387.00 -25.00
\t (02:00:00) No DRC errors detected.
\t (02:00:00) Pick another element to slide.
\i (02:00:01) pick grid 2343.40 -30.53
\t (02:00:01) last pick:  2343.00 -31.00
\t (02:00:01) last pick:  2334.73 -30.53
\t (02:00:01) Waiting for the destination pick.
\i (02:00:02) pick grid 2353.79 -33.99
\t (02:00:02) last pick:  2354.00 -34.00
\t (02:00:02) No DRC errors detected.
\t (02:00:02) Pick another element to slide.
\i (02:00:02) zoom in 1 
\i (02:00:02) setwindow pcb
\i (02:00:02) zoom in 2281.08 109.70
\i (02:00:02) trapsize 433
\i (02:00:02) zoom in 1 
\i (02:00:02) setwindow pcb
\i (02:00:02) zoom in 2281.08 109.71
\i (02:00:02) trapsize 216
\i (02:00:02) add connect 
\t (02:00:02) Pick first element.
\i (02:00:03) pick grid 2268.10 136.55
\t (02:00:03) last pick:  2268.00 137.00
\t (02:00:03) last pick:  2270.00 134.00
\t (02:00:03) last pick:  2270.00 134.00
\i (02:00:05) pick grid 2335.19 67.30
\t (02:00:05) last pick:  2335.00 67.00
\t (02:00:05) No DRC errors detected.
\i (02:00:05) roam start
\i (02:00:05) roam y 16
\i (02:00:05) roam y 80
\i (02:00:05) roam y 96
\i (02:00:05) roam y 80
\i (02:00:05) roam y 64
\i (02:00:05) roam y 16
\i (02:00:05) roam y 32
\i (02:00:05) roam x -16
\i (02:00:05) roam y 32
\i (02:00:05) roam y 32
\i (02:00:05) roam end
\i (02:00:05) zoom out 1 
\i (02:00:05) setwindow pcb
\i (02:00:05) zoom out 2314.83 -168.60
\i (02:00:05) trapsize 433
\i (02:00:06) mouse_pos 2263.76 -322.69
\i (02:00:06) mouse_pos 2261.16 -323.55
\i (02:00:06) pick grid 2259.43 -323.55
\t (02:00:06) last pick:  2259.00 -324.00
\t (02:00:06) No DRC errors detected.
\t (02:00:06) Pick first element.
\i (02:00:07) roam start
\i (02:00:07) roam x 32
\i (02:00:07) roam y -144
\i (02:00:07) roam x 16
\i (02:00:07) roam y -96
\i (02:00:07) roam x 16
\i (02:00:07) roam y -80
\i (02:00:07) roam x 16
\i (02:00:07) roam y -96
\i (02:00:07) roam end
\i (02:00:07) zoom in 1 
\i (02:00:07) setwindow pcb
\i (02:00:07) zoom in 2277.18 118.35
\i (02:00:07) trapsize 216
\i (02:00:07) slide 
\t (02:00:08) Pick element to slide.
\i (02:00:08) pick grid 2280.65 122.25
\t (02:00:08) last pick:  2281.00 122.00
\t (02:00:08) last pick:  2280.20 121.80
\t (02:00:08) Waiting for the destination pick.
\i (02:00:08) pick grid dbl 2280.65 122.25
\t (02:00:08) last pick:  2281.00 122.00
\t (02:00:08) No DRC errors detected.
\t (02:00:08) Pick another element to slide.
\i (02:00:09) slide 
\t (02:00:09) Pick element to slide.
\i (02:00:09) pick grid 2286.27 145.18
\t (02:00:09) last pick:  2286.00 145.00
\t (02:00:09) last pick:  2286.04 144.96
\t (02:00:09) Waiting for the destination pick.
\i (02:00:10) pick grid 2288.44 149.51
\t (02:00:10) last pick:  2288.00 150.00
\t (02:00:10) No DRC errors detected.
\t (02:00:10) Pick another element to slide.
\i (02:00:10) pick grid 2313.54 156.44
\t (02:00:10) last pick:  2314.00 156.00
\t (02:00:11) last pick:  2313.05 155.95
\t (02:00:11) Waiting for the destination pick.
\i (02:00:11) pick grid 2315.27 163.80
\t (02:00:11) last pick:  2315.00 164.00
\t (02:00:11) No DRC errors detected.
\t (02:00:11) Pick another element to slide.
\i (02:00:11) done 
\i (02:00:12) generaledit 
\i (02:00:12) zoom out 1 
\i (02:00:12) setwindow pcb
\i (02:00:12) zoom out 2315.27 163.80
\i (02:00:12) trapsize 433
\i (02:00:12) roam start
\i (02:00:12) roam y 16
\i (02:00:12) roam y 112
\i (02:00:12) roam y 112
\i (02:00:12) roam y 80
\i (02:00:12) roam end
\i (02:00:13) zoom in 1 
\i (02:00:13) setwindow pcb
\i (02:00:13) zoom in 2231.31 -58.24
\i (02:00:13) trapsize 216
\i (02:00:13) zoom in 1 
\i (02:00:13) setwindow pcb
\i (02:00:13) zoom in 2231.31 -58.24
\i (02:00:13) trapsize 108
\i (02:00:13) slide 
\t (02:00:13) Pick element to slide.
\i (02:00:14) pick grid 2233.69 -56.07
\t (02:00:14) last pick:  2234.00 -56.00
\t (02:00:14) last pick:  2225.87 -52.09
\t (02:00:14) Waiting for the destination pick.
\i (02:00:14) roam start
\i (02:00:14) roam y -96
\i (02:00:14) roam end
\i (02:00:15) pick grid 2229.37 -31.40
\t (02:00:15) last pick:  2229.00 -31.00
\t (02:00:15) No DRC errors detected.
\t (02:00:15) Pick another element to slide.
\i (02:00:15) pick grid dbl 2229.37 -31.40
\t (02:00:15) last pick:  2229.00 -31.00
\t (02:00:15) last pick:  2229.00 -31.40
\t (02:00:15) Waiting for the destination pick.
\i (02:00:18) shape add 
\i (02:00:19) prepopup 2206.86 -45.90
\i (02:00:20) pop net list 
\i (02:00:20) pick grid 2198.64 -41.57
\t (02:00:20) last radius: 2199.00 ; last angle: -4.200 Degrees
\t (02:00:20) Assigning selected shape to net: GND
\i (02:00:21) pick grid 2190.20 -28.16
\t (02:00:21) last pick:  2190.00 -28.00
\i (02:00:22) pick grid 2197.12 -125.32
\t (02:00:22) last pick:  2197.00 -125.00
\i (02:00:24) pick grid 2314.85 -65.38
\t (02:00:24) last pick:  2315.00 -65.00
\i (02:00:24) pick grid 2313.76 -47.42
\t (02:00:24) last pick:  2314.00 -47.00
\i (02:00:26) pick grid 2288.01 -40.49
\t (02:00:26) last pick:  2288.00 -40.00
\i (02:00:27) pick grid 2255.98 -15.39
\t (02:00:27) last pick:  2256.00 -15.00
\i (02:00:29) pick grid 2212.27 -27.51
\t (02:00:29) last pick:  2212.00 -28.00
\i (02:00:30) done 
\i (02:00:30) generaledit 
\i (02:00:31) zoom out 1 
\i (02:00:31) setwindow pcb
\i (02:00:31) zoom out 2220.49 -35.73
\i (02:00:31) trapsize 216
\i (02:00:31) zoom out 1 
\i (02:00:31) setwindow pcb
\i (02:00:31) zoom out 2220.50 -35.73
\i (02:00:31) trapsize 433
\i (02:00:32) zoom in 1 
\i (02:00:32) setwindow pcb
\i (02:00:32) zoom in 2231.75 -42.65
\i (02:00:32) trapsize 216
\i (02:00:33) copy 
\t (02:00:33) Select the element(s) to copy.
\i (02:00:33) pick grid 2234.35 -31.40
\t (02:00:33) last pick:  2234.00 -31.00
\t (02:00:33) Pick user-pick origin.
\i (02:00:34) prepopup 2239.98 -27.94
\i (02:00:35) oops 
\t (02:00:35) Select the element(s) to copy.
\i (02:00:36) copy 
\t (02:00:36) Select the element(s) to copy.
\i (02:00:36) pick grid 2240.41 -27.94
\t (02:00:36) last pick:  2240.00 -28.00
\t (02:00:36) Pick user-pick origin.
\i (02:00:37) pick grid 2238.68 -28.37
\t (02:00:37) last pick:  2239.00 -28.00
\t (02:00:37) last pick:  2229.00 -31.00
\i (02:00:37) pick grid 2249.93 -50.88
\t (02:00:37) last pick:  2250.00 -51.00
\i (02:00:40) pick grid 2286.29 -53.47
\t (02:00:40) last pick:  2286.00 -53.00
\i (02:00:41) prepopup 2266.38 -36.59
\i (02:00:42) oops 
\t (02:00:42) last pick:  2250.00 -51.00
\i (02:00:42) prepopup 2255.13 -30.97
\i (02:00:43) oops 
\t (02:00:43) last pick:  2229.00 -31.00
\i (02:00:44) prepopup 2323.08 -24.91
\i (02:00:45) oops 
\t (02:00:45) last pick:  2240.00 -28.00
\t (02:00:45) Reselect user-pick origin.
\i (02:00:46) copy 
\t (02:00:46) Select the element(s) to copy.
\i (02:00:52) setwindow form.mini
\i (02:00:52) FORM mini copy_retain_via_net YES 
\i (02:00:53) setwindow pcb
\i (02:00:53) pick grid 2232.62 -31.83
\t (02:00:53) last pick:  2233.00 -32.00
\t (02:00:53) Pick user-pick origin.
\i (02:00:53) prepopup 2233.05 -31.83
\i (02:00:54) oops 
\t (02:00:54) Select the element(s) to copy.
\i (02:00:54) pick grid 2231.32 -21.88
\t (02:00:54) last pick:  2231.00 -22.00
\t (02:00:54) Pick user-pick origin.
\i (02:00:55) pick grid 2228.73 -21.88
\t (02:00:55) last pick:  2229.00 -22.00
\t (02:00:55) last pick:  2229.00 -31.00
\i (02:00:56) pick grid 2254.69 -37.46
\t (02:00:56) last pick:  2255.00 -37.00
\i (02:00:57) pick grid 2277.63 -51.74
\t (02:00:57) last pick:  2278.00 -52.00
\i (02:00:59) pick grid 2303.60 -51.31
\t (02:00:59) last pick:  2304.00 -51.00
\i (02:01:00) prepopup 2264.65 -36.16
\i (02:01:00) done 
\i (02:01:00) generaledit 
\i (02:01:01) zoom out 1 
\i (02:01:01) setwindow pcb
\i (02:01:01) zoom out 2265.95 -36.16
\i (02:01:01) trapsize 433
\i (02:01:01) zoom out 1 
\i (02:01:01) setwindow pcb
\i (02:01:01) zoom out 2265.94 -36.16
\i (02:01:01) trapsize 866
\i (02:01:01) zoom out 1 
\i (02:01:01) setwindow pcb
\i (02:01:01) zoom out 2265.95 -36.16
\i (02:01:01) trapsize 1731
\i (02:01:01) save 
\i (02:01:02) fillin yes 
\i (02:01:03) generaledit 
\i (02:01:03) zoom in 1 
\i (02:01:03) setwindow pcb
\i (02:01:03) zoom in 2231.32 -327.01
\i (02:01:03) trapsize 866
\i (02:01:03) zoom in 1 
\i (02:01:03) setwindow pcb
\i (02:01:03) zoom in 2229.59 -325.27
\i (02:01:03) trapsize 433
\i (02:01:03) zoom in 1 
\i (02:01:03) setwindow pcb
\i (02:01:03) zoom in 2228.73 -323.54
\i (02:01:03) trapsize 216
\i (02:01:03) slide 
\t (02:01:04) Pick element to slide.
\i (02:01:04) pick grid 2185.45 -308.82
\t (02:01:04) last pick:  2185.00 -309.00
\t (02:01:04) last pick:  2186.81 -310.19
\t (02:01:04) Waiting for the destination pick.
\i (02:01:05) pick grid 2309.23 -315.31
\t (02:01:05) last pick:  2309.00 -315.00
\t (02:01:05) No DRC errors detected.
\t (02:01:05) Pick another element to slide.
\i (02:01:06) roam start
\i (02:01:06) roam x -32
\i (02:01:06) roam y -112
\i (02:01:06) roam x -16
\i (02:01:06) roam y -64
\i (02:01:06) roam y -80
\i (02:01:06) roam end
\i (02:01:06) zoom out 1 
\i (02:01:06) setwindow pcb
\i (02:01:06) zoom out 2250.34 -207.12
\i (02:01:06) trapsize 433
\i (02:01:07) slide 
\t (02:01:07) Pick element to slide.
\i (02:01:07) pick grid 2199.26 -259.92
\t (02:01:07) last pick:  2199.00 -260.00
\t (02:01:07) last pick:  2195.67 -256.33
\t (02:01:07) Waiting for the destination pick.
\i (02:01:08) pick grid 2289.29 -282.43
\t (02:01:08) last pick:  2289.00 -282.00
\t (02:01:08) No DRC errors detected.
\t (02:01:08) Pick another element to slide.
\i (02:01:09) slide 
\t (02:01:09) Pick element to slide.
\i (02:01:09) pick grid 2187.15 -240.02
\t (02:01:09) last pick:  2187.00 -240.00
\t (02:01:09) last pick:  2184.06 -236.94
\t (02:01:09) Waiting for the destination pick.
\i (02:01:10) pick grid 2289.29 -245.21
\t (02:01:10) last pick:  2289.00 -245.00
\t (02:01:10) No DRC errors detected.
\t (02:01:10) Pick another element to slide.
\i (02:01:10) slide 
\t (02:01:10) Pick element to slide.
\i (02:01:11) pick grid 2170.70 -212.32
\t (02:01:11) last pick:  2171.00 -212.00
\t (02:01:11) last pick:  2170.69 -212.31
\t (02:01:11) Waiting for the destination pick.
\i (02:01:12) pick grid 2286.69 -213.18
\t (02:01:12) last pick:  2287.00 -213.00
\t (02:01:12) No DRC errors detected.
\t (02:01:12) Pick another element to slide.
\i (02:01:12) slide 
\t (02:01:12) Pick element to slide.
\i (02:01:13) pick grid 2167.24 -189.81
\t (02:01:13) last pick:  2167.00 -190.00
\t (02:01:13) last pick:  2167.72 -189.81
\t (02:01:13) Waiting for the destination pick.
\i (02:01:14) pick grid 2171.56 -189.81
\t (02:01:14) last pick:  2172.00 -190.00
\t (02:01:14) No DRC errors detected.
\t (02:01:14) Pick another element to slide.
\i (02:01:14) slide 
\t (02:01:15) Pick element to slide.
\i (02:01:15) pick grid 2161.18 -189.81
\t (02:01:15) last pick:  2161.00 -190.00
\t (02:01:15) last pick:  2160.18 -188.82
\t (02:01:15) Waiting for the destination pick.
\i (02:01:17) pick grid 2270.24 -194.14
\t (02:01:17) last pick:  2270.00 -194.00
\t (02:01:17) No DRC errors detected.
\t (02:01:17) Pick another element to slide.
\i (02:01:17) slide 
\t (02:01:17) Pick element to slide.
\i (02:01:17) pick grid 2154.25 -163.84
\t (02:01:17) last pick:  2154.00 -164.00
\t (02:01:17) last pick:  2152.70 -162.30
\t (02:01:17) Waiting for the destination pick.
\i (02:01:18) pick grid 2259.86 -175.09
\t (02:01:18) last pick:  2260.00 -175.00
\t (02:01:18) No DRC errors detected.
\t (02:01:18) Pick another element to slide.
\i (02:01:21) pick grid 2142.13 -137.87
\t (02:01:21) last pick:  2142.00 -138.00
\t (02:01:21) last pick:  2142.63 -138.37
\t (02:01:21) Waiting for the destination pick.
\i (02:01:23) pick grid 2246.87 -149.99
\t (02:01:23) last pick:  2247.00 -150.00
\t (02:01:23) No DRC errors detected.
\t (02:01:23) Pick another element to slide.
\i (02:01:24) roam start
\i (02:01:24) roam x 16
\i (02:01:24) roam y -80
\i (02:01:24) roam x 16
\i (02:01:24) roam y -64
\i (02:01:24) roam end
\i (02:01:24) prepopup 2235.63 -31.41
\i (02:01:25) done 
\i (02:01:25) generaledit 
\i (02:01:29) shape edit boundary 
\i (02:01:30) pick grid 2226.97 -125.76
\t (02:01:30) last pick:  2227.00 -126.00
\t (02:01:30) Pick the edit starting point on the shape boundary.
\i (02:01:30) zoom in 1 
\i (02:01:30) setwindow pcb
\i (02:01:30) zoom in 2226.10 -125.76
\i (02:01:30) trapsize 216
\i (02:01:30) zoom in 1 
\i (02:01:30) setwindow pcb
\i (02:01:30) zoom in 2223.07 -126.19
\i (02:01:30) trapsize 108
\i (02:01:31) pick grid 2189.96 -117.75
\t (02:01:31) last pick:  2190.00 -118.00
\t (02:01:31) Pick the next vertex or the closing point on the shape.
\i (02:01:32) pick grid 2195.80 -144.58
\t (02:01:32) last pick:  2196.00 -145.00
\t (02:01:32) Pick the next vertex or the closing point on the shape.
\i (02:01:33) roam start
\i (02:01:33) roam x 96
\i (02:01:33) roam y -48
\i (02:01:33) roam x 64
\i (02:01:33) roam y -32
\i (02:01:33) roam end
\i (02:01:34) pick grid 2301.41 -121.64
\t (02:01:34) last pick:  2301.00 -122.00
\t (02:01:34) Pick the next vertex or the closing point on the shape.
\i (02:01:35) pick grid 2315.48 -63.43
\t (02:01:35) last pick:  2315.00 -63.00
\t (02:01:35) Pick DONE or a start point on another shape or void boundary.
\i (02:01:36) prepopup 2256.62 -96.32
\i (02:01:36) done 
\i (02:01:36) generaledit 
\i (02:01:37) zoom out 1 
\i (02:01:37) setwindow pcb
\i (02:01:37) zoom out 2256.62 -96.32
\i (02:01:37) trapsize 216
\i (02:01:37) roam start
\i (02:01:37) roam x 16
\i (02:01:37) roam y -64
\i (02:01:37) roam end
\i (02:01:38) zoom out 1 
\i (02:01:38) setwindow pcb
\i (02:01:38) zoom out 2262.03 -86.80
\i (02:01:38) trapsize 433
\i (02:01:40) zoom in 1 
\i (02:01:40) setwindow pcb
\i (02:01:40) zoom in 2262.04 -86.80
\i (02:01:40) trapsize 216
\i (02:01:41) copy 
\t (02:01:42) Select the element(s) to copy.
\i (02:01:42) pick grid 2277.62 -54.77
\t (02:01:42) last pick:  2278.00 -55.00
\t (02:01:42) Pick user-pick origin.
\i (02:01:42) pick grid 2279.79 -53.04
\t (02:01:42) last pick:  2280.00 -53.00
\t (02:01:42) last pick:  2278.00 -52.00
\i (02:01:44) pick grid 2229.58 -123.59
\t (02:01:44) last pick:  2230.00 -124.00
\i (02:01:48) prepopup 2253.39 -107.58
\i (02:01:48) done 
\i (02:01:48) generaledit 
\i (02:01:49) slide 
\t (02:01:49) Pick element to slide.
\i (02:01:50) prepopup 2254.25 -128.35
\i (02:01:50) done 
\i (02:01:50) generaledit 
\i (02:01:50) zoom out 1 
\i (02:01:50) setwindow pcb
\i (02:01:50) zoom out 2252.52 -124.45
\i (02:01:50) trapsize 433
\i (02:01:51) zoom out 1 
\i (02:01:51) setwindow pcb
\i (02:01:51) zoom out 2252.52 -124.46
\i (02:01:51) trapsize 866
\i (02:01:51) save 
\i (02:01:52) fillin yes 
\i (02:01:52) generaledit 
\i (02:01:53) zoom in 1 
\i (02:01:53) setwindow pcb
\i (02:01:53) zoom in 2236.94 -37.90
\i (02:01:53) trapsize 433
\i (02:01:53) zoom in 1 
\i (02:01:53) setwindow pcb
\i (02:01:53) zoom in 2230.88 -34.44
\i (02:01:53) trapsize 216
\i (02:01:53) roam start
\i (02:01:53) roam x -64
\i (02:01:53) roam y -80
\i (02:01:53) roam x -32
\i (02:01:53) roam y -48
\i (02:01:53) roam end
\i (02:01:54) slide 
\t (02:01:54) Pick element to slide.
\i (02:01:54) pick grid 2165.51 2.79
\t (02:01:54) last pick:  2166.00 3.00
\t (02:01:54) last pick:  2165.51 2.00
\t (02:01:54) Waiting for the destination pick.
\i (02:01:55) pick grid 2172.00 11.01
\t (02:01:55) last pick:  2172.00 11.00
\t (02:01:55) No DRC errors detected.
\t (02:01:55) Pick another element to slide.
\i (02:01:55) pick grid 2163.78 -16.25
\t (02:01:55) last pick:  2164.00 -16.00
\t (02:01:55) last pick:  2163.78 -15.00
\t (02:01:55) Waiting for the destination pick.
\i (02:01:56) pick grid 2166.81 -9.33
\t (02:01:56) last pick:  2167.00 -9.00
\t (02:01:56) No DRC errors detected.
\t (02:01:56) Pick another element to slide.
\i (02:01:56) pick grid 2234.76 12.31
\t (02:01:56) last pick:  2235.00 12.00
\t (02:01:56) last pick:  2234.03 13.03
\t (02:01:56) Waiting for the destination pick.
\i (02:01:57) pick grid 2235.63 12.31
\t (02:01:57) last pick:  2236.00 12.00
\t (02:01:57) No DRC errors detected.
\t (02:01:57) Pick another element to slide.
\i (02:01:57) prepopup 2216.58 12.31
\i (02:01:58) done 
\i (02:01:58) generaledit 
\i (02:01:58) zoom out 1 
\i (02:01:58) setwindow pcb
\i (02:01:58) zoom out 2217.02 12.31
\i (02:01:58) trapsize 433
\i (02:01:58) save 
\i (02:01:59) fillin yes 
\i (02:01:59) generaledit 
\i (02:02:08) shape edit boundary 
\i (02:02:09) zoom in 1 
\i (02:02:09) setwindow pcb
\i (02:02:09) zoom in 2247.31 -106.27
\i (02:02:09) trapsize 216
\i (02:02:10) pick grid 2217.88 -22.31
\t (02:02:10) last pick:  2218.00 -22.00
\t (02:02:10) Pick the edit starting point on the shape boundary.
\i (02:02:10) zoom in 1 
\i (02:02:10) setwindow pcb
\i (02:02:10) zoom in 2212.69 -22.31
\i (02:02:10) trapsize 108
\i (02:02:10) zoom in 1 
\i (02:02:10) setwindow pcb
\i (02:02:10) zoom in 2212.48 -22.30
\i (02:02:10) trapsize 54
\i (02:02:10) zoom in 1 
\i (02:02:10) setwindow pcb
\i (02:02:10) zoom in 2212.48 -22.30
\i (02:02:10) trapsize 27
\i (02:02:10) zoom in 1 
\i (02:02:10) setwindow pcb
\i (02:02:10) zoom in 2212.48 -22.30
\i (02:02:10) trapsize 14
\i (02:02:10) zoom in 1 
\i (02:02:10) setwindow pcb
\i (02:02:10) zoom in 2212.48 -22.30
\i (02:02:10) trapsize 7
\i (02:02:10) zoom in 1 
\i (02:02:10) setwindow pcb
\i (02:02:10) zoom in 2212.48 -22.30
\i (02:02:10) trapsize 3
\i (02:02:11) zoom out 1 
\i (02:02:11) setwindow pcb
\i (02:02:11) zoom out 2212.38 -22.52
\i (02:02:11) trapsize 7
\i (02:02:11) zoom out 1 
\i (02:02:11) setwindow pcb
\i (02:02:11) zoom out 2212.37 -22.52
\i (02:02:11) trapsize 14
\i (02:02:11) zoom out 1 
\i (02:02:11) setwindow pcb
\i (02:02:11) zoom out 2210.13 -24.23
\i (02:02:11) trapsize 27
\i (02:02:13) pick grid 2190.12 -27.91
\t (02:02:13) last pick:  2190.00 -28.00
\t (02:02:13) Pick the next vertex or the closing point on the shape.
\i (02:02:14) pick grid 2224.58 -15.47
\t (02:02:14) last pick:  2225.00 -15.00
\t (02:02:14) Pick DONE or a start point on another shape or void boundary.
\i (02:02:15) prepopup 2208.95 -17.53
\i (02:02:16) done 
\i (02:02:16) generaledit 
\i (02:02:16) zoom out 1 
\i (02:02:16) setwindow pcb
\i (02:02:16) zoom out 2208.95 -17.53
\i (02:02:16) trapsize 54
\i (02:02:16) zoom out 1 
\i (02:02:16) setwindow pcb
\i (02:02:16) zoom out 2208.95 -17.52
\i (02:02:16) trapsize 108
\i (02:02:17) roam start
\i (02:02:17) roam x -16
\i (02:02:17) roam y -80
\i (02:02:17) roam end
\i (02:02:17) slide 
\t (02:02:17) Pick element to slide.
\i (02:02:17) pick grid 2192.35 -10.85
\t (02:02:17) last pick:  2192.00 -11.00
\t (02:02:17) last pick:  2192.35 -9.00
\t (02:02:17) Waiting for the destination pick.
\t (02:02:17) Start slide location has pre-existing DRC errors.
\i (02:02:18) pick grid 2195.38 -4.36
\t (02:02:18) last pick:  2195.00 -4.00
\t (02:02:18) No DRC errors detected.
\t (02:02:18) Pick another element to slide.
\i (02:02:18) zoom out 1 
\i (02:02:18) setwindow pcb
\i (02:02:18) zoom out 2195.60 -3.92
\i (02:02:18) trapsize 216
\i (02:02:19) save 
\i (02:02:20) fillin yes 
\i (02:02:21) generaledit 
\i (02:02:21) zoom out 1 
\i (02:02:21) setwindow pcb
\i (02:02:21) zoom out 2261.38 -43.74
\i (02:02:21) trapsize 433
\i (02:02:21) zoom out 1 
\i (02:02:21) setwindow pcb
\i (02:02:21) zoom out 2254.45 -43.75
\i (02:02:21) trapsize 866
\i (02:02:21) zoom out 1 
\i (02:02:21) setwindow pcb
\i (02:02:21) zoom out 2204.24 -24.70
\i (02:02:21) trapsize 1731
\i (02:02:22) roam start
\i (02:02:22) roam x -80
\i (02:02:22) roam y 80
\i (02:02:22) roam y 16
\i (02:02:22) roam x -16
\i (02:02:22) roam y 16
\i (02:02:22) roam end
\i (02:02:26) zoom in 1 
\i (02:02:26) setwindow pcb
\i (02:02:26) zoom in 1609.79 69.01
\i (02:02:26) trapsize 866
\i (02:02:26) zoom in 1 
\i (02:02:26) setwindow pcb
\i (02:02:26) zoom in 1609.79 69.01
\i (02:02:26) trapsize 433
\i (02:02:27) zoom in 1 
\i (02:02:27) setwindow pcb
\i (02:02:27) zoom in 1548.34 -23.61
\i (02:02:27) trapsize 216
\i (02:02:28) zoom out 1 
\i (02:02:28) setwindow pcb
\i (02:02:28) zoom out 1545.75 -23.61
\i (02:02:28) trapsize 433
\i (02:02:28) zoom out 1 
\i (02:02:28) setwindow pcb
\i (02:02:28) zoom out 1545.74 -23.61
\i (02:02:28) trapsize 866
\i (02:02:29) roam start
\i (02:02:29) roam x -32
\i (02:02:29) roam y 80
\i (02:02:29) roam end
\i (02:02:29) slide 
\t (02:02:30) Pick element to slide.
\i (02:02:30) pick grid 1410.70 -79.87
\t (02:02:30) last pick:  1411.00 -80.00
\t (02:02:30) last pick:  1416.00 -79.87
\t (02:02:30) Waiting for the destination pick.
\i (02:02:31) pick grid 1376.08 -76.41
\t (02:02:31) last pick:  1376.00 -76.00
\t (02:02:31) No DRC errors detected.
\t (02:02:31) Pick another element to slide.
\i (02:02:32) pick grid 1436.67 -55.64
\t (02:02:32) last pick:  1437.00 -56.00
\t (02:02:32) last pick:  1441.00 -55.64
\t (02:02:32) Waiting for the destination pick.
\i (02:02:33) pick grid 1402.05 -55.64
\t (02:02:33) last pick:  1402.00 -56.00
\t (02:02:33) No DRC errors detected.
\t (02:02:33) Pick another element to slide.
\i (02:02:33) pick grid 1467.83 -45.25
\t (02:02:33) last pick:  1468.00 -45.00
\t (02:02:33) last pick:  1469.00 -45.25
\t (02:02:33) Waiting for the destination pick.
\i (02:02:34) pick grid 1431.48 -45.25
\t (02:02:34) last pick:  1431.00 -45.00
\t (02:02:34) No DRC errors detected.
\t (02:02:34) Pick another element to slide.
\i (02:02:35) slide 
\t (02:02:35) Pick element to slide.
\i (02:02:35) pick grid 1535.35 -24.47
\t (02:02:35) last pick:  1535.00 -24.00
\t (02:02:35) last pick:  1534.00 -24.47
\t (02:02:35) Waiting for the destination pick.
\i (02:02:36) pick grid 1460.91 -27.94
\t (02:02:36) last pick:  1461.00 -28.00
\t (02:02:36) No DRC errors detected.
\t (02:02:36) Pick another element to slide.
\i (02:02:37) zoom in 1 
\i (02:02:37) setwindow pcb
\i (02:02:37) zoom in 1533.62 15.34
\i (02:02:37) trapsize 433
\i (02:02:37) slide 
\t (02:02:37) Pick element to slide.
\i (02:02:38) pick grid 1568.25 -46.11
\t (02:02:38) last pick:  1568.00 -46.00
\t (02:02:38) last pick:  1569.00 -38.00
\t (02:02:38) Waiting for the destination pick.
\i (02:02:39) pick grid 1510.25 -56.50
\t (02:02:39) last pick:  1510.00 -56.00
\t (02:02:39) No DRC errors detected.
\t (02:02:39) Pick another element to slide.
\i (02:02:40) slide 
\t (02:02:40) Pick element to slide.
\i (02:02:41) pick grid 1569.12 30.06
\t (02:02:41) last pick:  1569.00 30.00
\t (02:02:41) last pick:  1562.00 30.06
\t (02:02:41) Waiting for the destination pick.
\t (02:02:41) New cline would result in DRC error(s); retaining old cline.
\i (02:02:42) pick grid 1537.09 17.94
\t (02:02:42) last pick:  1537.00 18.00
\t (02:02:42) No DRC errors detected.
\t (02:02:42) Pick another element to slide.
\i (02:02:42) prepopup 1552.67 35.26
\i (02:02:42) done 
\i (02:02:43) generaledit 
\i (02:02:44) shape edit boundary 
\i (02:02:44) pick grid 1589.89 84.60
\t (02:02:44) last pick:  1590.00 85.00
\t (02:02:44) Pick the edit starting point on the shape boundary.
\i (02:02:45) zoom in 1 
\i (02:02:45) setwindow pcb
\i (02:02:45) zoom in 1578.64 85.46
\i (02:02:45) trapsize 216
\i (02:02:45) zoom in 1 
\i (02:02:45) setwindow pcb
\i (02:02:45) zoom in 1577.78 85.47
\i (02:02:45) trapsize 108
\i (02:02:46) pick grid 1575.83 102.78
\t (02:02:46) last pick:  1576.00 103.00
\t (02:02:46) Pick the next vertex or the closing point on the shape.
\i (02:02:47) pick grid 1550.30 35.48
\t (02:02:47) last pick:  1550.00 35.00
\t (02:02:47) Pick the next vertex or the closing point on the shape.
\i (02:02:48) pick grid 1561.12 -14.51
\t (02:02:48) last pick:  1561.00 -15.00
\t (02:02:48) Pick the next vertex or the closing point on the shape.
\i (02:02:49) roam start
\i (02:02:49) roam x 112
\i (02:02:49) roam y 32
\i (02:02:49) roam x 64
\i (02:02:49) roam end
\i (02:02:51) pick grid 1713.45 -10.85
\t (02:02:51) last pick:  1713.00 -11.00
\t (02:02:51) Pick DONE or a start point on another shape or void boundary.
\i (02:02:51) prepopup 1622.56 15.55
\i (02:02:51) done 
\i (02:02:52) generaledit 
\i (02:02:53) pick grid 1674.49 23.78
\t (02:02:53) last pick:  1674.00 24.00
\i (02:02:53) delete 
\i (02:02:56) setwindow form.find
\i (02:02:56) FORM find clines YES 
\i (02:02:56) setwindow pcb
\i (02:02:56) pick grid 1618.45 6.47
\t (02:02:56) last pick:  1618.00 6.00
\t (02:02:56) Connect Line "Vcc_5V0, Etch/Bottom"
\i (02:02:57) pick grid 1646.79 5.38
\t (02:02:57) last pick:  1647.00 5.00
\t (02:02:57) Connect Line "Vcc_5V0, Etch/Top"
\i (02:02:57) pick grid 1678.17 5.82
\t (02:02:57) last pick:  1678.00 6.00
\t (02:02:57) Connect Line "Vcc_5V0, Etch/Bottom"
\i (02:02:58) prepopup 1671.25 16.85
\i (02:02:58) done 
\i (02:02:58) generaledit 
\i (02:02:59) copy 
\t (02:02:59) Select the element(s) to copy.
\i (02:02:59) drag_start grid 1658.05 14.91
\i (02:03:00) drag_stop 1703.71 -4.35
\i (02:03:01) pick grid 1694.40 3.22
\t (02:03:01) last pick:  1694.00 3.00
\i (02:03:01) angle 90 
\t (02:03:01) last pick:  900.00 0.00
\i (02:03:02) pick grid 1571.70 36.11
\t (02:03:02) last pick:  1572.00 36.00
\i (02:03:03) zoom out 1 
\i (02:03:03) setwindow pcb
\i (02:03:03) zoom out 1630.78 37.19
\i (02:03:03) trapsize 216
\i (02:03:03) zoom out 1 
\i (02:03:03) setwindow pcb
\i (02:03:03) zoom out 1630.78 37.20
\i (02:03:03) trapsize 433
\i (02:03:04) prepopup 1606.55 57.11
\i (02:03:04) done 
\i (02:03:04) generaledit 
\i (02:03:05) zoom out 1 
\i (02:03:05) setwindow pcb
\i (02:03:05) zoom out 1606.55 57.11
\i (02:03:05) trapsize 866
\i (02:03:06) save 
\i (02:03:07) fillin yes 
\i (02:03:07) generaledit 
\i (02:03:08) zoom in 1 
\i (02:03:08) setwindow pcb
\i (02:03:08) zoom in 2267.87 -76.20
\i (02:03:08) trapsize 433
\i (02:03:09) zoom out 1 
\i (02:03:09) setwindow pcb
\i (02:03:09) zoom out 2216.80 -75.33
\i (02:03:09) trapsize 866
\i (02:04:55) zoom out 1 
\i (02:04:55) setwindow pcb
\i (02:04:55) zoom out 1178.06 511.56
\i (02:04:55) trapsize 1731
\i (02:04:55) roam start
\i (02:04:55) roam y 16
\i (02:04:55) roam end
\i (02:04:56) zoom out 1 
\i (02:04:56) setwindow pcb
\i (02:04:56) zoom out 1323.49 415.25
\i (02:04:56) trapsize 3462
\i (02:05:22) zoom in 1 
\i (02:05:22) setwindow pcb
\i (02:05:22) zoom in 1980.76 -810.46
\i (02:05:22) trapsize 1731
\i (02:05:22) zoom in 1 
\i (02:05:22) setwindow pcb
\i (02:05:22) zoom in 1980.76 -810.45
\i (02:05:22) trapsize 866
\i (02:05:22) zoom in 1 
\i (02:05:22) setwindow pcb
\i (02:05:22) zoom in 1980.76 -810.45
\i (02:05:22) trapsize 433
\i (02:05:23) zoom out 1 
\i (02:05:23) setwindow pcb
\i (02:05:23) zoom out 1980.76 -810.45
\i (02:05:23) trapsize 866
\i (02:05:24) zoom in 1 
\i (02:05:24) setwindow pcb
\i (02:05:24) zoom in 1918.44 -647.72
\i (02:05:24) trapsize 433
\i (02:05:26) pick grid 1864.77 -765.44
\t (02:05:26) last pick:  1865.00 -765.00
\i (02:05:26) slide 
\t (02:05:26) Pick element to slide.
\i (02:05:27) pick grid 1910.65 -716.96
\t (02:05:27) last pick:  1911.00 -717.00
\t (02:05:27) last pick:  1915.00 -716.96
\t (02:05:27) Waiting for the destination pick.
\i (02:05:28) pick grid 1910.65 -716.96
\t (02:05:28) last pick:  1911.00 -717.00
\t (02:05:28) No DRC errors detected.
\t (02:05:28) Pick another element to slide.
\i (02:05:28) prepopup 1881.22 -754.18
\i (02:05:28) done 
\i (02:05:28) generaledit 
\i (02:05:29) zoom out 1 
\i (02:05:29) setwindow pcb
\i (02:05:29) zoom out 1881.22 -754.18
\i (02:05:29) trapsize 866
\i (02:05:29) roam start
\i (02:05:29) roam x 16
\i (02:05:29) roam y 64
\i (02:05:29) roam end
\i (02:05:30) save 
\i (02:05:31) fillin yes 
\i (02:05:31) generaledit 
\i (02:05:31) zoom out 1 
\i (02:05:31) setwindow pcb
\i (02:05:31) zoom out 1962.96 -1064.94
\i (02:05:31) trapsize 1731
\i (02:05:32) zoom out 1 
\i (02:05:32) setwindow pcb
\i (02:05:32) zoom out 1959.50 -1044.16
\i (02:05:32) trapsize 3462
\i (02:06:15) zoom in 1 
\i (02:06:15) setwindow pcb
\i (02:06:15) zoom in 3185.68 -483.24
\i (02:06:15) trapsize 1731
\i (02:06:15) zoom in 1 
\i (02:06:15) setwindow pcb
\i (02:06:15) zoom in 3185.68 -483.24
\i (02:06:15) trapsize 866
\i (02:06:16) zoom in 1 
\i (02:06:16) setwindow pcb
\i (02:06:16) zoom in 3185.68 -483.24
\i (02:06:16) trapsize 433
\i (02:06:17) zoom out 1 
\i (02:06:17) setwindow pcb
\i (02:06:17) zoom out 3185.68 -483.24
\i (02:06:17) trapsize 866
\i (02:06:20) zoom out 1 
\i (02:06:20) setwindow pcb
\i (02:06:20) zoom out 3185.68 -483.24
\i (02:06:20) trapsize 1731
\i (02:06:28) xrefdes J1 
\i (02:06:28) xname_flush 
\i (02:06:28) trapsize 876
\i (02:06:57) xname_flush 
\i (02:07:01) xNet Vcc_5V0 
\i (02:07:01) xname_flush 
\i (02:07:01) trapsize 2424
\i (02:07:02) xNet Vcc_5V0 
\i (02:07:02) xname_flush 
\i (02:07:02) trapsize 2424
\i (02:07:06) xNet Vcc_5V0 
\i (02:07:06) xname_flush 
\i (02:07:06) trapsize 2424
\i (02:07:11) xNet Vcc_5V0 
\i (02:07:11) xname_flush 
\i (02:07:11) trapsize 2424
\i (02:07:14) xNet Vcc_5V0 
\i (02:07:14) xname_flush 
\i (02:07:14) trapsize 2424
\i (02:07:16) xNet Vcc_5V0 
\i (02:07:16) xname_flush 
\i (02:07:16) trapsize 2424
\i (02:07:18) xNet Vcc_5V0 
\i (02:07:18) xname_flush 
\i (02:07:18) trapsize 2424
\i (02:07:31) xNet Vcc_5V0 
\i (02:07:31) xname_flush 
\i (02:07:31) trapsize 2424
\i (02:07:32) xNet Vcc_5V0 
\i (02:07:32) xname_flush 
\i (02:07:32) trapsize 2424
\i (02:07:40) xNet Gnd 
\i (02:07:40) xname_flush 
\i (02:07:40) trapsize 2424
\i (02:07:44) xNet Gnd 
\i (02:07:44) xname_flush 
\i (02:07:44) trapsize 2424
\i (02:07:53) xrefdes Tp42 
\i (02:07:53) xname_flush 
\i (02:07:53) trapsize 189
\i (02:07:56) xNet Gnd 
\i (02:07:56) xname_flush 
\i (02:07:56) trapsize 2424
\i (02:07:58) xNet Gnd 
\i (02:07:58) xname_flush 
\i (02:07:58) trapsize 2424
\i (02:07:59) xNet Gnd 
\i (02:07:59) xname_flush 
\i (02:07:59) trapsize 2424
\i (02:08:01) xNet Gnd 
\i (02:08:01) xname_flush 
\i (02:08:01) trapsize 2424
\i (02:08:02) xNet Gnd 
\i (02:08:02) xname_flush 
\i (02:08:02) trapsize 2424
\i (02:08:03) xNet Gnd 
\i (02:08:03) xname_flush 
\i (02:08:03) trapsize 2424
\i (02:08:16) xNet Gnd 
\i (02:08:16) xname_flush 
\i (02:08:16) trapsize 2424
\i (02:08:25) xNet Gnd 
\i (02:08:25) xname_flush 
\i (02:08:25) trapsize 2424
\i (02:08:28) xNet Gnd 
\i (02:08:28) xname_flush 
\i (02:08:28) trapsize 2424
\i (02:08:51) xname_flush 
\i (02:09:54) netin 
\i (02:09:55) setwindow form.niparams
\i (02:09:55) FORM niparams import  
\t (02:09:55) Starting Cadence Logic Import...
\w (02:09:57) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (02:09:57) Opening existing design...
\i (02:09:57) setwindow pcb
\i (02:09:57) trapsize 2424
\i (02:09:58) generaledit 
\i (02:10:02) setwindow text
\i (02:10:02) close
\i (02:10:03) zoom in 1 
\i (02:10:03) setwindow pcb
\i (02:10:03) zoom in 2188.29 -7.59
\i (02:10:03) trapsize 1212
\i (02:10:03) zoom in 1 
\i (02:10:03) setwindow pcb
\i (02:10:03) zoom in 2188.29 -7.58
\i (02:10:03) trapsize 606
\i (02:10:03) zoom in 1 
\i (02:10:03) setwindow pcb
\i (02:10:03) zoom in 2187.08 -7.58
\i (02:10:03) trapsize 303
\i (02:10:04) zoom out 1 
\i (02:10:04) setwindow pcb
\i (02:10:04) zoom out 2170.12 -50.60
\i (02:10:04) trapsize 606
\i (02:10:16) opencd F:/cadence/mylib/package/BTB-40P-0P8MM-MALE.dra 
\e (02:10:16) Do you want to save the changes you made to F:/PCB_PROJECT/386_Dram_board/PCB/DRAM_BOARD.brd?
\i (02:10:18) fillin yes 
\t (02:10:18) Opening existing design...
\i (02:10:18) trapsize 2500
\i (02:10:18) trapsize 2571
\i (02:10:18) trapsize 2500
\i (02:10:18) trapsize 2500
\t (02:10:18)     Journal end - Thu Dec 30 21:35:56 2021
