TimeQuest Timing Analyzer report for FPGA_MAIN_MODULE
Mon Sep 18 21:54:41 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK_50MHZ'
 13. Slow Model Hold: 'CLK_50MHZ'
 14. Slow Model Minimum Pulse Width: 'CLK_50MHZ'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLK_50MHZ'
 27. Fast Model Hold: 'CLK_50MHZ'
 28. Fast Model Minimum Pulse Width: 'CLK_50MHZ'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Multicorner Timing Analysis Summary
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Progagation Delay
 41. Minimum Progagation Delay
 42. Setup Transfers
 43. Hold Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; FPGA_MAIN_MODULE                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------+
; SDC File List                                            ;
+----------------------+--------+--------------------------+
; SDC File Path        ; Status ; Read at                  ;
+----------------------+--------+--------------------------+
; FPGA_MAIN_MODULE.sdc ; OK     ; Mon Sep 18 21:54:39 2017 ;
+----------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; CLK_50MHZ  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHZ } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 82.24 MHz ; 82.24 MHz       ; CLK_50MHZ  ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50MHZ ; 7.841 ; 0.000         ;
+-----------+-------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50MHZ ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+-------+--------------------+
; Clock     ; Slack ; End Point TNS      ;
+-----------+-------+--------------------+
; CLK_50MHZ ; 8.758 ; 0.000              ;
+-----------+-------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50MHZ'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.841 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_DATA_COUNTER[4]                              ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_OUT_FRAME[3]     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.005      ; 12.204     ;
; 7.895 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.146     ;
; 7.895 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.146     ;
; 7.895 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.146     ;
; 7.895 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[115][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.146     ;
; 7.895 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[117][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.146     ;
; 7.895 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[113][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.146     ;
; 7.906 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 12.138     ;
; 7.906 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 12.138     ;
; 7.906 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 12.138     ;
; 7.906 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 12.138     ;
; 7.906 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 12.138     ;
; 7.906 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 12.138     ;
; 7.913 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[71][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 12.131     ;
; 7.913 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[93][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 12.131     ;
; 7.946 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[111][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.019      ; 12.113     ;
; 7.946 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[105][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.019      ; 12.113     ;
; 7.946 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[109][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.019      ; 12.113     ;
; 7.946 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.019      ; 12.113     ;
; 7.946 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.019      ; 12.113     ;
; 7.946 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[103][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.019      ; 12.113     ;
; 8.036 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_DATA_COUNTER[3]                              ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_OUT_FRAME[3]     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.005      ; 12.009     ;
; 8.258 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[75][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.786     ;
; 8.258 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[79][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.786     ;
; 8.258 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[77][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.786     ;
; 8.258 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[73][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.786     ;
; 8.258 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[69][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.786     ;
; 8.258 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.786     ;
; 8.258 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[67][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.786     ;
; 8.272 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.758     ;
; 8.272 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.758     ;
; 8.272 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.758     ;
; 8.272 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[49][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.758     ;
; 8.272 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.758     ;
; 8.272 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.758     ;
; 8.275 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.755     ;
; 8.275 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.755     ;
; 8.275 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.755     ;
; 8.275 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.755     ;
; 8.275 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.755     ;
; 8.275 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.755     ;
; 8.275 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.755     ;
; 8.275 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 11.755     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[77][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.759     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[75][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.759     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[73][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.759     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[91][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.759     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[95][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.759     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[89][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 11.759     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][1] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.010      ; 11.765     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.010      ; 11.765     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.010      ; 11.765     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[103][1] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.010      ; 11.765     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[75][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.010      ; 11.765     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[73][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.010      ; 11.765     ;
; 8.285 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[113][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.010      ; 11.765     ;
; 8.298 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[123][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.011     ; 11.731     ;
; 8.298 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[107][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.011     ; 11.731     ;
; 8.298 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.011     ; 11.731     ;
; 8.298 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[109][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.011     ; 11.731     ;
; 8.298 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[125][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.011     ; 11.731     ;
; 8.298 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[117][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.011     ; 11.731     ;
; 8.298 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.011     ; 11.731     ;
; 8.315 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 11.727     ;
; 8.315 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 11.727     ;
; 8.315 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 11.727     ;
; 8.315 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[103][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 11.727     ;
; 8.318 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 11.733     ;
; 8.318 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 11.733     ;
; 8.318 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 11.733     ;
; 8.318 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 11.733     ;
; 8.318 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 11.733     ;
; 8.318 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 11.733     ;
; 8.318 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 11.733     ;
; 8.319 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.008      ; 11.729     ;
; 8.319 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.008      ; 11.729     ;
; 8.319 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.008      ; 11.729     ;
; 8.319 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.008      ; 11.729     ;
; 8.320 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 11.705     ;
; 8.320 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 11.705     ;
; 8.320 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 11.705     ;
; 8.320 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 11.705     ;
; 8.320 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][6] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 11.705     ;
; 8.320 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 11.705     ;
; 8.320 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 11.705     ;
; 8.331 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 11.709     ;
; 8.331 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 11.709     ;
; 8.331 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 11.709     ;
; 8.331 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 11.709     ;
; 8.331 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[71][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 11.709     ;
; 8.331 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[67][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 11.709     ;
; 8.331 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 11.709     ;
; 8.335 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 11.706     ;
; 8.335 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 11.706     ;
; 8.335 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[93][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 11.706     ;
; 8.335 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[77][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 11.706     ;
; 8.335 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[85][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 11.706     ;
; 8.335 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[69][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 11.706     ;
; 8.336 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[107][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.018      ; 11.722     ;
; 8.336 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.018      ; 11.722     ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50MHZ'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; BRD_STATUS_LED_WORD[0]                                                                      ; BRD_STATUS_LED_WORD[0]                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE      ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE            ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.IDLE                                       ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.IDLE                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_TX_ACTIVE                                             ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_TX_ACTIVE                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.START_RESPONSE                             ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.START_RESPONSE                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.SHIELD_STATUS_DATA                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.SHIELD_STATUS_DATA                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.IDLE                                          ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.IDLE                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE      ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_SHIELD                            ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_SHIELD                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE            ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_3                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_3                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_1                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_1                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_4                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_4                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[0]                                      ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[0]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[1]                                      ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[1]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50MHZ'                                                                                                               ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[0]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[0]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[10]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[10]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[11]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[11]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[12]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[12]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[13]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[13]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[14]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[14]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[15]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[15]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[16]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[16]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[17]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[17]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[18]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[18]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[19]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[19]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[1]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[1]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[20]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[20]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[21]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[21]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[22]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[22]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[2]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[2]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[3]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[3]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[4]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[4]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[5]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[5]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[6]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[6]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[7]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[7]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[8]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[8]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[9]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[9]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[0]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[0]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[1]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[1]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[2]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[2]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[3]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[3]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[4]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[4]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[5]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[5]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[0] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[0] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[1] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[1] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[2] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[2] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_1_AR_D8   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_1_AR_D8   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_2_AR_D12  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_2_AR_D12  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_3_AR_D13  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_3_AR_D13  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[0] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[0] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[1] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[1] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[2] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[2] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_1_AR_D8   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_1_AR_D8   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_2_AR_D12  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_2_AR_D12  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_3_AR_D13  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_3_AR_D13  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_3_AR_D7_FF ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; 5.849  ; 5.849  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; 5.425  ; 5.425  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; 4.993  ; 4.993  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; 4.835  ; 4.835  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; 5.036  ; 5.036  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; 5.364  ; 5.364  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; 0.282  ; 0.282  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; 4.368  ; 4.368  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; 1.045  ; 1.045  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; 4.897  ; 4.897  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; 5.082  ; 5.082  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; 5.086  ; 5.086  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; 4.921  ; 4.921  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; 5.637  ; 5.637  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; 4.882  ; 4.882  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; 5.041  ; 5.041  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; 4.994  ; 4.994  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; 4.731  ; 4.731  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; 5.417  ; 5.417  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; 5.591  ; 5.591  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; 5.499  ; 5.499  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; 4.556  ; 4.556  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; 0.637  ; 0.637  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; 5.225  ; 5.225  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; 4.654  ; 4.654  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; 5.084  ; 5.084  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; 0.547  ; 0.547  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; 5.612  ; 5.612  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.133  ; 0.133  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; 5.005  ; 5.005  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; 5.187  ; 5.187  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; 4.942  ; 4.942  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; 0.471  ; 0.471  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; 5.121  ; 5.121  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; 4.934  ; 4.934  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; 5.825  ; 5.825  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.221  ; 0.221  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; 5.252  ; 5.252  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; 5.225  ; 5.225  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; 5.082  ; 5.082  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; 5.055  ; 5.055  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; 5.603  ; 5.603  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; 5.761  ; 5.761  ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; 5.384  ; 5.384  ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; 5.765  ; 5.765  ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; 11.366 ; 11.366 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; -5.158 ; -5.158 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; -5.156 ; -5.156 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; -4.479 ; -4.479 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; -4.562 ; -4.562 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; -4.470 ; -4.470 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; -4.846 ; -4.846 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; -0.010 ; -0.010 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; -4.101 ; -4.101 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; -0.747 ; -0.747 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; -4.630 ; -4.630 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; -4.513 ; -4.513 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; -4.819 ; -4.819 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; -4.653 ; -4.653 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; -5.332 ; -5.332 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; -4.615 ; -4.615 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; -4.775 ; -4.775 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; -4.728 ; -4.728 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; -4.465 ; -4.465 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; -5.151 ; -5.151 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; -5.325 ; -5.325 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; -5.233 ; -5.233 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; -4.290 ; -4.290 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; -0.371 ; -0.371 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; -4.959 ; -4.959 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; -4.388 ; -4.388 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; -4.818 ; -4.818 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; -0.281 ; -0.281 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; -5.346 ; -5.346 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.133  ; 0.133  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; -4.739 ; -4.739 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; -4.921 ; -4.921 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; -4.676 ; -4.676 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; -0.205 ; -0.205 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; -4.855 ; -4.855 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; -4.668 ; -4.668 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; -5.559 ; -5.559 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.045  ; 0.045  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; -4.986 ; -4.986 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; -4.959 ; -4.959 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; -4.812 ; -4.812 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; -4.782 ; -4.782 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; -5.331 ; -5.331 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; -5.406 ; -5.406 ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; -5.111 ; -5.111 ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; -5.198 ; -5.198 ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; -4.766 ; -4.766 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 8.583  ; 8.583  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 8.660  ; 8.660  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 8.110  ; 8.110  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 8.773  ; 8.773  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 7.518  ; 7.518  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 7.312  ; 7.312  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 7.971  ; 7.971  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 7.654  ; 7.654  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 7.880  ; 7.880  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 7.900  ; 7.900  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 8.048  ; 8.048  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 8.664  ; 8.664  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 8.466  ; 8.466  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 10.268 ; 10.268 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 9.700  ; 9.700  ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 8.861  ; 8.861  ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 8.619  ; 8.619  ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 8.611  ; 8.611  ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 7.199  ; 7.199  ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 7.223  ; 7.223  ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 7.550  ; 7.550  ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 7.234  ; 7.234  ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 7.628  ; 7.628  ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 7.602  ; 7.602  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 7.258  ; 7.258  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 9.412  ; 9.412  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 8.756  ; 8.756  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 7.932  ; 7.932  ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 7.270  ; 7.270  ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 8.895  ; 8.895  ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 8.583  ; 8.583  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 8.660  ; 8.660  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 8.110  ; 8.110  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 8.773  ; 8.773  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 7.518  ; 7.518  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 7.312  ; 7.312  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 7.971  ; 7.971  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 7.654  ; 7.654  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 7.880  ; 7.880  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 7.900  ; 7.900  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 8.048  ; 8.048  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 8.664  ; 8.664  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 8.466  ; 8.466  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 10.268 ; 10.268 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 9.700  ; 9.700  ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 8.861  ; 8.861  ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 8.619  ; 8.619  ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 8.611  ; 8.611  ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 7.199  ; 7.199  ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 7.223  ; 7.223  ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 7.550  ; 7.550  ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 7.234  ; 7.234  ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 7.628  ; 7.628  ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 7.602  ; 7.602  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 7.258  ; 7.258  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 9.412  ; 9.412  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 8.756  ; 8.756  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 7.932  ; 7.932  ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 7.270  ; 7.270  ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 8.895  ; 8.895  ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; nRESET     ; nRESET_AR1  ; 10.527 ;    ;    ; 10.527 ;
; nRESET     ; nRESET_AR2  ; 11.132 ;    ;    ; 11.132 ;
; nRESET     ; nRESET_AR3  ; 12.272 ;    ;    ; 12.272 ;
; nRESET     ; nRESET_AR4  ; 12.400 ;    ;    ; 12.400 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; nRESET     ; nRESET_AR1  ; 10.527 ;    ;    ; 10.527 ;
; nRESET     ; nRESET_AR2  ; 11.132 ;    ;    ; 11.132 ;
; nRESET     ; nRESET_AR3  ; 12.272 ;    ;    ; 12.272 ;
; nRESET     ; nRESET_AR4  ; 12.400 ;    ;    ; 12.400 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK_50MHZ ; 15.890 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50MHZ ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+-------+--------------------+
; Clock     ; Slack ; End Point TNS      ;
+-----------+-------+--------------------+
; CLK_50MHZ ; 9.000 ; 0.000              ;
+-----------+-------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50MHZ'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.890 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.141      ;
; 15.890 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.141      ;
; 15.890 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.141      ;
; 15.890 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[115][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.141      ;
; 15.890 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[117][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.141      ;
; 15.890 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[113][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.141      ;
; 15.903 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.133      ;
; 15.903 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.133      ;
; 15.903 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.133      ;
; 15.903 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.133      ;
; 15.903 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.133      ;
; 15.903 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.133      ;
; 15.907 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[71][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.129      ;
; 15.907 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[93][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.129      ;
; 15.934 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[111][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 4.114      ;
; 15.934 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[105][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 4.114      ;
; 15.934 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[109][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 4.114      ;
; 15.934 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 4.114      ;
; 15.934 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 4.114      ;
; 15.934 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[103][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 4.114      ;
; 15.998 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[75][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.036      ;
; 15.998 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[79][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.036      ;
; 15.998 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[77][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.036      ;
; 15.998 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[73][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.036      ;
; 15.998 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[69][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.036      ;
; 15.998 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.036      ;
; 15.998 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[67][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.036      ;
; 16.003 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 4.016      ;
; 16.003 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 4.016      ;
; 16.003 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 4.016      ;
; 16.003 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[49][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 4.016      ;
; 16.003 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 4.016      ;
; 16.003 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 4.016      ;
; 16.004 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 4.016      ;
; 16.004 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 4.016      ;
; 16.004 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 4.016      ;
; 16.004 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 4.016      ;
; 16.004 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 4.016      ;
; 16.004 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 4.016      ;
; 16.004 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 4.016      ;
; 16.004 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 4.016      ;
; 16.015 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[77][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.019      ;
; 16.015 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[75][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.019      ;
; 16.015 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[73][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.019      ;
; 16.015 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[91][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.019      ;
; 16.015 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[95][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.019      ;
; 16.015 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[89][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.002      ; 4.019      ;
; 16.021 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][1] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 4.018      ;
; 16.021 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 4.018      ;
; 16.021 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 4.018      ;
; 16.021 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[103][1] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 4.018      ;
; 16.021 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[75][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 4.018      ;
; 16.021 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[73][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 4.018      ;
; 16.021 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[113][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 4.018      ;
; 16.024 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[123][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 3.995      ;
; 16.024 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[107][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 3.995      ;
; 16.024 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 3.995      ;
; 16.024 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[109][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 3.995      ;
; 16.024 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[125][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 3.995      ;
; 16.024 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[117][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 3.995      ;
; 16.024 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.013     ; 3.995      ;
; 16.032 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 3.998      ;
; 16.032 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 3.998      ;
; 16.032 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 3.998      ;
; 16.032 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[103][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 3.998      ;
; 16.040 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 3.996      ;
; 16.040 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 3.996      ;
; 16.040 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 3.996      ;
; 16.040 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 3.996      ;
; 16.041 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 4.000      ;
; 16.041 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 4.000      ;
; 16.041 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 4.000      ;
; 16.041 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 4.000      ;
; 16.041 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 4.000      ;
; 16.041 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 4.000      ;
; 16.041 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 4.000      ;
; 16.042 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.016     ; 3.974      ;
; 16.042 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.016     ; 3.974      ;
; 16.042 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.016     ; 3.974      ;
; 16.042 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.016     ; 3.974      ;
; 16.042 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][6] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.016     ; 3.974      ;
; 16.042 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.016     ; 3.974      ;
; 16.042 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.016     ; 3.974      ;
; 16.057 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.974      ;
; 16.057 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.974      ;
; 16.057 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.974      ;
; 16.057 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.974      ;
; 16.057 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[71][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.974      ;
; 16.057 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[67][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.974      ;
; 16.057 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.974      ;
; 16.058 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.973      ;
; 16.058 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.973      ;
; 16.058 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[93][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.973      ;
; 16.058 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[77][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.973      ;
; 16.058 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[85][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.973      ;
; 16.058 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[69][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 3.973      ;
; 16.060 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[107][4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 3.988      ;
; 16.060 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 3.988      ;
; 16.061 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 3.971      ;
; 16.061 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][6]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 3.971      ;
+--------+------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50MHZ'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; BRD_STATUS_LED_WORD[0]                                                                      ; BRD_STATUS_LED_WORD[0]                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE      ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE            ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.IDLE                                       ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.IDLE                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_TX_ACTIVE                                             ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_TX_ACTIVE                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.START_RESPONSE                             ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.START_RESPONSE                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.SHIELD_STATUS_DATA                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.SHIELD_STATUS_DATA                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.IDLE                                          ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.IDLE                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE      ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_SHIELD                            ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_SHIELD                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE            ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_3                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_3                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_1                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_1                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_4                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_4                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[0]                                      ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[0]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[1]                                      ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[1]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50MHZ'                                                                                                               ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[0]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[0]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[10]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[10]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[11]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[11]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[12]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[12]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[13]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[13]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[14]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[14]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[15]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[15]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[16]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[16]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[17]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[17]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[18]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[18]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[19]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[19]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[1]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[1]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[20]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[20]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[21]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[21]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[22]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[22]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[2]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[2]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[3]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[3]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[4]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[4]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[5]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[5]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[6]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[6]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[7]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[7]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[8]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[8]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[9]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[9]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[0]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[0]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[1]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[1]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[2]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[2]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[3]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[3]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[4]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[4]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[5]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[5]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_1_AR_D8   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_1_AR_D8   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_2_AR_D12  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_2_AR_D12  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_3_AR_D13  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_3_AR_D13  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_1_AR_D8   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_1_AR_D8   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_2_AR_D12  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_2_AR_D12  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_3_AR_D13  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_3_AR_D13  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_3_AR_D7_FF ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; 2.591  ; 2.591  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; 2.434  ; 2.434  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; 2.185  ; 2.185  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; 2.204  ; 2.204  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; 2.188  ; 2.188  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; 2.316  ; 2.316  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; -0.256 ; -0.256 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; 2.027  ; 2.027  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; -0.041 ; -0.041 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; 2.217  ; 2.217  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; 2.230  ; 2.230  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; 2.279  ; 2.279  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; 2.169  ; 2.169  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; 2.435  ; 2.435  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; 2.218  ; 2.218  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; 2.257  ; 2.257  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; 2.325  ; 2.325  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; 2.141  ; 2.141  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; 2.467  ; 2.467  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; 2.514  ; 2.514  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; 2.447  ; 2.447  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; 2.062  ; 2.062  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; -0.138 ; -0.138 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; 2.349  ; 2.349  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; 2.137  ; 2.137  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; 2.259  ; 2.259  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; -0.193 ; -0.193 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; 2.438  ; 2.438  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; -0.317 ; -0.317 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; 2.232  ; 2.232  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; 2.354  ; 2.354  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; 2.233  ; 2.233  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; -0.183 ; -0.183 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; 2.295  ; 2.295  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; 2.283  ; 2.283  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; 2.525  ; 2.525  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; -0.247 ; -0.247 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; 2.323  ; 2.323  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; 2.357  ; 2.357  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; 2.249  ; 2.249  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; 2.375  ; 2.375  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; 2.503  ; 2.503  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; 2.496  ; 2.496  ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; 2.441  ; 2.441  ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; 2.478  ; 2.478  ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; 4.478  ; 4.478  ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; -2.353 ; -2.353 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; -2.288 ; -2.288 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; -2.023 ; -2.023 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; -2.062 ; -2.062 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; -1.984 ; -1.984 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; -2.121 ; -2.121 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; 0.399  ; 0.399  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; -1.882 ; -1.882 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; 0.168  ; 0.168  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; -2.070 ; -2.070 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; -2.021 ; -2.021 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; -2.158 ; -2.158 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; -2.047 ; -2.047 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; -2.310 ; -2.310 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; -2.072 ; -2.072 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; -2.137 ; -2.137 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; -2.205 ; -2.205 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; -2.021 ; -2.021 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; -2.347 ; -2.347 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; -2.394 ; -2.394 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; -2.327 ; -2.327 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; -1.942 ; -1.942 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; 0.258  ; 0.258  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; -2.229 ; -2.229 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; -2.017 ; -2.017 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; -2.139 ; -2.139 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; 0.313  ; 0.313  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; -2.318 ; -2.318 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.437  ; 0.437  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; -2.112 ; -2.112 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; -2.234 ; -2.234 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; -2.113 ; -2.113 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; 0.303  ; 0.303  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; -2.175 ; -2.175 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; -2.163 ; -2.163 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; -2.405 ; -2.405 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.367  ; 0.367  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; -2.203 ; -2.203 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; -2.237 ; -2.237 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; -2.103 ; -2.103 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; -2.231 ; -2.231 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; -2.359 ; -2.359 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; -2.364 ; -2.364 ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; -2.317 ; -2.317 ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; -2.272 ; -2.272 ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; -2.177 ; -2.177 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 3.931 ; 3.931 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 3.831 ; 3.831 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 3.741 ; 3.741 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 3.892 ; 3.892 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 3.456 ; 3.456 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 3.481 ; 3.481 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 3.624 ; 3.624 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 3.584 ; 3.584 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 3.575 ; 3.575 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 3.579 ; 3.579 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 3.700 ; 3.700 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 3.827 ; 3.827 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 3.856 ; 3.856 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 4.466 ; 4.466 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 4.221 ; 4.221 ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 3.931 ; 3.931 ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 3.879 ; 3.879 ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 3.877 ; 3.877 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 3.418 ; 3.418 ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 3.438 ; 3.438 ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 3.534 ; 3.534 ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 3.385 ; 3.385 ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 3.507 ; 3.507 ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 3.496 ; 3.496 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 3.455 ; 3.455 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 4.061 ; 4.061 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 3.997 ; 3.997 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 3.646 ; 3.646 ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 3.446 ; 3.446 ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 4.001 ; 4.001 ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 3.931 ; 3.931 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 3.831 ; 3.831 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 3.741 ; 3.741 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 3.892 ; 3.892 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 3.456 ; 3.456 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 3.481 ; 3.481 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 3.624 ; 3.624 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 3.584 ; 3.584 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 3.575 ; 3.575 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 3.579 ; 3.579 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 3.700 ; 3.700 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 3.827 ; 3.827 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 3.856 ; 3.856 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 4.466 ; 4.466 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 4.221 ; 4.221 ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 3.931 ; 3.931 ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 3.879 ; 3.879 ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 3.877 ; 3.877 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 3.418 ; 3.418 ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 3.438 ; 3.438 ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 3.534 ; 3.534 ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 3.385 ; 3.385 ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 3.507 ; 3.507 ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 3.496 ; 3.496 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 3.455 ; 3.455 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 4.061 ; 4.061 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 3.997 ; 3.997 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 3.646 ; 3.646 ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 3.446 ; 3.446 ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 4.001 ; 4.001 ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; nRESET     ; nRESET_AR1  ; 5.141 ;    ;    ; 5.141 ;
; nRESET     ; nRESET_AR2  ; 5.399 ;    ;    ; 5.399 ;
; nRESET     ; nRESET_AR3  ; 5.735 ;    ;    ; 5.735 ;
; nRESET     ; nRESET_AR4  ; 5.816 ;    ;    ; 5.816 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; nRESET     ; nRESET_AR1  ; 5.141 ;    ;    ; 5.141 ;
; nRESET     ; nRESET_AR2  ; 5.399 ;    ;    ; 5.399 ;
; nRESET     ; nRESET_AR3  ; 5.735 ;    ;    ; 5.735 ;
; nRESET     ; nRESET_AR4  ; 5.816 ;    ;    ; 5.816 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 7.841 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  CLK_50MHZ       ; 7.841 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50MHZ       ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; 5.849  ; 5.849  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; 5.425  ; 5.425  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; 4.993  ; 4.993  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; 4.835  ; 4.835  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; 5.036  ; 5.036  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; 5.364  ; 5.364  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; 0.282  ; 0.282  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; 4.368  ; 4.368  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; 1.045  ; 1.045  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; 4.897  ; 4.897  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; 5.082  ; 5.082  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; 5.086  ; 5.086  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; 4.921  ; 4.921  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; 5.637  ; 5.637  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; 4.882  ; 4.882  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; 5.041  ; 5.041  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; 4.994  ; 4.994  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; 4.731  ; 4.731  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; 5.417  ; 5.417  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; 5.591  ; 5.591  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; 5.499  ; 5.499  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; 4.556  ; 4.556  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; 0.637  ; 0.637  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; 5.225  ; 5.225  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; 4.654  ; 4.654  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; 5.084  ; 5.084  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; 0.547  ; 0.547  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; 5.612  ; 5.612  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.133  ; 0.133  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; 5.005  ; 5.005  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; 5.187  ; 5.187  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; 4.942  ; 4.942  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; 0.471  ; 0.471  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; 5.121  ; 5.121  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; 4.934  ; 4.934  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; 5.825  ; 5.825  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.221  ; 0.221  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; 5.252  ; 5.252  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; 5.225  ; 5.225  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; 5.082  ; 5.082  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; 5.055  ; 5.055  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; 5.603  ; 5.603  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; 5.761  ; 5.761  ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; 5.384  ; 5.384  ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; 5.765  ; 5.765  ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; 11.366 ; 11.366 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; -2.353 ; -2.353 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; -2.288 ; -2.288 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; -2.023 ; -2.023 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; -2.062 ; -2.062 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; -1.984 ; -1.984 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; -2.121 ; -2.121 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; 0.399  ; 0.399  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; -1.882 ; -1.882 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; 0.168  ; 0.168  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; -2.070 ; -2.070 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; -2.021 ; -2.021 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; -2.158 ; -2.158 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; -2.047 ; -2.047 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; -2.310 ; -2.310 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; -2.072 ; -2.072 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; -2.137 ; -2.137 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; -2.205 ; -2.205 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; -2.021 ; -2.021 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; -2.347 ; -2.347 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; -2.394 ; -2.394 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; -2.327 ; -2.327 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; -1.942 ; -1.942 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; 0.258  ; 0.258  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; -2.229 ; -2.229 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; -2.017 ; -2.017 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; -2.139 ; -2.139 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; 0.313  ; 0.313  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; -2.318 ; -2.318 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.437  ; 0.437  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; -2.112 ; -2.112 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; -2.234 ; -2.234 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; -2.113 ; -2.113 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; 0.303  ; 0.303  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; -2.175 ; -2.175 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; -2.163 ; -2.163 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; -2.405 ; -2.405 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.367  ; 0.367  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; -2.203 ; -2.203 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; -2.237 ; -2.237 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; -2.103 ; -2.103 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; -2.231 ; -2.231 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; -2.359 ; -2.359 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; -2.364 ; -2.364 ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; -2.317 ; -2.317 ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; -2.272 ; -2.272 ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; -2.177 ; -2.177 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 8.583  ; 8.583  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 8.660  ; 8.660  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 8.110  ; 8.110  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 8.773  ; 8.773  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 7.518  ; 7.518  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 7.312  ; 7.312  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 7.971  ; 7.971  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 7.654  ; 7.654  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 7.880  ; 7.880  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 7.900  ; 7.900  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 8.048  ; 8.048  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 8.664  ; 8.664  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 8.466  ; 8.466  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 10.268 ; 10.268 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 9.700  ; 9.700  ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 8.861  ; 8.861  ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 8.619  ; 8.619  ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 8.611  ; 8.611  ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 7.199  ; 7.199  ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 7.223  ; 7.223  ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 7.550  ; 7.550  ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 7.234  ; 7.234  ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 7.628  ; 7.628  ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 7.602  ; 7.602  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 7.258  ; 7.258  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 9.412  ; 9.412  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 8.756  ; 8.756  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 7.932  ; 7.932  ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 7.270  ; 7.270  ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 8.895  ; 8.895  ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 3.931 ; 3.931 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 3.831 ; 3.831 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 3.741 ; 3.741 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 3.892 ; 3.892 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 3.456 ; 3.456 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 3.481 ; 3.481 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 3.624 ; 3.624 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 3.584 ; 3.584 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 3.575 ; 3.575 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 3.579 ; 3.579 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 3.700 ; 3.700 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 3.827 ; 3.827 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 3.856 ; 3.856 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 4.466 ; 4.466 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 4.221 ; 4.221 ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 3.931 ; 3.931 ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 3.879 ; 3.879 ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 3.877 ; 3.877 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 3.418 ; 3.418 ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 3.438 ; 3.438 ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 3.534 ; 3.534 ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 3.385 ; 3.385 ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 3.507 ; 3.507 ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 3.496 ; 3.496 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 3.455 ; 3.455 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 4.061 ; 4.061 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 3.997 ; 3.997 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 3.646 ; 3.646 ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 3.446 ; 3.446 ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 4.001 ; 4.001 ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; nRESET     ; nRESET_AR1  ; 10.527 ;    ;    ; 10.527 ;
; nRESET     ; nRESET_AR2  ; 11.132 ;    ;    ; 11.132 ;
; nRESET     ; nRESET_AR3  ; 12.272 ;    ;    ; 12.272 ;
; nRESET     ; nRESET_AR4  ; 12.400 ;    ;    ; 12.400 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; nRESET     ; nRESET_AR1  ; 5.141 ;    ;    ; 5.141 ;
; nRESET     ; nRESET_AR2  ; 5.399 ;    ;    ; 5.399 ;
; nRESET     ; nRESET_AR3  ; 5.735 ;    ;    ; 5.735 ;
; nRESET     ; nRESET_AR4  ; 5.816 ;    ;    ; 5.816 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50MHZ  ; CLK_50MHZ ; 25962    ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50MHZ  ; CLK_50MHZ ; 25962    ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 2096  ; 2096 ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Sep 18 21:54:37 2017
Info: Command: quartus_sta FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'FPGA_MAIN_MODULE.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 7.841
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.841         0.000 CLK_50MHZ 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK_50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.758         0.000 CLK_50MHZ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 15.890
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.890         0.000 CLK_50MHZ 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK_50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLK_50MHZ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 437 megabytes
    Info: Processing ended: Mon Sep 18 21:54:41 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


