
GreenhouseSystem.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800100  000015f0  00001684  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000015f0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000051  00800120  00800120  000016a4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000016a4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000016d4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002a0  00000000  00000000  00001714  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000028b8  00000000  00000000  000019b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000010c7  00000000  00000000  0000426c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001582  00000000  00000000  00005333  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000680  00000000  00000000  000068b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009f1  00000000  00000000  00006f38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001a7b  00000000  00000000  00007929  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000210  00000000  00000000  000093a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b1 00 	jmp	0x162	; 0x162 <__ctors_end>
       4:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
       8:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
       c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      10:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      14:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      18:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      1c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      20:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      24:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      28:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      2c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      30:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      34:	0c 94 55 03 	jmp	0x6aa	; 0x6aa <__vector_13>
      38:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      3c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      40:	0c 94 a1 03 	jmp	0x742	; 0x742 <__vector_16>
      44:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      48:	0c 94 38 02 	jmp	0x470	; 0x470 <__vector_18>
      4c:	0c 94 66 02 	jmp	0x4cc	; 0x4cc <__vector_19>
      50:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      54:	0c 94 d5 03 	jmp	0x7aa	; 0x7aa <__vector_21>
      58:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      5c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      60:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
      64:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	00 40       	sbci	r16, 0x00	; 0
      6a:	7a 10       	cpse	r7, r10
      6c:	f3 5a       	subi	r31, 0xA3	; 163
      6e:	00 a0       	ldd	r0, Z+32	; 0x20
      70:	72 4e       	sbci	r23, 0xE2	; 226
      72:	18 09       	sbc	r17, r8
      74:	00 10       	cpse	r0, r0
      76:	a5 d4       	rcall	.+2378   	; 0x9c2 <read_luminescence+0x50>
      78:	e8 00       	.word	0x00e8	; ????
      7a:	00 e8       	ldi	r16, 0x80	; 128
      7c:	76 48       	sbci	r23, 0x86	; 134
      7e:	17 00       	.word	0x0017	; ????
      80:	00 e4       	ldi	r16, 0x40	; 64
      82:	0b 54       	subi	r16, 0x4B	; 75
      84:	02 00       	.word	0x0002	; ????
      86:	00 ca       	rjmp	.-3072   	; 0xfffff488 <__eeprom_end+0xff7ef488>
      88:	9a 3b       	cpi	r25, 0xBA	; 186
      8a:	00 00       	nop
      8c:	00 e1       	ldi	r16, 0x10	; 16
      8e:	f5 05       	cpc	r31, r5
      90:	00 00       	nop
      92:	80 96       	adiw	r24, 0x20	; 32
      94:	98 00       	.word	0x0098	; ????
      96:	00 00       	nop
      98:	40 42       	sbci	r20, 0x20	; 32
      9a:	0f 00       	.word	0x000f	; ????
      9c:	00 00       	nop
      9e:	a0 86       	std	Z+8, r10	; 0x08
      a0:	01 00       	.word	0x0001	; ????
      a2:	00 00       	nop
      a4:	10 27       	eor	r17, r16
      a6:	00 00       	nop
      a8:	00 00       	nop
      aa:	e8 03       	fmulsu	r22, r16
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	64 00       	.word	0x0064	; ????
      b2:	00 00       	nop
      b4:	00 00       	nop
      b6:	0a 00       	.word	0x000a	; ????
      b8:	00 00       	nop
      ba:	00 00       	nop
      bc:	01 00       	.word	0x0001	; ????
      be:	00 00       	nop
      c0:	00 00       	nop
      c2:	2c 76       	andi	r18, 0x6C	; 108
      c4:	d8 88       	ldd	r13, Y+16	; 0x10
      c6:	dc 67       	ori	r29, 0x7C	; 124
      c8:	4f 08       	sbc	r4, r15
      ca:	23 df       	rcall	.-442    	; 0xffffff12 <__eeprom_end+0xff7eff12>
      cc:	c1 df       	rcall	.-126    	; 0x50 <__SREG__+0x11>
      ce:	ae 59       	subi	r26, 0x9E	; 158
      d0:	e1 b1       	in	r30, 0x01	; 1
      d2:	b7 96       	adiw	r30, 0x27	; 39
      d4:	e5 e3       	ldi	r30, 0x35	; 53
      d6:	e4 53       	subi	r30, 0x34	; 52
      d8:	c6 3a       	cpi	r28, 0xA6	; 166
      da:	e6 51       	subi	r30, 0x16	; 22
      dc:	99 76       	andi	r25, 0x69	; 105
      de:	96 e8       	ldi	r25, 0x86	; 134
      e0:	e6 c2       	rjmp	.+1484   	; 0x6ae <__vector_13+0x4>
      e2:	84 26       	eor	r8, r20
      e4:	eb 89       	ldd	r30, Y+19	; 0x13
      e6:	8c 9b       	sbis	0x11, 4	; 17
      e8:	62 ed       	ldi	r22, 0xD2	; 210
      ea:	40 7c       	andi	r20, 0xC0	; 192
      ec:	6f fc       	.word	0xfc6f	; ????
      ee:	ef bc       	out	0x2f, r14	; 47
      f0:	9c 9f       	mul	r25, r28
      f2:	40 f2       	brcs	.-112    	; 0x84 <__trampolines_end+0x1c>
      f4:	ba a5       	ldd	r27, Y+42	; 0x2a
      f6:	6f a5       	ldd	r22, Y+47	; 0x2f
      f8:	f4 90       	lpm	r15, Z
      fa:	05 5a       	subi	r16, 0xA5	; 165
      fc:	2a f7       	brpl	.-54     	; 0xc8 <__trampolines_end+0x60>
      fe:	5c 93       	st	X, r21
     100:	6b 6c       	ori	r22, 0xCB	; 203
     102:	f9 67       	ori	r31, 0x79	; 121
     104:	6d c1       	rjmp	.+730    	; 0x3e0 <twi_init+0xc>
     106:	1b fc       	.word	0xfc1b	; ????
     108:	e0 e4       	ldi	r30, 0x40	; 64
     10a:	0d 47       	sbci	r16, 0x7D	; 125
     10c:	fe f5       	brtc	.+126    	; 0x18c <.do_clear_bss_loop>
     10e:	20 e6       	ldi	r18, 0x60	; 96
     110:	b5 00       	.word	0x00b5	; ????
     112:	d0 ed       	ldi	r29, 0xD0	; 208
     114:	90 2e       	mov	r9, r16
     116:	03 00       	.word	0x0003	; ????
     118:	94 35       	cpi	r25, 0x54	; 84
     11a:	77 05       	cpc	r23, r7
     11c:	00 80       	ld	r0, Z
     11e:	84 1e       	adc	r8, r20
     120:	08 00       	.word	0x0008	; ????
     122:	00 20       	and	r0, r0
     124:	4e 0a       	sbc	r4, r30
     126:	00 00       	nop
     128:	00 c8       	rjmp	.-4096   	; 0xfffff12a <__eeprom_end+0xff7ef12a>
     12a:	0c 33       	cpi	r16, 0x3C	; 60
     12c:	33 33       	cpi	r19, 0x33	; 51
     12e:	33 0f       	add	r19, r19
     130:	98 6e       	ori	r25, 0xE8	; 232
     132:	12 83       	std	Z+2, r17	; 0x02
     134:	11 41       	sbci	r17, 0x11	; 17
     136:	ef 8d       	ldd	r30, Y+31	; 0x1f
     138:	21 14       	cp	r2, r1
     13a:	89 3b       	cpi	r24, 0xB9	; 185
     13c:	e6 55       	subi	r30, 0x56	; 86
     13e:	16 cf       	rjmp	.-468    	; 0xffffff6c <__eeprom_end+0xff7eff6c>
     140:	fe e6       	ldi	r31, 0x6E	; 110
     142:	db 18       	sub	r13, r11
     144:	d1 84       	ldd	r13, Z+9	; 0x09
     146:	4b 38       	cpi	r20, 0x8B	; 139
     148:	1b f7       	brvc	.-58     	; 0x110 <__trampolines_end+0xa8>
     14a:	7c 1d       	adc	r23, r12
     14c:	90 1d       	adc	r25, r0
     14e:	a4 bb       	out	0x14, r26	; 20
     150:	e4 24       	eor	r14, r4
     152:	20 32       	cpi	r18, 0x20	; 32
     154:	84 72       	andi	r24, 0x24	; 36
     156:	5e 22       	and	r5, r30
     158:	81 00       	.word	0x0081	; ????
     15a:	c9 f1       	breq	.+114    	; 0x1ce <GPIO_write_low+0x16>
     15c:	24 ec       	ldi	r18, 0xC4	; 196
     15e:	a1 e5       	ldi	r26, 0x51	; 81
     160:	3d 27       	eor	r19, r29

00000162 <__ctors_end>:
     162:	11 24       	eor	r1, r1
     164:	1f be       	out	0x3f, r1	; 63
     166:	cf ef       	ldi	r28, 0xFF	; 255
     168:	d8 e0       	ldi	r29, 0x08	; 8
     16a:	de bf       	out	0x3e, r29	; 62
     16c:	cd bf       	out	0x3d, r28	; 61

0000016e <__do_copy_data>:
     16e:	11 e0       	ldi	r17, 0x01	; 1
     170:	a0 e0       	ldi	r26, 0x00	; 0
     172:	b1 e0       	ldi	r27, 0x01	; 1
     174:	e0 ef       	ldi	r30, 0xF0	; 240
     176:	f5 e1       	ldi	r31, 0x15	; 21
     178:	02 c0       	rjmp	.+4      	; 0x17e <__do_copy_data+0x10>
     17a:	05 90       	lpm	r0, Z+
     17c:	0d 92       	st	X+, r0
     17e:	a0 32       	cpi	r26, 0x20	; 32
     180:	b1 07       	cpc	r27, r17
     182:	d9 f7       	brne	.-10     	; 0x17a <__do_copy_data+0xc>

00000184 <__do_clear_bss>:
     184:	21 e0       	ldi	r18, 0x01	; 1
     186:	a0 e2       	ldi	r26, 0x20	; 32
     188:	b1 e0       	ldi	r27, 0x01	; 1
     18a:	01 c0       	rjmp	.+2      	; 0x18e <.do_clear_bss_start>

0000018c <.do_clear_bss_loop>:
     18c:	1d 92       	st	X+, r1

0000018e <.do_clear_bss_start>:
     18e:	a1 37       	cpi	r26, 0x71	; 113
     190:	b2 07       	cpc	r27, r18
     192:	e1 f7       	brne	.-8      	; 0x18c <.do_clear_bss_loop>
     194:	0e 94 22 03 	call	0x644	; 0x644 <main>
     198:	0c 94 f6 0a 	jmp	0x15ec	; 0x15ec <_exit>

0000019c <__bad_interrupt>:
     19c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a0 <GPIO_config_output>:
 **********************************************************************/
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Data Direction Register -> DDRx
    reg_name++;                     // Change pointer to Data Register -> PORTx  (DDR a PORT jsou v pamìti hned u sebe)
    *reg_name = *reg_name | (1<<pin_num);   // Data Register
     1a0:	fc 01       	movw	r30, r24
     1a2:	40 81       	ld	r20, Z
     1a4:	21 e0       	ldi	r18, 0x01	; 1
     1a6:	30 e0       	ldi	r19, 0x00	; 0
     1a8:	02 c0       	rjmp	.+4      	; 0x1ae <GPIO_config_output+0xe>
     1aa:	22 0f       	add	r18, r18
     1ac:	33 1f       	adc	r19, r19
     1ae:	6a 95       	dec	r22
     1b0:	e2 f7       	brpl	.-8      	; 0x1aa <GPIO_config_output+0xa>
     1b2:	24 2b       	or	r18, r20
     1b4:	20 83       	st	Z, r18
     1b6:	08 95       	ret

000001b8 <GPIO_write_low>:
 * Input:    reg_name - Address of Port Register, such as &PORTB
 *           pin_num - Pin designation in the interval 0 to 7
 * Returns:  none
 **********************************************************************/
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
     1b8:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num);
     1ba:	90 81       	ld	r25, Z
     1bc:	21 e0       	ldi	r18, 0x01	; 1
     1be:	30 e0       	ldi	r19, 0x00	; 0
     1c0:	02 c0       	rjmp	.+4      	; 0x1c6 <GPIO_write_low+0xe>
     1c2:	22 0f       	add	r18, r18
     1c4:	33 1f       	adc	r19, r19
     1c6:	6a 95       	dec	r22
     1c8:	e2 f7       	brpl	.-8      	; 0x1c2 <GPIO_write_low+0xa>
     1ca:	20 95       	com	r18
     1cc:	29 23       	and	r18, r25
     1ce:	20 83       	st	Z, r18
     1d0:	08 95       	ret

000001d2 <GPIO_write_high>:
/**********************************************************************
 * Function: GPIO_write_high()
 **********************************************************************/
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name = *reg_name | (1<<pin_num);
     1d2:	fc 01       	movw	r30, r24
     1d4:	40 81       	ld	r20, Z
     1d6:	21 e0       	ldi	r18, 0x01	; 1
     1d8:	30 e0       	ldi	r19, 0x00	; 0
     1da:	02 c0       	rjmp	.+4      	; 0x1e0 <GPIO_write_high+0xe>
     1dc:	22 0f       	add	r18, r18
     1de:	33 1f       	adc	r19, r19
     1e0:	6a 95       	dec	r22
     1e2:	e2 f7       	brpl	.-8      	; 0x1dc <GPIO_write_high+0xa>
     1e4:	24 2b       	or	r18, r20
     1e6:	20 83       	st	Z, r18
     1e8:	08 95       	ret

000001ea <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) )
    {
        lcd_putc(c);
    }
}/* lcd_puts_p */
     1ea:	85 b1       	in	r24, 0x05	; 5
     1ec:	82 60       	ori	r24, 0x02	; 2
     1ee:	85 b9       	out	0x05, r24	; 5
     1f0:	85 e0       	ldi	r24, 0x05	; 5
     1f2:	8a 95       	dec	r24
     1f4:	f1 f7       	brne	.-4      	; 0x1f2 <toggle_e+0x8>
     1f6:	00 00       	nop
     1f8:	85 b1       	in	r24, 0x05	; 5
     1fa:	8d 7f       	andi	r24, 0xFD	; 253
     1fc:	85 b9       	out	0x05, r24	; 5
     1fe:	08 95       	ret

00000200 <lcd_write>:
     200:	cf 93       	push	r28
     202:	c8 2f       	mov	r28, r24
     204:	66 23       	and	r22, r22
     206:	21 f0       	breq	.+8      	; 0x210 <lcd_write+0x10>
     208:	85 b1       	in	r24, 0x05	; 5
     20a:	81 60       	ori	r24, 0x01	; 1
     20c:	85 b9       	out	0x05, r24	; 5
     20e:	03 c0       	rjmp	.+6      	; 0x216 <lcd_write+0x16>
     210:	85 b1       	in	r24, 0x05	; 5
     212:	8e 7f       	andi	r24, 0xFE	; 254
     214:	85 b9       	out	0x05, r24	; 5
     216:	8a b1       	in	r24, 0x0a	; 10
     218:	80 61       	ori	r24, 0x10	; 16
     21a:	8a b9       	out	0x0a, r24	; 10
     21c:	8a b1       	in	r24, 0x0a	; 10
     21e:	80 62       	ori	r24, 0x20	; 32
     220:	8a b9       	out	0x0a, r24	; 10
     222:	8a b1       	in	r24, 0x0a	; 10
     224:	80 64       	ori	r24, 0x40	; 64
     226:	8a b9       	out	0x0a, r24	; 10
     228:	8a b1       	in	r24, 0x0a	; 10
     22a:	80 68       	ori	r24, 0x80	; 128
     22c:	8a b9       	out	0x0a, r24	; 10
     22e:	8b b1       	in	r24, 0x0b	; 11
     230:	8f 77       	andi	r24, 0x7F	; 127
     232:	8b b9       	out	0x0b, r24	; 11
     234:	8b b1       	in	r24, 0x0b	; 11
     236:	8f 7b       	andi	r24, 0xBF	; 191
     238:	8b b9       	out	0x0b, r24	; 11
     23a:	8b b1       	in	r24, 0x0b	; 11
     23c:	8f 7d       	andi	r24, 0xDF	; 223
     23e:	8b b9       	out	0x0b, r24	; 11
     240:	8b b1       	in	r24, 0x0b	; 11
     242:	8f 7e       	andi	r24, 0xEF	; 239
     244:	8b b9       	out	0x0b, r24	; 11
     246:	cc 23       	and	r28, r28
     248:	1c f4       	brge	.+6      	; 0x250 <lcd_write+0x50>
     24a:	8b b1       	in	r24, 0x0b	; 11
     24c:	80 68       	ori	r24, 0x80	; 128
     24e:	8b b9       	out	0x0b, r24	; 11
     250:	c6 ff       	sbrs	r28, 6
     252:	03 c0       	rjmp	.+6      	; 0x25a <lcd_write+0x5a>
     254:	8b b1       	in	r24, 0x0b	; 11
     256:	80 64       	ori	r24, 0x40	; 64
     258:	8b b9       	out	0x0b, r24	; 11
     25a:	c5 ff       	sbrs	r28, 5
     25c:	03 c0       	rjmp	.+6      	; 0x264 <lcd_write+0x64>
     25e:	8b b1       	in	r24, 0x0b	; 11
     260:	80 62       	ori	r24, 0x20	; 32
     262:	8b b9       	out	0x0b, r24	; 11
     264:	c4 ff       	sbrs	r28, 4
     266:	03 c0       	rjmp	.+6      	; 0x26e <lcd_write+0x6e>
     268:	8b b1       	in	r24, 0x0b	; 11
     26a:	80 61       	ori	r24, 0x10	; 16
     26c:	8b b9       	out	0x0b, r24	; 11
     26e:	0e 94 f5 00 	call	0x1ea	; 0x1ea <toggle_e>
     272:	8b b1       	in	r24, 0x0b	; 11
     274:	8f 77       	andi	r24, 0x7F	; 127
     276:	8b b9       	out	0x0b, r24	; 11
     278:	8b b1       	in	r24, 0x0b	; 11
     27a:	8f 7b       	andi	r24, 0xBF	; 191
     27c:	8b b9       	out	0x0b, r24	; 11
     27e:	8b b1       	in	r24, 0x0b	; 11
     280:	8f 7d       	andi	r24, 0xDF	; 223
     282:	8b b9       	out	0x0b, r24	; 11
     284:	8b b1       	in	r24, 0x0b	; 11
     286:	8f 7e       	andi	r24, 0xEF	; 239
     288:	8b b9       	out	0x0b, r24	; 11
     28a:	c3 ff       	sbrs	r28, 3
     28c:	03 c0       	rjmp	.+6      	; 0x294 <lcd_write+0x94>
     28e:	8b b1       	in	r24, 0x0b	; 11
     290:	80 68       	ori	r24, 0x80	; 128
     292:	8b b9       	out	0x0b, r24	; 11
     294:	c2 ff       	sbrs	r28, 2
     296:	03 c0       	rjmp	.+6      	; 0x29e <lcd_write+0x9e>
     298:	8b b1       	in	r24, 0x0b	; 11
     29a:	80 64       	ori	r24, 0x40	; 64
     29c:	8b b9       	out	0x0b, r24	; 11
     29e:	c1 ff       	sbrs	r28, 1
     2a0:	03 c0       	rjmp	.+6      	; 0x2a8 <lcd_write+0xa8>
     2a2:	8b b1       	in	r24, 0x0b	; 11
     2a4:	80 62       	ori	r24, 0x20	; 32
     2a6:	8b b9       	out	0x0b, r24	; 11
     2a8:	c0 ff       	sbrs	r28, 0
     2aa:	03 c0       	rjmp	.+6      	; 0x2b2 <lcd_write+0xb2>
     2ac:	8b b1       	in	r24, 0x0b	; 11
     2ae:	80 61       	ori	r24, 0x10	; 16
     2b0:	8b b9       	out	0x0b, r24	; 11
     2b2:	0e 94 f5 00 	call	0x1ea	; 0x1ea <toggle_e>
     2b6:	8b b1       	in	r24, 0x0b	; 11
     2b8:	80 61       	ori	r24, 0x10	; 16
     2ba:	8b b9       	out	0x0b, r24	; 11
     2bc:	8b b1       	in	r24, 0x0b	; 11
     2be:	80 62       	ori	r24, 0x20	; 32
     2c0:	8b b9       	out	0x0b, r24	; 11
     2c2:	8b b1       	in	r24, 0x0b	; 11
     2c4:	80 64       	ori	r24, 0x40	; 64
     2c6:	8b b9       	out	0x0b, r24	; 11
     2c8:	8b b1       	in	r24, 0x0b	; 11
     2ca:	80 68       	ori	r24, 0x80	; 128
     2cc:	8b b9       	out	0x0b, r24	; 11
     2ce:	87 eb       	ldi	r24, 0xB7	; 183
     2d0:	9b e0       	ldi	r25, 0x0B	; 11
     2d2:	01 97       	sbiw	r24, 0x01	; 1
     2d4:	f1 f7       	brne	.-4      	; 0x2d2 <lcd_write+0xd2>
     2d6:	00 c0       	rjmp	.+0      	; 0x2d8 <lcd_write+0xd8>
     2d8:	00 00       	nop
     2da:	cf 91       	pop	r28
     2dc:	08 95       	ret

000002de <lcd_command>:
     2de:	60 e0       	ldi	r22, 0x00	; 0
     2e0:	0e 94 00 01 	call	0x200	; 0x200 <lcd_write>
     2e4:	08 95       	ret

000002e6 <lcd_gotoxy>:
     2e6:	61 11       	cpse	r22, r1
     2e8:	04 c0       	rjmp	.+8      	; 0x2f2 <lcd_gotoxy+0xc>
     2ea:	80 58       	subi	r24, 0x80	; 128
     2ec:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
     2f0:	08 95       	ret
     2f2:	80 54       	subi	r24, 0x40	; 64
     2f4:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
     2f8:	08 95       	ret

000002fa <lcd_clrscr>:
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
     300:	08 95       	ret

00000302 <lcd_putc>:
     302:	61 e0       	ldi	r22, 0x01	; 1
     304:	0e 94 00 01 	call	0x200	; 0x200 <lcd_write>
     308:	08 95       	ret

0000030a <lcd_puts>:
     30a:	cf 93       	push	r28
     30c:	df 93       	push	r29
     30e:	fc 01       	movw	r30, r24
     310:	03 c0       	rjmp	.+6      	; 0x318 <lcd_puts+0xe>
     312:	0e 94 81 01 	call	0x302	; 0x302 <lcd_putc>
     316:	fe 01       	movw	r30, r28
     318:	ef 01       	movw	r28, r30
     31a:	21 96       	adiw	r28, 0x01	; 1
     31c:	80 81       	ld	r24, Z
     31e:	81 11       	cpse	r24, r1
     320:	f8 cf       	rjmp	.-16     	; 0x312 <lcd_puts+0x8>
     322:	df 91       	pop	r29
     324:	cf 91       	pop	r28
     326:	08 95       	ret

00000328 <lcd_init>:
*                  LCD_DISP_ON_CURSOR      display on, cursor on
*                  LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
*  Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     328:	cf 93       	push	r28
     32a:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
     32c:	84 b1       	in	r24, 0x04	; 4
     32e:	81 60       	ori	r24, 0x01	; 1
     330:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
     332:	8a b1       	in	r24, 0x0a	; 10
     334:	80 62       	ori	r24, 0x20	; 32
     336:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
     338:	84 b1       	in	r24, 0x04	; 4
     33a:	82 60       	ori	r24, 0x02	; 2
     33c:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
     33e:	8a b1       	in	r24, 0x0a	; 10
     340:	80 61       	ori	r24, 0x10	; 16
     342:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
     344:	8a b1       	in	r24, 0x0a	; 10
     346:	80 62       	ori	r24, 0x20	; 32
     348:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
     34a:	8a b1       	in	r24, 0x0a	; 10
     34c:	80 64       	ori	r24, 0x40	; 64
     34e:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
     350:	8a b1       	in	r24, 0x0a	; 10
     352:	80 68       	ori	r24, 0x80	; 128
     354:	8a b9       	out	0x0a, r24	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     356:	8f ef       	ldi	r24, 0xFF	; 255
     358:	99 ef       	ldi	r25, 0xF9	; 249
     35a:	01 97       	sbiw	r24, 0x01	; 1
     35c:	f1 f7       	brne	.-4      	; 0x35a <lcd_init+0x32>
     35e:	00 c0       	rjmp	.+0      	; 0x360 <lcd_init+0x38>
     360:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP); /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN); // LCD_FUNCTION>>4;
     362:	8b b1       	in	r24, 0x0b	; 11
     364:	80 62       	ori	r24, 0x20	; 32
     366:	8b b9       	out	0x0b, r24	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN); // LCD_FUNCTION_8BIT>>4;
     368:	8b b1       	in	r24, 0x0b	; 11
     36a:	80 61       	ori	r24, 0x10	; 16
     36c:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
     36e:	0e 94 f5 00 	call	0x1ea	; 0x1ea <toggle_e>
     372:	8f e1       	ldi	r24, 0x1F	; 31
     374:	9e e4       	ldi	r25, 0x4E	; 78
     376:	01 97       	sbiw	r24, 0x01	; 1
     378:	f1 f7       	brne	.-4      	; 0x376 <lcd_init+0x4e>
     37a:	00 c0       	rjmp	.+0      	; 0x37c <lcd_init+0x54>
     37c:	00 00       	nop
    delay(LCD_DELAY_INIT); /* delay, busy flag can't be checked here */

    /* repeat last command */
    lcd_e_toggle();
     37e:	0e 94 f5 00 	call	0x1ea	; 0x1ea <toggle_e>
     382:	8f ef       	ldi	r24, 0xFF	; 255
     384:	90 e0       	ldi	r25, 0x00	; 0
     386:	01 97       	sbiw	r24, 0x01	; 1
     388:	f1 f7       	brne	.-4      	; 0x386 <lcd_init+0x5e>
     38a:	00 c0       	rjmp	.+0      	; 0x38c <lcd_init+0x64>
     38c:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* repeat last command a third time */
    lcd_e_toggle();
     38e:	0e 94 f5 00 	call	0x1ea	; 0x1ea <toggle_e>
     392:	8f ef       	ldi	r24, 0xFF	; 255
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	01 97       	sbiw	r24, 0x01	; 1
     398:	f1 f7       	brne	.-4      	; 0x396 <lcd_init+0x6e>
     39a:	00 c0       	rjmp	.+0      	; 0x39c <lcd_init+0x74>
     39c:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN); // LCD_FUNCTION_4BIT_1LINE>>4
     39e:	8b b1       	in	r24, 0x0b	; 11
     3a0:	8f 7e       	andi	r24, 0xEF	; 239
     3a2:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
     3a4:	0e 94 f5 00 	call	0x1ea	; 0x1ea <toggle_e>
     3a8:	8f ef       	ldi	r24, 0xFF	; 255
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	01 97       	sbiw	r24, 0x01	; 1
     3ae:	f1 f7       	brne	.-4      	; 0x3ac <lcd_init+0x84>
     3b0:	00 c0       	rjmp	.+0      	; 0x3b2 <lcd_init+0x8a>
     3b2:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
    lcd_command(KS0073_4LINES_MODE);
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
    #else
    lcd_command(LCD_FUNCTION_DEFAULT); /* function set: display lines  */
     3b4:	88 e2       	ldi	r24, 0x28	; 40
     3b6:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
    #endif
    lcd_command(LCD_DISP_OFF);     /* display off                  */
     3ba:	88 e0       	ldi	r24, 0x08	; 8
     3bc:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
    lcd_clrscr();                  /* display clear                */
     3c0:	0e 94 7d 01 	call	0x2fa	; 0x2fa <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT); /* set entry mode               */
     3c4:	86 e0       	ldi	r24, 0x06	; 6
     3c6:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
    lcd_command(dispAttr);         /* display/cursor control       */
     3ca:	8c 2f       	mov	r24, r28
     3cc:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
}/* lcd_init */
     3d0:	cf 91       	pop	r28
     3d2:	08 95       	ret

000003d4 <twi_init>:
 * Returns:  none
 **********************************************************************/
void twi_init(void)
{
    /* Enable internal pull-up resistors */
    DDR(TWI_PORT) &= ~(_BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN));
     3d4:	87 b1       	in	r24, 0x07	; 7
     3d6:	8f 7c       	andi	r24, 0xCF	; 207
     3d8:	87 b9       	out	0x07, r24	; 7
    TWI_PORT |= _BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN);
     3da:	88 b1       	in	r24, 0x08	; 8
     3dc:	80 63       	ori	r24, 0x30	; 48
     3de:	88 b9       	out	0x08, r24	; 8

    /* Set SCL frequency */
    TWSR &= ~(_BV(TWPS1) | _BV(TWPS0));
     3e0:	e9 eb       	ldi	r30, 0xB9	; 185
     3e2:	f0 e0       	ldi	r31, 0x00	; 0
     3e4:	80 81       	ld	r24, Z
     3e6:	8c 7f       	andi	r24, 0xFC	; 252
     3e8:	80 83       	st	Z, r24
    TWBR = TWI_BIT_RATE_REG;
     3ea:	88 e9       	ldi	r24, 0x98	; 152
     3ec:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
     3f0:	08 95       	ret

000003f2 <twi_start>:
uint8_t twi_start(uint8_t slave_address)
{
    uint8_t twi_response;

    /* Generate start condition on TWI bus */
    TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN);
     3f2:	94 ea       	ldi	r25, 0xA4	; 164
     3f4:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    while ((TWCR & _BV(TWINT)) == 0);
     3f8:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     3fc:	99 23       	and	r25, r25
     3fe:	e4 f7       	brge	.-8      	; 0x3f8 <twi_start+0x6>

    /* Send SLA+R or SLA+W frame on TWI bus */
    TWDR = slave_address;
     400:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
    TWCR = _BV(TWINT) | _BV(TWEN);
     404:	84 e8       	ldi	r24, 0x84	; 132
     406:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    while ((TWCR & _BV(TWINT)) == 0);
     40a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     40e:	88 23       	and	r24, r24
     410:	e4 f7       	brge	.-8      	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>

    /* Check TWI Status Register and mask TWI prescaler bits */
    twi_response = TWSR & 0xf8;
     412:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     416:	88 7f       	andi	r24, 0xF8	; 248

    /* Status Code 0x18: SLA+W has been transmitted and ACK received
                   0x40: SLA+R has been transmitted and ACK received */
    if (twi_response == 0x18 || twi_response == 0x40)
     418:	88 31       	cpi	r24, 0x18	; 24
     41a:	21 f0       	breq	.+8      	; 0x424 <__EEPROM_REGION_LENGTH__+0x24>
     41c:	80 34       	cpi	r24, 0x40	; 64
     41e:	21 f4       	brne	.+8      	; 0x428 <__EEPROM_REGION_LENGTH__+0x28>
    {
        return 0;   /* Slave device accessible */
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	08 95       	ret
     424:	80 e0       	ldi	r24, 0x00	; 0
     426:	08 95       	ret
    }
    else
    {
        return 1;   /* Failed to access slave device */
     428:	81 e0       	ldi	r24, 0x01	; 1
    }
}
     42a:	08 95       	ret

0000042c <twi_write>:
 * Input:    data Byte to be transmitted
 * Returns:  none
 **********************************************************************/
void twi_write(uint8_t data)
{
    TWDR = data;
     42c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
    TWCR = _BV(TWINT) | _BV(TWEN);
     430:	84 e8       	ldi	r24, 0x84	; 132
     432:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

    while ((TWCR & _BV(TWINT)) == 0);
     436:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     43a:	88 23       	and	r24, r24
     43c:	e4 f7       	brge	.-8      	; 0x436 <twi_write+0xa>
}
     43e:	08 95       	ret

00000440 <twi_read_ack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by ACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_ack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
     440:	84 ec       	ldi	r24, 0xC4	; 196
     442:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

    while ((TWCR & _BV(TWINT)) == 0);
     446:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     44a:	88 23       	and	r24, r24
     44c:	e4 f7       	brge	.-8      	; 0x446 <twi_read_ack+0x6>
    return (TWDR);
     44e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
}
     452:	08 95       	ret

00000454 <twi_read_nack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by NACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_nack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN);
     454:	84 e8       	ldi	r24, 0x84	; 132
     456:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

    while ((TWCR & _BV(TWINT)) == 0);
     45a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     45e:	88 23       	and	r24, r24
     460:	e4 f7       	brge	.-8      	; 0x45a <twi_read_nack+0x6>
    return (TWDR);
     462:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
}
     466:	08 95       	ret

00000468 <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
     468:	84 e9       	ldi	r24, 0x94	; 148
     46a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     46e:	08 95       	ret

00000470 <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
     470:	1f 92       	push	r1
     472:	0f 92       	push	r0
     474:	0f b6       	in	r0, 0x3f	; 63
     476:	0f 92       	push	r0
     478:	11 24       	eor	r1, r1
     47a:	2f 93       	push	r18
     47c:	8f 93       	push	r24
     47e:	9f 93       	push	r25
     480:	ef 93       	push	r30
     482:	ff 93       	push	r31
     484:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     488:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     48c:	8c 71       	andi	r24, 0x1C	; 28
     48e:	e0 91 22 01 	lds	r30, 0x0122	; 0x800122 <UART_RxHead>
     492:	ef 5f       	subi	r30, 0xFF	; 255
     494:	ef 71       	andi	r30, 0x1F	; 31
     496:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <UART_RxTail>
     49a:	e9 17       	cp	r30, r25
     49c:	39 f0       	breq	.+14     	; 0x4ac <__vector_18+0x3c>
     49e:	e0 93 22 01 	sts	0x0122, r30	; 0x800122 <UART_RxHead>
     4a2:	f0 e0       	ldi	r31, 0x00	; 0
     4a4:	eb 5d       	subi	r30, 0xDB	; 219
     4a6:	fe 4f       	sbci	r31, 0xFE	; 254
     4a8:	20 83       	st	Z, r18
     4aa:	01 c0       	rjmp	.+2      	; 0x4ae <__vector_18+0x3e>
     4ac:	82 e0       	ldi	r24, 0x02	; 2
     4ae:	90 91 20 01 	lds	r25, 0x0120	; 0x800120 <__data_end>
     4b2:	89 2b       	or	r24, r25
     4b4:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__data_end>
     4b8:	ff 91       	pop	r31
     4ba:	ef 91       	pop	r30
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	2f 91       	pop	r18
     4c2:	0f 90       	pop	r0
     4c4:	0f be       	out	0x3f, r0	; 63
     4c6:	0f 90       	pop	r0
     4c8:	1f 90       	pop	r1
     4ca:	18 95       	reti

000004cc <__vector_19>:
     4cc:	1f 92       	push	r1
     4ce:	0f 92       	push	r0
     4d0:	0f b6       	in	r0, 0x3f	; 63
     4d2:	0f 92       	push	r0
     4d4:	11 24       	eor	r1, r1
     4d6:	8f 93       	push	r24
     4d8:	9f 93       	push	r25
     4da:	ef 93       	push	r30
     4dc:	ff 93       	push	r31
     4de:	90 91 24 01 	lds	r25, 0x0124	; 0x800124 <UART_TxHead>
     4e2:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <UART_TxTail>
     4e6:	98 17       	cp	r25, r24
     4e8:	69 f0       	breq	.+26     	; 0x504 <__vector_19+0x38>
     4ea:	e0 91 23 01 	lds	r30, 0x0123	; 0x800123 <UART_TxTail>
     4ee:	ef 5f       	subi	r30, 0xFF	; 255
     4f0:	ef 71       	andi	r30, 0x1F	; 31
     4f2:	e0 93 23 01 	sts	0x0123, r30	; 0x800123 <UART_TxTail>
     4f6:	f0 e0       	ldi	r31, 0x00	; 0
     4f8:	eb 5b       	subi	r30, 0xBB	; 187
     4fa:	fe 4f       	sbci	r31, 0xFE	; 254
     4fc:	80 81       	ld	r24, Z
     4fe:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     502:	05 c0       	rjmp	.+10     	; 0x50e <__vector_19+0x42>
     504:	e1 ec       	ldi	r30, 0xC1	; 193
     506:	f0 e0       	ldi	r31, 0x00	; 0
     508:	80 81       	ld	r24, Z
     50a:	8f 7d       	andi	r24, 0xDF	; 223
     50c:	80 83       	st	Z, r24
     50e:	ff 91       	pop	r31
     510:	ef 91       	pop	r30
     512:	9f 91       	pop	r25
     514:	8f 91       	pop	r24
     516:	0f 90       	pop	r0
     518:	0f be       	out	0x3f, r0	; 63
     51a:	0f 90       	pop	r0
     51c:	1f 90       	pop	r1
     51e:	18 95       	reti

00000520 <uart_init>:
     520:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <UART_TxHead>
     524:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <UART_TxTail>
     528:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <UART_RxHead>
     52c:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <UART_RxTail>
     530:	28 2f       	mov	r18, r24
     532:	39 2f       	mov	r19, r25
     534:	33 23       	and	r19, r19
     536:	1c f4       	brge	.+6      	; 0x53e <uart_init+0x1e>
     538:	22 e0       	ldi	r18, 0x02	; 2
     53a:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     53e:	90 78       	andi	r25, 0x80	; 128
     540:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
     544:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
     548:	88 e9       	ldi	r24, 0x98	; 152
     54a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
     54e:	86 e0       	ldi	r24, 0x06	; 6
     550:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
     554:	08 95       	ret

00000556 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
     556:	20 91 24 01 	lds	r18, 0x0124	; 0x800124 <UART_TxHead>
     55a:	2f 5f       	subi	r18, 0xFF	; 255
     55c:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
     55e:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <UART_TxTail>
     562:	29 17       	cp	r18, r25
     564:	e1 f3       	breq	.-8      	; 0x55e <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
     566:	e2 2f       	mov	r30, r18
     568:	f0 e0       	ldi	r31, 0x00	; 0
     56a:	eb 5b       	subi	r30, 0xBB	; 187
     56c:	fe 4f       	sbci	r31, 0xFE	; 254
     56e:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
     570:	20 93 24 01 	sts	0x0124, r18	; 0x800124 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
     574:	e1 ec       	ldi	r30, 0xC1	; 193
     576:	f0 e0       	ldi	r31, 0x00	; 0
     578:	80 81       	ld	r24, Z
     57a:	80 62       	ori	r24, 0x20	; 32
     57c:	80 83       	st	Z, r24
     57e:	08 95       	ret

00000580 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
     580:	cf 93       	push	r28
     582:	df 93       	push	r29
     584:	ec 01       	movw	r28, r24
    while (*s)
     586:	03 c0       	rjmp	.+6      	; 0x58e <uart_puts+0xe>
        uart_putc(*s++);
     588:	21 96       	adiw	r28, 0x01	; 1
     58a:	0e 94 ab 02 	call	0x556	; 0x556 <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
     58e:	88 81       	ld	r24, Y
     590:	81 11       	cpse	r24, r1
     592:	fa cf       	rjmp	.-12     	; 0x588 <uart_puts+0x8>
        uart_putc(*s++);
}/* uart_puts */
     594:	df 91       	pop	r29
     596:	cf 91       	pop	r28
     598:	08 95       	ret

0000059a <init_interrupts>:

	if (intensity < treshold){ // luminescence < 10.0
		PORTC = PORTC | (1<<led);
	}
	else {
		PORTC = PORTC & ~(1<<led);
     59a:	85 b5       	in	r24, 0x25	; 37
     59c:	8d 7f       	andi	r24, 0xFD	; 253
     59e:	85 bd       	out	0x25, r24	; 37
     5a0:	85 b5       	in	r24, 0x25	; 37
     5a2:	85 60       	ori	r24, 0x05	; 5
     5a4:	85 bd       	out	0x25, r24	; 37
     5a6:	ee e6       	ldi	r30, 0x6E	; 110
     5a8:	f0 e0       	ldi	r31, 0x00	; 0
     5aa:	80 81       	ld	r24, Z
     5ac:	81 60       	ori	r24, 0x01	; 1
     5ae:	80 83       	st	Z, r24
     5b0:	e1 e8       	ldi	r30, 0x81	; 129
     5b2:	f0 e0       	ldi	r31, 0x00	; 0
     5b4:	80 81       	ld	r24, Z
     5b6:	8b 7f       	andi	r24, 0xFB	; 251
     5b8:	80 83       	st	Z, r24
     5ba:	80 81       	ld	r24, Z
     5bc:	83 60       	ori	r24, 0x03	; 3
     5be:	80 83       	st	Z, r24
     5c0:	ef e6       	ldi	r30, 0x6F	; 111
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	80 81       	ld	r24, Z
     5c6:	81 60       	ori	r24, 0x01	; 1
     5c8:	80 83       	st	Z, r24
     5ca:	08 95       	ret

000005cc <init_leds>:
     5cc:	64 e0       	ldi	r22, 0x04	; 4
     5ce:	84 e2       	ldi	r24, 0x24	; 36
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <GPIO_config_output>
     5d6:	62 e0       	ldi	r22, 0x02	; 2
     5d8:	87 e2       	ldi	r24, 0x27	; 39
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <GPIO_config_output>
     5e0:	63 e0       	ldi	r22, 0x03	; 3
     5e2:	87 e2       	ldi	r24, 0x27	; 39
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <GPIO_config_output>
     5ea:	64 e0       	ldi	r22, 0x04	; 4
     5ec:	85 e2       	ldi	r24, 0x25	; 37
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <GPIO_write_high>
     5f4:	62 e0       	ldi	r22, 0x02	; 2
     5f6:	88 e2       	ldi	r24, 0x28	; 40
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <GPIO_write_high>
     5fe:	63 e0       	ldi	r22, 0x03	; 3
     600:	88 e2       	ldi	r24, 0x28	; 40
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <GPIO_write_high>
     608:	08 95       	ret

0000060a <green_house_setup>:
     60a:	0e 94 cd 02 	call	0x59a	; 0x59a <init_interrupts>
     60e:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <twi_init>
     612:	0e 94 ac 05 	call	0xb58	; 0xb58 <init_lcd>
     616:	87 e6       	ldi	r24, 0x67	; 103
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	0e 94 90 02 	call	0x520	; 0x520 <uart_init>
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	91 e0       	ldi	r25, 0x01	; 1
     622:	0e 94 c0 02 	call	0x580	; 0x580 <uart_puts>
     626:	0e 94 e6 02 	call	0x5cc	; 0x5cc <init_leds>
     62a:	6a e7       	ldi	r22, 0x7A	; 122
     62c:	70 e0       	ldi	r23, 0x00	; 0
     62e:	8c e7       	ldi	r24, 0x7C	; 124
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	0e 94 1e 04 	call	0x83c	; 0x83c <init_soil_sensor>
     636:	62 e0       	ldi	r22, 0x02	; 2
     638:	84 e2       	ldi	r24, 0x24	; 36
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	0e 94 1d 06 	call	0xc3a	; 0xc3a <servo_init>
     640:	78 94       	sei
     642:	08 95       	ret

00000644 <main>:
     644:	0e 94 05 03 	call	0x60a	; 0x60a <green_house_setup>
     648:	2f ef       	ldi	r18, 0xFF	; 255
     64a:	3f ef       	ldi	r19, 0xFF	; 255
     64c:	ee 24       	eor	r14, r14
     64e:	ea 94       	dec	r14
     650:	fe 2c       	mov	r15, r14
     652:	80 91 66 01 	lds	r24, 0x0166	; 0x800166 <soil_moisture_flag>
     656:	81 11       	cpse	r24, r1
     658:	10 92 66 01 	sts	0x0166, r1	; 0x800166 <soil_moisture_flag>
     65c:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <temp_flag>
     660:	88 23       	and	r24, r24
     662:	59 f0       	breq	.+22     	; 0x67a <main+0x36>
     664:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <temperature>
     668:	90 91 6b 01 	lds	r25, 0x016B	; 0x80016b <temperature+0x1>
     66c:	e8 16       	cp	r14, r24
     66e:	f9 06       	cpc	r15, r25
     670:	09 f4       	brne	.+2      	; 0x674 <main+0x30>
     672:	c7 01       	movw	r24, r14
     674:	10 92 67 01 	sts	0x0167, r1	; 0x800167 <temp_flag>
     678:	7c 01       	movw	r14, r24
     67a:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <luminescence_flag>
     67e:	88 23       	and	r24, r24
     680:	41 f3       	breq	.-48     	; 0x652 <main+0xe>
     682:	c0 91 68 01 	lds	r28, 0x0168	; 0x800168 <luminescence>
     686:	d0 91 69 01 	lds	r29, 0x0169	; 0x800169 <luminescence+0x1>
     68a:	2c 17       	cp	r18, r28
     68c:	3d 07       	cpc	r19, r29
     68e:	51 f0       	breq	.+20     	; 0x6a4 <main+0x60>
     690:	05 e2       	ldi	r16, 0x25	; 37
     692:	10 e0       	ldi	r17, 0x00	; 0
     694:	22 e0       	ldi	r18, 0x02	; 2
     696:	45 e2       	ldi	r20, 0x25	; 37
     698:	50 e0       	ldi	r21, 0x00	; 0
     69a:	64 e0       	ldi	r22, 0x04	; 4
     69c:	ce 01       	movw	r24, r28
     69e:	0e 94 c6 05 	call	0xb8c	; 0xb8c <light_control_update>
     6a2:	9e 01       	movw	r18, r28
     6a4:	10 92 65 01 	sts	0x0165, r1	; 0x800165 <luminescence_flag>
     6a8:	d4 cf       	rjmp	.-88     	; 0x652 <main+0xe>

000006aa <__vector_13>:
 * Purpose:  Service routine for slow actions as sensors and ADC conversion.
 *           ADC conversion is performed every 262ms and every second
 *           temperature is being read from DHT12 and luminescence from BH1750.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
     6aa:	1f 92       	push	r1
     6ac:	0f 92       	push	r0
     6ae:	0f b6       	in	r0, 0x3f	; 63
     6b0:	0f 92       	push	r0
     6b2:	11 24       	eor	r1, r1
     6b4:	2f 93       	push	r18
     6b6:	3f 93       	push	r19
     6b8:	4f 93       	push	r20
     6ba:	5f 93       	push	r21
     6bc:	6f 93       	push	r22
     6be:	7f 93       	push	r23
     6c0:	8f 93       	push	r24
     6c2:	9f 93       	push	r25
     6c4:	af 93       	push	r26
     6c6:	bf 93       	push	r27
     6c8:	ef 93       	push	r30
     6ca:	ff 93       	push	r31
	static uint8_t iteration = 1;
	uint16_t result = 0;
	
	// Start ADC conversion
	ADCSRA |= (1 << ADSC);
     6cc:	ea e7       	ldi	r30, 0x7A	; 122
     6ce:	f0 e0       	ldi	r31, 0x00	; 0
     6d0:	80 81       	ld	r24, Z
     6d2:	80 64       	ori	r24, 0x40	; 64
     6d4:	80 83       	st	Z, r24
	
	if (iteration == 4) {
     6d6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     6da:	84 30       	cpi	r24, 0x04	; 4
     6dc:	e1 f4       	brne	.+56     	; 0x716 <__vector_13+0x6c>
		result = read_luminescence(&luminescence_flag);
     6de:	85 e6       	ldi	r24, 0x65	; 101
     6e0:	91 e0       	ldi	r25, 0x01	; 1
     6e2:	0e 94 b9 04 	call	0x972	; 0x972 <read_luminescence>
     6e6:	90 e0       	ldi	r25, 0x00	; 0
		
		if (luminescence_flag) {
     6e8:	20 91 65 01 	lds	r18, 0x0165	; 0x800165 <luminescence_flag>
     6ec:	22 23       	and	r18, r18
     6ee:	21 f0       	breq	.+8      	; 0x6f8 <__vector_13+0x4e>
			luminescence = result;
     6f0:	90 93 69 01 	sts	0x0169, r25	; 0x800169 <luminescence+0x1>
     6f4:	80 93 68 01 	sts	0x0168, r24	; 0x800168 <luminescence>
		}
		
		//read DHT12
		result = read_temperature(&temp_flag);
     6f8:	87 e6       	ldi	r24, 0x67	; 103
     6fa:	91 e0       	ldi	r25, 0x01	; 1
     6fc:	0e 94 33 04 	call	0x866	; 0x866 <read_temperature>
     700:	90 e0       	ldi	r25, 0x00	; 0
		
		if (temp_flag) {
     702:	20 91 67 01 	lds	r18, 0x0167	; 0x800167 <temp_flag>
     706:	22 23       	and	r18, r18
     708:	21 f0       	breq	.+8      	; 0x712 <__vector_13+0x68>
			temperature = result;
     70a:	90 93 6b 01 	sts	0x016B, r25	; 0x80016b <temperature+0x1>
     70e:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <temperature>
		}
		
		iteration = 0;
     712:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
	}
	iteration++;
     716:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     71a:	8f 5f       	subi	r24, 0xFF	; 255
     71c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
     720:	ff 91       	pop	r31
     722:	ef 91       	pop	r30
     724:	bf 91       	pop	r27
     726:	af 91       	pop	r26
     728:	9f 91       	pop	r25
     72a:	8f 91       	pop	r24
     72c:	7f 91       	pop	r23
     72e:	6f 91       	pop	r22
     730:	5f 91       	pop	r21
     732:	4f 91       	pop	r20
     734:	3f 91       	pop	r19
     736:	2f 91       	pop	r18
     738:	0f 90       	pop	r0
     73a:	0f be       	out	0x3f, r0	; 63
     73c:	0f 90       	pop	r0
     73e:	1f 90       	pop	r1
     740:	18 95       	reti

00000742 <__vector_16>:
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Service routine for fast actions. In this routine LCD display
 *           is refreshed and updated with new data from sensors every 16 ms
 **********************************************************************/
ISR(TIMER0_OVF_vect)
{
     742:	1f 92       	push	r1
     744:	0f 92       	push	r0
     746:	0f b6       	in	r0, 0x3f	; 63
     748:	0f 92       	push	r0
     74a:	11 24       	eor	r1, r1
     74c:	2f 93       	push	r18
     74e:	3f 93       	push	r19
     750:	4f 93       	push	r20
     752:	5f 93       	push	r21
     754:	6f 93       	push	r22
     756:	7f 93       	push	r23
     758:	8f 93       	push	r24
     75a:	9f 93       	push	r25
     75c:	af 93       	push	r26
     75e:	bf 93       	push	r27
     760:	ef 93       	push	r30
     762:	ff 93       	push	r31
	lcd_update_menu(soil_moisture, temperature, luminescence);
     764:	20 91 68 01 	lds	r18, 0x0168	; 0x800168 <luminescence>
     768:	30 91 69 01 	lds	r19, 0x0169	; 0x800169 <luminescence+0x1>
     76c:	40 91 6a 01 	lds	r20, 0x016A	; 0x80016a <temperature>
     770:	50 91 6b 01 	lds	r21, 0x016B	; 0x80016b <temperature+0x1>
     774:	60 91 6c 01 	lds	r22, 0x016C	; 0x80016c <soil_moisture>
     778:	70 91 6d 01 	lds	r23, 0x016D	; 0x80016d <soil_moisture+0x1>
     77c:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <soil_moisture+0x2>
     780:	90 91 6f 01 	lds	r25, 0x016F	; 0x80016f <soil_moisture+0x3>
     784:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <lcd_update_menu>
}
     788:	ff 91       	pop	r31
     78a:	ef 91       	pop	r30
     78c:	bf 91       	pop	r27
     78e:	af 91       	pop	r26
     790:	9f 91       	pop	r25
     792:	8f 91       	pop	r24
     794:	7f 91       	pop	r23
     796:	6f 91       	pop	r22
     798:	5f 91       	pop	r21
     79a:	4f 91       	pop	r20
     79c:	3f 91       	pop	r19
     79e:	2f 91       	pop	r18
     7a0:	0f 90       	pop	r0
     7a2:	0f be       	out	0x3f, r0	; 63
     7a4:	0f 90       	pop	r0
     7a6:	1f 90       	pop	r1
     7a8:	18 95       	reti

000007aa <__vector_21>:
 *           Reads soil moisture and stores it to global variable.
 *           Humidity change flag is set.
 *           High adc value corresponds to dry soil and low value wet soil
 **********************************************************************/
ISR(ADC_vect)
{
     7aa:	1f 92       	push	r1
     7ac:	0f 92       	push	r0
     7ae:	0f b6       	in	r0, 0x3f	; 63
     7b0:	0f 92       	push	r0
     7b2:	11 24       	eor	r1, r1
     7b4:	2f 93       	push	r18
     7b6:	3f 93       	push	r19
     7b8:	4f 93       	push	r20
     7ba:	5f 93       	push	r21
     7bc:	6f 93       	push	r22
     7be:	7f 93       	push	r23
     7c0:	8f 93       	push	r24
     7c2:	9f 93       	push	r25
     7c4:	af 93       	push	r26
     7c6:	bf 93       	push	r27
     7c8:	ef 93       	push	r30
     7ca:	ff 93       	push	r31
	char lcdstr [] = "0000000000";
	uint16_t adc_value = 0;
	adc_value = ADCW;    // Copy ADC result to 16-bit variable
     7cc:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
     7d0:	70 91 79 00 	lds	r23, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
	soil_moisture = 100 - ((float)adc_value/1023.0)*100;  // soil moisture in %
     7d4:	80 e0       	ldi	r24, 0x00	; 0
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	0e 94 2e 07 	call	0xe5c	; 0xe5c <__floatunsisf>
     7dc:	20 e0       	ldi	r18, 0x00	; 0
     7de:	30 ec       	ldi	r19, 0xC0	; 192
     7e0:	4f e7       	ldi	r20, 0x7F	; 127
     7e2:	54 e4       	ldi	r21, 0x44	; 68
     7e4:	0e 94 8d 06 	call	0xd1a	; 0xd1a <__divsf3>
     7e8:	20 e0       	ldi	r18, 0x00	; 0
     7ea:	30 e0       	ldi	r19, 0x00	; 0
     7ec:	48 ec       	ldi	r20, 0xC8	; 200
     7ee:	52 e4       	ldi	r21, 0x42	; 66
     7f0:	0e 94 bc 07 	call	0xf78	; 0xf78 <__mulsf3>
     7f4:	9b 01       	movw	r18, r22
     7f6:	ac 01       	movw	r20, r24
     7f8:	60 e0       	ldi	r22, 0x00	; 0
     7fa:	70 e0       	ldi	r23, 0x00	; 0
     7fc:	88 ec       	ldi	r24, 0xC8	; 200
     7fe:	92 e4       	ldi	r25, 0x42	; 66
     800:	0e 94 20 06 	call	0xc40	; 0xc40 <__subsf3>
     804:	60 93 6c 01 	sts	0x016C, r22	; 0x80016c <soil_moisture>
     808:	70 93 6d 01 	sts	0x016D, r23	; 0x80016d <soil_moisture+0x1>
     80c:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <soil_moisture+0x2>
     810:	90 93 6f 01 	sts	0x016F, r25	; 0x80016f <soil_moisture+0x3>
	//soil_moisture = ADCW / 1.0;
	soil_moisture_flag = 1;
     814:	81 e0       	ldi	r24, 0x01	; 1
     816:	80 93 66 01 	sts	0x0166, r24	; 0x800166 <soil_moisture_flag>
	lcd_puts(lcdstr);*/
	
	/*uint16_t data = ADCW;
	soil_moisture = 100 - (ADCW);    // Copy ADC result to 16-bit variable	
	soil_moisture_flag = 1;*/
     81a:	ff 91       	pop	r31
     81c:	ef 91       	pop	r30
     81e:	bf 91       	pop	r27
     820:	af 91       	pop	r26
     822:	9f 91       	pop	r25
     824:	8f 91       	pop	r24
     826:	7f 91       	pop	r23
     828:	6f 91       	pop	r22
     82a:	5f 91       	pop	r21
     82c:	4f 91       	pop	r20
     82e:	3f 91       	pop	r19
     830:	2f 91       	pop	r18
     832:	0f 90       	pop	r0
     834:	0f be       	out	0x3f, r0	; 63
     836:	0f 90       	pop	r0
     838:	1f 90       	pop	r1
     83a:	18 95       	reti

0000083c <init_soil_sensor>:
 *  Author: cerma
 */ 

#include "adc_sensors.h"

void init_soil_sensor(volatile uint8_t *admux_register, volatile uint8_t *adcsra_register){
     83c:	dc 01       	movw	r26, r24
     83e:	fb 01       	movw	r30, r22
	// Configure ADC to convert PC0[A0] analog value
	// Set ADC reference to AVcc
	*admux_register |= (1 << REFS0);
     840:	8c 91       	ld	r24, X
     842:	80 64       	ori	r24, 0x40	; 64
     844:	8c 93       	st	X, r24
	*admux_register &= ~(1 << REFS1);
     846:	8c 91       	ld	r24, X
     848:	8f 77       	andi	r24, 0x7F	; 127
     84a:	8c 93       	st	X, r24
	// Set input channel to ADC0
	*admux_register &= ~((1 << MUX0) | (1 << MUX1) | (1 << MUX2) | (1 << MUX3));
     84c:	8c 91       	ld	r24, X
     84e:	80 7f       	andi	r24, 0xF0	; 240
     850:	8c 93       	st	X, r24
	// Enable ADC module
	*adcsra_register |= (1 << ADEN);
     852:	80 81       	ld	r24, Z
     854:	80 68       	ori	r24, 0x80	; 128
     856:	80 83       	st	Z, r24
	// Enable conversion complete interrupt
	*adcsra_register |= (1 << ADIE);
     858:	80 81       	ld	r24, Z
     85a:	88 60       	ori	r24, 0x08	; 8
     85c:	80 83       	st	Z, r24
	// Set clock prescaler to 128
	*adcsra_register |= (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     85e:	80 81       	ld	r24, Z
     860:	87 60       	ori	r24, 0x07	; 7
     862:	80 83       	st	Z, r24
     864:	08 95       	ret

00000866 <read_temperature>:
 *  Author: cerma
 */ 
#include "i2c_sensors.h"

uint8_t read_temperature(volatile uint8_t *temp_flag)
{
     866:	df 92       	push	r13
     868:	ef 92       	push	r14
     86a:	ff 92       	push	r15
     86c:	0f 93       	push	r16
     86e:	1f 93       	push	r17
     870:	cf 93       	push	r28
     872:	df 93       	push	r29
     874:	8c 01       	movw	r16, r24
	*temp_flag = 0;
     876:	fc 01       	movw	r30, r24
     878:	10 82       	st	Z, r1
	uint8_t temperature_integral = 0;
	uint8_t temperature_scale = 0;
	
	uint8_t checksum = 0;
	
	uint8_t res = twi_start((addr << 1) + TWI_WRITE);
     87a:	88 eb       	ldi	r24, 0xB8	; 184
     87c:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <twi_start>
	
	if (res == 1){
     880:	81 30       	cpi	r24, 0x01	; 1
     882:	21 f4       	brne	.+8      	; 0x88c <read_temperature+0x26>
		twi_stop();
     884:	0e 94 34 02 	call	0x468	; 0x468 <twi_stop>
		return 0;
     888:	80 e0       	ldi	r24, 0x00	; 0
     88a:	31 c0       	rjmp	.+98     	; 0x8ee <read_temperature+0x88>
	}
	
	twi_write(0x00);
     88c:	80 e0       	ldi	r24, 0x00	; 0
     88e:	0e 94 16 02 	call	0x42c	; 0x42c <twi_write>
	
	twi_start((addr << 1) + TWI_READ);
     892:	89 eb       	ldi	r24, 0xB9	; 185
     894:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <twi_start>
	
	//tohle zahazuju
	humid_integral = twi_read_ack();    // get fraction part
     898:	0e 94 20 02 	call	0x440	; 0x440 <twi_read_ack>
     89c:	d8 2e       	mov	r13, r24
	humid_scale = twi_read_ack();			// get scale part
     89e:	0e 94 20 02 	call	0x440	; 0x440 <twi_read_ack>
     8a2:	c8 2f       	mov	r28, r24
	
	temperature_integral = twi_read_ack();    // get fraction part
     8a4:	0e 94 20 02 	call	0x440	; 0x440 <twi_read_ack>
     8a8:	d8 2f       	mov	r29, r24
	temperature_scale = twi_read_ack();			// get scale part
     8aa:	0e 94 20 02 	call	0x440	; 0x440 <twi_read_ack>
     8ae:	f8 2e       	mov	r15, r24

	checksum = twi_read_nack();			// get scale part
     8b0:	0e 94 2a 02 	call	0x454	; 0x454 <twi_read_nack>
     8b4:	e8 2e       	mov	r14, r24
	twi_stop();
     8b6:	0e 94 34 02 	call	0x468	; 0x468 <twi_stop>
	
	if (checksum == (humid_integral + humid_scale + temperature_integral + temperature_scale)) {
     8ba:	8e 2d       	mov	r24, r14
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	2c 2f       	mov	r18, r28
     8c0:	30 e0       	ldi	r19, 0x00	; 0
     8c2:	2d 0d       	add	r18, r13
     8c4:	31 1d       	adc	r19, r1
     8c6:	2d 0f       	add	r18, r29
     8c8:	31 1d       	adc	r19, r1
     8ca:	2f 0d       	add	r18, r15
     8cc:	31 1d       	adc	r19, r1
     8ce:	82 17       	cp	r24, r18
     8d0:	93 07       	cpc	r25, r19
     8d2:	21 f4       	brne	.+8      	; 0x8dc <read_temperature+0x76>
		*temp_flag = 1;
     8d4:	81 e0       	ldi	r24, 0x01	; 1
     8d6:	f8 01       	movw	r30, r16
     8d8:	80 83       	st	Z, r24
     8da:	02 c0       	rjmp	.+4      	; 0x8e0 <read_temperature+0x7a>
	}
	else {
		*temp_flag = 0; // error while reading from DHT12
     8dc:	f8 01       	movw	r30, r16
     8de:	10 82       	st	Z, r1
	}
	
	return (uint16_t)temperature_integral * 10 + (uint16_t)temperature_scale;	// 25.5 °C -> 255
     8e0:	dd 0f       	add	r29, r29
     8e2:	8d 2f       	mov	r24, r29
     8e4:	88 0f       	add	r24, r24
     8e6:	88 0f       	add	r24, r24
     8e8:	d8 0f       	add	r29, r24
     8ea:	8d 2f       	mov	r24, r29
     8ec:	8f 0d       	add	r24, r15
}
     8ee:	df 91       	pop	r29
     8f0:	cf 91       	pop	r28
     8f2:	1f 91       	pop	r17
     8f4:	0f 91       	pop	r16
     8f6:	ff 90       	pop	r15
     8f8:	ef 90       	pop	r14
     8fa:	df 90       	pop	r13
     8fc:	08 95       	ret

000008fe <get_lux>:
/************************************************************************
 * Function: getCorrect lux value from data							*
 * Purpose:  data needs to be shifted, last bit is 2^-1 (+5). Value is 10 times higher.
 ************************************************************************/
uint16_t get_lux(uint16_t data){
	if (data & 1){
     8fe:	80 ff       	sbrs	r24, 0
     900:	1d c0       	rjmp	.+58     	; 0x93c <__stack+0x3d>
		return (((data >> 1) * 10) + 5) / 1.2;
     902:	96 95       	lsr	r25
     904:	87 95       	ror	r24
     906:	bc 01       	movw	r22, r24
     908:	66 0f       	add	r22, r22
     90a:	77 1f       	adc	r23, r23
     90c:	88 0f       	add	r24, r24
     90e:	99 1f       	adc	r25, r25
     910:	88 0f       	add	r24, r24
     912:	99 1f       	adc	r25, r25
     914:	88 0f       	add	r24, r24
     916:	99 1f       	adc	r25, r25
     918:	68 0f       	add	r22, r24
     91a:	79 1f       	adc	r23, r25
     91c:	6b 5f       	subi	r22, 0xFB	; 251
     91e:	7f 4f       	sbci	r23, 0xFF	; 255
     920:	80 e0       	ldi	r24, 0x00	; 0
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	0e 94 2e 07 	call	0xe5c	; 0xe5c <__floatunsisf>
     928:	2a e9       	ldi	r18, 0x9A	; 154
     92a:	39 e9       	ldi	r19, 0x99	; 153
     92c:	49 e9       	ldi	r20, 0x99	; 153
     92e:	5f e3       	ldi	r21, 0x3F	; 63
     930:	0e 94 8d 06 	call	0xd1a	; 0xd1a <__divsf3>
     934:	0e 94 ff 06 	call	0xdfe	; 0xdfe <__fixunssfsi>
     938:	cb 01       	movw	r24, r22
     93a:	08 95       	ret
	} else {
		return ((data >> 1) * 10) / 1.2; 	
     93c:	96 95       	lsr	r25
     93e:	87 95       	ror	r24
     940:	bc 01       	movw	r22, r24
     942:	66 0f       	add	r22, r22
     944:	77 1f       	adc	r23, r23
     946:	88 0f       	add	r24, r24
     948:	99 1f       	adc	r25, r25
     94a:	88 0f       	add	r24, r24
     94c:	99 1f       	adc	r25, r25
     94e:	88 0f       	add	r24, r24
     950:	99 1f       	adc	r25, r25
     952:	68 0f       	add	r22, r24
     954:	79 1f       	adc	r23, r25
     956:	80 e0       	ldi	r24, 0x00	; 0
     958:	90 e0       	ldi	r25, 0x00	; 0
     95a:	0e 94 2e 07 	call	0xe5c	; 0xe5c <__floatunsisf>
     95e:	2a e9       	ldi	r18, 0x9A	; 154
     960:	39 e9       	ldi	r19, 0x99	; 153
     962:	49 e9       	ldi	r20, 0x99	; 153
     964:	5f e3       	ldi	r21, 0x3F	; 63
     966:	0e 94 8d 06 	call	0xd1a	; 0xd1a <__divsf3>
     96a:	0e 94 ff 06 	call	0xdfe	; 0xdfe <__fixunssfsi>
     96e:	cb 01       	movw	r24, r22
	}
}
     970:	08 95       	ret

00000972 <read_luminescence>:

// read data from BH1750 light sensor
uint8_t read_luminescence(volatile uint8_t *luminescence_flag){	//manual str.12
     972:	0f 93       	push	r16
     974:	1f 93       	push	r17
     976:	cf 93       	push	r28
     978:	df 93       	push	r29
     97a:	ec 01       	movw	r28, r24
	
	*luminescence_flag = 0;
     97c:	18 82       	st	Y, r1
	//uint8_t addr = 0x5C;			// ADDR ? 0.7VCC -> H
	uint8_t addr = 0x23;			// ADDR ? 0.3VCC -> L
	uint16_t data = -1;

	// FSM
	switch (state)
     97e:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <state.1637>
     982:	88 23       	and	r24, r24
     984:	19 f0       	breq	.+6      	; 0x98c <read_luminescence+0x1a>
     986:	81 30       	cpi	r24, 0x01	; 1
     988:	71 f0       	breq	.+28     	; 0x9a6 <read_luminescence+0x34>
     98a:	22 c0       	rjmp	.+68     	; 0x9d0 <read_luminescence+0x5e>
	{
		case BH_STATE_WRITE:
			twi_start((addr<<1) + TWI_WRITE);
     98c:	86 e4       	ldi	r24, 0x46	; 70
     98e:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <twi_start>
			twi_write(0b00010001);
     992:	81 e1       	ldi	r24, 0x11	; 17
     994:	0e 94 16 02 	call	0x42c	; 0x42c <twi_write>
			twi_stop();
     998:	0e 94 34 02 	call	0x468	; 0x468 <twi_stop>
			
			state = BH_STATE_READ;
     99c:	81 e0       	ldi	r24, 0x01	; 1
     99e:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <state.1637>
			//uart_puts("T1 reading error"); // nastavit error flag?
			state = BH_STATE_WRITE;
		break;
	}
	
	return -1;
     9a2:	8f ef       	ldi	r24, 0xFF	; 255
			twi_start((addr<<1) + TWI_WRITE);
			twi_write(0b00010001);
			twi_stop();
			
			state = BH_STATE_READ;
		break;
     9a4:	18 c0       	rjmp	.+48     	; 0x9d6 <read_luminescence+0x64>
		case BH_STATE_READ:
			twi_start((addr<<1) + TWI_READ);			
     9a6:	87 e4       	ldi	r24, 0x47	; 71
     9a8:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <twi_start>
			data = twi_read_ack() >> 8;
     9ac:	0e 94 20 02 	call	0x440	; 0x440 <twi_read_ack>
     9b0:	00 e0       	ldi	r16, 0x00	; 0
     9b2:	10 e0       	ldi	r17, 0x00	; 0
			data += twi_read_nack();			
     9b4:	0e 94 2a 02 	call	0x454	; 0x454 <twi_read_nack>
     9b8:	08 0f       	add	r16, r24
     9ba:	11 1d       	adc	r17, r1
			twi_stop();
     9bc:	0e 94 34 02 	call	0x468	; 0x468 <twi_stop>
			
			*luminescence_flag = 1;
     9c0:	81 e0       	ldi	r24, 0x01	; 1
     9c2:	88 83       	st	Y, r24
			state = BH_STATE_WRITE;
     9c4:	10 92 70 01 	sts	0x0170, r1	; 0x800170 <state.1637>
			
			return get_lux(data);
     9c8:	c8 01       	movw	r24, r16
     9ca:	0e 94 7f 04 	call	0x8fe	; 0x8fe <get_lux>
     9ce:	03 c0       	rjmp	.+6      	; 0x9d6 <read_luminescence+0x64>
		break;
		default:
			//uart_puts("T1 reading error"); // nastavit error flag?
			state = BH_STATE_WRITE;
     9d0:	10 92 70 01 	sts	0x0170, r1	; 0x800170 <state.1637>
		break;
	}
	
	return -1;
     9d4:	8f ef       	ldi	r24, 0xFF	; 255
     9d6:	df 91       	pop	r29
     9d8:	cf 91       	pop	r28
     9da:	1f 91       	pop	r17
     9dc:	0f 91       	pop	r16
     9de:	08 95       	ret

000009e0 <lcd_update_menu>:
void light_control_init(uint8_t light_led, uint8_t *led_port_register, uint8_t servo_pin, uint8_t *servo_port_register){
	// open pelmet (servo)
	servo_right(servo_port_register,servo_pin);
	// turn off light (led)
	led_turn_off(led_port_register, light_led);
}
     9e0:	8f 92       	push	r8
     9e2:	9f 92       	push	r9
     9e4:	af 92       	push	r10
     9e6:	bf 92       	push	r11
     9e8:	cf 92       	push	r12
     9ea:	df 92       	push	r13
     9ec:	ef 92       	push	r14
     9ee:	ff 92       	push	r15
     9f0:	0f 93       	push	r16
     9f2:	1f 93       	push	r17
     9f4:	cf 93       	push	r28
     9f6:	df 93       	push	r29
     9f8:	cd b7       	in	r28, 0x3d	; 61
     9fa:	de b7       	in	r29, 0x3e	; 62
     9fc:	60 97       	sbiw	r28, 0x10	; 16
     9fe:	0f b6       	in	r0, 0x3f	; 63
     a00:	f8 94       	cli
     a02:	de bf       	out	0x3e, r29	; 62
     a04:	0f be       	out	0x3f, r0	; 63
     a06:	cd bf       	out	0x3d, r28	; 61
     a08:	4b 01       	movw	r8, r22
     a0a:	5c 01       	movw	r10, r24
     a0c:	6a 01       	movw	r12, r20
     a0e:	79 01       	movw	r14, r18
     a10:	80 e1       	ldi	r24, 0x10	; 16
     a12:	ef e0       	ldi	r30, 0x0F	; 15
     a14:	f1 e0       	ldi	r31, 0x01	; 1
     a16:	de 01       	movw	r26, r28
     a18:	11 96       	adiw	r26, 0x01	; 1
     a1a:	01 90       	ld	r0, Z+
     a1c:	0d 92       	st	X+, r0
     a1e:	8a 95       	dec	r24
     a20:	e1 f7       	brne	.-8      	; 0xa1a <lcd_update_menu+0x3a>
     a22:	60 e0       	ldi	r22, 0x00	; 0
     a24:	80 e0       	ldi	r24, 0x00	; 0
     a26:	0e 94 73 01 	call	0x2e6	; 0x2e6 <lcd_gotoxy>
     a2a:	86 e0       	ldi	r24, 0x06	; 6
     a2c:	91 e0       	ldi	r25, 0x01	; 1
     a2e:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_puts>
     a32:	8e 01       	movw	r16, r28
     a34:	0f 5f       	subi	r16, 0xFF	; 255
     a36:	1f 4f       	sbci	r17, 0xFF	; 255
     a38:	22 e0       	ldi	r18, 0x02	; 2
     a3a:	43 e0       	ldi	r20, 0x03	; 3
     a3c:	c5 01       	movw	r24, r10
     a3e:	b4 01       	movw	r22, r8
     a40:	0e 94 38 08 	call	0x1070	; 0x1070 <dtostrf>
     a44:	c8 01       	movw	r24, r16
     a46:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_puts>
     a4a:	60 e0       	ldi	r22, 0x00	; 0
     a4c:	89 e0       	ldi	r24, 0x09	; 9
     a4e:	0e 94 73 01 	call	0x2e6	; 0x2e6 <lcd_gotoxy>
     a52:	89 e0       	ldi	r24, 0x09	; 9
     a54:	91 e0       	ldi	r25, 0x01	; 1
     a56:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_puts>
     a5a:	96 01       	movw	r18, r12
     a5c:	ad ec       	ldi	r26, 0xCD	; 205
     a5e:	bc ec       	ldi	r27, 0xCC	; 204
     a60:	0e 94 29 08 	call	0x1052	; 0x1052 <__umulhisi3>
     a64:	8c 01       	movw	r16, r24
     a66:	16 95       	lsr	r17
     a68:	07 95       	ror	r16
     a6a:	16 95       	lsr	r17
     a6c:	07 95       	ror	r16
     a6e:	16 95       	lsr	r17
     a70:	07 95       	ror	r16
     a72:	4a e0       	ldi	r20, 0x0A	; 10
     a74:	be 01       	movw	r22, r28
     a76:	6f 5f       	subi	r22, 0xFF	; 255
     a78:	7f 4f       	sbci	r23, 0xFF	; 255
     a7a:	c8 01       	movw	r24, r16
     a7c:	0e 94 58 08 	call	0x10b0	; 0x10b0 <__itoa_ncheck>
     a80:	ce 01       	movw	r24, r28
     a82:	01 96       	adiw	r24, 0x01	; 1
     a84:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_puts>
     a88:	8e e2       	ldi	r24, 0x2E	; 46
     a8a:	0e 94 81 01 	call	0x302	; 0x302 <lcd_putc>
     a8e:	c8 01       	movw	r24, r16
     a90:	88 0f       	add	r24, r24
     a92:	99 1f       	adc	r25, r25
     a94:	00 0f       	add	r16, r16
     a96:	11 1f       	adc	r17, r17
     a98:	00 0f       	add	r16, r16
     a9a:	11 1f       	adc	r17, r17
     a9c:	00 0f       	add	r16, r16
     a9e:	11 1f       	adc	r17, r17
     aa0:	08 0f       	add	r16, r24
     aa2:	19 1f       	adc	r17, r25
     aa4:	4a e0       	ldi	r20, 0x0A	; 10
     aa6:	be 01       	movw	r22, r28
     aa8:	6f 5f       	subi	r22, 0xFF	; 255
     aaa:	7f 4f       	sbci	r23, 0xFF	; 255
     aac:	c6 01       	movw	r24, r12
     aae:	80 1b       	sub	r24, r16
     ab0:	91 0b       	sbc	r25, r17
     ab2:	0e 94 58 08 	call	0x10b0	; 0x10b0 <__itoa_ncheck>
     ab6:	ce 01       	movw	r24, r28
     ab8:	01 96       	adiw	r24, 0x01	; 1
     aba:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_puts>
     abe:	61 e0       	ldi	r22, 0x01	; 1
     ac0:	80 e0       	ldi	r24, 0x00	; 0
     ac2:	0e 94 73 01 	call	0x2e6	; 0x2e6 <lcd_gotoxy>
     ac6:	8c e0       	ldi	r24, 0x0C	; 12
     ac8:	91 e0       	ldi	r25, 0x01	; 1
     aca:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_puts>
     ace:	97 01       	movw	r18, r14
     ad0:	ad ec       	ldi	r26, 0xCD	; 205
     ad2:	bc ec       	ldi	r27, 0xCC	; 204
     ad4:	0e 94 29 08 	call	0x1052	; 0x1052 <__umulhisi3>
     ad8:	8c 01       	movw	r16, r24
     ada:	16 95       	lsr	r17
     adc:	07 95       	ror	r16
     ade:	16 95       	lsr	r17
     ae0:	07 95       	ror	r16
     ae2:	16 95       	lsr	r17
     ae4:	07 95       	ror	r16
     ae6:	4a e0       	ldi	r20, 0x0A	; 10
     ae8:	be 01       	movw	r22, r28
     aea:	6f 5f       	subi	r22, 0xFF	; 255
     aec:	7f 4f       	sbci	r23, 0xFF	; 255
     aee:	c8 01       	movw	r24, r16
     af0:	0e 94 58 08 	call	0x10b0	; 0x10b0 <__itoa_ncheck>
     af4:	ce 01       	movw	r24, r28
     af6:	01 96       	adiw	r24, 0x01	; 1
     af8:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_puts>
     afc:	8e e2       	ldi	r24, 0x2E	; 46
     afe:	0e 94 81 01 	call	0x302	; 0x302 <lcd_putc>
     b02:	c8 01       	movw	r24, r16
     b04:	88 0f       	add	r24, r24
     b06:	99 1f       	adc	r25, r25
     b08:	00 0f       	add	r16, r16
     b0a:	11 1f       	adc	r17, r17
     b0c:	00 0f       	add	r16, r16
     b0e:	11 1f       	adc	r17, r17
     b10:	00 0f       	add	r16, r16
     b12:	11 1f       	adc	r17, r17
     b14:	08 0f       	add	r16, r24
     b16:	19 1f       	adc	r17, r25
     b18:	4a e0       	ldi	r20, 0x0A	; 10
     b1a:	be 01       	movw	r22, r28
     b1c:	6f 5f       	subi	r22, 0xFF	; 255
     b1e:	7f 4f       	sbci	r23, 0xFF	; 255
     b20:	c7 01       	movw	r24, r14
     b22:	80 1b       	sub	r24, r16
     b24:	91 0b       	sbc	r25, r17
     b26:	0e 94 58 08 	call	0x10b0	; 0x10b0 <__itoa_ncheck>
     b2a:	ce 01       	movw	r24, r28
     b2c:	01 96       	adiw	r24, 0x01	; 1
     b2e:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_puts>
     b32:	60 96       	adiw	r28, 0x10	; 16
     b34:	0f b6       	in	r0, 0x3f	; 63
     b36:	f8 94       	cli
     b38:	de bf       	out	0x3e, r29	; 62
     b3a:	0f be       	out	0x3f, r0	; 63
     b3c:	cd bf       	out	0x3d, r28	; 61
     b3e:	df 91       	pop	r29
     b40:	cf 91       	pop	r28
     b42:	1f 91       	pop	r17
     b44:	0f 91       	pop	r16
     b46:	ff 90       	pop	r15
     b48:	ef 90       	pop	r14
     b4a:	df 90       	pop	r13
     b4c:	cf 90       	pop	r12
     b4e:	bf 90       	pop	r11
     b50:	af 90       	pop	r10
     b52:	9f 90       	pop	r9
     b54:	8f 90       	pop	r8
     b56:	08 95       	ret

00000b58 <init_lcd>:
     b58:	8c e0       	ldi	r24, 0x0C	; 12
     b5a:	0e 94 94 01 	call	0x328	; 0x328 <lcd_init>
     b5e:	80 e4       	ldi	r24, 0x40	; 64
     b60:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
     b64:	80 e8       	ldi	r24, 0x80	; 128
     b66:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_command>
     b6a:	21 e0       	ldi	r18, 0x01	; 1
     b6c:	30 e0       	ldi	r19, 0x00	; 0
     b6e:	41 e0       	ldi	r20, 0x01	; 1
     b70:	50 e0       	ldi	r21, 0x00	; 0
     b72:	60 e0       	ldi	r22, 0x00	; 0
     b74:	70 e0       	ldi	r23, 0x00	; 0
     b76:	80 e8       	ldi	r24, 0x80	; 128
     b78:	9f e3       	ldi	r25, 0x3F	; 63
     b7a:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <lcd_update_menu>
     b7e:	08 95       	ret

00000b80 <led_turn_on>:
     b80:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <GPIO_write_high>
     b84:	08 95       	ret

00000b86 <led_turn_off>:
     b86:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <GPIO_write_low>
     b8a:	08 95       	ret

00000b8c <light_control_update>:
//todo
void light_control_update(uint16_t luminescence, uint8_t light_led, volatile uint8_t *led_port_register, uint8_t servo_pin, volatile uint8_t *servo_port_register){
     b8c:	ff 92       	push	r15
     b8e:	0f 93       	push	r16
     b90:	1f 93       	push	r17
     b92:	cf 93       	push	r28
     b94:	df 93       	push	r29
     b96:	f6 2e       	mov	r15, r22
     b98:	ea 01       	movw	r28, r20
	
	// whether its too dark or too shiny, close pelmet (servo) and turn artificial lighting on (led)
	if (luminescence <= TRESHOLD_LUMINESCENCE_DARK || luminescence >= TRESHOLD_LUMINESCENCE_LIGHT){
     b9a:	4f 97       	sbiw	r24, 0x1f	; 31
     b9c:	c1 97       	sbiw	r24, 0x31	; 49
     b9e:	48 f0       	brcs	.+18     	; 0xbb2 <light_control_update+0x26>
		servo_left(servo_port_register, servo_pin);
     ba0:	62 2f       	mov	r22, r18
     ba2:	c8 01       	movw	r24, r16
     ba4:	0e 94 e7 05 	call	0xbce	; 0xbce <servo_left>
		led_turn_on(led_port_register, light_led);
     ba8:	6f 2d       	mov	r22, r15
     baa:	ce 01       	movw	r24, r28
     bac:	0e 94 c0 05 	call	0xb80	; 0xb80 <led_turn_on>
     bb0:	08 c0       	rjmp	.+16     	; 0xbc2 <light_control_update+0x36>
	}
	// if light conditions are optimal, open pelmet (servo) and turn lights off (led)
	else {
		servo_right(servo_port_register, servo_pin);
     bb2:	62 2f       	mov	r22, r18
     bb4:	c8 01       	movw	r24, r16
     bb6:	0e 94 01 06 	call	0xc02	; 0xc02 <servo_right>
		led_turn_off(led_port_register, light_led);
     bba:	6f 2d       	mov	r22, r15
     bbc:	ce 01       	movw	r24, r28
     bbe:	0e 94 c3 05 	call	0xb86	; 0xb86 <led_turn_off>
	}
}
     bc2:	df 91       	pop	r29
     bc4:	cf 91       	pop	r28
     bc6:	1f 91       	pop	r17
     bc8:	0f 91       	pop	r16
     bca:	ff 90       	pop	r15
     bcc:	08 95       	ret

00000bce <servo_left>:
 *           in ratio 0,7ms (high) : 19,3ms (low)
 * Input:    reg_name - Address of servos Port register, such as &PORTB
 *           servo_pin - Pin to which servo is connected
 * Returns:  none
 **********************************************************************/
void servo_left(volatile uint8_t *reg_name, uint8_t servo_pin){
     bce:	cf 93       	push	r28
     bd0:	c6 2f       	mov	r28, r22
	GPIO_write_high(&PORTB, servo_pin);
     bd2:	85 e2       	ldi	r24, 0x25	; 37
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <GPIO_write_high>
     bda:	89 ee       	ldi	r24, 0xE9	; 233
     bdc:	8a 95       	dec	r24
     bde:	f1 f7       	brne	.-4      	; 0xbdc <servo_left+0xe>
     be0:	00 00       	nop
	_delay_us(700);
	GPIO_write_low(&PORTB, servo_pin);
     be2:	6c 2f       	mov	r22, r28
     be4:	85 e2       	ldi	r24, 0x25	; 37
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <GPIO_write_low>
     bec:	94 e6       	ldi	r25, 0x64	; 100
     bee:	9a 95       	dec	r25
     bf0:	f1 f7       	brne	.-4      	; 0xbee <servo_left+0x20>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bf2:	8d e8       	ldi	r24, 0x8D	; 141
     bf4:	92 e1       	ldi	r25, 0x12	; 18
     bf6:	01 97       	sbiw	r24, 0x01	; 1
     bf8:	f1 f7       	brne	.-4      	; 0xbf6 <servo_left+0x28>
     bfa:	00 c0       	rjmp	.+0      	; 0xbfc <servo_left+0x2e>
     bfc:	00 00       	nop
	_delay_us(300);
	_delay_ms(19);
};
     bfe:	cf 91       	pop	r28
     c00:	08 95       	ret

00000c02 <servo_right>:
 *           in ratio 2,4ms (high) : 17,6ms (low)
 * Input:    reg_name - Address of servos Port register, such as &PORTB
 *           servo_pin - Pin to which servo is connected
 * Returns:  none
 **********************************************************************/
void servo_right(volatile uint8_t *reg_name, uint8_t servo_pin){
     c02:	cf 93       	push	r28
     c04:	c6 2f       	mov	r28, r22
	GPIO_write_high(&PORTB, servo_pin);
     c06:	85 e2       	ldi	r24, 0x25	; 37
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <GPIO_write_high>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c0e:	87 e5       	ldi	r24, 0x57	; 87
     c10:	92 e0       	ldi	r25, 0x02	; 2
     c12:	01 97       	sbiw	r24, 0x01	; 1
     c14:	f1 f7       	brne	.-4      	; 0xc12 <servo_right+0x10>
     c16:	00 c0       	rjmp	.+0      	; 0xc18 <servo_right+0x16>
     c18:	00 00       	nop
	_delay_us(2400);
	GPIO_write_low(&PORTB, servo_pin);
     c1a:	6c 2f       	mov	r22, r28
     c1c:	85 e2       	ldi	r24, 0x25	; 37
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <GPIO_write_low>
     c24:	98 ec       	ldi	r25, 0xC8	; 200
     c26:	9a 95       	dec	r25
     c28:	f1 f7       	brne	.-4      	; 0xc26 <servo_right+0x24>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c2a:	89 e9       	ldi	r24, 0x99	; 153
     c2c:	90 e1       	ldi	r25, 0x10	; 16
     c2e:	01 97       	sbiw	r24, 0x01	; 1
     c30:	f1 f7       	brne	.-4      	; 0xc2e <servo_right+0x2c>
     c32:	00 c0       	rjmp	.+0      	; 0xc34 <servo_right+0x32>
     c34:	00 00       	nop
	_delay_us(600);
	_delay_ms(17);
};
     c36:	cf 91       	pop	r28
     c38:	08 95       	ret

00000c3a <servo_init>:
 * Input:    reg_name - Address of Data Direction Register, such as &DDRB
 *           servo_pin - Pin to which servo is connected
 * Returns:  none
 **********************************************************************/
void servo_init(volatile uint8_t *reg_name, uint8_t servo_pin){
	GPIO_config_output(reg_name, servo_pin);	
     c3a:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <GPIO_config_output>
     c3e:	08 95       	ret

00000c40 <__subsf3>:
     c40:	50 58       	subi	r21, 0x80	; 128

00000c42 <__addsf3>:
     c42:	bb 27       	eor	r27, r27
     c44:	aa 27       	eor	r26, r26
     c46:	0e 94 38 06 	call	0xc70	; 0xc70 <__addsf3x>
     c4a:	0c 94 82 07 	jmp	0xf04	; 0xf04 <__fp_round>
     c4e:	0e 94 74 07 	call	0xee8	; 0xee8 <__fp_pscA>
     c52:	38 f0       	brcs	.+14     	; 0xc62 <__addsf3+0x20>
     c54:	0e 94 7b 07 	call	0xef6	; 0xef6 <__fp_pscB>
     c58:	20 f0       	brcs	.+8      	; 0xc62 <__addsf3+0x20>
     c5a:	39 f4       	brne	.+14     	; 0xc6a <__addsf3+0x28>
     c5c:	9f 3f       	cpi	r25, 0xFF	; 255
     c5e:	19 f4       	brne	.+6      	; 0xc66 <__addsf3+0x24>
     c60:	26 f4       	brtc	.+8      	; 0xc6a <__addsf3+0x28>
     c62:	0c 94 71 07 	jmp	0xee2	; 0xee2 <__fp_nan>
     c66:	0e f4       	brtc	.+2      	; 0xc6a <__addsf3+0x28>
     c68:	e0 95       	com	r30
     c6a:	e7 fb       	bst	r30, 7
     c6c:	0c 94 6b 07 	jmp	0xed6	; 0xed6 <__fp_inf>

00000c70 <__addsf3x>:
     c70:	e9 2f       	mov	r30, r25
     c72:	0e 94 93 07 	call	0xf26	; 0xf26 <__fp_split3>
     c76:	58 f3       	brcs	.-42     	; 0xc4e <__addsf3+0xc>
     c78:	ba 17       	cp	r27, r26
     c7a:	62 07       	cpc	r22, r18
     c7c:	73 07       	cpc	r23, r19
     c7e:	84 07       	cpc	r24, r20
     c80:	95 07       	cpc	r25, r21
     c82:	20 f0       	brcs	.+8      	; 0xc8c <__addsf3x+0x1c>
     c84:	79 f4       	brne	.+30     	; 0xca4 <__addsf3x+0x34>
     c86:	a6 f5       	brtc	.+104    	; 0xcf0 <__addsf3x+0x80>
     c88:	0c 94 b5 07 	jmp	0xf6a	; 0xf6a <__fp_zero>
     c8c:	0e f4       	brtc	.+2      	; 0xc90 <__addsf3x+0x20>
     c8e:	e0 95       	com	r30
     c90:	0b 2e       	mov	r0, r27
     c92:	ba 2f       	mov	r27, r26
     c94:	a0 2d       	mov	r26, r0
     c96:	0b 01       	movw	r0, r22
     c98:	b9 01       	movw	r22, r18
     c9a:	90 01       	movw	r18, r0
     c9c:	0c 01       	movw	r0, r24
     c9e:	ca 01       	movw	r24, r20
     ca0:	a0 01       	movw	r20, r0
     ca2:	11 24       	eor	r1, r1
     ca4:	ff 27       	eor	r31, r31
     ca6:	59 1b       	sub	r21, r25
     ca8:	99 f0       	breq	.+38     	; 0xcd0 <__addsf3x+0x60>
     caa:	59 3f       	cpi	r21, 0xF9	; 249
     cac:	50 f4       	brcc	.+20     	; 0xcc2 <__addsf3x+0x52>
     cae:	50 3e       	cpi	r21, 0xE0	; 224
     cb0:	68 f1       	brcs	.+90     	; 0xd0c <__addsf3x+0x9c>
     cb2:	1a 16       	cp	r1, r26
     cb4:	f0 40       	sbci	r31, 0x00	; 0
     cb6:	a2 2f       	mov	r26, r18
     cb8:	23 2f       	mov	r18, r19
     cba:	34 2f       	mov	r19, r20
     cbc:	44 27       	eor	r20, r20
     cbe:	58 5f       	subi	r21, 0xF8	; 248
     cc0:	f3 cf       	rjmp	.-26     	; 0xca8 <__addsf3x+0x38>
     cc2:	46 95       	lsr	r20
     cc4:	37 95       	ror	r19
     cc6:	27 95       	ror	r18
     cc8:	a7 95       	ror	r26
     cca:	f0 40       	sbci	r31, 0x00	; 0
     ccc:	53 95       	inc	r21
     cce:	c9 f7       	brne	.-14     	; 0xcc2 <__addsf3x+0x52>
     cd0:	7e f4       	brtc	.+30     	; 0xcf0 <__addsf3x+0x80>
     cd2:	1f 16       	cp	r1, r31
     cd4:	ba 0b       	sbc	r27, r26
     cd6:	62 0b       	sbc	r22, r18
     cd8:	73 0b       	sbc	r23, r19
     cda:	84 0b       	sbc	r24, r20
     cdc:	ba f0       	brmi	.+46     	; 0xd0c <__addsf3x+0x9c>
     cde:	91 50       	subi	r25, 0x01	; 1
     ce0:	a1 f0       	breq	.+40     	; 0xd0a <__addsf3x+0x9a>
     ce2:	ff 0f       	add	r31, r31
     ce4:	bb 1f       	adc	r27, r27
     ce6:	66 1f       	adc	r22, r22
     ce8:	77 1f       	adc	r23, r23
     cea:	88 1f       	adc	r24, r24
     cec:	c2 f7       	brpl	.-16     	; 0xcde <__addsf3x+0x6e>
     cee:	0e c0       	rjmp	.+28     	; 0xd0c <__addsf3x+0x9c>
     cf0:	ba 0f       	add	r27, r26
     cf2:	62 1f       	adc	r22, r18
     cf4:	73 1f       	adc	r23, r19
     cf6:	84 1f       	adc	r24, r20
     cf8:	48 f4       	brcc	.+18     	; 0xd0c <__addsf3x+0x9c>
     cfa:	87 95       	ror	r24
     cfc:	77 95       	ror	r23
     cfe:	67 95       	ror	r22
     d00:	b7 95       	ror	r27
     d02:	f7 95       	ror	r31
     d04:	9e 3f       	cpi	r25, 0xFE	; 254
     d06:	08 f0       	brcs	.+2      	; 0xd0a <__addsf3x+0x9a>
     d08:	b0 cf       	rjmp	.-160    	; 0xc6a <__addsf3+0x28>
     d0a:	93 95       	inc	r25
     d0c:	88 0f       	add	r24, r24
     d0e:	08 f0       	brcs	.+2      	; 0xd12 <__addsf3x+0xa2>
     d10:	99 27       	eor	r25, r25
     d12:	ee 0f       	add	r30, r30
     d14:	97 95       	ror	r25
     d16:	87 95       	ror	r24
     d18:	08 95       	ret

00000d1a <__divsf3>:
     d1a:	0e 94 a1 06 	call	0xd42	; 0xd42 <__divsf3x>
     d1e:	0c 94 82 07 	jmp	0xf04	; 0xf04 <__fp_round>
     d22:	0e 94 7b 07 	call	0xef6	; 0xef6 <__fp_pscB>
     d26:	58 f0       	brcs	.+22     	; 0xd3e <__divsf3+0x24>
     d28:	0e 94 74 07 	call	0xee8	; 0xee8 <__fp_pscA>
     d2c:	40 f0       	brcs	.+16     	; 0xd3e <__divsf3+0x24>
     d2e:	29 f4       	brne	.+10     	; 0xd3a <__divsf3+0x20>
     d30:	5f 3f       	cpi	r21, 0xFF	; 255
     d32:	29 f0       	breq	.+10     	; 0xd3e <__divsf3+0x24>
     d34:	0c 94 6b 07 	jmp	0xed6	; 0xed6 <__fp_inf>
     d38:	51 11       	cpse	r21, r1
     d3a:	0c 94 b6 07 	jmp	0xf6c	; 0xf6c <__fp_szero>
     d3e:	0c 94 71 07 	jmp	0xee2	; 0xee2 <__fp_nan>

00000d42 <__divsf3x>:
     d42:	0e 94 93 07 	call	0xf26	; 0xf26 <__fp_split3>
     d46:	68 f3       	brcs	.-38     	; 0xd22 <__divsf3+0x8>

00000d48 <__divsf3_pse>:
     d48:	99 23       	and	r25, r25
     d4a:	b1 f3       	breq	.-20     	; 0xd38 <__divsf3+0x1e>
     d4c:	55 23       	and	r21, r21
     d4e:	91 f3       	breq	.-28     	; 0xd34 <__divsf3+0x1a>
     d50:	95 1b       	sub	r25, r21
     d52:	55 0b       	sbc	r21, r21
     d54:	bb 27       	eor	r27, r27
     d56:	aa 27       	eor	r26, r26
     d58:	62 17       	cp	r22, r18
     d5a:	73 07       	cpc	r23, r19
     d5c:	84 07       	cpc	r24, r20
     d5e:	38 f0       	brcs	.+14     	; 0xd6e <__divsf3_pse+0x26>
     d60:	9f 5f       	subi	r25, 0xFF	; 255
     d62:	5f 4f       	sbci	r21, 0xFF	; 255
     d64:	22 0f       	add	r18, r18
     d66:	33 1f       	adc	r19, r19
     d68:	44 1f       	adc	r20, r20
     d6a:	aa 1f       	adc	r26, r26
     d6c:	a9 f3       	breq	.-22     	; 0xd58 <__divsf3_pse+0x10>
     d6e:	35 d0       	rcall	.+106    	; 0xdda <__divsf3_pse+0x92>
     d70:	0e 2e       	mov	r0, r30
     d72:	3a f0       	brmi	.+14     	; 0xd82 <__divsf3_pse+0x3a>
     d74:	e0 e8       	ldi	r30, 0x80	; 128
     d76:	32 d0       	rcall	.+100    	; 0xddc <__divsf3_pse+0x94>
     d78:	91 50       	subi	r25, 0x01	; 1
     d7a:	50 40       	sbci	r21, 0x00	; 0
     d7c:	e6 95       	lsr	r30
     d7e:	00 1c       	adc	r0, r0
     d80:	ca f7       	brpl	.-14     	; 0xd74 <__divsf3_pse+0x2c>
     d82:	2b d0       	rcall	.+86     	; 0xdda <__divsf3_pse+0x92>
     d84:	fe 2f       	mov	r31, r30
     d86:	29 d0       	rcall	.+82     	; 0xdda <__divsf3_pse+0x92>
     d88:	66 0f       	add	r22, r22
     d8a:	77 1f       	adc	r23, r23
     d8c:	88 1f       	adc	r24, r24
     d8e:	bb 1f       	adc	r27, r27
     d90:	26 17       	cp	r18, r22
     d92:	37 07       	cpc	r19, r23
     d94:	48 07       	cpc	r20, r24
     d96:	ab 07       	cpc	r26, r27
     d98:	b0 e8       	ldi	r27, 0x80	; 128
     d9a:	09 f0       	breq	.+2      	; 0xd9e <__divsf3_pse+0x56>
     d9c:	bb 0b       	sbc	r27, r27
     d9e:	80 2d       	mov	r24, r0
     da0:	bf 01       	movw	r22, r30
     da2:	ff 27       	eor	r31, r31
     da4:	93 58       	subi	r25, 0x83	; 131
     da6:	5f 4f       	sbci	r21, 0xFF	; 255
     da8:	3a f0       	brmi	.+14     	; 0xdb8 <__divsf3_pse+0x70>
     daa:	9e 3f       	cpi	r25, 0xFE	; 254
     dac:	51 05       	cpc	r21, r1
     dae:	78 f0       	brcs	.+30     	; 0xdce <__divsf3_pse+0x86>
     db0:	0c 94 6b 07 	jmp	0xed6	; 0xed6 <__fp_inf>
     db4:	0c 94 b6 07 	jmp	0xf6c	; 0xf6c <__fp_szero>
     db8:	5f 3f       	cpi	r21, 0xFF	; 255
     dba:	e4 f3       	brlt	.-8      	; 0xdb4 <__divsf3_pse+0x6c>
     dbc:	98 3e       	cpi	r25, 0xE8	; 232
     dbe:	d4 f3       	brlt	.-12     	; 0xdb4 <__divsf3_pse+0x6c>
     dc0:	86 95       	lsr	r24
     dc2:	77 95       	ror	r23
     dc4:	67 95       	ror	r22
     dc6:	b7 95       	ror	r27
     dc8:	f7 95       	ror	r31
     dca:	9f 5f       	subi	r25, 0xFF	; 255
     dcc:	c9 f7       	brne	.-14     	; 0xdc0 <__divsf3_pse+0x78>
     dce:	88 0f       	add	r24, r24
     dd0:	91 1d       	adc	r25, r1
     dd2:	96 95       	lsr	r25
     dd4:	87 95       	ror	r24
     dd6:	97 f9       	bld	r25, 7
     dd8:	08 95       	ret
     dda:	e1 e0       	ldi	r30, 0x01	; 1
     ddc:	66 0f       	add	r22, r22
     dde:	77 1f       	adc	r23, r23
     de0:	88 1f       	adc	r24, r24
     de2:	bb 1f       	adc	r27, r27
     de4:	62 17       	cp	r22, r18
     de6:	73 07       	cpc	r23, r19
     de8:	84 07       	cpc	r24, r20
     dea:	ba 07       	cpc	r27, r26
     dec:	20 f0       	brcs	.+8      	; 0xdf6 <__divsf3_pse+0xae>
     dee:	62 1b       	sub	r22, r18
     df0:	73 0b       	sbc	r23, r19
     df2:	84 0b       	sbc	r24, r20
     df4:	ba 0b       	sbc	r27, r26
     df6:	ee 1f       	adc	r30, r30
     df8:	88 f7       	brcc	.-30     	; 0xddc <__divsf3_pse+0x94>
     dfa:	e0 95       	com	r30
     dfc:	08 95       	ret

00000dfe <__fixunssfsi>:
     dfe:	0e 94 9b 07 	call	0xf36	; 0xf36 <__fp_splitA>
     e02:	88 f0       	brcs	.+34     	; 0xe26 <__fixunssfsi+0x28>
     e04:	9f 57       	subi	r25, 0x7F	; 127
     e06:	98 f0       	brcs	.+38     	; 0xe2e <__fixunssfsi+0x30>
     e08:	b9 2f       	mov	r27, r25
     e0a:	99 27       	eor	r25, r25
     e0c:	b7 51       	subi	r27, 0x17	; 23
     e0e:	b0 f0       	brcs	.+44     	; 0xe3c <__fixunssfsi+0x3e>
     e10:	e1 f0       	breq	.+56     	; 0xe4a <__fixunssfsi+0x4c>
     e12:	66 0f       	add	r22, r22
     e14:	77 1f       	adc	r23, r23
     e16:	88 1f       	adc	r24, r24
     e18:	99 1f       	adc	r25, r25
     e1a:	1a f0       	brmi	.+6      	; 0xe22 <__fixunssfsi+0x24>
     e1c:	ba 95       	dec	r27
     e1e:	c9 f7       	brne	.-14     	; 0xe12 <__fixunssfsi+0x14>
     e20:	14 c0       	rjmp	.+40     	; 0xe4a <__fixunssfsi+0x4c>
     e22:	b1 30       	cpi	r27, 0x01	; 1
     e24:	91 f0       	breq	.+36     	; 0xe4a <__fixunssfsi+0x4c>
     e26:	0e 94 b5 07 	call	0xf6a	; 0xf6a <__fp_zero>
     e2a:	b1 e0       	ldi	r27, 0x01	; 1
     e2c:	08 95       	ret
     e2e:	0c 94 b5 07 	jmp	0xf6a	; 0xf6a <__fp_zero>
     e32:	67 2f       	mov	r22, r23
     e34:	78 2f       	mov	r23, r24
     e36:	88 27       	eor	r24, r24
     e38:	b8 5f       	subi	r27, 0xF8	; 248
     e3a:	39 f0       	breq	.+14     	; 0xe4a <__fixunssfsi+0x4c>
     e3c:	b9 3f       	cpi	r27, 0xF9	; 249
     e3e:	cc f3       	brlt	.-14     	; 0xe32 <__fixunssfsi+0x34>
     e40:	86 95       	lsr	r24
     e42:	77 95       	ror	r23
     e44:	67 95       	ror	r22
     e46:	b3 95       	inc	r27
     e48:	d9 f7       	brne	.-10     	; 0xe40 <__fixunssfsi+0x42>
     e4a:	3e f4       	brtc	.+14     	; 0xe5a <__fixunssfsi+0x5c>
     e4c:	90 95       	com	r25
     e4e:	80 95       	com	r24
     e50:	70 95       	com	r23
     e52:	61 95       	neg	r22
     e54:	7f 4f       	sbci	r23, 0xFF	; 255
     e56:	8f 4f       	sbci	r24, 0xFF	; 255
     e58:	9f 4f       	sbci	r25, 0xFF	; 255
     e5a:	08 95       	ret

00000e5c <__floatunsisf>:
     e5c:	e8 94       	clt
     e5e:	09 c0       	rjmp	.+18     	; 0xe72 <__floatsisf+0x12>

00000e60 <__floatsisf>:
     e60:	97 fb       	bst	r25, 7
     e62:	3e f4       	brtc	.+14     	; 0xe72 <__floatsisf+0x12>
     e64:	90 95       	com	r25
     e66:	80 95       	com	r24
     e68:	70 95       	com	r23
     e6a:	61 95       	neg	r22
     e6c:	7f 4f       	sbci	r23, 0xFF	; 255
     e6e:	8f 4f       	sbci	r24, 0xFF	; 255
     e70:	9f 4f       	sbci	r25, 0xFF	; 255
     e72:	99 23       	and	r25, r25
     e74:	a9 f0       	breq	.+42     	; 0xea0 <__floatsisf+0x40>
     e76:	f9 2f       	mov	r31, r25
     e78:	96 e9       	ldi	r25, 0x96	; 150
     e7a:	bb 27       	eor	r27, r27
     e7c:	93 95       	inc	r25
     e7e:	f6 95       	lsr	r31
     e80:	87 95       	ror	r24
     e82:	77 95       	ror	r23
     e84:	67 95       	ror	r22
     e86:	b7 95       	ror	r27
     e88:	f1 11       	cpse	r31, r1
     e8a:	f8 cf       	rjmp	.-16     	; 0xe7c <__floatsisf+0x1c>
     e8c:	fa f4       	brpl	.+62     	; 0xecc <__floatsisf+0x6c>
     e8e:	bb 0f       	add	r27, r27
     e90:	11 f4       	brne	.+4      	; 0xe96 <__floatsisf+0x36>
     e92:	60 ff       	sbrs	r22, 0
     e94:	1b c0       	rjmp	.+54     	; 0xecc <__floatsisf+0x6c>
     e96:	6f 5f       	subi	r22, 0xFF	; 255
     e98:	7f 4f       	sbci	r23, 0xFF	; 255
     e9a:	8f 4f       	sbci	r24, 0xFF	; 255
     e9c:	9f 4f       	sbci	r25, 0xFF	; 255
     e9e:	16 c0       	rjmp	.+44     	; 0xecc <__floatsisf+0x6c>
     ea0:	88 23       	and	r24, r24
     ea2:	11 f0       	breq	.+4      	; 0xea8 <__floatsisf+0x48>
     ea4:	96 e9       	ldi	r25, 0x96	; 150
     ea6:	11 c0       	rjmp	.+34     	; 0xeca <__floatsisf+0x6a>
     ea8:	77 23       	and	r23, r23
     eaa:	21 f0       	breq	.+8      	; 0xeb4 <__floatsisf+0x54>
     eac:	9e e8       	ldi	r25, 0x8E	; 142
     eae:	87 2f       	mov	r24, r23
     eb0:	76 2f       	mov	r23, r22
     eb2:	05 c0       	rjmp	.+10     	; 0xebe <__floatsisf+0x5e>
     eb4:	66 23       	and	r22, r22
     eb6:	71 f0       	breq	.+28     	; 0xed4 <__floatsisf+0x74>
     eb8:	96 e8       	ldi	r25, 0x86	; 134
     eba:	86 2f       	mov	r24, r22
     ebc:	70 e0       	ldi	r23, 0x00	; 0
     ebe:	60 e0       	ldi	r22, 0x00	; 0
     ec0:	2a f0       	brmi	.+10     	; 0xecc <__floatsisf+0x6c>
     ec2:	9a 95       	dec	r25
     ec4:	66 0f       	add	r22, r22
     ec6:	77 1f       	adc	r23, r23
     ec8:	88 1f       	adc	r24, r24
     eca:	da f7       	brpl	.-10     	; 0xec2 <__floatsisf+0x62>
     ecc:	88 0f       	add	r24, r24
     ece:	96 95       	lsr	r25
     ed0:	87 95       	ror	r24
     ed2:	97 f9       	bld	r25, 7
     ed4:	08 95       	ret

00000ed6 <__fp_inf>:
     ed6:	97 f9       	bld	r25, 7
     ed8:	9f 67       	ori	r25, 0x7F	; 127
     eda:	80 e8       	ldi	r24, 0x80	; 128
     edc:	70 e0       	ldi	r23, 0x00	; 0
     ede:	60 e0       	ldi	r22, 0x00	; 0
     ee0:	08 95       	ret

00000ee2 <__fp_nan>:
     ee2:	9f ef       	ldi	r25, 0xFF	; 255
     ee4:	80 ec       	ldi	r24, 0xC0	; 192
     ee6:	08 95       	ret

00000ee8 <__fp_pscA>:
     ee8:	00 24       	eor	r0, r0
     eea:	0a 94       	dec	r0
     eec:	16 16       	cp	r1, r22
     eee:	17 06       	cpc	r1, r23
     ef0:	18 06       	cpc	r1, r24
     ef2:	09 06       	cpc	r0, r25
     ef4:	08 95       	ret

00000ef6 <__fp_pscB>:
     ef6:	00 24       	eor	r0, r0
     ef8:	0a 94       	dec	r0
     efa:	12 16       	cp	r1, r18
     efc:	13 06       	cpc	r1, r19
     efe:	14 06       	cpc	r1, r20
     f00:	05 06       	cpc	r0, r21
     f02:	08 95       	ret

00000f04 <__fp_round>:
     f04:	09 2e       	mov	r0, r25
     f06:	03 94       	inc	r0
     f08:	00 0c       	add	r0, r0
     f0a:	11 f4       	brne	.+4      	; 0xf10 <__fp_round+0xc>
     f0c:	88 23       	and	r24, r24
     f0e:	52 f0       	brmi	.+20     	; 0xf24 <__fp_round+0x20>
     f10:	bb 0f       	add	r27, r27
     f12:	40 f4       	brcc	.+16     	; 0xf24 <__fp_round+0x20>
     f14:	bf 2b       	or	r27, r31
     f16:	11 f4       	brne	.+4      	; 0xf1c <__fp_round+0x18>
     f18:	60 ff       	sbrs	r22, 0
     f1a:	04 c0       	rjmp	.+8      	; 0xf24 <__fp_round+0x20>
     f1c:	6f 5f       	subi	r22, 0xFF	; 255
     f1e:	7f 4f       	sbci	r23, 0xFF	; 255
     f20:	8f 4f       	sbci	r24, 0xFF	; 255
     f22:	9f 4f       	sbci	r25, 0xFF	; 255
     f24:	08 95       	ret

00000f26 <__fp_split3>:
     f26:	57 fd       	sbrc	r21, 7
     f28:	90 58       	subi	r25, 0x80	; 128
     f2a:	44 0f       	add	r20, r20
     f2c:	55 1f       	adc	r21, r21
     f2e:	59 f0       	breq	.+22     	; 0xf46 <__fp_splitA+0x10>
     f30:	5f 3f       	cpi	r21, 0xFF	; 255
     f32:	71 f0       	breq	.+28     	; 0xf50 <__fp_splitA+0x1a>
     f34:	47 95       	ror	r20

00000f36 <__fp_splitA>:
     f36:	88 0f       	add	r24, r24
     f38:	97 fb       	bst	r25, 7
     f3a:	99 1f       	adc	r25, r25
     f3c:	61 f0       	breq	.+24     	; 0xf56 <__fp_splitA+0x20>
     f3e:	9f 3f       	cpi	r25, 0xFF	; 255
     f40:	79 f0       	breq	.+30     	; 0xf60 <__fp_splitA+0x2a>
     f42:	87 95       	ror	r24
     f44:	08 95       	ret
     f46:	12 16       	cp	r1, r18
     f48:	13 06       	cpc	r1, r19
     f4a:	14 06       	cpc	r1, r20
     f4c:	55 1f       	adc	r21, r21
     f4e:	f2 cf       	rjmp	.-28     	; 0xf34 <__fp_split3+0xe>
     f50:	46 95       	lsr	r20
     f52:	f1 df       	rcall	.-30     	; 0xf36 <__fp_splitA>
     f54:	08 c0       	rjmp	.+16     	; 0xf66 <__fp_splitA+0x30>
     f56:	16 16       	cp	r1, r22
     f58:	17 06       	cpc	r1, r23
     f5a:	18 06       	cpc	r1, r24
     f5c:	99 1f       	adc	r25, r25
     f5e:	f1 cf       	rjmp	.-30     	; 0xf42 <__fp_splitA+0xc>
     f60:	86 95       	lsr	r24
     f62:	71 05       	cpc	r23, r1
     f64:	61 05       	cpc	r22, r1
     f66:	08 94       	sec
     f68:	08 95       	ret

00000f6a <__fp_zero>:
     f6a:	e8 94       	clt

00000f6c <__fp_szero>:
     f6c:	bb 27       	eor	r27, r27
     f6e:	66 27       	eor	r22, r22
     f70:	77 27       	eor	r23, r23
     f72:	cb 01       	movw	r24, r22
     f74:	97 f9       	bld	r25, 7
     f76:	08 95       	ret

00000f78 <__mulsf3>:
     f78:	0e 94 cf 07 	call	0xf9e	; 0xf9e <__mulsf3x>
     f7c:	0c 94 82 07 	jmp	0xf04	; 0xf04 <__fp_round>
     f80:	0e 94 74 07 	call	0xee8	; 0xee8 <__fp_pscA>
     f84:	38 f0       	brcs	.+14     	; 0xf94 <__mulsf3+0x1c>
     f86:	0e 94 7b 07 	call	0xef6	; 0xef6 <__fp_pscB>
     f8a:	20 f0       	brcs	.+8      	; 0xf94 <__mulsf3+0x1c>
     f8c:	95 23       	and	r25, r21
     f8e:	11 f0       	breq	.+4      	; 0xf94 <__mulsf3+0x1c>
     f90:	0c 94 6b 07 	jmp	0xed6	; 0xed6 <__fp_inf>
     f94:	0c 94 71 07 	jmp	0xee2	; 0xee2 <__fp_nan>
     f98:	11 24       	eor	r1, r1
     f9a:	0c 94 b6 07 	jmp	0xf6c	; 0xf6c <__fp_szero>

00000f9e <__mulsf3x>:
     f9e:	0e 94 93 07 	call	0xf26	; 0xf26 <__fp_split3>
     fa2:	70 f3       	brcs	.-36     	; 0xf80 <__mulsf3+0x8>

00000fa4 <__mulsf3_pse>:
     fa4:	95 9f       	mul	r25, r21
     fa6:	c1 f3       	breq	.-16     	; 0xf98 <__mulsf3+0x20>
     fa8:	95 0f       	add	r25, r21
     faa:	50 e0       	ldi	r21, 0x00	; 0
     fac:	55 1f       	adc	r21, r21
     fae:	62 9f       	mul	r22, r18
     fb0:	f0 01       	movw	r30, r0
     fb2:	72 9f       	mul	r23, r18
     fb4:	bb 27       	eor	r27, r27
     fb6:	f0 0d       	add	r31, r0
     fb8:	b1 1d       	adc	r27, r1
     fba:	63 9f       	mul	r22, r19
     fbc:	aa 27       	eor	r26, r26
     fbe:	f0 0d       	add	r31, r0
     fc0:	b1 1d       	adc	r27, r1
     fc2:	aa 1f       	adc	r26, r26
     fc4:	64 9f       	mul	r22, r20
     fc6:	66 27       	eor	r22, r22
     fc8:	b0 0d       	add	r27, r0
     fca:	a1 1d       	adc	r26, r1
     fcc:	66 1f       	adc	r22, r22
     fce:	82 9f       	mul	r24, r18
     fd0:	22 27       	eor	r18, r18
     fd2:	b0 0d       	add	r27, r0
     fd4:	a1 1d       	adc	r26, r1
     fd6:	62 1f       	adc	r22, r18
     fd8:	73 9f       	mul	r23, r19
     fda:	b0 0d       	add	r27, r0
     fdc:	a1 1d       	adc	r26, r1
     fde:	62 1f       	adc	r22, r18
     fe0:	83 9f       	mul	r24, r19
     fe2:	a0 0d       	add	r26, r0
     fe4:	61 1d       	adc	r22, r1
     fe6:	22 1f       	adc	r18, r18
     fe8:	74 9f       	mul	r23, r20
     fea:	33 27       	eor	r19, r19
     fec:	a0 0d       	add	r26, r0
     fee:	61 1d       	adc	r22, r1
     ff0:	23 1f       	adc	r18, r19
     ff2:	84 9f       	mul	r24, r20
     ff4:	60 0d       	add	r22, r0
     ff6:	21 1d       	adc	r18, r1
     ff8:	82 2f       	mov	r24, r18
     ffa:	76 2f       	mov	r23, r22
     ffc:	6a 2f       	mov	r22, r26
     ffe:	11 24       	eor	r1, r1
    1000:	9f 57       	subi	r25, 0x7F	; 127
    1002:	50 40       	sbci	r21, 0x00	; 0
    1004:	9a f0       	brmi	.+38     	; 0x102c <__mulsf3_pse+0x88>
    1006:	f1 f0       	breq	.+60     	; 0x1044 <__mulsf3_pse+0xa0>
    1008:	88 23       	and	r24, r24
    100a:	4a f0       	brmi	.+18     	; 0x101e <__mulsf3_pse+0x7a>
    100c:	ee 0f       	add	r30, r30
    100e:	ff 1f       	adc	r31, r31
    1010:	bb 1f       	adc	r27, r27
    1012:	66 1f       	adc	r22, r22
    1014:	77 1f       	adc	r23, r23
    1016:	88 1f       	adc	r24, r24
    1018:	91 50       	subi	r25, 0x01	; 1
    101a:	50 40       	sbci	r21, 0x00	; 0
    101c:	a9 f7       	brne	.-22     	; 0x1008 <__mulsf3_pse+0x64>
    101e:	9e 3f       	cpi	r25, 0xFE	; 254
    1020:	51 05       	cpc	r21, r1
    1022:	80 f0       	brcs	.+32     	; 0x1044 <__mulsf3_pse+0xa0>
    1024:	0c 94 6b 07 	jmp	0xed6	; 0xed6 <__fp_inf>
    1028:	0c 94 b6 07 	jmp	0xf6c	; 0xf6c <__fp_szero>
    102c:	5f 3f       	cpi	r21, 0xFF	; 255
    102e:	e4 f3       	brlt	.-8      	; 0x1028 <__mulsf3_pse+0x84>
    1030:	98 3e       	cpi	r25, 0xE8	; 232
    1032:	d4 f3       	brlt	.-12     	; 0x1028 <__mulsf3_pse+0x84>
    1034:	86 95       	lsr	r24
    1036:	77 95       	ror	r23
    1038:	67 95       	ror	r22
    103a:	b7 95       	ror	r27
    103c:	f7 95       	ror	r31
    103e:	e7 95       	ror	r30
    1040:	9f 5f       	subi	r25, 0xFF	; 255
    1042:	c1 f7       	brne	.-16     	; 0x1034 <__mulsf3_pse+0x90>
    1044:	fe 2b       	or	r31, r30
    1046:	88 0f       	add	r24, r24
    1048:	91 1d       	adc	r25, r1
    104a:	96 95       	lsr	r25
    104c:	87 95       	ror	r24
    104e:	97 f9       	bld	r25, 7
    1050:	08 95       	ret

00001052 <__umulhisi3>:
    1052:	a2 9f       	mul	r26, r18
    1054:	b0 01       	movw	r22, r0
    1056:	b3 9f       	mul	r27, r19
    1058:	c0 01       	movw	r24, r0
    105a:	a3 9f       	mul	r26, r19
    105c:	70 0d       	add	r23, r0
    105e:	81 1d       	adc	r24, r1
    1060:	11 24       	eor	r1, r1
    1062:	91 1d       	adc	r25, r1
    1064:	b2 9f       	mul	r27, r18
    1066:	70 0d       	add	r23, r0
    1068:	81 1d       	adc	r24, r1
    106a:	11 24       	eor	r1, r1
    106c:	91 1d       	adc	r25, r1
    106e:	08 95       	ret

00001070 <dtostrf>:
    1070:	ef 92       	push	r14
    1072:	0f 93       	push	r16
    1074:	1f 93       	push	r17
    1076:	cf 93       	push	r28
    1078:	df 93       	push	r29
    107a:	e8 01       	movw	r28, r16
    107c:	47 fd       	sbrc	r20, 7
    107e:	02 c0       	rjmp	.+4      	; 0x1084 <dtostrf+0x14>
    1080:	34 e0       	ldi	r19, 0x04	; 4
    1082:	01 c0       	rjmp	.+2      	; 0x1086 <dtostrf+0x16>
    1084:	34 e1       	ldi	r19, 0x14	; 20
    1086:	04 2e       	mov	r0, r20
    1088:	00 0c       	add	r0, r0
    108a:	55 0b       	sbc	r21, r21
    108c:	57 ff       	sbrs	r21, 7
    108e:	03 c0       	rjmp	.+6      	; 0x1096 <dtostrf+0x26>
    1090:	51 95       	neg	r21
    1092:	41 95       	neg	r20
    1094:	51 09       	sbc	r21, r1
    1096:	e3 2e       	mov	r14, r19
    1098:	02 2f       	mov	r16, r18
    109a:	24 2f       	mov	r18, r20
    109c:	ae 01       	movw	r20, r28
    109e:	0e 94 7d 08 	call	0x10fa	; 0x10fa <dtoa_prf>
    10a2:	ce 01       	movw	r24, r28
    10a4:	df 91       	pop	r29
    10a6:	cf 91       	pop	r28
    10a8:	1f 91       	pop	r17
    10aa:	0f 91       	pop	r16
    10ac:	ef 90       	pop	r14
    10ae:	08 95       	ret

000010b0 <__itoa_ncheck>:
    10b0:	bb 27       	eor	r27, r27
    10b2:	4a 30       	cpi	r20, 0x0A	; 10
    10b4:	31 f4       	brne	.+12     	; 0x10c2 <__itoa_ncheck+0x12>
    10b6:	99 23       	and	r25, r25
    10b8:	22 f4       	brpl	.+8      	; 0x10c2 <__itoa_ncheck+0x12>
    10ba:	bd e2       	ldi	r27, 0x2D	; 45
    10bc:	90 95       	com	r25
    10be:	81 95       	neg	r24
    10c0:	9f 4f       	sbci	r25, 0xFF	; 255
    10c2:	0c 94 64 08 	jmp	0x10c8	; 0x10c8 <__utoa_common>

000010c6 <__utoa_ncheck>:
    10c6:	bb 27       	eor	r27, r27

000010c8 <__utoa_common>:
    10c8:	fb 01       	movw	r30, r22
    10ca:	55 27       	eor	r21, r21
    10cc:	aa 27       	eor	r26, r26
    10ce:	88 0f       	add	r24, r24
    10d0:	99 1f       	adc	r25, r25
    10d2:	aa 1f       	adc	r26, r26
    10d4:	a4 17       	cp	r26, r20
    10d6:	10 f0       	brcs	.+4      	; 0x10dc <__utoa_common+0x14>
    10d8:	a4 1b       	sub	r26, r20
    10da:	83 95       	inc	r24
    10dc:	50 51       	subi	r21, 0x10	; 16
    10de:	b9 f7       	brne	.-18     	; 0x10ce <__utoa_common+0x6>
    10e0:	a0 5d       	subi	r26, 0xD0	; 208
    10e2:	aa 33       	cpi	r26, 0x3A	; 58
    10e4:	08 f0       	brcs	.+2      	; 0x10e8 <__utoa_common+0x20>
    10e6:	a9 5d       	subi	r26, 0xD9	; 217
    10e8:	a1 93       	st	Z+, r26
    10ea:	00 97       	sbiw	r24, 0x00	; 0
    10ec:	79 f7       	brne	.-34     	; 0x10cc <__utoa_common+0x4>
    10ee:	b1 11       	cpse	r27, r1
    10f0:	b1 93       	st	Z+, r27
    10f2:	11 92       	st	Z+, r1
    10f4:	cb 01       	movw	r24, r22
    10f6:	0c 94 af 0a 	jmp	0x155e	; 0x155e <strrev>

000010fa <dtoa_prf>:
    10fa:	a9 e0       	ldi	r26, 0x09	; 9
    10fc:	b0 e0       	ldi	r27, 0x00	; 0
    10fe:	e3 e8       	ldi	r30, 0x83	; 131
    1100:	f8 e0       	ldi	r31, 0x08	; 8
    1102:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__prologue_saves__+0xc>
    1106:	6a 01       	movw	r12, r20
    1108:	12 2f       	mov	r17, r18
    110a:	b0 2e       	mov	r11, r16
    110c:	2b e3       	ldi	r18, 0x3B	; 59
    110e:	20 17       	cp	r18, r16
    1110:	20 f0       	brcs	.+8      	; 0x111a <dtoa_prf+0x20>
    1112:	ff 24       	eor	r15, r15
    1114:	f3 94       	inc	r15
    1116:	f0 0e       	add	r15, r16
    1118:	02 c0       	rjmp	.+4      	; 0x111e <dtoa_prf+0x24>
    111a:	2c e3       	ldi	r18, 0x3C	; 60
    111c:	f2 2e       	mov	r15, r18
    111e:	0f 2d       	mov	r16, r15
    1120:	27 e0       	ldi	r18, 0x07	; 7
    1122:	ae 01       	movw	r20, r28
    1124:	4f 5f       	subi	r20, 0xFF	; 255
    1126:	5f 4f       	sbci	r21, 0xFF	; 255
    1128:	0e 94 d7 09 	call	0x13ae	; 0x13ae <__ftoa_engine>
    112c:	bc 01       	movw	r22, r24
    112e:	49 81       	ldd	r20, Y+1	; 0x01
    1130:	84 2f       	mov	r24, r20
    1132:	89 70       	andi	r24, 0x09	; 9
    1134:	81 30       	cpi	r24, 0x01	; 1
    1136:	31 f0       	breq	.+12     	; 0x1144 <dtoa_prf+0x4a>
    1138:	e1 fc       	sbrc	r14, 1
    113a:	06 c0       	rjmp	.+12     	; 0x1148 <dtoa_prf+0x4e>
    113c:	e0 fe       	sbrs	r14, 0
    113e:	06 c0       	rjmp	.+12     	; 0x114c <dtoa_prf+0x52>
    1140:	90 e2       	ldi	r25, 0x20	; 32
    1142:	05 c0       	rjmp	.+10     	; 0x114e <dtoa_prf+0x54>
    1144:	9d e2       	ldi	r25, 0x2D	; 45
    1146:	03 c0       	rjmp	.+6      	; 0x114e <dtoa_prf+0x54>
    1148:	9b e2       	ldi	r25, 0x2B	; 43
    114a:	01 c0       	rjmp	.+2      	; 0x114e <dtoa_prf+0x54>
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	5e 2d       	mov	r21, r14
    1150:	50 71       	andi	r21, 0x10	; 16
    1152:	43 ff       	sbrs	r20, 3
    1154:	3c c0       	rjmp	.+120    	; 0x11ce <dtoa_prf+0xd4>
    1156:	91 11       	cpse	r25, r1
    1158:	02 c0       	rjmp	.+4      	; 0x115e <dtoa_prf+0x64>
    115a:	83 e0       	ldi	r24, 0x03	; 3
    115c:	01 c0       	rjmp	.+2      	; 0x1160 <dtoa_prf+0x66>
    115e:	84 e0       	ldi	r24, 0x04	; 4
    1160:	81 17       	cp	r24, r17
    1162:	18 f4       	brcc	.+6      	; 0x116a <dtoa_prf+0x70>
    1164:	21 2f       	mov	r18, r17
    1166:	28 1b       	sub	r18, r24
    1168:	01 c0       	rjmp	.+2      	; 0x116c <dtoa_prf+0x72>
    116a:	20 e0       	ldi	r18, 0x00	; 0
    116c:	51 11       	cpse	r21, r1
    116e:	0b c0       	rjmp	.+22     	; 0x1186 <dtoa_prf+0x8c>
    1170:	f6 01       	movw	r30, r12
    1172:	82 2f       	mov	r24, r18
    1174:	30 e2       	ldi	r19, 0x20	; 32
    1176:	88 23       	and	r24, r24
    1178:	19 f0       	breq	.+6      	; 0x1180 <dtoa_prf+0x86>
    117a:	31 93       	st	Z+, r19
    117c:	81 50       	subi	r24, 0x01	; 1
    117e:	fb cf       	rjmp	.-10     	; 0x1176 <dtoa_prf+0x7c>
    1180:	c2 0e       	add	r12, r18
    1182:	d1 1c       	adc	r13, r1
    1184:	20 e0       	ldi	r18, 0x00	; 0
    1186:	99 23       	and	r25, r25
    1188:	29 f0       	breq	.+10     	; 0x1194 <dtoa_prf+0x9a>
    118a:	d6 01       	movw	r26, r12
    118c:	9c 93       	st	X, r25
    118e:	f6 01       	movw	r30, r12
    1190:	31 96       	adiw	r30, 0x01	; 1
    1192:	6f 01       	movw	r12, r30
    1194:	c6 01       	movw	r24, r12
    1196:	03 96       	adiw	r24, 0x03	; 3
    1198:	e2 fe       	sbrs	r14, 2
    119a:	0a c0       	rjmp	.+20     	; 0x11b0 <dtoa_prf+0xb6>
    119c:	3e e4       	ldi	r19, 0x4E	; 78
    119e:	d6 01       	movw	r26, r12
    11a0:	3c 93       	st	X, r19
    11a2:	41 e4       	ldi	r20, 0x41	; 65
    11a4:	11 96       	adiw	r26, 0x01	; 1
    11a6:	4c 93       	st	X, r20
    11a8:	11 97       	sbiw	r26, 0x01	; 1
    11aa:	12 96       	adiw	r26, 0x02	; 2
    11ac:	3c 93       	st	X, r19
    11ae:	06 c0       	rjmp	.+12     	; 0x11bc <dtoa_prf+0xc2>
    11b0:	3e e6       	ldi	r19, 0x6E	; 110
    11b2:	f6 01       	movw	r30, r12
    11b4:	30 83       	st	Z, r19
    11b6:	41 e6       	ldi	r20, 0x61	; 97
    11b8:	41 83       	std	Z+1, r20	; 0x01
    11ba:	32 83       	std	Z+2, r19	; 0x02
    11bc:	fc 01       	movw	r30, r24
    11be:	32 2f       	mov	r19, r18
    11c0:	40 e2       	ldi	r20, 0x20	; 32
    11c2:	33 23       	and	r19, r19
    11c4:	09 f4       	brne	.+2      	; 0x11c8 <dtoa_prf+0xce>
    11c6:	42 c0       	rjmp	.+132    	; 0x124c <dtoa_prf+0x152>
    11c8:	41 93       	st	Z+, r20
    11ca:	31 50       	subi	r19, 0x01	; 1
    11cc:	fa cf       	rjmp	.-12     	; 0x11c2 <dtoa_prf+0xc8>
    11ce:	42 ff       	sbrs	r20, 2
    11d0:	44 c0       	rjmp	.+136    	; 0x125a <dtoa_prf+0x160>
    11d2:	91 11       	cpse	r25, r1
    11d4:	02 c0       	rjmp	.+4      	; 0x11da <dtoa_prf+0xe0>
    11d6:	83 e0       	ldi	r24, 0x03	; 3
    11d8:	01 c0       	rjmp	.+2      	; 0x11dc <dtoa_prf+0xe2>
    11da:	84 e0       	ldi	r24, 0x04	; 4
    11dc:	81 17       	cp	r24, r17
    11de:	18 f4       	brcc	.+6      	; 0x11e6 <dtoa_prf+0xec>
    11e0:	21 2f       	mov	r18, r17
    11e2:	28 1b       	sub	r18, r24
    11e4:	01 c0       	rjmp	.+2      	; 0x11e8 <dtoa_prf+0xee>
    11e6:	20 e0       	ldi	r18, 0x00	; 0
    11e8:	51 11       	cpse	r21, r1
    11ea:	0b c0       	rjmp	.+22     	; 0x1202 <dtoa_prf+0x108>
    11ec:	f6 01       	movw	r30, r12
    11ee:	82 2f       	mov	r24, r18
    11f0:	30 e2       	ldi	r19, 0x20	; 32
    11f2:	88 23       	and	r24, r24
    11f4:	19 f0       	breq	.+6      	; 0x11fc <dtoa_prf+0x102>
    11f6:	31 93       	st	Z+, r19
    11f8:	81 50       	subi	r24, 0x01	; 1
    11fa:	fb cf       	rjmp	.-10     	; 0x11f2 <dtoa_prf+0xf8>
    11fc:	c2 0e       	add	r12, r18
    11fe:	d1 1c       	adc	r13, r1
    1200:	20 e0       	ldi	r18, 0x00	; 0
    1202:	99 23       	and	r25, r25
    1204:	29 f0       	breq	.+10     	; 0x1210 <dtoa_prf+0x116>
    1206:	d6 01       	movw	r26, r12
    1208:	9c 93       	st	X, r25
    120a:	f6 01       	movw	r30, r12
    120c:	31 96       	adiw	r30, 0x01	; 1
    120e:	6f 01       	movw	r12, r30
    1210:	c6 01       	movw	r24, r12
    1212:	03 96       	adiw	r24, 0x03	; 3
    1214:	e2 fe       	sbrs	r14, 2
    1216:	0b c0       	rjmp	.+22     	; 0x122e <dtoa_prf+0x134>
    1218:	39 e4       	ldi	r19, 0x49	; 73
    121a:	d6 01       	movw	r26, r12
    121c:	3c 93       	st	X, r19
    121e:	3e e4       	ldi	r19, 0x4E	; 78
    1220:	11 96       	adiw	r26, 0x01	; 1
    1222:	3c 93       	st	X, r19
    1224:	11 97       	sbiw	r26, 0x01	; 1
    1226:	36 e4       	ldi	r19, 0x46	; 70
    1228:	12 96       	adiw	r26, 0x02	; 2
    122a:	3c 93       	st	X, r19
    122c:	07 c0       	rjmp	.+14     	; 0x123c <dtoa_prf+0x142>
    122e:	39 e6       	ldi	r19, 0x69	; 105
    1230:	f6 01       	movw	r30, r12
    1232:	30 83       	st	Z, r19
    1234:	3e e6       	ldi	r19, 0x6E	; 110
    1236:	31 83       	std	Z+1, r19	; 0x01
    1238:	36 e6       	ldi	r19, 0x66	; 102
    123a:	32 83       	std	Z+2, r19	; 0x02
    123c:	fc 01       	movw	r30, r24
    123e:	32 2f       	mov	r19, r18
    1240:	40 e2       	ldi	r20, 0x20	; 32
    1242:	33 23       	and	r19, r19
    1244:	19 f0       	breq	.+6      	; 0x124c <dtoa_prf+0x152>
    1246:	41 93       	st	Z+, r20
    1248:	31 50       	subi	r19, 0x01	; 1
    124a:	fb cf       	rjmp	.-10     	; 0x1242 <dtoa_prf+0x148>
    124c:	fc 01       	movw	r30, r24
    124e:	e2 0f       	add	r30, r18
    1250:	f1 1d       	adc	r31, r1
    1252:	10 82       	st	Z, r1
    1254:	8e ef       	ldi	r24, 0xFE	; 254
    1256:	9f ef       	ldi	r25, 0xFF	; 255
    1258:	a6 c0       	rjmp	.+332    	; 0x13a6 <dtoa_prf+0x2ac>
    125a:	21 e0       	ldi	r18, 0x01	; 1
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	91 11       	cpse	r25, r1
    1260:	02 c0       	rjmp	.+4      	; 0x1266 <dtoa_prf+0x16c>
    1262:	20 e0       	ldi	r18, 0x00	; 0
    1264:	30 e0       	ldi	r19, 0x00	; 0
    1266:	16 16       	cp	r1, r22
    1268:	17 06       	cpc	r1, r23
    126a:	1c f4       	brge	.+6      	; 0x1272 <dtoa_prf+0x178>
    126c:	fb 01       	movw	r30, r22
    126e:	31 96       	adiw	r30, 0x01	; 1
    1270:	02 c0       	rjmp	.+4      	; 0x1276 <dtoa_prf+0x17c>
    1272:	e1 e0       	ldi	r30, 0x01	; 1
    1274:	f0 e0       	ldi	r31, 0x00	; 0
    1276:	2e 0f       	add	r18, r30
    1278:	3f 1f       	adc	r19, r31
    127a:	bb 20       	and	r11, r11
    127c:	21 f0       	breq	.+8      	; 0x1286 <dtoa_prf+0x18c>
    127e:	eb 2d       	mov	r30, r11
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	31 96       	adiw	r30, 0x01	; 1
    1284:	02 c0       	rjmp	.+4      	; 0x128a <dtoa_prf+0x190>
    1286:	e0 e0       	ldi	r30, 0x00	; 0
    1288:	f0 e0       	ldi	r31, 0x00	; 0
    128a:	2e 0f       	add	r18, r30
    128c:	3f 1f       	adc	r19, r31
    128e:	e1 2f       	mov	r30, r17
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	2e 17       	cp	r18, r30
    1294:	3f 07       	cpc	r19, r31
    1296:	1c f4       	brge	.+6      	; 0x129e <dtoa_prf+0x1a4>
    1298:	12 1b       	sub	r17, r18
    129a:	21 2f       	mov	r18, r17
    129c:	01 c0       	rjmp	.+2      	; 0x12a0 <dtoa_prf+0x1a6>
    129e:	20 e0       	ldi	r18, 0x00	; 0
    12a0:	8e 2d       	mov	r24, r14
    12a2:	88 71       	andi	r24, 0x18	; 24
    12a4:	59 f4       	brne	.+22     	; 0x12bc <dtoa_prf+0x1c2>
    12a6:	f6 01       	movw	r30, r12
    12a8:	82 2f       	mov	r24, r18
    12aa:	30 e2       	ldi	r19, 0x20	; 32
    12ac:	88 23       	and	r24, r24
    12ae:	19 f0       	breq	.+6      	; 0x12b6 <dtoa_prf+0x1bc>
    12b0:	31 93       	st	Z+, r19
    12b2:	81 50       	subi	r24, 0x01	; 1
    12b4:	fb cf       	rjmp	.-10     	; 0x12ac <dtoa_prf+0x1b2>
    12b6:	c2 0e       	add	r12, r18
    12b8:	d1 1c       	adc	r13, r1
    12ba:	20 e0       	ldi	r18, 0x00	; 0
    12bc:	99 23       	and	r25, r25
    12be:	29 f0       	breq	.+10     	; 0x12ca <dtoa_prf+0x1d0>
    12c0:	d6 01       	movw	r26, r12
    12c2:	9c 93       	st	X, r25
    12c4:	f6 01       	movw	r30, r12
    12c6:	31 96       	adiw	r30, 0x01	; 1
    12c8:	6f 01       	movw	r12, r30
    12ca:	51 11       	cpse	r21, r1
    12cc:	0b c0       	rjmp	.+22     	; 0x12e4 <dtoa_prf+0x1ea>
    12ce:	f6 01       	movw	r30, r12
    12d0:	82 2f       	mov	r24, r18
    12d2:	90 e3       	ldi	r25, 0x30	; 48
    12d4:	88 23       	and	r24, r24
    12d6:	19 f0       	breq	.+6      	; 0x12de <dtoa_prf+0x1e4>
    12d8:	91 93       	st	Z+, r25
    12da:	81 50       	subi	r24, 0x01	; 1
    12dc:	fb cf       	rjmp	.-10     	; 0x12d4 <dtoa_prf+0x1da>
    12de:	c2 0e       	add	r12, r18
    12e0:	d1 1c       	adc	r13, r1
    12e2:	20 e0       	ldi	r18, 0x00	; 0
    12e4:	0f 2d       	mov	r16, r15
    12e6:	06 0f       	add	r16, r22
    12e8:	9a 81       	ldd	r25, Y+2	; 0x02
    12ea:	34 2f       	mov	r19, r20
    12ec:	30 71       	andi	r19, 0x10	; 16
    12ee:	44 ff       	sbrs	r20, 4
    12f0:	03 c0       	rjmp	.+6      	; 0x12f8 <dtoa_prf+0x1fe>
    12f2:	91 33       	cpi	r25, 0x31	; 49
    12f4:	09 f4       	brne	.+2      	; 0x12f8 <dtoa_prf+0x1fe>
    12f6:	01 50       	subi	r16, 0x01	; 1
    12f8:	10 16       	cp	r1, r16
    12fa:	24 f4       	brge	.+8      	; 0x1304 <dtoa_prf+0x20a>
    12fc:	09 30       	cpi	r16, 0x09	; 9
    12fe:	18 f0       	brcs	.+6      	; 0x1306 <dtoa_prf+0x20c>
    1300:	08 e0       	ldi	r16, 0x08	; 8
    1302:	01 c0       	rjmp	.+2      	; 0x1306 <dtoa_prf+0x20c>
    1304:	01 e0       	ldi	r16, 0x01	; 1
    1306:	ab 01       	movw	r20, r22
    1308:	77 ff       	sbrs	r23, 7
    130a:	02 c0       	rjmp	.+4      	; 0x1310 <dtoa_prf+0x216>
    130c:	40 e0       	ldi	r20, 0x00	; 0
    130e:	50 e0       	ldi	r21, 0x00	; 0
    1310:	fb 01       	movw	r30, r22
    1312:	e4 1b       	sub	r30, r20
    1314:	f5 0b       	sbc	r31, r21
    1316:	a1 e0       	ldi	r26, 0x01	; 1
    1318:	b0 e0       	ldi	r27, 0x00	; 0
    131a:	ac 0f       	add	r26, r28
    131c:	bd 1f       	adc	r27, r29
    131e:	ea 0f       	add	r30, r26
    1320:	fb 1f       	adc	r31, r27
    1322:	8e e2       	ldi	r24, 0x2E	; 46
    1324:	a8 2e       	mov	r10, r24
    1326:	4b 01       	movw	r8, r22
    1328:	80 1a       	sub	r8, r16
    132a:	91 08       	sbc	r9, r1
    132c:	0b 2d       	mov	r16, r11
    132e:	10 e0       	ldi	r17, 0x00	; 0
    1330:	11 95       	neg	r17
    1332:	01 95       	neg	r16
    1334:	11 09       	sbc	r17, r1
    1336:	4f 3f       	cpi	r20, 0xFF	; 255
    1338:	bf ef       	ldi	r27, 0xFF	; 255
    133a:	5b 07       	cpc	r21, r27
    133c:	21 f4       	brne	.+8      	; 0x1346 <dtoa_prf+0x24c>
    133e:	d6 01       	movw	r26, r12
    1340:	ac 92       	st	X, r10
    1342:	11 96       	adiw	r26, 0x01	; 1
    1344:	6d 01       	movw	r12, r26
    1346:	64 17       	cp	r22, r20
    1348:	75 07       	cpc	r23, r21
    134a:	2c f0       	brlt	.+10     	; 0x1356 <dtoa_prf+0x25c>
    134c:	84 16       	cp	r8, r20
    134e:	95 06       	cpc	r9, r21
    1350:	14 f4       	brge	.+4      	; 0x1356 <dtoa_prf+0x25c>
    1352:	81 81       	ldd	r24, Z+1	; 0x01
    1354:	01 c0       	rjmp	.+2      	; 0x1358 <dtoa_prf+0x25e>
    1356:	80 e3       	ldi	r24, 0x30	; 48
    1358:	41 50       	subi	r20, 0x01	; 1
    135a:	51 09       	sbc	r21, r1
    135c:	31 96       	adiw	r30, 0x01	; 1
    135e:	d6 01       	movw	r26, r12
    1360:	11 96       	adiw	r26, 0x01	; 1
    1362:	7d 01       	movw	r14, r26
    1364:	40 17       	cp	r20, r16
    1366:	51 07       	cpc	r21, r17
    1368:	24 f0       	brlt	.+8      	; 0x1372 <dtoa_prf+0x278>
    136a:	d6 01       	movw	r26, r12
    136c:	8c 93       	st	X, r24
    136e:	67 01       	movw	r12, r14
    1370:	e2 cf       	rjmp	.-60     	; 0x1336 <dtoa_prf+0x23c>
    1372:	64 17       	cp	r22, r20
    1374:	75 07       	cpc	r23, r21
    1376:	39 f4       	brne	.+14     	; 0x1386 <dtoa_prf+0x28c>
    1378:	96 33       	cpi	r25, 0x36	; 54
    137a:	20 f4       	brcc	.+8      	; 0x1384 <dtoa_prf+0x28a>
    137c:	95 33       	cpi	r25, 0x35	; 53
    137e:	19 f4       	brne	.+6      	; 0x1386 <dtoa_prf+0x28c>
    1380:	31 11       	cpse	r19, r1
    1382:	01 c0       	rjmp	.+2      	; 0x1386 <dtoa_prf+0x28c>
    1384:	81 e3       	ldi	r24, 0x31	; 49
    1386:	f6 01       	movw	r30, r12
    1388:	80 83       	st	Z, r24
    138a:	f7 01       	movw	r30, r14
    138c:	82 2f       	mov	r24, r18
    138e:	90 e2       	ldi	r25, 0x20	; 32
    1390:	88 23       	and	r24, r24
    1392:	19 f0       	breq	.+6      	; 0x139a <dtoa_prf+0x2a0>
    1394:	91 93       	st	Z+, r25
    1396:	81 50       	subi	r24, 0x01	; 1
    1398:	fb cf       	rjmp	.-10     	; 0x1390 <dtoa_prf+0x296>
    139a:	f7 01       	movw	r30, r14
    139c:	e2 0f       	add	r30, r18
    139e:	f1 1d       	adc	r31, r1
    13a0:	10 82       	st	Z, r1
    13a2:	80 e0       	ldi	r24, 0x00	; 0
    13a4:	90 e0       	ldi	r25, 0x00	; 0
    13a6:	29 96       	adiw	r28, 0x09	; 9
    13a8:	ec e0       	ldi	r30, 0x0C	; 12
    13aa:	0c 94 e1 0a 	jmp	0x15c2	; 0x15c2 <__epilogue_restores__+0xc>

000013ae <__ftoa_engine>:
    13ae:	28 30       	cpi	r18, 0x08	; 8
    13b0:	08 f0       	brcs	.+2      	; 0x13b4 <__ftoa_engine+0x6>
    13b2:	27 e0       	ldi	r18, 0x07	; 7
    13b4:	33 27       	eor	r19, r19
    13b6:	da 01       	movw	r26, r20
    13b8:	99 0f       	add	r25, r25
    13ba:	31 1d       	adc	r19, r1
    13bc:	87 fd       	sbrc	r24, 7
    13be:	91 60       	ori	r25, 0x01	; 1
    13c0:	00 96       	adiw	r24, 0x00	; 0
    13c2:	61 05       	cpc	r22, r1
    13c4:	71 05       	cpc	r23, r1
    13c6:	39 f4       	brne	.+14     	; 0x13d6 <__ftoa_engine+0x28>
    13c8:	32 60       	ori	r19, 0x02	; 2
    13ca:	2e 5f       	subi	r18, 0xFE	; 254
    13cc:	3d 93       	st	X+, r19
    13ce:	30 e3       	ldi	r19, 0x30	; 48
    13d0:	2a 95       	dec	r18
    13d2:	e1 f7       	brne	.-8      	; 0x13cc <__ftoa_engine+0x1e>
    13d4:	08 95       	ret
    13d6:	9f 3f       	cpi	r25, 0xFF	; 255
    13d8:	30 f0       	brcs	.+12     	; 0x13e6 <__ftoa_engine+0x38>
    13da:	80 38       	cpi	r24, 0x80	; 128
    13dc:	71 05       	cpc	r23, r1
    13de:	61 05       	cpc	r22, r1
    13e0:	09 f0       	breq	.+2      	; 0x13e4 <__ftoa_engine+0x36>
    13e2:	3c 5f       	subi	r19, 0xFC	; 252
    13e4:	3c 5f       	subi	r19, 0xFC	; 252
    13e6:	3d 93       	st	X+, r19
    13e8:	91 30       	cpi	r25, 0x01	; 1
    13ea:	08 f0       	brcs	.+2      	; 0x13ee <__ftoa_engine+0x40>
    13ec:	80 68       	ori	r24, 0x80	; 128
    13ee:	91 1d       	adc	r25, r1
    13f0:	df 93       	push	r29
    13f2:	cf 93       	push	r28
    13f4:	1f 93       	push	r17
    13f6:	0f 93       	push	r16
    13f8:	ff 92       	push	r15
    13fa:	ef 92       	push	r14
    13fc:	19 2f       	mov	r17, r25
    13fe:	98 7f       	andi	r25, 0xF8	; 248
    1400:	96 95       	lsr	r25
    1402:	e9 2f       	mov	r30, r25
    1404:	96 95       	lsr	r25
    1406:	96 95       	lsr	r25
    1408:	e9 0f       	add	r30, r25
    140a:	ff 27       	eor	r31, r31
    140c:	ee 53       	subi	r30, 0x3E	; 62
    140e:	ff 4f       	sbci	r31, 0xFF	; 255
    1410:	99 27       	eor	r25, r25
    1412:	33 27       	eor	r19, r19
    1414:	ee 24       	eor	r14, r14
    1416:	ff 24       	eor	r15, r15
    1418:	a7 01       	movw	r20, r14
    141a:	e7 01       	movw	r28, r14
    141c:	05 90       	lpm	r0, Z+
    141e:	08 94       	sec
    1420:	07 94       	ror	r0
    1422:	28 f4       	brcc	.+10     	; 0x142e <__ftoa_engine+0x80>
    1424:	36 0f       	add	r19, r22
    1426:	e7 1e       	adc	r14, r23
    1428:	f8 1e       	adc	r15, r24
    142a:	49 1f       	adc	r20, r25
    142c:	51 1d       	adc	r21, r1
    142e:	66 0f       	add	r22, r22
    1430:	77 1f       	adc	r23, r23
    1432:	88 1f       	adc	r24, r24
    1434:	99 1f       	adc	r25, r25
    1436:	06 94       	lsr	r0
    1438:	a1 f7       	brne	.-24     	; 0x1422 <__ftoa_engine+0x74>
    143a:	05 90       	lpm	r0, Z+
    143c:	07 94       	ror	r0
    143e:	28 f4       	brcc	.+10     	; 0x144a <__ftoa_engine+0x9c>
    1440:	e7 0e       	add	r14, r23
    1442:	f8 1e       	adc	r15, r24
    1444:	49 1f       	adc	r20, r25
    1446:	56 1f       	adc	r21, r22
    1448:	c1 1d       	adc	r28, r1
    144a:	77 0f       	add	r23, r23
    144c:	88 1f       	adc	r24, r24
    144e:	99 1f       	adc	r25, r25
    1450:	66 1f       	adc	r22, r22
    1452:	06 94       	lsr	r0
    1454:	a1 f7       	brne	.-24     	; 0x143e <__ftoa_engine+0x90>
    1456:	05 90       	lpm	r0, Z+
    1458:	07 94       	ror	r0
    145a:	28 f4       	brcc	.+10     	; 0x1466 <__ftoa_engine+0xb8>
    145c:	f8 0e       	add	r15, r24
    145e:	49 1f       	adc	r20, r25
    1460:	56 1f       	adc	r21, r22
    1462:	c7 1f       	adc	r28, r23
    1464:	d1 1d       	adc	r29, r1
    1466:	88 0f       	add	r24, r24
    1468:	99 1f       	adc	r25, r25
    146a:	66 1f       	adc	r22, r22
    146c:	77 1f       	adc	r23, r23
    146e:	06 94       	lsr	r0
    1470:	a1 f7       	brne	.-24     	; 0x145a <__ftoa_engine+0xac>
    1472:	05 90       	lpm	r0, Z+
    1474:	07 94       	ror	r0
    1476:	20 f4       	brcc	.+8      	; 0x1480 <__ftoa_engine+0xd2>
    1478:	49 0f       	add	r20, r25
    147a:	56 1f       	adc	r21, r22
    147c:	c7 1f       	adc	r28, r23
    147e:	d8 1f       	adc	r29, r24
    1480:	99 0f       	add	r25, r25
    1482:	66 1f       	adc	r22, r22
    1484:	77 1f       	adc	r23, r23
    1486:	88 1f       	adc	r24, r24
    1488:	06 94       	lsr	r0
    148a:	a9 f7       	brne	.-22     	; 0x1476 <__ftoa_engine+0xc8>
    148c:	84 91       	lpm	r24, Z
    148e:	10 95       	com	r17
    1490:	17 70       	andi	r17, 0x07	; 7
    1492:	41 f0       	breq	.+16     	; 0x14a4 <__ftoa_engine+0xf6>
    1494:	d6 95       	lsr	r29
    1496:	c7 95       	ror	r28
    1498:	57 95       	ror	r21
    149a:	47 95       	ror	r20
    149c:	f7 94       	ror	r15
    149e:	e7 94       	ror	r14
    14a0:	1a 95       	dec	r17
    14a2:	c1 f7       	brne	.-16     	; 0x1494 <__ftoa_engine+0xe6>
    14a4:	e8 e6       	ldi	r30, 0x68	; 104
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	68 94       	set
    14aa:	15 90       	lpm	r1, Z+
    14ac:	15 91       	lpm	r17, Z+
    14ae:	35 91       	lpm	r19, Z+
    14b0:	65 91       	lpm	r22, Z+
    14b2:	95 91       	lpm	r25, Z+
    14b4:	05 90       	lpm	r0, Z+
    14b6:	7f e2       	ldi	r23, 0x2F	; 47
    14b8:	73 95       	inc	r23
    14ba:	e1 18       	sub	r14, r1
    14bc:	f1 0a       	sbc	r15, r17
    14be:	43 0b       	sbc	r20, r19
    14c0:	56 0b       	sbc	r21, r22
    14c2:	c9 0b       	sbc	r28, r25
    14c4:	d0 09       	sbc	r29, r0
    14c6:	c0 f7       	brcc	.-16     	; 0x14b8 <__ftoa_engine+0x10a>
    14c8:	e1 0c       	add	r14, r1
    14ca:	f1 1e       	adc	r15, r17
    14cc:	43 1f       	adc	r20, r19
    14ce:	56 1f       	adc	r21, r22
    14d0:	c9 1f       	adc	r28, r25
    14d2:	d0 1d       	adc	r29, r0
    14d4:	7e f4       	brtc	.+30     	; 0x14f4 <__ftoa_engine+0x146>
    14d6:	70 33       	cpi	r23, 0x30	; 48
    14d8:	11 f4       	brne	.+4      	; 0x14de <__ftoa_engine+0x130>
    14da:	8a 95       	dec	r24
    14dc:	e6 cf       	rjmp	.-52     	; 0x14aa <__ftoa_engine+0xfc>
    14de:	e8 94       	clt
    14e0:	01 50       	subi	r16, 0x01	; 1
    14e2:	30 f0       	brcs	.+12     	; 0x14f0 <__ftoa_engine+0x142>
    14e4:	08 0f       	add	r16, r24
    14e6:	0a f4       	brpl	.+2      	; 0x14ea <__ftoa_engine+0x13c>
    14e8:	00 27       	eor	r16, r16
    14ea:	02 17       	cp	r16, r18
    14ec:	08 f4       	brcc	.+2      	; 0x14f0 <__ftoa_engine+0x142>
    14ee:	20 2f       	mov	r18, r16
    14f0:	23 95       	inc	r18
    14f2:	02 2f       	mov	r16, r18
    14f4:	7a 33       	cpi	r23, 0x3A	; 58
    14f6:	28 f0       	brcs	.+10     	; 0x1502 <__ftoa_engine+0x154>
    14f8:	79 e3       	ldi	r23, 0x39	; 57
    14fa:	7d 93       	st	X+, r23
    14fc:	2a 95       	dec	r18
    14fe:	e9 f7       	brne	.-6      	; 0x14fa <__ftoa_engine+0x14c>
    1500:	10 c0       	rjmp	.+32     	; 0x1522 <__ftoa_engine+0x174>
    1502:	7d 93       	st	X+, r23
    1504:	2a 95       	dec	r18
    1506:	89 f6       	brne	.-94     	; 0x14aa <__ftoa_engine+0xfc>
    1508:	06 94       	lsr	r0
    150a:	97 95       	ror	r25
    150c:	67 95       	ror	r22
    150e:	37 95       	ror	r19
    1510:	17 95       	ror	r17
    1512:	17 94       	ror	r1
    1514:	e1 18       	sub	r14, r1
    1516:	f1 0a       	sbc	r15, r17
    1518:	43 0b       	sbc	r20, r19
    151a:	56 0b       	sbc	r21, r22
    151c:	c9 0b       	sbc	r28, r25
    151e:	d0 09       	sbc	r29, r0
    1520:	98 f0       	brcs	.+38     	; 0x1548 <__ftoa_engine+0x19a>
    1522:	23 95       	inc	r18
    1524:	7e 91       	ld	r23, -X
    1526:	73 95       	inc	r23
    1528:	7a 33       	cpi	r23, 0x3A	; 58
    152a:	08 f0       	brcs	.+2      	; 0x152e <__ftoa_engine+0x180>
    152c:	70 e3       	ldi	r23, 0x30	; 48
    152e:	7c 93       	st	X, r23
    1530:	20 13       	cpse	r18, r16
    1532:	b8 f7       	brcc	.-18     	; 0x1522 <__ftoa_engine+0x174>
    1534:	7e 91       	ld	r23, -X
    1536:	70 61       	ori	r23, 0x10	; 16
    1538:	7d 93       	st	X+, r23
    153a:	30 f0       	brcs	.+12     	; 0x1548 <__ftoa_engine+0x19a>
    153c:	83 95       	inc	r24
    153e:	71 e3       	ldi	r23, 0x31	; 49
    1540:	7d 93       	st	X+, r23
    1542:	70 e3       	ldi	r23, 0x30	; 48
    1544:	2a 95       	dec	r18
    1546:	e1 f7       	brne	.-8      	; 0x1540 <__ftoa_engine+0x192>
    1548:	11 24       	eor	r1, r1
    154a:	ef 90       	pop	r14
    154c:	ff 90       	pop	r15
    154e:	0f 91       	pop	r16
    1550:	1f 91       	pop	r17
    1552:	cf 91       	pop	r28
    1554:	df 91       	pop	r29
    1556:	99 27       	eor	r25, r25
    1558:	87 fd       	sbrc	r24, 7
    155a:	90 95       	com	r25
    155c:	08 95       	ret

0000155e <strrev>:
    155e:	dc 01       	movw	r26, r24
    1560:	fc 01       	movw	r30, r24
    1562:	67 2f       	mov	r22, r23
    1564:	71 91       	ld	r23, Z+
    1566:	77 23       	and	r23, r23
    1568:	e1 f7       	brne	.-8      	; 0x1562 <strrev+0x4>
    156a:	32 97       	sbiw	r30, 0x02	; 2
    156c:	04 c0       	rjmp	.+8      	; 0x1576 <strrev+0x18>
    156e:	7c 91       	ld	r23, X
    1570:	6d 93       	st	X+, r22
    1572:	70 83       	st	Z, r23
    1574:	62 91       	ld	r22, -Z
    1576:	ae 17       	cp	r26, r30
    1578:	bf 07       	cpc	r27, r31
    157a:	c8 f3       	brcs	.-14     	; 0x156e <strrev+0x10>
    157c:	08 95       	ret

0000157e <__prologue_saves__>:
    157e:	2f 92       	push	r2
    1580:	3f 92       	push	r3
    1582:	4f 92       	push	r4
    1584:	5f 92       	push	r5
    1586:	6f 92       	push	r6
    1588:	7f 92       	push	r7
    158a:	8f 92       	push	r8
    158c:	9f 92       	push	r9
    158e:	af 92       	push	r10
    1590:	bf 92       	push	r11
    1592:	cf 92       	push	r12
    1594:	df 92       	push	r13
    1596:	ef 92       	push	r14
    1598:	ff 92       	push	r15
    159a:	0f 93       	push	r16
    159c:	1f 93       	push	r17
    159e:	cf 93       	push	r28
    15a0:	df 93       	push	r29
    15a2:	cd b7       	in	r28, 0x3d	; 61
    15a4:	de b7       	in	r29, 0x3e	; 62
    15a6:	ca 1b       	sub	r28, r26
    15a8:	db 0b       	sbc	r29, r27
    15aa:	0f b6       	in	r0, 0x3f	; 63
    15ac:	f8 94       	cli
    15ae:	de bf       	out	0x3e, r29	; 62
    15b0:	0f be       	out	0x3f, r0	; 63
    15b2:	cd bf       	out	0x3d, r28	; 61
    15b4:	09 94       	ijmp

000015b6 <__epilogue_restores__>:
    15b6:	2a 88       	ldd	r2, Y+18	; 0x12
    15b8:	39 88       	ldd	r3, Y+17	; 0x11
    15ba:	48 88       	ldd	r4, Y+16	; 0x10
    15bc:	5f 84       	ldd	r5, Y+15	; 0x0f
    15be:	6e 84       	ldd	r6, Y+14	; 0x0e
    15c0:	7d 84       	ldd	r7, Y+13	; 0x0d
    15c2:	8c 84       	ldd	r8, Y+12	; 0x0c
    15c4:	9b 84       	ldd	r9, Y+11	; 0x0b
    15c6:	aa 84       	ldd	r10, Y+10	; 0x0a
    15c8:	b9 84       	ldd	r11, Y+9	; 0x09
    15ca:	c8 84       	ldd	r12, Y+8	; 0x08
    15cc:	df 80       	ldd	r13, Y+7	; 0x07
    15ce:	ee 80       	ldd	r14, Y+6	; 0x06
    15d0:	fd 80       	ldd	r15, Y+5	; 0x05
    15d2:	0c 81       	ldd	r16, Y+4	; 0x04
    15d4:	1b 81       	ldd	r17, Y+3	; 0x03
    15d6:	aa 81       	ldd	r26, Y+2	; 0x02
    15d8:	b9 81       	ldd	r27, Y+1	; 0x01
    15da:	ce 0f       	add	r28, r30
    15dc:	d1 1d       	adc	r29, r1
    15de:	0f b6       	in	r0, 0x3f	; 63
    15e0:	f8 94       	cli
    15e2:	de bf       	out	0x3e, r29	; 62
    15e4:	0f be       	out	0x3f, r0	; 63
    15e6:	cd bf       	out	0x3d, r28	; 61
    15e8:	ed 01       	movw	r28, r26
    15ea:	08 95       	ret

000015ec <_exit>:
    15ec:	f8 94       	cli

000015ee <__stop_program>:
    15ee:	ff cf       	rjmp	.-2      	; 0x15ee <__stop_program>
