Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar 13 13:13:47 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-16  Warning           Large setup violation          47          
TIMING-18  Warning           Missing input or output delay  202         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.850    -1315.251                     52                 1584        0.107        0.000                      0                 1584        2.100        0.000                       0                   559  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
SYSCLK_P  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P          -29.850    -1315.251                     52                 1569        0.107        0.000                      0                 1569        2.100        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_P           SYSCLK_P                 3.777        0.000                      0                   15        0.353        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        SYSCLK_P                    
(none)                      SYSCLK_P      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           52  Failing Endpoints,  Worst Slack      -29.850ns,  Total Violation    -1315.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.850ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.704ns  (logic 23.085ns (66.520%)  route 11.619ns (33.480%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 9.077 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.452    38.908    adjustable_clock/clear
    SLICE_X152Y311       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.409     9.077    adjustable_clock/clk_BUFG
    SLICE_X152Y311       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism              0.245     9.322    
                         clock uncertainty           -0.035     9.286    
    SLICE_X152Y311       FDRE (Setup_fdre_C_R)       -0.228     9.058    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                         -38.908    
  -------------------------------------------------------------------
                         slack                                -29.850    

Slack (VIOLATED) :        -29.850ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.704ns  (logic 23.085ns (66.520%)  route 11.619ns (33.480%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 9.077 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.452    38.908    adjustable_clock/clear
    SLICE_X152Y311       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.409     9.077    adjustable_clock/clk_BUFG
    SLICE_X152Y311       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism              0.245     9.322    
                         clock uncertainty           -0.035     9.286    
    SLICE_X152Y311       FDRE (Setup_fdre_C_R)       -0.228     9.058    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                         -38.908    
  -------------------------------------------------------------------
                         slack                                -29.850    

Slack (VIOLATED) :        -29.850ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.704ns  (logic 23.085ns (66.520%)  route 11.619ns (33.480%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 9.077 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.452    38.908    adjustable_clock/clear
    SLICE_X152Y311       FDRE                                         r  adjustable_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.409     9.077    adjustable_clock/clk_BUFG
    SLICE_X152Y311       FDRE                                         r  adjustable_clock/counter_reg[18]/C
                         clock pessimism              0.245     9.322    
                         clock uncertainty           -0.035     9.286    
    SLICE_X152Y311       FDRE (Setup_fdre_C_R)       -0.228     9.058    adjustable_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                         -38.908    
  -------------------------------------------------------------------
                         slack                                -29.850    

Slack (VIOLATED) :        -29.850ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.704ns  (logic 23.085ns (66.520%)  route 11.619ns (33.480%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 9.077 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.452    38.908    adjustable_clock/clear
    SLICE_X152Y311       FDRE                                         r  adjustable_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.409     9.077    adjustable_clock/clk_BUFG
    SLICE_X152Y311       FDRE                                         r  adjustable_clock/counter_reg[19]/C
                         clock pessimism              0.245     9.322    
                         clock uncertainty           -0.035     9.286    
    SLICE_X152Y311       FDRE (Setup_fdre_C_R)       -0.228     9.058    adjustable_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                         -38.908    
  -------------------------------------------------------------------
                         slack                                -29.850    

Slack (VIOLATED) :        -29.847ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.703ns  (logic 23.085ns (66.522%)  route 11.618ns (33.478%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.451    38.908    adjustable_clock/clear
    SLICE_X152Y308       FDRE                                         r  adjustable_clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.411     9.079    adjustable_clock/clk_BUFG
    SLICE_X152Y308       FDRE                                         r  adjustable_clock/counter_reg[4]/C
                         clock pessimism              0.245     9.324    
                         clock uncertainty           -0.035     9.288    
    SLICE_X152Y308       FDRE (Setup_fdre_C_R)       -0.228     9.060    adjustable_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                         -38.908    
  -------------------------------------------------------------------
                         slack                                -29.847    

Slack (VIOLATED) :        -29.847ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.703ns  (logic 23.085ns (66.522%)  route 11.618ns (33.478%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.451    38.908    adjustable_clock/clear
    SLICE_X152Y308       FDRE                                         r  adjustable_clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.411     9.079    adjustable_clock/clk_BUFG
    SLICE_X152Y308       FDRE                                         r  adjustable_clock/counter_reg[5]/C
                         clock pessimism              0.245     9.324    
                         clock uncertainty           -0.035     9.288    
    SLICE_X152Y308       FDRE (Setup_fdre_C_R)       -0.228     9.060    adjustable_clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                         -38.908    
  -------------------------------------------------------------------
                         slack                                -29.847    

Slack (VIOLATED) :        -29.847ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.703ns  (logic 23.085ns (66.522%)  route 11.618ns (33.478%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.451    38.908    adjustable_clock/clear
    SLICE_X152Y308       FDRE                                         r  adjustable_clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.411     9.079    adjustable_clock/clk_BUFG
    SLICE_X152Y308       FDRE                                         r  adjustable_clock/counter_reg[6]/C
                         clock pessimism              0.245     9.324    
                         clock uncertainty           -0.035     9.288    
    SLICE_X152Y308       FDRE (Setup_fdre_C_R)       -0.228     9.060    adjustable_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                         -38.908    
  -------------------------------------------------------------------
                         slack                                -29.847    

Slack (VIOLATED) :        -29.847ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.703ns  (logic 23.085ns (66.522%)  route 11.618ns (33.478%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.451    38.908    adjustable_clock/clear
    SLICE_X152Y308       FDRE                                         r  adjustable_clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.411     9.079    adjustable_clock/clk_BUFG
    SLICE_X152Y308       FDRE                                         r  adjustable_clock/counter_reg[7]/C
                         clock pessimism              0.245     9.324    
                         clock uncertainty           -0.035     9.288    
    SLICE_X152Y308       FDRE (Setup_fdre_C_R)       -0.228     9.060    adjustable_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                         -38.908    
  -------------------------------------------------------------------
                         slack                                -29.847    

Slack (VIOLATED) :        -29.839ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.695ns  (logic 23.085ns (66.537%)  route 11.610ns (33.463%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.443    38.900    adjustable_clock/clear
    SLICE_X150Y308       FDRE                                         r  adjustable_clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.411     9.079    adjustable_clock/clk_BUFG
    SLICE_X150Y308       FDRE                                         r  adjustable_clock/counter_reg[0]/C
                         clock pessimism              0.245     9.324    
                         clock uncertainty           -0.035     9.288    
    SLICE_X150Y308       FDRE (Setup_fdre_C_R)       -0.228     9.060    adjustable_clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                         -38.900    
  -------------------------------------------------------------------
                         slack                                -29.839    

Slack (VIOLATED) :        -29.839ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.695ns  (logic 23.085ns (66.537%)  route 11.610ns (33.463%))
  Logic Levels:           200  (CARRY4=175 DSP48E1=1 LUT1=1 LUT2=19 LUT3=3 LUT4=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.292     4.205    clk_BUFG
    SLICE_X154Y172       FDSE                                         r  r_dacActiveCore_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y172       FDSE (Prop_fdse_C_Q)         0.259     4.464 r  r_dacActiveCore_reg[2]/Q
                         net (fo=1, routed)           0.221     4.685    adjustable_clock/divisor[10]
    DSP48_X14Y68         DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      2.737     7.422 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.700     8.122    adjustable_clock/counter3_n_103
    SLICE_X154Y176       LUT1 (Prop_lut1_I0_O)        0.043     8.165 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     8.165    adjustable_clock/clk_out_i_576_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.348 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.348    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.402 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.402    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.456 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.456    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.510 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.510    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X154Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.564 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.564    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X154Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.618 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.584     9.203    adjustable_clock/counter2[24]
    SLICE_X153Y179       LUT2 (Prop_lut2_I1_O)        0.043     9.246 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.246    adjustable_clock/clk_out_i_691_n_0
    SLICE_X153Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.513 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.513    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X153Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.566 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.566    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X153Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.619 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.619    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X153Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.672 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.672    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X153Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.725 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.725    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X153Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.778 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.778    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X153Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.917 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.389    10.306    adjustable_clock/counter2[23]
    SLICE_X152Y183       LUT2 (Prop_lut2_I1_O)        0.131    10.437 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.437    adjustable_clock/clk_out_i_698_n_0
    SLICE_X152Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.693 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X152Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X152Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X152Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X152Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X152Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X152Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.096 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.546    adjustable_clock/counter2[22]
    SLICE_X151Y187       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.918 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.918    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X151Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.971 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.971    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X151Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.024 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.024    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X151Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.077 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.077    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X151Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.130 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.130    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X151Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.183 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.183    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X151Y193       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.322 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.349    12.671    adjustable_clock/counter2[21]
    SLICE_X152Y192       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.056 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.056    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X152Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.110 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.110    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X152Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.164 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.164    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X152Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.218 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.218    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X152Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.272 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.272    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X152Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.326 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.326    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X152Y198       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.459 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.351    13.810    adjustable_clock/counter2[20]
    SLICE_X151Y198       LUT2 (Prop_lut2_I1_O)        0.128    13.938 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.938    adjustable_clock/clk_out_i_702_n_0
    SLICE_X151Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.205 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.205    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X151Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.258 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.259    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X151Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.312 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.312    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X151Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.365 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.365    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X151Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.418 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.418    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X151Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.471 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.471    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X151Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.610 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.370    14.980    adjustable_clock/counter2[19]
    SLICE_X152Y204       LUT2 (Prop_lut2_I1_O)        0.131    15.111 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.111    adjustable_clock/clk_out_i_713_n_0
    SLICE_X152Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.367 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.367    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X152Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.421 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.421    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X152Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.475 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.475    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X152Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.529 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X152Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.583 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.583    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X152Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.637 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.637    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X152Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.770 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.155    adjustable_clock/counter2[18]
    SLICE_X153Y210       LUT2 (Prop_lut2_I1_O)        0.128    16.283 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.283    adjustable_clock/clk_out_i_709_n_0
    SLICE_X153Y210       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.550 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.550    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X153Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.603 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.603    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X153Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.656 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.656    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X153Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.709 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.709    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X153Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.762 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.762    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X153Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.815 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.815    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X153Y216       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.954 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.339    17.293    adjustable_clock/counter2[17]
    SLICE_X154Y215       LUT2 (Prop_lut2_I1_O)        0.131    17.424 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.424    adjustable_clock/clk_out_i_760_n_0
    SLICE_X154Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.680 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.680    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X154Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.734 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.734    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X154Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.788 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.788    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X154Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.842 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.842    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X154Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.896 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.896    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X154Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.950 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.950    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X154Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.083 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.392    18.474    adjustable_clock/counter2[16]
    SLICE_X155Y221       LUT2 (Prop_lut2_I1_O)        0.128    18.602 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.602    adjustable_clock/clk_out_i_757_n_0
    SLICE_X155Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.869 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.869    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X155Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.922 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.922    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X155Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.975 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.975    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X155Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.028 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.007    19.036    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X155Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.089 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.089    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X155Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.142 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.142    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X155Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.281 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.409    19.689    adjustable_clock/counter2[15]
    SLICE_X154Y229       LUT3 (Prop_lut3_I0_O)        0.131    19.820 r  adjustable_clock/clk_out_i_545/O
                         net (fo=1, routed)           0.000    19.820    adjustable_clock/clk_out_i_545_n_0
    SLICE_X154Y229       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    20.066 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.066    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X154Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.120 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.120    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X154Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.174 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.174    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X154Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.228 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.228    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X154Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.361 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    20.689    adjustable_clock/counter2[14]
    SLICE_X155Y233       LUT2 (Prop_lut2_I1_O)        0.128    20.817 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    20.817    adjustable_clock/clk_out_i_763_n_0
    SLICE_X155Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.084 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.084    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X155Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.137 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X155Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.190 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.190    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X155Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.243 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.243    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X155Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.296 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.296    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X155Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.349 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X155Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.488 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.382    21.870    adjustable_clock/counter2[13]
    SLICE_X155Y242       LUT3 (Prop_lut3_I0_O)        0.131    22.001 r  adjustable_clock/clk_out_i_554/O
                         net (fo=1, routed)           0.000    22.001    adjustable_clock/clk_out_i_554_n_0
    SLICE_X155Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.268 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.268    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X155Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.321 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.321    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X155Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.374 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.374    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X155Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.427 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.427    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X155Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.566 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.401    22.967    adjustable_clock/counter2[12]
    SLICE_X154Y246       LUT2 (Prop_lut2_I1_O)        0.131    23.098 r  adjustable_clock/clk_out_i_770/O
                         net (fo=1, routed)           0.000    23.098    adjustable_clock/clk_out_i_770_n_0
    SLICE_X154Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.354 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.354    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X154Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.408 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.408    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X154Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.462 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.462    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X154Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.516 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.001    23.516    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X154Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.570 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.570    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X154Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.624 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.624    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X154Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.757 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.385    24.142    adjustable_clock/counter2[11]
    SLICE_X155Y252       LUT2 (Prop_lut2_I1_O)        0.128    24.270 r  adjustable_clock/clk_out_i_781/O
                         net (fo=1, routed)           0.000    24.270    adjustable_clock/clk_out_i_781_n_0
    SLICE_X155Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.537 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    24.537    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X155Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.590 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.590    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X155Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.643 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.643    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X155Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.696 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.696    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X155Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.749 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.749    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X155Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.802 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.802    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X155Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.941 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.274    25.216    adjustable_clock/counter2[10]
    SLICE_X154Y258       LUT2 (Prop_lut2_I1_O)        0.131    25.347 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.347    adjustable_clock/clk_out_i_778_n_0
    SLICE_X154Y258       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.603 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.603    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X154Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.657 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.657    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X154Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.711 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.711    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X154Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.765 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.765    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X154Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.819 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.819    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X154Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.873 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.873    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X154Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.006 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.383    26.388    adjustable_clock/counter2[9]
    SLICE_X155Y264       LUT3 (Prop_lut3_I0_O)        0.128    26.516 r  adjustable_clock/clk_out_i_722/O
                         net (fo=1, routed)           0.000    26.516    adjustable_clock/clk_out_i_722_n_0
    SLICE_X155Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.783 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.783    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X155Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.836 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.836    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X155Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.889 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.889    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X155Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.942 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.942    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X155Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.995 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.995    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X155Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.134 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.384    27.519    adjustable_clock/counter2[8]
    SLICE_X154Y267       LUT2 (Prop_lut2_I1_O)        0.131    27.650 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.650    adjustable_clock/clk_out_i_785_n_0
    SLICE_X154Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.906 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.906    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X154Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.960 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.960    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X154Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.014 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.014    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X154Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.068 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X154Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.122 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.122    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X154Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.176 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.176    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X154Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.309 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.392    28.700    adjustable_clock/counter2[7]
    SLICE_X155Y273       LUT2 (Prop_lut2_I1_O)        0.128    28.828 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.828    adjustable_clock/clk_out_i_796_n_0
    SLICE_X155Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.095 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.095    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X155Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.148 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.007    29.156    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X155Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.209 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.209    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X155Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.262 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.262    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X155Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.315 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.315    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X155Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.368 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.368    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X155Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.507 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.275    29.782    adjustable_clock/counter2[6]
    SLICE_X154Y279       LUT2 (Prop_lut2_I1_O)        0.131    29.913 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_i_792_n_0
    SLICE_X154Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.169 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.169    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X154Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.223 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.223    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X154Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.277 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.277    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X154Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.331 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.331    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X154Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.385 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.385    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X154Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.439 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.439    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X154Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.572 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.446    31.018    adjustable_clock/counter2[5]
    SLICE_X152Y284       LUT2 (Prop_lut2_I1_O)        0.128    31.146 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.146    adjustable_clock/clk_out_i_804_n_0
    SLICE_X152Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.402 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.402    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X152Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.456 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.456    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X152Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.510 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.510    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X152Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.564 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.564    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X152Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.618 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.618    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X152Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.672 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.672    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X152Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.805 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.385    32.190    adjustable_clock/counter2[4]
    SLICE_X153Y290       LUT2 (Prop_lut2_I1_O)        0.128    32.318 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.318    adjustable_clock/clk_out_i_800_n_0
    SLICE_X153Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.585 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.585    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X153Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.638 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.638    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X153Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.691 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.691    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X153Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.744 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.744    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X153Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.797 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.797    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X153Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.850 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.850    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X153Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.989 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.469    33.457    adjustable_clock/counter2[3]
    SLICE_X154Y294       LUT2 (Prop_lut2_I1_O)        0.131    33.588 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.588    adjustable_clock/clk_out_i_812_n_0
    SLICE_X154Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    33.844 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.844    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X154Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.898 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.898    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.952 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.952    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.006 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.006    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.060 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.060    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.114 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    34.115    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.248 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.398    34.646    adjustable_clock/counter2[2]
    SLICE_X155Y298       LUT2 (Prop_lut2_I1_O)        0.128    34.774 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.774    adjustable_clock/clk_out_i_808_n_0
    SLICE_X155Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.041 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.041    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X155Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.094 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.001    35.095    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X155Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.148 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.148    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X155Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.201 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.201    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X155Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.254 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.254    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X155Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.307 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.307    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X155Y304       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    35.446 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.482    35.927    adjustable_clock/counter2[1]
    SLICE_X154Y301       LUT2 (Prop_lut2_I1_O)        0.131    36.058 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.058    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X154Y301       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.304 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.304    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X154Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.358 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.358    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X154Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.412 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.412    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X154Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.466 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.466    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X154Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.520 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.520    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X154Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.574 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.427    37.001    adjustable_clock/counter2[0]
    SLICE_X153Y305       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.288 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.288    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X153Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.341 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.341    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X153Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.394 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.394    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X153Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.447 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.447    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X153Y309       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.613 r  adjustable_clock/counter_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.400    38.013    adjustable_clock/counter1[18]
    SLICE_X151Y309       LUT4 (Prop_lut4_I1_O)        0.123    38.136 r  adjustable_clock/counter[0]_i_20__0/O
                         net (fo=1, routed)           0.000    38.136    adjustable_clock/counter[0]_i_20__0_n_0
    SLICE_X151Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.403 r  adjustable_clock/counter_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    38.403    adjustable_clock/counter_reg[0]_i_3__0_n_0
    SLICE_X151Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.456 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.443    38.900    adjustable_clock/clear
    SLICE_X152Y309       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.411     9.079    adjustable_clock/clk_BUFG
    SLICE_X152Y309       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.245     9.324    
                         clock uncertainty           -0.035     9.288    
    SLICE_X152Y309       FDRE (Setup_fdre_C_R)       -0.228     9.060    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                         -38.900    
  -------------------------------------------------------------------
                         slack                                -29.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 r_spiACTDAC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/O_CSB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.281%)  route 0.099ns (43.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.621     1.995    clk_BUFG
    SLICE_X167Y166       FDRE                                         r  r_spiACTDAC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y166       FDRE (Prop_fdre_C_Q)         0.100     2.095 f  r_spiACTDAC_reg[6]/Q
                         net (fo=1, routed)           0.099     2.194    DAC_SPI/Q[6]
    SLICE_X168Y166       LUT5 (Prop_lut5_I0_O)        0.028     2.222 r  DAC_SPI/O_CSB[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.222    DAC_SPI/O_CSB[6]_i_1__0_n_0
    SLICE_X168Y166       FDRE                                         r  DAC_SPI/O_CSB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.822     2.351    DAC_SPI/clk_BUFG
    SLICE_X168Y166       FDRE                                         r  DAC_SPI/O_CSB_reg[6]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X168Y166       FDRE (Hold_fdre_C_D)         0.087     2.115    DAC_SPI/O_CSB_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SYNCING/r_syncRequestForwarded_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SYNCING/r_syncTrigger_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.587     1.961    SYNCING/clk_BUFG
    SLICE_X157Y170       FDRE                                         r  SYNCING/r_syncRequestForwarded_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.100     2.061 r  SYNCING/r_syncRequestForwarded_reg/Q
                         net (fo=2, routed)           0.064     2.125    SYNCING/r_syncRequestForwarded_reg_n_0
    SLICE_X157Y170       FDRE                                         r  SYNCING/r_syncTrigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.786     2.315    SYNCING/clk_BUFG
    SLICE_X157Y170       FDRE                                         r  SYNCING/r_syncTrigger_reg/C
                         clock pessimism             -0.354     1.961    
    SLICE_X157Y170       FDRE (Hold_fdre_C_D)         0.047     2.008    SYNCING/r_syncTrigger_reg
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.966%)  route 0.219ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.589     1.963    clk_BUFG
    SLICE_X150Y166       FDRE                                         r  r_dac_I_lsb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y166       FDRE (Prop_fdre_C_Q)         0.118     2.081 r  r_dac_I_lsb_reg[1]/Q
                         net (fo=1, routed)           0.219     2.301    signalgen/I_Idata[1]
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.813     2.341    signalgen/clk_BUFG
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_0/CLKARDCLK
                         clock pessimism             -0.323     2.019    
    RAMB36_X9Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.174    signalgen/r_memory_I_reg_0
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.001%)  route 0.104ns (50.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.588     1.962    clk_BUFG
    SLICE_X159Y169       FDRE                                         r  r_spiTXLSB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y169       FDRE (Prop_fdre_C_Q)         0.100     2.062 r  r_spiTXLSB_reg[1]/Q
                         net (fo=2, routed)           0.104     2.166    PLL_SPI/I_data[1]
    SLICE_X160Y168       FDRE                                         r  PLL_SPI/r_dataToSend_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.789     2.318    PLL_SPI/clk_BUFG
    SLICE_X160Y168       FDRE                                         r  PLL_SPI/r_dataToSend_reg[1]/C
                         clock pessimism             -0.323     1.995    
    SLICE_X160Y168       FDRE (Hold_fdre_C_D)         0.040     2.035    PLL_SPI/r_dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_spiACTDAC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/O_CSB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.163%)  route 0.132ns (50.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.621     1.995    clk_BUFG
    SLICE_X167Y166       FDRE                                         r  r_spiACTDAC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y166       FDRE (Prop_fdre_C_Q)         0.100     2.095 f  r_spiACTDAC_reg[4]/Q
                         net (fo=1, routed)           0.132     2.227    DAC_SPI/Q[4]
    SLICE_X168Y166       LUT5 (Prop_lut5_I0_O)        0.028     2.255 r  DAC_SPI/O_CSB[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.255    DAC_SPI/O_CSB[4]_i_1__0_n_0
    SLICE_X168Y166       FDRE                                         r  DAC_SPI/O_CSB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.822     2.351    DAC_SPI/clk_BUFG
    SLICE_X168Y166       FDRE                                         r  DAC_SPI/O_CSB_reg[4]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X168Y166       FDRE (Hold_fdre_C_D)         0.087     2.115    DAC_SPI/O_CSB_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.589%)  route 0.250ns (71.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.586     1.960    clk_BUFG
    SLICE_X151Y169       FDRE                                         r  r_dac_Q_lsb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y169       FDRE (Prop_fdre_C_Q)         0.100     2.060 r  r_dac_Q_lsb_reg[7]/Q
                         net (fo=1, routed)           0.250     2.310    signalgen/I_Qdata[7]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.807     2.335    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_3/CLKARDCLK
                         clock pessimism             -0.323     2.013    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.168    signalgen/r_memory_Q_reg_3
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 PLL_SPI/r_bitCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_bitCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.104%)  route 0.113ns (46.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.590     1.964    PLL_SPI/clk_BUFG
    SLICE_X165Y168       FDRE                                         r  PLL_SPI/r_bitCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y168       FDRE (Prop_fdre_C_Q)         0.100     2.064 r  PLL_SPI/r_bitCount_reg[4]/Q
                         net (fo=6, routed)           0.113     2.177    PLL_SPI/r_bitCount_reg_n_0_[4]
    SLICE_X164Y169       LUT6 (Prop_lut6_I5_O)        0.028     2.205 r  PLL_SPI/r_bitCount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.205    PLL_SPI/r_bitCount[5]_i_1_n_0
    SLICE_X164Y169       FDRE                                         r  PLL_SPI/r_bitCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.788     2.317    PLL_SPI/clk_BUFG
    SLICE_X164Y169       FDRE                                         r  PLL_SPI/r_bitCount_reg[5]/C
                         clock pessimism             -0.342     1.975    
    SLICE_X164Y169       FDRE (Hold_fdre_C_D)         0.087     2.062    PLL_SPI/r_bitCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.992%)  route 0.108ns (52.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.589     1.963    clk_BUFG
    SLICE_X159Y168       FDRE                                         r  r_spiTXMSB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.100     2.063 r  r_spiTXMSB_reg[3]/Q
                         net (fo=2, routed)           0.108     2.171    PLL_SPI/I_data[11]
    SLICE_X161Y169       FDRE                                         r  PLL_SPI/r_dataToSend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.788     2.317    PLL_SPI/clk_BUFG
    SLICE_X161Y169       FDRE                                         r  PLL_SPI/r_dataToSend_reg[11]/C
                         clock pessimism             -0.323     1.994    
    SLICE_X161Y169       FDRE (Hold_fdre_C_D)         0.032     2.026    PLL_SPI/r_dataToSend_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rcv/data_recv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_tempRegVal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.829%)  route 0.118ns (54.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    rcv/clk_BUFG
    SLICE_X147Y166       FDRE                                         r  rcv/data_recv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y166       FDRE (Prop_fdre_C_Q)         0.100     2.058 r  rcv/data_recv_reg[4]/Q
                         net (fo=5, routed)           0.118     2.176    w_uartrx[4]
    SLICE_X148Y167       FDRE                                         r  r_tempRegVal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    clk_BUFG
    SLICE_X148Y167       FDRE                                         r  r_tempRegVal_reg[4]/C
                         clock pessimism             -0.323     1.990    
    SLICE_X148Y167       FDRE (Hold_fdre_C_D)         0.040     2.030    r_tempRegVal_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.107ns (27.822%)  route 0.278ns (72.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.590     1.964    signalgen/clk_BUFG
    SLICE_X158Y167       FDRE                                         r  signalgen/memory_idx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y167       FDRE (Prop_fdre_C_Q)         0.107     2.071 r  signalgen/memory_idx_reg[13]/Q
                         net (fo=15, routed)          0.278     2.349    signalgen/memory_idx_reg_rep[13]
    RAMB36_X10Y33        RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.850     2.378    signalgen/clk_BUFG
    RAMB36_X10Y33        RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKBWRCLK
                         clock pessimism             -0.323     2.056    
    RAMB36_X10Y33        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.145     2.201    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y33    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y36   signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y35    signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y36    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y31    signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y35   signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y37    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y30    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y34    signalgen/r_memory_Q_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X152Y167  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X152Y167  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y170  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y170  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y170  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y170  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y170  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y170  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y170  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y170  r_dacDataLength_lsb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y167  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y167  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y167  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y167  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y168  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y168  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X155Y173  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X155Y173  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X155Y173  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X155Y173  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :            0  Failing Endpoints,  Worst Slack        3.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.204ns (23.282%)  route 0.672ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.831 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.672     5.080    trx/div/AR[0]
    SLICE_X159Y178       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.163     8.831    trx/div/clk_BUFG
    SLICE_X159Y178       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.354     9.185    
                         clock uncertainty           -0.035     9.149    
    SLICE_X159Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.857    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.204ns (23.282%)  route 0.672ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.831 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.672     5.080    trx/div/AR[0]
    SLICE_X159Y178       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.163     8.831    trx/div/clk_BUFG
    SLICE_X159Y178       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.354     9.185    
                         clock uncertainty           -0.035     9.149    
    SLICE_X159Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.857    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.204ns (23.282%)  route 0.672ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.831 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.672     5.080    trx/div/AR[0]
    SLICE_X159Y178       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.163     8.831    trx/div/clk_BUFG
    SLICE_X159Y178       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.354     9.185    
                         clock uncertainty           -0.035     9.149    
    SLICE_X159Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.857    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.204ns (23.282%)  route 0.672ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.831 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.672     5.080    trx/div/AR[0]
    SLICE_X159Y178       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.163     8.831    trx/div/clk_BUFG
    SLICE_X159Y178       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.354     9.185    
                         clock uncertainty           -0.035     9.149    
    SLICE_X159Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.857    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.204ns (23.282%)  route 0.672ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.831 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.672     5.080    trx/div/AR[0]
    SLICE_X159Y178       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.163     8.831    trx/div/clk_BUFG
    SLICE_X159Y178       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.354     9.185    
                         clock uncertainty           -0.035     9.149    
    SLICE_X159Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.857    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.204ns (23.282%)  route 0.672ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.831 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.672     5.080    trx/div/AR[0]
    SLICE_X159Y178       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.163     8.831    trx/div/clk_BUFG
    SLICE_X159Y178       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism              0.354     9.185    
                         clock uncertainty           -0.035     9.149    
    SLICE_X159Y178       FDCE (Recov_fdce_C_CLR)     -0.292     8.857    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.204ns (25.797%)  route 0.587ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.587     4.995    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.354     9.184    
                         clock uncertainty           -0.035     9.148    
    SLICE_X159Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.856    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.204ns (25.797%)  route 0.587ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.587     4.995    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.354     9.184    
                         clock uncertainty           -0.035     9.148    
    SLICE_X159Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.856    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.204ns (25.797%)  route 0.587ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.587     4.995    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.354     9.184    
                         clock uncertainty           -0.035     9.148    
    SLICE_X159Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.856    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.204ns (25.797%)  route 0.587ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 8.830 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.204     4.408 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.587     4.995    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.162     8.830    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.354     9.184    
                         clock uncertainty           -0.035     9.148    
    SLICE_X159Y177       FDCE (Recov_fdce_C_CLR)     -0.292     8.856    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.091ns (30.497%)  route 0.207ns (69.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.207     2.256    trx/div/AR[0]
    SLICE_X160Y176       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.783     2.312    trx/div/clk_BUFG
    SLICE_X160Y176       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.323     1.989    
    SLICE_X160Y176       FDCE (Remov_fdce_C_CLR)     -0.086     1.903    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.091ns (30.497%)  route 0.207ns (69.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.207     2.256    trx/div/AR[0]
    SLICE_X160Y176       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.783     2.312    trx/div/clk_BUFG
    SLICE_X160Y176       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.323     1.989    
    SLICE_X160Y176       FDCE (Remov_fdce_C_CLR)     -0.086     1.903    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.091ns (30.497%)  route 0.207ns (69.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.207     2.256    trx/div/AR[0]
    SLICE_X160Y176       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.783     2.312    trx/div/clk_BUFG
    SLICE_X160Y176       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.323     1.989    
    SLICE_X160Y176       FDCE (Remov_fdce_C_CLR)     -0.086     1.903    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.091ns (23.834%)  route 0.291ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.291     2.340    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.342     1.971    
    SLICE_X159Y177       FDCE (Remov_fdce_C_CLR)     -0.105     1.866    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.091ns (23.834%)  route 0.291ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.291     2.340    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.342     1.971    
    SLICE_X159Y177       FDCE (Remov_fdce_C_CLR)     -0.105     1.866    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.091ns (23.834%)  route 0.291ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.291     2.340    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.342     1.971    
    SLICE_X159Y177       FDCE (Remov_fdce_C_CLR)     -0.105     1.866    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.091ns (23.834%)  route 0.291ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.291     2.340    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.342     1.971    
    SLICE_X159Y177       FDCE (Remov_fdce_C_CLR)     -0.105     1.866    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.091ns (23.834%)  route 0.291ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.291     2.340    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.342     1.971    
    SLICE_X159Y177       FDCE (Remov_fdce_C_CLR)     -0.105     1.866    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.091ns (23.834%)  route 0.291ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.291     2.340    trx/div/AR[0]
    SLICE_X159Y177       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.784     2.313    trx/div/clk_BUFG
    SLICE_X159Y177       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.342     1.971    
    SLICE_X159Y177       FDCE (Remov_fdce_C_CLR)     -0.105     1.866    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.091ns (21.401%)  route 0.334ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.584     1.958    trx/clk_BUFG
    SLICE_X159Y176       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y176       FDRE (Prop_fdre_C_Q)         0.091     2.049 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.334     2.383    trx/div/AR[0]
    SLICE_X159Y178       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.785     2.314    trx/div/clk_BUFG
    SLICE_X159Y178       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.342     1.972    
    SLICE_X159Y178       FDCE (Remov_fdce_C_CLR)     -0.105     1.867    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.516    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     6.940 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     6.940    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     6.940 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     6.940    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     6.911 r  OBUFDS_DATACLK[7]/OB
                         net (fo=0)                   0.000     6.911    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     6.911 r  OBUFDS_DATACLK[7]/O
                         net (fo=0)                   0.000     6.911    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_OB)    1.342     6.825 r  OBUFDS_DATACLK[4]/OB
                         net (fo=0)                   0.000     6.825    DATACLK_N[4]
    M39                                                               r  DATACLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_O)     1.342     6.825 r  OBUFDS_DATACLK[4]/O
                         net (fo=0)                   0.000     6.825    DATACLK_P[4]
    N38                                                               r  DATACLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_OB)    1.449     6.806 r  OBUFDS_DACCLK[5]/OB
                         net (fo=0)                   0.000     6.806    DACCLK_N[5]
    J38                                                               r  DACCLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_O)     1.449     6.806 r  OBUFDS_DACCLK[5]/O
                         net (fo=0)                   0.000     6.806    DACCLK_P[5]
    J37                                                               r  DACCLK_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_OB)    1.457     6.803 r  OBUFDS_DATACLK[6]/OB
                         net (fo=0)                   0.000     6.803    DATACLK_N[6]
    F37                                                               r  DATACLK_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_O)     1.457     6.803 r  OBUFDS_DATACLK[6]/O
                         net (fo=0)                   0.000     6.803    DATACLK_P[6]
    F36                                                               r  DATACLK_P[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.822 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.822    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.822 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.822    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.849 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.849    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.849 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.849    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.855 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.855    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.855 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.855    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.862 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.862    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.862 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.862    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.865ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.865 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.865    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.865ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.865 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.865    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK_P
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 2.298ns (28.554%)  route 5.751ns (71.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.291     4.204    trx/clk_BUFG
    SLICE_X157Y176       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y176       FDSE (Prop_fdse_C_Q)         0.223     4.427 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           5.751    10.177    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075    12.253 r  UART_Buffer/O
                         net (fo=0)                   0.000    12.253    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.945ns  (logic 2.317ns (29.160%)  route 5.628ns (70.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.296     4.209    clk_BUFG
    SLICE_X148Y165       FDSE                                         r  r_ledval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y165       FDSE (Prop_fdse_C_Q)         0.259     4.468 r  r_ledval_reg[4]/Q
                         net (fo=1, routed)           5.628    10.096    GPIO_LED_OBUF[4]
    AR35                 OBUF (Prop_obuf_I_O)         2.058    12.154 r  GPIO_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.154    GPIO_LED[4]
    AR35                                                              r  GPIO_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[8]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.588ns  (logic 1.800ns (23.723%)  route 5.788ns (76.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.381     4.293    signalgen/clk_BUFG
    RAMB36_X10Y34        RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y34        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     6.093 r  signalgen/r_memory_Q_reg_4/DOBDO[0]
                         net (fo=2, routed)           5.788    11.881    w_DACData_Q[8]
    OLOGIC_X0Y280        ODDR                                         r  ODDR_DACData1[8]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.406     5.860    adjustable_clock/clk
    SLICE_X155Y170       LUT3 (Prop_lut3_I0_O)        0.043     5.903 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.032     9.935    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.301 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.301    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_OB)    1.340    11.641 r  OBUFDS_DACData7[2]/OB
                         net (fo=0)                   0.000    11.641    DACData7_N[2]
    L37                                                               r  DACData7_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.406     5.860    adjustable_clock/clk
    SLICE_X155Y170       LUT3 (Prop_lut3_I0_O)        0.043     5.903 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.032     9.935    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.301 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.301    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_O)     1.340    11.641 r  OBUFDS_DACData7[2]/O
                         net (fo=0)                   0.000    11.641    DACData7_P[2]
    M36                                                               r  DACData7_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.406     5.860    adjustable_clock/clk
    SLICE_X155Y170       LUT3 (Prop_lut3_I0_O)        0.043     5.903 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.032     9.935    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.301 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.301    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_OB)    1.316    11.617 r  OBUFDS_DACData7[3]/OB
                         net (fo=0)                   0.000    11.617    DACData7_N[3]
    K38                                                               r  DACData7_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.406     5.860    adjustable_clock/clk
    SLICE_X155Y170       LUT3 (Prop_lut3_I0_O)        0.043     5.903 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.032     9.935    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.301 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.301    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_O)     1.316    11.617 r  OBUFDS_DACData7[3]/O
                         net (fo=0)                   0.000    11.617    DACData7_P[3]
    K37                                                               r  DACData7_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[5]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 1.800ns (25.500%)  route 5.259ns (74.500%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.334     4.246    signalgen/clk_BUFG
    RAMB36_X9Y30         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.046 r  signalgen/r_memory_Q_reg_2/DOBDO[1]
                         net (fo=2, routed)           5.259    11.305    w_DACData_Q[5]
    OLOGIC_X0Y278        ODDR                                         r  ODDR_DACData1[5]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[9]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 1.800ns (26.146%)  route 5.085ns (73.854%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.381     4.293    signalgen/clk_BUFG
    RAMB36_X10Y34        RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y34        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.093 r  signalgen/r_memory_Q_reg_4/DOBDO[1]
                         net (fo=2, routed)           5.085    11.178    w_DACData_Q[9]
    OLOGIC_X0Y270        ODDR                                         r  ODDR_DACData1[9]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[1]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 1.800ns (26.547%)  route 4.980ns (73.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.378     4.290    signalgen/clk_BUFG
    RAMB36_X10Y35        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y35        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.090 r  signalgen/r_memory_Q_reg_0/DOBDO[1]
                         net (fo=2, routed)           4.980    11.071    w_DACData_Q[1]
    OLOGIC_X0Y274        ODDR                                         r  ODDR_DACData1[1]/D2
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_OB)    0.586     2.765 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000     2.765    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_O)     0.586     2.765 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000     2.765    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_OB)    0.597     2.769 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000     2.769    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_O)     0.597     2.769 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000     2.769    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_OB)    0.619     2.790 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000     2.790    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_O)     0.619     2.790 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000     2.790    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_OB)    0.669     2.823 r  OBUFDS_DATACLK[2]/OB
                         net (fo=0)                   0.000     2.823    DATACLK_N[2]
    AC41                                                              r  DATACLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_O)     0.669     2.823 r  OBUFDS_DATACLK[2]/O
                         net (fo=0)                   0.000     2.823    DATACLK_P[2]
    AC40                                                              r  DATACLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_OB)    0.600     2.842 r  OBUFDS_DATACLK[0]/OB
                         net (fo=0)                   0.000     2.842    DATACLK_N[0]
    N34                                                               r  DATACLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_O)     0.600     2.842 r  OBUFDS_DATACLK[0]/O
                         net (fo=0)                   0.000     2.842    DATACLK_P[0]
    N33                                                               r  DATACLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK_P

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.965ns  (logic 0.636ns (10.661%)  route 5.329ns (89.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           5.329     5.965    rcv/dataRcv
    SLICE_X146Y163       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     2.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.164     3.832    rcv/clk_BUFG
    SLICE_X146Y163       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.257ns  (logic 0.143ns (4.377%)  route 3.114ns (95.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.114     3.257    rcv/dataRcv
    SLICE_X146Y163       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.785     2.314    rcv/clk_BUFG
    SLICE_X146Y163       FDRE                                         r  rcv/r_DataR_reg/C





