{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610435999593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610435999608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 15:19:59 2021 " "Processing started: Tue Jan 12 15:19:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610435999608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610435999608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rom -c rom " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rom -c rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610435999609 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_8_1200mv_85c_slow.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/ simulation " "Generated file rom_8_1200mv_85c_slow.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610436000858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_8_1200mv_0c_slow.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/ simulation " "Generated file rom_8_1200mv_0c_slow.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610436001012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_min_1200mv_0c_fast.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/ simulation " "Generated file rom_min_1200mv_0c_fast.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610436001174 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/ simulation " "Generated file rom.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610436001325 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_8_1200mv_85c_v_slow.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/ simulation " "Generated file rom_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610436001481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_8_1200mv_0c_v_slow.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/ simulation " "Generated file rom_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610436001626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_min_1200mv_0c_v_fast.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/ simulation " "Generated file rom_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610436001766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_v.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/ simulation " "Generated file rom_v.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter4_class3(rom)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610436001907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610436002207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 15:20:02 2021 " "Processing ended: Tue Jan 12 15:20:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610436002207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610436002207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610436002207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610436002207 ""}
