<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › oprofile › op_model_amd.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>op_model_amd.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * @file op_model_amd.c</span>
<span class="cm"> * athlon / K7 / K8 / Family 10h model-specific MSR operations</span>
<span class="cm"> *</span>
<span class="cm"> * @remark Copyright 2002-2009 OProfile authors</span>
<span class="cm"> * @remark Read the file COPYING</span>
<span class="cm"> *</span>
<span class="cm"> * @author John Levon</span>
<span class="cm"> * @author Philippe Elie</span>
<span class="cm"> * @author Graydon Hoare</span>
<span class="cm"> * @author Robert Richter &lt;robert.richter@amd.com&gt;</span>
<span class="cm"> * @author Barry Kasindorf &lt;barry.kasindorf@amd.com&gt;</span>
<span class="cm"> * @author Jason Yeh &lt;jason.yeh@amd.com&gt;</span>
<span class="cm"> * @author Suravee Suthikulpanit &lt;suravee.suthikulpanit@amd.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/oprofile.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/percpu.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/msr.h&gt;</span>
<span class="cp">#include &lt;asm/nmi.h&gt;</span>
<span class="cp">#include &lt;asm/apic.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/cpufeature.h&gt;</span>

<span class="cp">#include &quot;op_x86_model.h&quot;</span>
<span class="cp">#include &quot;op_counter.h&quot;</span>

<span class="cp">#ifdef CONFIG_OPROFILE_EVENT_MULTIPLEX</span>
<span class="cp">#define NUM_VIRT_COUNTERS	32</span>
<span class="cp">#else</span>
<span class="cp">#define NUM_VIRT_COUNTERS	0</span>
<span class="cp">#endif</span>

<span class="cp">#define OP_EVENT_MASK			0x0FFF</span>
<span class="cp">#define OP_CTR_OVERFLOW			(1ULL&lt;&lt;31)</span>

<span class="cp">#define MSR_AMD_EVENTSEL_RESERVED	((0xFFFFFCF0ULL&lt;&lt;32)|(1ULL&lt;&lt;21))</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">num_counters</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reset_value</span><span class="p">[</span><span class="n">OP_MAX_COUNTER</span><span class="p">];</span>

<span class="cp">#define IBS_FETCH_SIZE			6</span>
<span class="cp">#define IBS_OP_SIZE			12</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">ibs_caps</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">ibs_config</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">op_enabled</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fetch_enabled</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">max_cnt_fetch</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">max_cnt_op</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rand_en</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dispatched_ops</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">branch_target</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ibs_state</span> <span class="p">{</span>
	<span class="n">u64</span>		<span class="n">ibs_op_ctl</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">branch_target</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">sample_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ibs_config</span> <span class="n">ibs_config</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ibs_state</span> <span class="n">ibs_state</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * IBS randomization macros</span>
<span class="cm"> */</span>
<span class="cp">#define IBS_RANDOM_BITS			12</span>
<span class="cp">#define IBS_RANDOM_MASK			((1ULL &lt;&lt; IBS_RANDOM_BITS) - 1)</span>
<span class="cp">#define IBS_RANDOM_MAXCNT_OFFSET	(1ULL &lt;&lt; (IBS_RANDOM_BITS - 5))</span>

<span class="cm">/*</span>
<span class="cm"> * 16-bit Linear Feedback Shift Register (LFSR)</span>
<span class="cm"> *</span>
<span class="cm"> *                       16   14   13    11</span>
<span class="cm"> * Feedback polynomial = X  + X  + X  +  X  + 1</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">lfsr_random</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lfsr_value</span> <span class="o">=</span> <span class="mh">0xF00D</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bit</span><span class="p">;</span>

	<span class="cm">/* Compute next bit to shift in */</span>
	<span class="n">bit</span> <span class="o">=</span> <span class="p">((</span><span class="n">lfsr_value</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">^</span>
	       <span class="p">(</span><span class="n">lfsr_value</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">^</span>
	       <span class="p">(</span><span class="n">lfsr_value</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">^</span>
	       <span class="p">(</span><span class="n">lfsr_value</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x0001</span><span class="p">;</span>

	<span class="cm">/* Advance to next register value */</span>
	<span class="n">lfsr_value</span> <span class="o">=</span> <span class="p">(</span><span class="n">lfsr_value</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">bit</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">lfsr_value</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IBS software randomization</span>
<span class="cm"> *</span>
<span class="cm"> * The IBS periodic op counter is randomized in software. The lower 12</span>
<span class="cm"> * bits of the 20 bit counter are randomized. IbsOpCurCnt is</span>
<span class="cm"> * initialized with a 12 bit random value.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u64</span> <span class="nf">op_amd_randomize_ibs_op</span><span class="p">(</span><span class="n">u64</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">random</span> <span class="o">=</span> <span class="n">lfsr_random</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_RDWROPCNT</span><span class="p">))</span>
		<span class="cm">/*</span>
<span class="cm">		 * Work around if the hw can not write to IbsOpCurCnt</span>
<span class="cm">		 *</span>
<span class="cm">		 * Randomize the lower 8 bits of the 16 bit</span>
<span class="cm">		 * IbsOpMaxCnt [15:0] value in the range of -128 to</span>
<span class="cm">		 * +127 by adding/subtracting an offset to the</span>
<span class="cm">		 * maximum count (IbsOpMaxCnt).</span>
<span class="cm">		 *</span>
<span class="cm">		 * To avoid over or underflows and protect upper bits</span>
<span class="cm">		 * starting at bit 16, the initial value for</span>
<span class="cm">		 * IbsOpMaxCnt must fit in the range from 0x0081 to</span>
<span class="cm">		 * 0xff80.</span>
<span class="cm">		 */</span>
		<span class="n">val</span> <span class="o">+=</span> <span class="p">(</span><span class="n">s8</span><span class="p">)(</span><span class="n">random</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)(</span><span class="n">random</span> <span class="o">&amp;</span> <span class="n">IBS_RANDOM_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">op_amd_handle_ibs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span> <span class="k">const</span> <span class="n">regs</span><span class="p">,</span>
		  <span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">,</span> <span class="n">ctl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">op_entry</span> <span class="n">entry</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ibs_caps</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">fetch_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSFETCHCTL</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">IBS_FETCH_VAL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSFETCHLINAD</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_write_reserve</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span>
					       <span class="n">IBS_FETCH_CODE</span><span class="p">,</span> <span class="n">IBS_FETCH_SIZE</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
			<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSFETCHPHYSAD</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_write_commit</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">);</span>

			<span class="cm">/* reenable the IRQ */</span>
			<span class="n">ctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">IBS_FETCH_VAL</span> <span class="o">|</span> <span class="n">IBS_FETCH_CNT</span><span class="p">);</span>
			<span class="n">ctl</span> <span class="o">|=</span> <span class="n">IBS_FETCH_ENABLE</span><span class="p">;</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSFETCHCTL</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">op_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSOPCTL</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">IBS_OP_VAL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSOPRIP</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_write_reserve</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">IBS_OP_CODE</span><span class="p">,</span>
					       <span class="n">ibs_state</span><span class="p">.</span><span class="n">sample_size</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSOPDATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSOPDATA2</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSOPDATA3</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSDCLINAD</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSDCPHYSAD</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">oprofile_add_data64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ibs_state</span><span class="p">.</span><span class="n">branch_target</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSBRTARGET</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
				<span class="n">oprofile_add_data</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">val</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">oprofile_write_commit</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="p">);</span>

			<span class="cm">/* reenable the IRQ */</span>
			<span class="n">ctl</span> <span class="o">=</span> <span class="n">op_amd_randomize_ibs_op</span><span class="p">(</span><span class="n">ibs_state</span><span class="p">.</span><span class="n">ibs_op_ctl</span><span class="p">);</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSOPCTL</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">op_amd_start_ibs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ibs_caps</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ibs_state</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ibs_state</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note: Since the max count settings may out of range we</span>
<span class="cm">	 * write back the actual used values so that userland can read</span>
<span class="cm">	 * it.</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">fetch_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_fetch</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">IBS_FETCH_MAX_CNT</span><span class="p">);</span>
		<span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_fetch</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">ibs_config</span><span class="p">.</span><span class="n">rand_en</span> <span class="o">?</span> <span class="n">IBS_FETCH_RAND_EN</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">IBS_FETCH_ENABLE</span><span class="p">;</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSFETCHCTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">op_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_op</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_RDWROPCNT</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * IbsOpCurCnt not supported.  See</span>
<span class="cm">			 * op_amd_randomize_ibs_op() for details.</span>
<span class="cm">			 */</span>
			<span class="n">val</span> <span class="o">=</span> <span class="n">clamp</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="mh">0x0081ULL</span><span class="p">,</span> <span class="mh">0xFF80ULL</span><span class="p">);</span>
			<span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_op</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * The start value is randomized with a</span>
<span class="cm">			 * positive offset, we need to compensate it</span>
<span class="cm">			 * with the half of the randomized range. Also</span>
<span class="cm">			 * avoid underflows.</span>
<span class="cm">			 */</span>
			<span class="n">val</span> <span class="o">+=</span> <span class="n">IBS_RANDOM_MAXCNT_OFFSET</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_OPCNTEXT</span><span class="p">)</span>
				<span class="n">val</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">IBS_OP_MAX_CNT_EXT</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">val</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">IBS_OP_MAX_CNT</span><span class="p">);</span>
			<span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_op</span> <span class="o">=</span>
				<span class="p">(</span><span class="n">val</span> <span class="o">-</span> <span class="n">IBS_RANDOM_MAXCNT_OFFSET</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">IBS_OP_MAX_CNT</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">IBS_OP_MAX_CNT</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">ibs_config</span><span class="p">.</span><span class="n">dispatched_ops</span> <span class="o">?</span> <span class="n">IBS_OP_CNT_CTL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">IBS_OP_ENABLE</span><span class="p">;</span>
		<span class="n">ibs_state</span><span class="p">.</span><span class="n">ibs_op_ctl</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="n">ibs_state</span><span class="p">.</span><span class="n">sample_size</span> <span class="o">=</span> <span class="n">IBS_OP_SIZE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">branch_target</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ibs_state</span><span class="p">.</span><span class="n">branch_target</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">ibs_state</span><span class="p">.</span><span class="n">sample_size</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">op_amd_randomize_ibs_op</span><span class="p">(</span><span class="n">ibs_state</span><span class="p">.</span><span class="n">ibs_op_ctl</span><span class="p">);</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSOPCTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">op_amd_stop_ibs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ibs_caps</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">fetch_enabled</span><span class="p">)</span>
		<span class="cm">/* clear max count and enable */</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSFETCHCTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">op_enabled</span><span class="p">)</span>
		<span class="cm">/* clear max count and enable */</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_AMD64_IBSOPCTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OPROFILE_EVENT_MULTIPLEX</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">op_mux_switch_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_x86_model_spec</span> <span class="k">const</span> <span class="o">*</span><span class="n">model</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* enable active counters */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">virt</span> <span class="o">=</span> <span class="n">op_x86_phys_to_virt</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset_value</span><span class="p">[</span><span class="n">virt</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">model</span><span class="o">-&gt;</span><span class="n">reserved</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">op_x86_get_ctrl</span><span class="p">(</span><span class="n">model</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">counter_config</span><span class="p">[</span><span class="n">virt</span><span class="p">]);</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#endif</span>

<span class="cm">/* functions for op_amd_spec */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">op_amd_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">release_perfctr_nmi</span><span class="p">(</span><span class="n">MSR_K7_PERFCTR0</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">release_evntsel_nmi</span><span class="p">(</span><span class="n">MSR_K7_EVNTSEL0</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">op_amd_fill_in_addresses</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_msrs</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reserve_perfctr_nmi</span><span class="p">(</span><span class="n">MSR_K7_PERFCTR0</span> <span class="o">+</span> <span class="n">i</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reserve_evntsel_nmi</span><span class="p">(</span><span class="n">MSR_K7_EVNTSEL0</span> <span class="o">+</span> <span class="n">i</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">release_perfctr_nmi</span><span class="p">(</span><span class="n">MSR_K7_PERFCTR0</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* both registers must be reserved */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">num_counters</span> <span class="o">==</span> <span class="n">AMD64_NUM_COUNTERS_F15H</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_F15H_PERF_CTR</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_F15H_PERF_CTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_K7_EVNTSEL0</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
			<span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">MSR_K7_PERFCTR0</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">continue</span><span class="p">;</span>
	<span class="nl">fail:</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">counter_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">op_x86_warn_reserved</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="n">op_amd_shutdown</span><span class="p">(</span><span class="n">msrs</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">op_amd_setup_ctrs</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_x86_model_spec</span> <span class="k">const</span> <span class="o">*</span><span class="n">model</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* setup reset_value */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">OP_MAX_COUNTER</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">counter_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span>
		    <span class="o">&amp;&amp;</span> <span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">op_x86_virt_to_phys</span><span class="p">(</span><span class="n">i</span><span class="p">)].</span><span class="n">addr</span><span class="p">)</span>
			<span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">counter_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">reset_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* clear all counters */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">)</span>
			<span class="n">op_x86_warn_in_use</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">model</span><span class="o">-&gt;</span><span class="n">reserved</span><span class="p">;</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * avoid a false detection of ctr overflows in NMI</span>
<span class="cm">		 * handler</span>
<span class="cm">		 */</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="o">-</span><span class="mi">1LL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* enable active counters */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">virt</span> <span class="o">=</span> <span class="n">op_x86_phys_to_virt</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset_value</span><span class="p">[</span><span class="n">virt</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* setup counter registers */</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="o">-</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">reset_value</span><span class="p">[</span><span class="n">virt</span><span class="p">]);</span>

		<span class="cm">/* setup control registers */</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">model</span><span class="o">-&gt;</span><span class="n">reserved</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">op_x86_get_ctrl</span><span class="p">(</span><span class="n">model</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">counter_config</span><span class="p">[</span><span class="n">virt</span><span class="p">]);</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">op_amd_check_ctrs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span> <span class="k">const</span> <span class="n">regs</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">virt</span> <span class="o">=</span> <span class="n">op_x86_phys_to_virt</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset_value</span><span class="p">[</span><span class="n">virt</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="cm">/* bit is clear if overflowed: */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">OP_CTR_OVERFLOW</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">oprofile_add_sample</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">virt</span><span class="p">);</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">counters</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="o">-</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">reset_value</span><span class="p">[</span><span class="n">virt</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">op_amd_handle_ibs</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">msrs</span><span class="p">);</span>

	<span class="cm">/* See op_model_ppro.c */</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">op_amd_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset_value</span><span class="p">[</span><span class="n">op_x86_phys_to_virt</span><span class="p">(</span><span class="n">i</span><span class="p">)])</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">;</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">op_amd_start_ibs</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">op_amd_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_msrs</span> <span class="k">const</span> <span class="o">*</span> <span class="k">const</span> <span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Subtle: stop on all counters to avoid race with setting our</span>
<span class="cm">	 * pm callback</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_counters</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reset_value</span><span class="p">[</span><span class="n">op_x86_phys_to_virt</span><span class="p">(</span><span class="n">i</span><span class="p">)])</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">;</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msrs</span><span class="o">-&gt;</span><span class="n">controls</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">op_amd_stop_ibs</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * check and reserve APIC extended interrupt LVT offset for IBS if</span>
<span class="cm"> * available</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">init_ibs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ibs_caps</span> <span class="o">=</span> <span class="n">get_ibs_caps</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ibs_caps</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;oprofile: AMD IBS detected (0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ibs_caps</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">create_arch_files</span><span class="p">)(</span><span class="k">struct</span> <span class="n">super_block</span> <span class="o">*</span><span class="n">sb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">root</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">setup_ibs_files</span><span class="p">(</span><span class="k">struct</span> <span class="n">super_block</span> <span class="o">*</span><span class="n">sb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">root</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">dir</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* architecture specific files */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">create_arch_files</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">create_arch_files</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">root</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ibs_caps</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* model specific files */</span>

	<span class="cm">/* setup some reasonable defaults */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ibs_config</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ibs_config</span><span class="p">));</span>
	<span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_fetch</span> <span class="o">=</span> <span class="mi">250000</span><span class="p">;</span>
	<span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_op</span> <span class="o">=</span> <span class="mi">250000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_FETCHSAM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dir</span> <span class="o">=</span> <span class="n">oprofilefs_mkdir</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">root</span><span class="p">,</span> <span class="s">&quot;ibs_fetch&quot;</span><span class="p">);</span>
		<span class="n">oprofilefs_create_ulong</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">dir</span><span class="p">,</span> <span class="s">&quot;enable&quot;</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">fetch_enabled</span><span class="p">);</span>
		<span class="n">oprofilefs_create_ulong</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">dir</span><span class="p">,</span> <span class="s">&quot;max_count&quot;</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_fetch</span><span class="p">);</span>
		<span class="n">oprofilefs_create_ulong</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">dir</span><span class="p">,</span> <span class="s">&quot;rand_enable&quot;</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">rand_en</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_OPSAM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dir</span> <span class="o">=</span> <span class="n">oprofilefs_mkdir</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">root</span><span class="p">,</span> <span class="s">&quot;ibs_op&quot;</span><span class="p">);</span>
		<span class="n">oprofilefs_create_ulong</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">dir</span><span class="p">,</span> <span class="s">&quot;enable&quot;</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">op_enabled</span><span class="p">);</span>
		<span class="n">oprofilefs_create_ulong</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">dir</span><span class="p">,</span> <span class="s">&quot;max_count&quot;</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">max_cnt_op</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_OPCNT</span><span class="p">)</span>
			<span class="n">oprofilefs_create_ulong</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">dir</span><span class="p">,</span> <span class="s">&quot;dispatched_ops&quot;</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">dispatched_ops</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ibs_caps</span> <span class="o">&amp;</span> <span class="n">IBS_CAPS_BRNTRGT</span><span class="p">)</span>
			<span class="n">oprofilefs_create_ulong</span><span class="p">(</span><span class="n">sb</span><span class="p">,</span> <span class="n">dir</span><span class="p">,</span> <span class="s">&quot;branch_target&quot;</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">ibs_config</span><span class="p">.</span><span class="n">branch_target</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">op_x86_model_spec</span> <span class="n">op_amd_spec</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">op_amd_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">oprofile_operations</span> <span class="o">*</span><span class="n">ops</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">init_ibs</span><span class="p">();</span>
	<span class="n">create_arch_files</span> <span class="o">=</span> <span class="n">ops</span><span class="o">-&gt;</span><span class="n">create_files</span><span class="p">;</span>
	<span class="n">ops</span><span class="o">-&gt;</span><span class="n">create_files</span> <span class="o">=</span> <span class="n">setup_ibs_files</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x15</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">num_counters</span> <span class="o">=</span> <span class="n">AMD64_NUM_COUNTERS_F15H</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">num_counters</span> <span class="o">=</span> <span class="n">AMD64_NUM_COUNTERS</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">op_amd_spec</span><span class="p">.</span><span class="n">num_counters</span> <span class="o">=</span> <span class="n">num_counters</span><span class="p">;</span>
	<span class="n">op_amd_spec</span><span class="p">.</span><span class="n">num_controls</span> <span class="o">=</span> <span class="n">num_counters</span><span class="p">;</span>
	<span class="n">op_amd_spec</span><span class="p">.</span><span class="n">num_virt_counters</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">num_counters</span><span class="p">,</span> <span class="n">NUM_VIRT_COUNTERS</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">op_x86_model_spec</span> <span class="n">op_amd_spec</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* num_counters/num_controls filled in at runtime */</span>
	<span class="p">.</span><span class="n">reserved</span>		<span class="o">=</span> <span class="n">MSR_AMD_EVENTSEL_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_mask</span>		<span class="o">=</span> <span class="n">OP_EVENT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>			<span class="o">=</span> <span class="n">op_amd_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fill_in_addresses</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">op_amd_fill_in_addresses</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup_ctrs</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">op_amd_setup_ctrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">check_ctrs</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">op_amd_check_ctrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">op_amd_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">op_amd_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">op_amd_shutdown</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_OPROFILE_EVENT_MULTIPLEX</span>
	<span class="p">.</span><span class="n">switch_ctrl</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">op_mux_switch_ctrl</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
