
bicycle_ros_it.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010688  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000890  08010850  08010850  00020850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080110e0  080110e0  000300a8  2**0
                  CONTENTS
  4 .ARM          00000008  080110e0  080110e0  000210e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080110e8  080110e8  000300a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080110e8  080110e8  000210e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080110f0  080110f0  000210f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  080110f4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001434  200000a8  0801119c  000300a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200014dc  0801119c  000314dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002acdb  00000000  00000000  000300d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b16  00000000  00000000  0005adb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002008  00000000  00000000  000608d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e18  00000000  00000000  000628d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cd95  00000000  00000000  000646f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024fb4  00000000  00000000  00091485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc64c  00000000  00000000  000b6439  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b2a85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000926c  00000000  00000000  001b2ad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000a8 	.word	0x200000a8
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08010838 	.word	0x08010838

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000ac 	.word	0x200000ac
 8000204:	08010838 	.word	0x08010838

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b974 	b.w	8000ef4 <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	4604      	mov	r4, r0
 8000c2c:	468e      	mov	lr, r1
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d14d      	bne.n	8000cce <__udivmoddi4+0xaa>
 8000c32:	428a      	cmp	r2, r1
 8000c34:	4694      	mov	ip, r2
 8000c36:	d969      	bls.n	8000d0c <__udivmoddi4+0xe8>
 8000c38:	fab2 f282 	clz	r2, r2
 8000c3c:	b152      	cbz	r2, 8000c54 <__udivmoddi4+0x30>
 8000c3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000c42:	f1c2 0120 	rsb	r1, r2, #32
 8000c46:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000c52:	4094      	lsls	r4, r2
 8000c54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c58:	0c21      	lsrs	r1, r4, #16
 8000c5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000c5e:	fa1f f78c 	uxth.w	r7, ip
 8000c62:	fb08 e316 	mls	r3, r8, r6, lr
 8000c66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6a:	fb06 f107 	mul.w	r1, r6, r7
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x64>
 8000c72:	eb1c 0303 	adds.w	r3, ip, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 811f 	bcs.w	8000ebc <__udivmoddi4+0x298>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 811c 	bls.w	8000ebc <__udivmoddi4+0x298>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	4463      	add	r3, ip
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 f707 	mul.w	r7, r0, r7
 8000c9c:	42a7      	cmp	r7, r4
 8000c9e:	d90a      	bls.n	8000cb6 <__udivmoddi4+0x92>
 8000ca0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca8:	f080 810a 	bcs.w	8000ec0 <__udivmoddi4+0x29c>
 8000cac:	42a7      	cmp	r7, r4
 8000cae:	f240 8107 	bls.w	8000ec0 <__udivmoddi4+0x29c>
 8000cb2:	4464      	add	r4, ip
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cba:	1be4      	subs	r4, r4, r7
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa4>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0xc2>
 8000cd2:	2d00      	cmp	r5, #0
 8000cd4:	f000 80ef 	beq.w	8000eb6 <__udivmoddi4+0x292>
 8000cd8:	2600      	movs	r6, #0
 8000cda:	e9c5 0100 	strd	r0, r1, [r5]
 8000cde:	4630      	mov	r0, r6
 8000ce0:	4631      	mov	r1, r6
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f683 	clz	r6, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d14a      	bne.n	8000d84 <__udivmoddi4+0x160>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0xd4>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80f9 	bhi.w	8000eea <__udivmoddi4+0x2c6>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	469e      	mov	lr, r3
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d0e0      	beq.n	8000cc8 <__udivmoddi4+0xa4>
 8000d06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0a:	e7dd      	b.n	8000cc8 <__udivmoddi4+0xa4>
 8000d0c:	b902      	cbnz	r2, 8000d10 <__udivmoddi4+0xec>
 8000d0e:	deff      	udf	#255	; 0xff
 8000d10:	fab2 f282 	clz	r2, r2
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f040 8092 	bne.w	8000e3e <__udivmoddi4+0x21a>
 8000d1a:	eba1 010c 	sub.w	r1, r1, ip
 8000d1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d22:	fa1f fe8c 	uxth.w	lr, ip
 8000d26:	2601      	movs	r6, #1
 8000d28:	0c20      	lsrs	r0, r4, #16
 8000d2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000d32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d36:	fb0e f003 	mul.w	r0, lr, r3
 8000d3a:	4288      	cmp	r0, r1
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x12c>
 8000d3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000d42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x12a>
 8000d48:	4288      	cmp	r0, r1
 8000d4a:	f200 80cb 	bhi.w	8000ee4 <__udivmoddi4+0x2c0>
 8000d4e:	4643      	mov	r3, r8
 8000d50:	1a09      	subs	r1, r1, r0
 8000d52:	b2a4      	uxth	r4, r4
 8000d54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d58:	fb07 1110 	mls	r1, r7, r0, r1
 8000d5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d60:	fb0e fe00 	mul.w	lr, lr, r0
 8000d64:	45a6      	cmp	lr, r4
 8000d66:	d908      	bls.n	8000d7a <__udivmoddi4+0x156>
 8000d68:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d70:	d202      	bcs.n	8000d78 <__udivmoddi4+0x154>
 8000d72:	45a6      	cmp	lr, r4
 8000d74:	f200 80bb 	bhi.w	8000eee <__udivmoddi4+0x2ca>
 8000d78:	4608      	mov	r0, r1
 8000d7a:	eba4 040e 	sub.w	r4, r4, lr
 8000d7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d82:	e79c      	b.n	8000cbe <__udivmoddi4+0x9a>
 8000d84:	f1c6 0720 	rsb	r7, r6, #32
 8000d88:	40b3      	lsls	r3, r6
 8000d8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d92:	fa20 f407 	lsr.w	r4, r0, r7
 8000d96:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9a:	431c      	orrs	r4, r3
 8000d9c:	40f9      	lsrs	r1, r7
 8000d9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da2:	fa00 f306 	lsl.w	r3, r0, r6
 8000da6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000daa:	0c20      	lsrs	r0, r4, #16
 8000dac:	fa1f fe8c 	uxth.w	lr, ip
 8000db0:	fb09 1118 	mls	r1, r9, r8, r1
 8000db4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db8:	fb08 f00e 	mul.w	r0, r8, lr
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b8>
 8000dc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dcc:	f080 8088 	bcs.w	8000ee0 <__udivmoddi4+0x2bc>
 8000dd0:	4288      	cmp	r0, r1
 8000dd2:	f240 8085 	bls.w	8000ee0 <__udivmoddi4+0x2bc>
 8000dd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dda:	4461      	add	r1, ip
 8000ddc:	1a09      	subs	r1, r1, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de4:	fb09 1110 	mls	r1, r9, r0, r1
 8000de8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df0:	458e      	cmp	lr, r1
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1e2>
 8000df4:	eb1c 0101 	adds.w	r1, ip, r1
 8000df8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dfc:	d26c      	bcs.n	8000ed8 <__udivmoddi4+0x2b4>
 8000dfe:	458e      	cmp	lr, r1
 8000e00:	d96a      	bls.n	8000ed8 <__udivmoddi4+0x2b4>
 8000e02:	3802      	subs	r0, #2
 8000e04:	4461      	add	r1, ip
 8000e06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000e0e:	eba1 010e 	sub.w	r1, r1, lr
 8000e12:	42a1      	cmp	r1, r4
 8000e14:	46c8      	mov	r8, r9
 8000e16:	46a6      	mov	lr, r4
 8000e18:	d356      	bcc.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e1a:	d053      	beq.n	8000ec4 <__udivmoddi4+0x2a0>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x212>
 8000e1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000e22:	eb61 010e 	sbc.w	r1, r1, lr
 8000e26:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000e2e:	40f1      	lsrs	r1, r6
 8000e30:	431f      	orrs	r7, r3
 8000e32:	e9c5 7100 	strd	r7, r1, [r5]
 8000e36:	2600      	movs	r6, #0
 8000e38:	4631      	mov	r1, r6
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	f1c2 0320 	rsb	r3, r2, #32
 8000e42:	40d8      	lsrs	r0, r3
 8000e44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e48:	fa21 f303 	lsr.w	r3, r1, r3
 8000e4c:	4091      	lsls	r1, r2
 8000e4e:	4301      	orrs	r1, r0
 8000e50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e54:	fa1f fe8c 	uxth.w	lr, ip
 8000e58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000e60:	0c0b      	lsrs	r3, r1, #16
 8000e62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e66:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6a:	429e      	cmp	r6, r3
 8000e6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x260>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7a:	d22f      	bcs.n	8000edc <__udivmoddi4+0x2b8>
 8000e7c:	429e      	cmp	r6, r3
 8000e7e:	d92d      	bls.n	8000edc <__udivmoddi4+0x2b8>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4463      	add	r3, ip
 8000e84:	1b9b      	subs	r3, r3, r6
 8000e86:	b289      	uxth	r1, r1
 8000e88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000e90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e94:	fb06 f30e 	mul.w	r3, r6, lr
 8000e98:	428b      	cmp	r3, r1
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x28a>
 8000e9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea4:	d216      	bcs.n	8000ed4 <__udivmoddi4+0x2b0>
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	d914      	bls.n	8000ed4 <__udivmoddi4+0x2b0>
 8000eaa:	3e02      	subs	r6, #2
 8000eac:	4461      	add	r1, ip
 8000eae:	1ac9      	subs	r1, r1, r3
 8000eb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb4:	e738      	b.n	8000d28 <__udivmoddi4+0x104>
 8000eb6:	462e      	mov	r6, r5
 8000eb8:	4628      	mov	r0, r5
 8000eba:	e705      	b.n	8000cc8 <__udivmoddi4+0xa4>
 8000ebc:	4606      	mov	r6, r0
 8000ebe:	e6e3      	b.n	8000c88 <__udivmoddi4+0x64>
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	e6f8      	b.n	8000cb6 <__udivmoddi4+0x92>
 8000ec4:	454b      	cmp	r3, r9
 8000ec6:	d2a9      	bcs.n	8000e1c <__udivmoddi4+0x1f8>
 8000ec8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ecc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed0:	3801      	subs	r0, #1
 8000ed2:	e7a3      	b.n	8000e1c <__udivmoddi4+0x1f8>
 8000ed4:	4646      	mov	r6, r8
 8000ed6:	e7ea      	b.n	8000eae <__udivmoddi4+0x28a>
 8000ed8:	4620      	mov	r0, r4
 8000eda:	e794      	b.n	8000e06 <__udivmoddi4+0x1e2>
 8000edc:	4640      	mov	r0, r8
 8000ede:	e7d1      	b.n	8000e84 <__udivmoddi4+0x260>
 8000ee0:	46d0      	mov	r8, sl
 8000ee2:	e77b      	b.n	8000ddc <__udivmoddi4+0x1b8>
 8000ee4:	3b02      	subs	r3, #2
 8000ee6:	4461      	add	r1, ip
 8000ee8:	e732      	b.n	8000d50 <__udivmoddi4+0x12c>
 8000eea:	4630      	mov	r0, r6
 8000eec:	e709      	b.n	8000d02 <__udivmoddi4+0xde>
 8000eee:	4464      	add	r4, ip
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	e742      	b.n	8000d7a <__udivmoddi4+0x156>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	0a5a      	lsrs	r2, r3, #9
 8000f08:	490f      	ldr	r1, [pc, #60]	; (8000f48 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000f0a:	fba1 1202 	umull	r1, r2, r1, r2
 8000f0e:	09d2      	lsrs	r2, r2, #7
 8000f10:	490e      	ldr	r1, [pc, #56]	; (8000f4c <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8000f12:	fb01 f202 	mul.w	r2, r1, r2
 8000f16:	1a9b      	subs	r3, r3, r2
 8000f18:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	0a5b      	lsrs	r3, r3, #9
 8000f20:	4a09      	ldr	r2, [pc, #36]	; (8000f48 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000f22:	fba2 2303 	umull	r2, r3, r2, r3
 8000f26:	09db      	lsrs	r3, r3, #7
 8000f28:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	441a      	add	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	601a      	str	r2, [r3, #0]
}
 8000f3c:	bf00      	nop
 8000f3e:	3714      	adds	r7, #20
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	00044b83 	.word	0x00044b83
 8000f4c:	3b9aca00 	.word	0x3b9aca00

08000f50 <CanLogger>:
extern uint32_t TxMailbox;
extern float V_current;

void CanLogger(float theta_x, float theta_y, float *gyro, float *acc, float *mu,
		uint8_t check_flag, float remote_angle, float hexgoal,
		float *point_current, float *tracking_control, uint8_t tracking_first_flag, float *stateD, float *accuracy) {
 8000f50:	b5b0      	push	{r4, r5, r7, lr}
 8000f52:	ed2d 8b02 	vpush	{d8}
 8000f56:	b0a0      	sub	sp, #128	; 0x80
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	ed87 0a07 	vstr	s0, [r7, #28]
 8000f5e:	edc7 0a06 	vstr	s1, [r7, #24]
 8000f62:	6178      	str	r0, [r7, #20]
 8000f64:	6139      	str	r1, [r7, #16]
 8000f66:	60fa      	str	r2, [r7, #12]
 8000f68:	ed87 1a01 	vstr	s2, [r7, #4]
 8000f6c:	edc7 1a00 	vstr	s3, [r7]
 8000f70:	72fb      	strb	r3, [r7, #11]

	int can_gain = CAN_TX_GAIN;
 8000f72:	2364      	movs	r3, #100	; 0x64
 8000f74:	677b      	str	r3, [r7, #116]	; 0x74
	int16_t Mxspeed = 0;		// Mx106 motor speed
 8000f76:	2300      	movs	r3, #0
 8000f78:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	int16_t Mxspeed_tmp = 0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	uint8_t rs485_state = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	uint32_t now = 0;			// for clock the time to break infinite loop
 8000f88:	2300      	movs	r3, #0
 8000f8a:	66fb      	str	r3, [r7, #108]	; 0x6c
//	printf("%.4f\r\n", V_current);
//	printf("%d\r\n", (int)(V_current*100.0));

#ifdef INIT_MX
	int delta_refu16_tmp = 0;		// delta angle type uint16_t
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	66bb      	str	r3, [r7, #104]	; 0x68
	float delta_ref = MXHEX_CENTER;
 8000f90:	4bb7      	ldr	r3, [pc, #732]	; (8001270 <CanLogger+0x320>)
 8000f92:	67bb      	str	r3, [r7, #120]	; 0x78
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 8000f94:	2124      	movs	r1, #36	; 0x24
 8000f96:	2001      	movs	r0, #1
 8000f98:	f002 fb7c 	bl	8003694 <dxl_read_word>
 8000f9c:	66b8      	str	r0, [r7, #104]	; 0x68
	position_state = dxl_get_result();
 8000f9e:	f002 fb0b 	bl	80035b8 <dxl_get_result>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (position_state == COMM_RXSUCCESS) {
 8000fa8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d12b      	bne.n	8001008 <CanLogger+0xb8>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 8000fb0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fb2:	f640 2239 	movw	r2, #2617	; 0xa39
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	dc26      	bgt.n	8001008 <CanLogger+0xb8>
 8000fba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fbc:	f240 529a 	movw	r2, #1434	; 0x59a
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	dd21      	ble.n	8001008 <CanLogger+0xb8>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;			// get the delta angle unit(rad)
 8000fc4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fc6:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 8000fca:	3302      	adds	r3, #2
 8000fcc:	ee07 3a90 	vmov	s15, r3
 8000fd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fd4:	ee17 0a90 	vmov	r0, s15
 8000fd8:	f7ff fa82 	bl	80004e0 <__aeabi_f2d>
 8000fdc:	a3a0      	add	r3, pc, #640	; (adr r3, 8001260 <CanLogger+0x310>)
 8000fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe2:	f7ff fad5 	bl	8000590 <__aeabi_dmul>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4610      	mov	r0, r2
 8000fec:	4619      	mov	r1, r3
 8000fee:	a39e      	add	r3, pc, #632	; (adr r3, 8001268 <CanLogger+0x318>)
 8000ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff4:	f7ff facc 	bl	8000590 <__aeabi_dmul>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4610      	mov	r0, r2
 8000ffe:	4619      	mov	r1, r3
 8001000:	f7ff fda8 	bl	8000b54 <__aeabi_d2f>
 8001004:	4603      	mov	r3, r0
 8001006:	67bb      	str	r3, [r7, #120]	; 0x78
		}
	}

	Mxspeed_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_SPEED_L);
 8001008:	2126      	movs	r1, #38	; 0x26
 800100a:	2001      	movs	r0, #1
 800100c:	f002 fb42 	bl	8003694 <dxl_read_word>
 8001010:	4603      	mov	r3, r0
 8001012:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	rs485_state = dxl_get_result();
 8001016:	f002 facf 	bl	80035b8 <dxl_get_result>
 800101a:	4603      	mov	r3, r0
 800101c:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	if (rs485_state == COMM_RXSUCCESS) {
 8001020:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001024:	2b01      	cmp	r3, #1
 8001026:	d110      	bne.n	800104a <CanLogger+0xfa>
		if (Mxspeed_tmp >= SPEED_THRESHOLD) {
 8001028:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	; 0x72
 800102c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001030:	db07      	blt.n	8001042 <CanLogger+0xf2>
			Mxspeed = -(Mxspeed_tmp - SPEED_THRESHOLD);
 8001032:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001036:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800103a:	b29b      	uxth	r3, r3
 800103c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8001040:	e003      	b.n	800104a <CanLogger+0xfa>
		} else {
			Mxspeed = Mxspeed_tmp;
 8001042:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001046:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
		}
	}

	int16_t can_theta     = (theta_x + THETA_COM * DEG2RAD) * can_gain * 10;	//right positive left negative
 800104a:	edd7 7a07 	vldr	s15, [r7, #28]
 800104e:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8001274 <CanLogger+0x324>
 8001052:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001056:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001058:	ee07 3a90 	vmov	s15, r3
 800105c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001064:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001068:	ee67 7a87 	vmul.f32	s15, s15, s14
 800106c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001070:	ee17 3a90 	vmov	r3, s15
 8001074:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	int16_t can_theta_dot = gyro[0]   * can_gain *10;
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	ed93 7a00 	vldr	s14, [r3]
 800107e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001080:	ee07 3a90 	vmov	s15, r3
 8001084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001098:	ee17 3a90 	vmov	r3, s15
 800109c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	int16_t can_delta     = delta_ref * can_gain *10;	//right negative left positive
 80010a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80010a2:	ee07 3a90 	vmov	s15, r3
 80010a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010aa:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80010ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010be:	ee17 3a90 	vmov	r3, s15
 80010c2:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	int16_t can_delta_dot = -Mxspeed  * can_gain * MXSPD_HEX2RPM * 2 * PI / 60 *10;// unit(rad/s)
 80010c6:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 80010ca:	425b      	negs	r3, r3
 80010cc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80010ce:	fb02 f303 	mul.w	r3, r2, r3
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010da:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8001278 <CanLogger+0x328>
 80010de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010e6:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800127c <CanLogger+0x32c>
 80010ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010ee:	eddf 6a64 	vldr	s13, [pc, #400]	; 8001280 <CanLogger+0x330>
 80010f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010f6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001102:	ee17 3a90 	vmov	r3, s15
 8001106:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	now = HAL_GetTick();
 800110a:	f008 f9d9 	bl	80094c0 <HAL_GetTick>
 800110e:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001110:	e006      	b.n	8001120 <CanLogger+0x1d0>
		if ((HAL_GetTick() - now) > 4U) {
 8001112:	f008 f9d5 	bl	80094c0 <HAL_GetTick>
 8001116:	4602      	mov	r2, r0
 8001118:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	2b04      	cmp	r3, #4
 800111e:	d806      	bhi.n	800112e <CanLogger+0x1de>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001120:	4858      	ldr	r0, [pc, #352]	; (8001284 <CanLogger+0x334>)
 8001122:	f008 fcf8 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0f2      	beq.n	8001112 <CanLogger+0x1c2>
 800112c:	e000      	b.n	8001130 <CanLogger+0x1e0>
			break;
 800112e:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001130:	4854      	ldr	r0, [pc, #336]	; (8001284 <CanLogger+0x334>)
 8001132:	f008 fcf0 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d038      	beq.n	80011ae <CanLogger+0x25e>
		TxData[7] = can_delta_dot >> 8U;
 800113c:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001140:	121b      	asrs	r3, r3, #8
 8001142:	b21b      	sxth	r3, r3
 8001144:	b2da      	uxtb	r2, r3
 8001146:	4b50      	ldr	r3, [pc, #320]	; (8001288 <CanLogger+0x338>)
 8001148:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_delta_dot;
 800114a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800114e:	b2da      	uxtb	r2, r3
 8001150:	4b4d      	ldr	r3, [pc, #308]	; (8001288 <CanLogger+0x338>)
 8001152:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_delta >> 8U;
 8001154:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 8001158:	121b      	asrs	r3, r3, #8
 800115a:	b21b      	sxth	r3, r3
 800115c:	b2da      	uxtb	r2, r3
 800115e:	4b4a      	ldr	r3, [pc, #296]	; (8001288 <CanLogger+0x338>)
 8001160:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_delta;
 8001162:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8001166:	b2da      	uxtb	r2, r3
 8001168:	4b47      	ldr	r3, [pc, #284]	; (8001288 <CanLogger+0x338>)
 800116a:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_theta_dot >> 8U;
 800116c:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	; 0x62
 8001170:	121b      	asrs	r3, r3, #8
 8001172:	b21b      	sxth	r3, r3
 8001174:	b2da      	uxtb	r2, r3
 8001176:	4b44      	ldr	r3, [pc, #272]	; (8001288 <CanLogger+0x338>)
 8001178:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_theta_dot;
 800117a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800117e:	b2da      	uxtb	r2, r3
 8001180:	4b41      	ldr	r3, [pc, #260]	; (8001288 <CanLogger+0x338>)
 8001182:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_theta >> 8U;
 8001184:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 8001188:	121b      	asrs	r3, r3, #8
 800118a:	b21b      	sxth	r3, r3
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4b3e      	ldr	r3, [pc, #248]	; (8001288 <CanLogger+0x338>)
 8001190:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_theta;
 8001192:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001196:	b2da      	uxtb	r2, r3
 8001198:	4b3b      	ldr	r3, [pc, #236]	; (8001288 <CanLogger+0x338>)
 800119a:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_THETA_ID;  // number 15
 800119c:	4b3b      	ldr	r3, [pc, #236]	; (800128c <CanLogger+0x33c>)
 800119e:	220f      	movs	r2, #15
 80011a0:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80011a2:	4b3b      	ldr	r3, [pc, #236]	; (8001290 <CanLogger+0x340>)
 80011a4:	4a38      	ldr	r2, [pc, #224]	; (8001288 <CanLogger+0x338>)
 80011a6:	4939      	ldr	r1, [pc, #228]	; (800128c <CanLogger+0x33c>)
 80011a8:	4836      	ldr	r0, [pc, #216]	; (8001284 <CanLogger+0x334>)
 80011aa:	f008 fbd9 	bl	8009960 <HAL_CAN_AddTxMessage>
	}
#endif

	int16_t can_px  = mu[0] * can_gain;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	ed93 7a00 	vldr	s14, [r3]
 80011b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80011b6:	ee07 3a90 	vmov	s15, r3
 80011ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011c6:	ee17 3a90 	vmov	r3, s15
 80011ca:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	int16_t can_py  = mu[1] * can_gain;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	3304      	adds	r3, #4
 80011d2:	ed93 7a00 	vldr	s14, [r3]
 80011d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80011d8:	ee07 3a90 	vmov	s15, r3
 80011dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011e8:	ee17 3a90 	vmov	r3, s15
 80011ec:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	int16_t can_phi = mu[2] * can_gain *10;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	3308      	adds	r3, #8
 80011f4:	ed93 7a00 	vldr	s14, [r3]
 80011f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80011fa:	ee07 3a90 	vmov	s15, r3
 80011fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001206:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800120a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001212:	ee17 3a90 	vmov	r3, s15
 8001216:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	int16_t can_vel = mu[3] * can_gain;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	330c      	adds	r3, #12
 800121e:	ed93 7a00 	vldr	s14, [r3]
 8001222:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001224:	ee07 3a90 	vmov	s15, r3
 8001228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800122c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001230:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001234:	ee17 3a90 	vmov	r3, s15
 8001238:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	now = HAL_GetTick();
 800123c:	f008 f940 	bl	80094c0 <HAL_GetTick>
 8001240:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001242:	e006      	b.n	8001252 <CanLogger+0x302>
		if ((HAL_GetTick() - now) > 4U) {
 8001244:	f008 f93c 	bl	80094c0 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b04      	cmp	r3, #4
 8001250:	d820      	bhi.n	8001294 <CanLogger+0x344>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001252:	480c      	ldr	r0, [pc, #48]	; (8001284 <CanLogger+0x334>)
 8001254:	f008 fc5f 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d0f2      	beq.n	8001244 <CanLogger+0x2f4>
 800125e:	e01a      	b.n	8001296 <CanLogger+0x346>
 8001260:	83a53b8e 	.word	0x83a53b8e
 8001264:	3fb67ff5 	.word	0x3fb67ff5
 8001268:	00000000 	.word	0x00000000
 800126c:	3f91df33 	.word	0x3f91df33
 8001270:	44fd4000 	.word	0x44fd4000
 8001274:	3c64c28d 	.word	0x3c64c28d
 8001278:	3de978d5 	.word	0x3de978d5
 800127c:	40490fd8 	.word	0x40490fd8
 8001280:	42700000 	.word	0x42700000
 8001284:	200001e4 	.word	0x200001e4
 8001288:	20000344 	.word	0x20000344
 800128c:	20000310 	.word	0x20000310
 8001290:	20000354 	.word	0x20000354
			break;
 8001294:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001296:	48b4      	ldr	r0, [pc, #720]	; (8001568 <CanLogger+0x618>)
 8001298:	f008 fc3d 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d038      	beq.n	8001314 <CanLogger+0x3c4>
		TxData[7] = can_vel >> 8U;
 80012a2:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 80012a6:	121b      	asrs	r3, r3, #8
 80012a8:	b21b      	sxth	r3, r3
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	4baf      	ldr	r3, [pc, #700]	; (800156c <CanLogger+0x61c>)
 80012ae:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_vel;
 80012b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4bad      	ldr	r3, [pc, #692]	; (800156c <CanLogger+0x61c>)
 80012b8:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_phi >> 8U;
 80012ba:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 80012be:	121b      	asrs	r3, r3, #8
 80012c0:	b21b      	sxth	r3, r3
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	4ba9      	ldr	r3, [pc, #676]	; (800156c <CanLogger+0x61c>)
 80012c6:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_phi;
 80012c8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	4ba7      	ldr	r3, [pc, #668]	; (800156c <CanLogger+0x61c>)
 80012d0:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_py >> 8U;
 80012d2:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 80012d6:	121b      	asrs	r3, r3, #8
 80012d8:	b21b      	sxth	r3, r3
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	4ba3      	ldr	r3, [pc, #652]	; (800156c <CanLogger+0x61c>)
 80012de:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_py;
 80012e0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	4ba1      	ldr	r3, [pc, #644]	; (800156c <CanLogger+0x61c>)
 80012e8:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_px >> 8U;
 80012ea:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80012ee:	121b      	asrs	r3, r3, #8
 80012f0:	b21b      	sxth	r3, r3
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	4b9d      	ldr	r3, [pc, #628]	; (800156c <CanLogger+0x61c>)
 80012f6:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_px;
 80012f8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4b9b      	ldr	r3, [pc, #620]	; (800156c <CanLogger+0x61c>)
 8001300:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_EKF_ID;  // number 3
 8001302:	4b9b      	ldr	r3, [pc, #620]	; (8001570 <CanLogger+0x620>)
 8001304:	2203      	movs	r2, #3
 8001306:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001308:	4b9a      	ldr	r3, [pc, #616]	; (8001574 <CanLogger+0x624>)
 800130a:	4a98      	ldr	r2, [pc, #608]	; (800156c <CanLogger+0x61c>)
 800130c:	4998      	ldr	r1, [pc, #608]	; (8001570 <CanLogger+0x620>)
 800130e:	4896      	ldr	r0, [pc, #600]	; (8001568 <CanLogger+0x618>)
 8001310:	f008 fb26 	bl	8009960 <HAL_CAN_AddTxMessage>
	}


	int16_t can_accx   = (acc[0]+0.0005) * can_gain * 10;	// time 10 for resolution
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f8e1 	bl	80004e0 <__aeabi_f2d>
 800131e:	a390      	add	r3, pc, #576	; (adr r3, 8001560 <CanLogger+0x610>)
 8001320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001324:	f7fe ff7e 	bl	8000224 <__adddf3>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4614      	mov	r4, r2
 800132e:	461d      	mov	r5, r3
 8001330:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001332:	f7ff f8c3 	bl	80004bc <__aeabi_i2d>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4620      	mov	r0, r4
 800133c:	4629      	mov	r1, r5
 800133e:	f7ff f927 	bl	8000590 <__aeabi_dmul>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4610      	mov	r0, r2
 8001348:	4619      	mov	r1, r3
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	4b8a      	ldr	r3, [pc, #552]	; (8001578 <CanLogger+0x628>)
 8001350:	f7ff f91e 	bl	8000590 <__aeabi_dmul>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	4610      	mov	r0, r2
 800135a:	4619      	mov	r1, r3
 800135c:	f7ff fbb2 	bl	8000ac4 <__aeabi_d2iz>
 8001360:	4603      	mov	r3, r0
 8001362:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	int16_t can_accy   = acc[1]  * can_gain;
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	3304      	adds	r3, #4
 800136a:	ed93 7a00 	vldr	s14, [r3]
 800136e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001370:	ee07 3a90 	vmov	s15, r3
 8001374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800137c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001380:	ee17 3a90 	vmov	r3, s15
 8001384:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	int16_t can_accz   = acc[2]  * can_gain;
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	3308      	adds	r3, #8
 800138c:	ed93 7a00 	vldr	s14, [r3]
 8001390:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800139e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a2:	ee17 3a90 	vmov	r3, s15
 80013a6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	int16_t can_thetax = theta_x * can_gain;
 80013aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013ac:	ee07 3a90 	vmov	s15, r3
 80013b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013b4:	edd7 7a07 	vldr	s15, [r7, #28]
 80013b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013c0:	ee17 3a90 	vmov	r3, s15
 80013c4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	now = HAL_GetTick();
 80013c8:	f008 f87a 	bl	80094c0 <HAL_GetTick>
 80013cc:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80013ce:	e006      	b.n	80013de <CanLogger+0x48e>
		if ((HAL_GetTick() - now) > 4U) {
 80013d0:	f008 f876 	bl	80094c0 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d806      	bhi.n	80013ec <CanLogger+0x49c>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80013de:	4862      	ldr	r0, [pc, #392]	; (8001568 <CanLogger+0x618>)
 80013e0:	f008 fb99 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f2      	beq.n	80013d0 <CanLogger+0x480>
 80013ea:	e000      	b.n	80013ee <CanLogger+0x49e>
			break;
 80013ec:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 80013ee:	485e      	ldr	r0, [pc, #376]	; (8001568 <CanLogger+0x618>)
 80013f0:	f008 fb91 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d038      	beq.n	800146c <CanLogger+0x51c>
		TxData[7] = can_thetax >> 8U;
 80013fa:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80013fe:	121b      	asrs	r3, r3, #8
 8001400:	b21b      	sxth	r3, r3
 8001402:	b2da      	uxtb	r2, r3
 8001404:	4b59      	ldr	r3, [pc, #356]	; (800156c <CanLogger+0x61c>)
 8001406:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_thetax;
 8001408:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800140c:	b2da      	uxtb	r2, r3
 800140e:	4b57      	ldr	r3, [pc, #348]	; (800156c <CanLogger+0x61c>)
 8001410:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_accz >> 8U;
 8001412:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 8001416:	121b      	asrs	r3, r3, #8
 8001418:	b21b      	sxth	r3, r3
 800141a:	b2da      	uxtb	r2, r3
 800141c:	4b53      	ldr	r3, [pc, #332]	; (800156c <CanLogger+0x61c>)
 800141e:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_accz;
 8001420:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4b51      	ldr	r3, [pc, #324]	; (800156c <CanLogger+0x61c>)
 8001428:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_accy >> 8U;
 800142a:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800142e:	121b      	asrs	r3, r3, #8
 8001430:	b21b      	sxth	r3, r3
 8001432:	b2da      	uxtb	r2, r3
 8001434:	4b4d      	ldr	r3, [pc, #308]	; (800156c <CanLogger+0x61c>)
 8001436:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_accy;
 8001438:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4b4b      	ldr	r3, [pc, #300]	; (800156c <CanLogger+0x61c>)
 8001440:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_accx >> 8U;
 8001442:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8001446:	121b      	asrs	r3, r3, #8
 8001448:	b21b      	sxth	r3, r3
 800144a:	b2da      	uxtb	r2, r3
 800144c:	4b47      	ldr	r3, [pc, #284]	; (800156c <CanLogger+0x61c>)
 800144e:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_accx;
 8001450:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b45      	ldr	r3, [pc, #276]	; (800156c <CanLogger+0x61c>)
 8001458:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_ACC_ID;  // number 6
 800145a:	4b45      	ldr	r3, [pc, #276]	; (8001570 <CanLogger+0x620>)
 800145c:	2206      	movs	r2, #6
 800145e:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001460:	4b44      	ldr	r3, [pc, #272]	; (8001574 <CanLogger+0x624>)
 8001462:	4a42      	ldr	r2, [pc, #264]	; (800156c <CanLogger+0x61c>)
 8001464:	4942      	ldr	r1, [pc, #264]	; (8001570 <CanLogger+0x620>)
 8001466:	4840      	ldr	r0, [pc, #256]	; (8001568 <CanLogger+0x618>)
 8001468:	f008 fa7a 	bl	8009960 <HAL_CAN_AddTxMessage>
	}


	int16_t can_gyrox = gyro[0] * can_gain *10;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	ed93 7a00 	vldr	s14, [r3]
 8001472:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800147c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001480:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001484:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001488:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800148c:	ee17 3a90 	vmov	r3, s15
 8001490:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t can_gyroy = gyro[1] * can_gain *10;
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	3304      	adds	r3, #4
 8001498:	ed93 7a00 	vldr	s14, [r3]
 800149c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014aa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014b6:	ee17 3a90 	vmov	r3, s15
 80014ba:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t can_gyroz = gyro[2] * can_gain *10;
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3308      	adds	r3, #8
 80014c2:	ed93 7a00 	vldr	s14, [r3]
 80014c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014e0:	ee17 3a90 	vmov	r3, s15
 80014e4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t can_thetaz = (theta_y+0.0005) * can_gain * 10;	// time 10 for resolution (=*1000)
 80014e8:	69b8      	ldr	r0, [r7, #24]
 80014ea:	f7fe fff9 	bl	80004e0 <__aeabi_f2d>
 80014ee:	a31c      	add	r3, pc, #112	; (adr r3, 8001560 <CanLogger+0x610>)
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	f7fe fe96 	bl	8000224 <__adddf3>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4614      	mov	r4, r2
 80014fe:	461d      	mov	r5, r3
 8001500:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001502:	f7fe ffdb 	bl	80004bc <__aeabi_i2d>
 8001506:	4602      	mov	r2, r0
 8001508:	460b      	mov	r3, r1
 800150a:	4620      	mov	r0, r4
 800150c:	4629      	mov	r1, r5
 800150e:	f7ff f83f 	bl	8000590 <__aeabi_dmul>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4610      	mov	r0, r2
 8001518:	4619      	mov	r1, r3
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	4b16      	ldr	r3, [pc, #88]	; (8001578 <CanLogger+0x628>)
 8001520:	f7ff f836 	bl	8000590 <__aeabi_dmul>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4610      	mov	r0, r2
 800152a:	4619      	mov	r1, r3
 800152c:	f7ff faca 	bl	8000ac4 <__aeabi_d2iz>
 8001530:	4603      	mov	r3, r0
 8001532:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	now = HAL_GetTick();
 8001536:	f007 ffc3 	bl	80094c0 <HAL_GetTick>
 800153a:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800153c:	e006      	b.n	800154c <CanLogger+0x5fc>
		if ((HAL_GetTick() - now) > 4U) {
 800153e:	f007 ffbf 	bl	80094c0 <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b04      	cmp	r3, #4
 800154a:	d817      	bhi.n	800157c <CanLogger+0x62c>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800154c:	4806      	ldr	r0, [pc, #24]	; (8001568 <CanLogger+0x618>)
 800154e:	f008 fae2 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d0f2      	beq.n	800153e <CanLogger+0x5ee>
 8001558:	e011      	b.n	800157e <CanLogger+0x62e>
 800155a:	bf00      	nop
 800155c:	f3af 8000 	nop.w
 8001560:	d2f1a9fc 	.word	0xd2f1a9fc
 8001564:	3f40624d 	.word	0x3f40624d
 8001568:	200001e4 	.word	0x200001e4
 800156c:	20000344 	.word	0x20000344
 8001570:	20000310 	.word	0x20000310
 8001574:	20000354 	.word	0x20000354
 8001578:	40240000 	.word	0x40240000
			break;
 800157c:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 800157e:	48b3      	ldr	r0, [pc, #716]	; (800184c <CanLogger+0x8fc>)
 8001580:	f008 fac9 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d038      	beq.n	80015fc <CanLogger+0x6ac>
		TxData[7] = can_thetaz >> 8U;
 800158a:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 800158e:	121b      	asrs	r3, r3, #8
 8001590:	b21b      	sxth	r3, r3
 8001592:	b2da      	uxtb	r2, r3
 8001594:	4bae      	ldr	r3, [pc, #696]	; (8001850 <CanLogger+0x900>)
 8001596:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_thetaz;
 8001598:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800159c:	b2da      	uxtb	r2, r3
 800159e:	4bac      	ldr	r3, [pc, #688]	; (8001850 <CanLogger+0x900>)
 80015a0:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_gyroz >> 8U;
 80015a2:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 80015a6:	121b      	asrs	r3, r3, #8
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	4ba8      	ldr	r3, [pc, #672]	; (8001850 <CanLogger+0x900>)
 80015ae:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_gyroz;
 80015b0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4ba6      	ldr	r3, [pc, #664]	; (8001850 <CanLogger+0x900>)
 80015b8:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_gyroy >> 8U;
 80015ba:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80015be:	121b      	asrs	r3, r3, #8
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	4ba2      	ldr	r3, [pc, #648]	; (8001850 <CanLogger+0x900>)
 80015c6:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_gyroy;
 80015c8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4ba0      	ldr	r3, [pc, #640]	; (8001850 <CanLogger+0x900>)
 80015d0:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_gyrox >> 8U;
 80015d2:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80015d6:	121b      	asrs	r3, r3, #8
 80015d8:	b21b      	sxth	r3, r3
 80015da:	b2da      	uxtb	r2, r3
 80015dc:	4b9c      	ldr	r3, [pc, #624]	; (8001850 <CanLogger+0x900>)
 80015de:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_gyrox;
 80015e0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b9a      	ldr	r3, [pc, #616]	; (8001850 <CanLogger+0x900>)
 80015e8:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_GYRO_ID;  // number 9
 80015ea:	4b9a      	ldr	r3, [pc, #616]	; (8001854 <CanLogger+0x904>)
 80015ec:	2209      	movs	r2, #9
 80015ee:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80015f0:	4b99      	ldr	r3, [pc, #612]	; (8001858 <CanLogger+0x908>)
 80015f2:	4a97      	ldr	r2, [pc, #604]	; (8001850 <CanLogger+0x900>)
 80015f4:	4997      	ldr	r1, [pc, #604]	; (8001854 <CanLogger+0x904>)
 80015f6:	4895      	ldr	r0, [pc, #596]	; (800184c <CanLogger+0x8fc>)
 80015f8:	f008 f9b2 	bl	8009960 <HAL_CAN_AddTxMessage>
	}



	int16_t can_reangle   = remote_angle * can_gain * 10; // time 10 for resolution
 80015fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001606:	edd7 7a01 	vldr	s15, [r7, #4]
 800160a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800160e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001612:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001616:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800161a:	ee17 3a90 	vmov	r3, s15
 800161e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t can_hexgoal   = hexgoal      * can_gain *10;
 8001622:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001624:	ee07 3a90 	vmov	s15, r3
 8001628:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800162c:	edd7 7a00 	vldr	s15, [r7]
 8001630:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001634:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001638:	ee67 7a87 	vmul.f32	s15, s15, s14
 800163c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001640:	ee17 3a90 	vmov	r3, s15
 8001644:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t can_check_sum = check_flag   * can_gain;
 8001648:	7afb      	ldrb	r3, [r7, #11]
 800164a:	b29a      	uxth	r2, r3
 800164c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800164e:	b29b      	uxth	r3, r3
 8001650:	fb12 f303 	smulbb	r3, r2, r3
 8001654:	b29b      	uxth	r3, r3
 8001656:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	now = HAL_GetTick();
 800165a:	f007 ff31 	bl	80094c0 <HAL_GetTick>
 800165e:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001660:	e006      	b.n	8001670 <CanLogger+0x720>
		if ((HAL_GetTick() - now) > 4U) {
 8001662:	f007 ff2d 	bl	80094c0 <HAL_GetTick>
 8001666:	4602      	mov	r2, r0
 8001668:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	2b04      	cmp	r3, #4
 800166e:	d806      	bhi.n	800167e <CanLogger+0x72e>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001670:	4876      	ldr	r0, [pc, #472]	; (800184c <CanLogger+0x8fc>)
 8001672:	f008 fa50 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0f2      	beq.n	8001662 <CanLogger+0x712>
 800167c:	e000      	b.n	8001680 <CanLogger+0x730>
			break;
 800167e:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001680:	4872      	ldr	r0, [pc, #456]	; (800184c <CanLogger+0x8fc>)
 8001682:	f008 fa48 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d02c      	beq.n	80016e6 <CanLogger+0x796>
		TxData[5] = can_check_sum >> 8U;
 800168c:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001690:	121b      	asrs	r3, r3, #8
 8001692:	b21b      	sxth	r3, r3
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4b6e      	ldr	r3, [pc, #440]	; (8001850 <CanLogger+0x900>)
 8001698:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_check_sum;
 800169a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	4b6b      	ldr	r3, [pc, #428]	; (8001850 <CanLogger+0x900>)
 80016a2:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_hexgoal >> 8U;
 80016a4:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80016a8:	121b      	asrs	r3, r3, #8
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	4b68      	ldr	r3, [pc, #416]	; (8001850 <CanLogger+0x900>)
 80016b0:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_hexgoal;
 80016b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	4b65      	ldr	r3, [pc, #404]	; (8001850 <CanLogger+0x900>)
 80016ba:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_reangle >> 8U;
 80016bc:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 80016c0:	121b      	asrs	r3, r3, #8
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b62      	ldr	r3, [pc, #392]	; (8001850 <CanLogger+0x900>)
 80016c8:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_reangle;
 80016ca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	4b5f      	ldr	r3, [pc, #380]	; (8001850 <CanLogger+0x900>)
 80016d2:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_CTRL_ID;  // number 1
 80016d4:	4b5f      	ldr	r3, [pc, #380]	; (8001854 <CanLogger+0x904>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80016da:	4b5f      	ldr	r3, [pc, #380]	; (8001858 <CanLogger+0x908>)
 80016dc:	4a5c      	ldr	r2, [pc, #368]	; (8001850 <CanLogger+0x900>)
 80016de:	495d      	ldr	r1, [pc, #372]	; (8001854 <CanLogger+0x904>)
 80016e0:	485a      	ldr	r0, [pc, #360]	; (800184c <CanLogger+0x8fc>)
 80016e2:	f008 f93d 	bl	8009960 <HAL_CAN_AddTxMessage>
	}


	int16_t can_gpsx = point_current[0] * can_gain;
 80016e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80016ea:	ed93 7a00 	vldr	s14, [r3]
 80016ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80016f0:	ee07 3a90 	vmov	s15, r3
 80016f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001700:	ee17 3a90 	vmov	r3, s15
 8001704:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t can_gpsy = point_current[1] * can_gain;
 8001706:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800170a:	3304      	adds	r3, #4
 800170c:	ed93 7a00 	vldr	s14, [r3]
 8001710:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800171a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001722:	ee17 3a90 	vmov	r3, s15
 8001726:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t can_Vcur = V_current        * can_gain;
 8001728:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001732:	4b4a      	ldr	r3, [pc, #296]	; (800185c <CanLogger+0x90c>)
 8001734:	edd3 7a00 	vldr	s15, [r3]
 8001738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800173c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001740:	ee17 3a90 	vmov	r3, s15
 8001744:	877b      	strh	r3, [r7, #58]	; 0x3a
	now = HAL_GetTick();
 8001746:	f007 febb 	bl	80094c0 <HAL_GetTick>
 800174a:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800174c:	e006      	b.n	800175c <CanLogger+0x80c>
		if ((HAL_GetTick() - now) > 4U) {
 800174e:	f007 feb7 	bl	80094c0 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b04      	cmp	r3, #4
 800175a:	d806      	bhi.n	800176a <CanLogger+0x81a>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800175c:	483b      	ldr	r0, [pc, #236]	; (800184c <CanLogger+0x8fc>)
 800175e:	f008 f9da 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0f2      	beq.n	800174e <CanLogger+0x7fe>
 8001768:	e000      	b.n	800176c <CanLogger+0x81c>
			break;
 800176a:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 800176c:	4837      	ldr	r0, [pc, #220]	; (800184c <CanLogger+0x8fc>)
 800176e:	f008 f9d2 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d029      	beq.n	80017cc <CanLogger+0x87c>
		TxData[5] = can_Vcur >> 8U;
 8001778:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 800177c:	121b      	asrs	r3, r3, #8
 800177e:	b21b      	sxth	r3, r3
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4b33      	ldr	r3, [pc, #204]	; (8001850 <CanLogger+0x900>)
 8001784:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_Vcur;
 8001786:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001788:	b2da      	uxtb	r2, r3
 800178a:	4b31      	ldr	r3, [pc, #196]	; (8001850 <CanLogger+0x900>)
 800178c:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_gpsy >> 8U;
 800178e:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 8001792:	121b      	asrs	r3, r3, #8
 8001794:	b21b      	sxth	r3, r3
 8001796:	b2da      	uxtb	r2, r3
 8001798:	4b2d      	ldr	r3, [pc, #180]	; (8001850 <CanLogger+0x900>)
 800179a:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_gpsy;
 800179c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	4b2b      	ldr	r3, [pc, #172]	; (8001850 <CanLogger+0x900>)
 80017a2:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_gpsx >> 8U;
 80017a4:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 80017a8:	121b      	asrs	r3, r3, #8
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	4b28      	ldr	r3, [pc, #160]	; (8001850 <CanLogger+0x900>)
 80017b0:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_gpsx;
 80017b2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4b26      	ldr	r3, [pc, #152]	; (8001850 <CanLogger+0x900>)
 80017b8:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_REF_ID;  // number 14
 80017ba:	4b26      	ldr	r3, [pc, #152]	; (8001854 <CanLogger+0x904>)
 80017bc:	220e      	movs	r2, #14
 80017be:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80017c0:	4b25      	ldr	r3, [pc, #148]	; (8001858 <CanLogger+0x908>)
 80017c2:	4a23      	ldr	r2, [pc, #140]	; (8001850 <CanLogger+0x900>)
 80017c4:	4923      	ldr	r1, [pc, #140]	; (8001854 <CanLogger+0x904>)
 80017c6:	4821      	ldr	r0, [pc, #132]	; (800184c <CanLogger+0x8fc>)
 80017c8:	f008 f8ca 	bl	8009960 <HAL_CAN_AddTxMessage>
	}


	int16_t can_trackingVd   = tracking_control[0] * can_gain;
 80017cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80017d0:	ed93 7a00 	vldr	s14, [r3]
 80017d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017d6:	ee07 3a90 	vmov	s15, r3
 80017da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017e6:	ee17 3a90 	vmov	r3, s15
 80017ea:	873b      	strh	r3, [r7, #56]	; 0x38
	int16_t can_trackingWd   = tracking_control[1] * can_gain *10;
 80017ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80017f0:	3304      	adds	r3, #4
 80017f2:	ed93 7a00 	vldr	s14, [r3]
 80017f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017f8:	ee07 3a90 	vmov	s15, r3
 80017fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001804:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001808:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001810:	ee17 3a90 	vmov	r3, s15
 8001814:	86fb      	strh	r3, [r7, #54]	; 0x36
	int16_t can_trackingFlag = tracking_first_flag * can_gain;
 8001816:	f897 30a0 	ldrb.w	r3, [r7, #160]	; 0xa0
 800181a:	b29a      	uxth	r2, r3
 800181c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800181e:	b29b      	uxth	r3, r3
 8001820:	fb12 f303 	smulbb	r3, r2, r3
 8001824:	b29b      	uxth	r3, r3
 8001826:	86bb      	strh	r3, [r7, #52]	; 0x34
	now = HAL_GetTick();
 8001828:	f007 fe4a 	bl	80094c0 <HAL_GetTick>
 800182c:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800182e:	e006      	b.n	800183e <CanLogger+0x8ee>
		if ((HAL_GetTick() - now) > 4U) {
 8001830:	f007 fe46 	bl	80094c0 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b04      	cmp	r3, #4
 800183c:	d810      	bhi.n	8001860 <CanLogger+0x910>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800183e:	4803      	ldr	r0, [pc, #12]	; (800184c <CanLogger+0x8fc>)
 8001840:	f008 f969 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0f2      	beq.n	8001830 <CanLogger+0x8e0>
 800184a:	e00a      	b.n	8001862 <CanLogger+0x912>
 800184c:	200001e4 	.word	0x200001e4
 8001850:	20000344 	.word	0x20000344
 8001854:	20000310 	.word	0x20000310
 8001858:	20000354 	.word	0x20000354
 800185c:	20000358 	.word	0x20000358
			break;
 8001860:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001862:	48ad      	ldr	r0, [pc, #692]	; (8001b18 <CanLogger+0xbc8>)
 8001864:	f008 f957 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d029      	beq.n	80018c2 <CanLogger+0x972>
		TxData[5] = can_trackingFlag >> 8U;
 800186e:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001872:	121b      	asrs	r3, r3, #8
 8001874:	b21b      	sxth	r3, r3
 8001876:	b2da      	uxtb	r2, r3
 8001878:	4ba8      	ldr	r3, [pc, #672]	; (8001b1c <CanLogger+0xbcc>)
 800187a:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_trackingFlag;
 800187c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800187e:	b2da      	uxtb	r2, r3
 8001880:	4ba6      	ldr	r3, [pc, #664]	; (8001b1c <CanLogger+0xbcc>)
 8001882:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_trackingWd >> 8U;
 8001884:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001888:	121b      	asrs	r3, r3, #8
 800188a:	b21b      	sxth	r3, r3
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4ba3      	ldr	r3, [pc, #652]	; (8001b1c <CanLogger+0xbcc>)
 8001890:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_trackingWd;
 8001892:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4ba1      	ldr	r3, [pc, #644]	; (8001b1c <CanLogger+0xbcc>)
 8001898:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_trackingVd >> 8U;
 800189a:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 800189e:	121b      	asrs	r3, r3, #8
 80018a0:	b21b      	sxth	r3, r3
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	4b9d      	ldr	r3, [pc, #628]	; (8001b1c <CanLogger+0xbcc>)
 80018a6:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_trackingVd;
 80018a8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	4b9b      	ldr	r3, [pc, #620]	; (8001b1c <CanLogger+0xbcc>)
 80018ae:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_TRK_ID;  // number 2
 80018b0:	4b9b      	ldr	r3, [pc, #620]	; (8001b20 <CanLogger+0xbd0>)
 80018b2:	2202      	movs	r2, #2
 80018b4:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80018b6:	4b9b      	ldr	r3, [pc, #620]	; (8001b24 <CanLogger+0xbd4>)
 80018b8:	4a98      	ldr	r2, [pc, #608]	; (8001b1c <CanLogger+0xbcc>)
 80018ba:	4999      	ldr	r1, [pc, #612]	; (8001b20 <CanLogger+0xbd0>)
 80018bc:	4896      	ldr	r0, [pc, #600]	; (8001b18 <CanLogger+0xbc8>)
 80018be:	f008 f84f 	bl	8009960 <HAL_CAN_AddTxMessage>
	}

	int16_t data_vel   = V_current * can_gain;
 80018c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018c4:	ee07 3a90 	vmov	s15, r3
 80018c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018cc:	4b96      	ldr	r3, [pc, #600]	; (8001b28 <CanLogger+0xbd8>)
 80018ce:	edd3 7a00 	vldr	s15, [r3]
 80018d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018da:	ee17 3a90 	vmov	r3, s15
 80018de:	867b      	strh	r3, [r7, #50]	; 0x32
	int16_t data_gyroz = gyro[2]   * can_gain *10;
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	3308      	adds	r3, #8
 80018e4:	ed93 7a00 	vldr	s14, [r3]
 80018e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018ea:	ee07 3a90 	vmov	s15, r3
 80018ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80018fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001902:	ee17 3a90 	vmov	r3, s15
 8001906:	863b      	strh	r3, [r7, #48]	; 0x30
	int16_t data_accx  = acc[0]    * can_gain;
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	ed93 7a00 	vldr	s14, [r3]
 800190e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001910:	ee07 3a90 	vmov	s15, r3
 8001914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800191c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001920:	ee17 3a90 	vmov	r3, s15
 8001924:	85fb      	strh	r3, [r7, #46]	; 0x2e
	static float intergal_velocity = 0.0f;
	intergal_velocity = intergal_velocity + (acc[0] + GRAVITY*sinf(theta_y))*CANLOGSAMPLE*SAMPLE_TIME;
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	ed93 8a00 	vldr	s16, [r3]
 800192c:	ed97 0a06 	vldr	s0, [r7, #24]
 8001930:	f00d fcec 	bl	800f30c <sinf>
 8001934:	eef0 7a40 	vmov.f32	s15, s0
 8001938:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8001b2c <CanLogger+0xbdc>
 800193c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001940:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001944:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001948:	ee67 7a87 	vmul.f32	s15, s15, s14
 800194c:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8001b30 <CanLogger+0xbe0>
 8001950:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001954:	4b77      	ldr	r3, [pc, #476]	; (8001b34 <CanLogger+0xbe4>)
 8001956:	edd3 7a00 	vldr	s15, [r3]
 800195a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800195e:	4b75      	ldr	r3, [pc, #468]	; (8001b34 <CanLogger+0xbe4>)
 8001960:	edc3 7a00 	vstr	s15, [r3]
	int16_t data_inter_vel = intergal_velocity * can_gain;
 8001964:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001966:	ee07 3a90 	vmov	s15, r3
 800196a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800196e:	4b71      	ldr	r3, [pc, #452]	; (8001b34 <CanLogger+0xbe4>)
 8001970:	edd3 7a00 	vldr	s15, [r3]
 8001974:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001978:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800197c:	ee17 3a90 	vmov	r3, s15
 8001980:	85bb      	strh	r3, [r7, #44]	; 0x2c

	now = HAL_GetTick();
 8001982:	f007 fd9d 	bl	80094c0 <HAL_GetTick>
 8001986:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001988:	e006      	b.n	8001998 <CanLogger+0xa48>
		if ((HAL_GetTick() - now) > 4U) {
 800198a:	f007 fd99 	bl	80094c0 <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b04      	cmp	r3, #4
 8001996:	d806      	bhi.n	80019a6 <CanLogger+0xa56>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001998:	485f      	ldr	r0, [pc, #380]	; (8001b18 <CanLogger+0xbc8>)
 800199a:	f008 f8bc 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0f2      	beq.n	800198a <CanLogger+0xa3a>
 80019a4:	e000      	b.n	80019a8 <CanLogger+0xa58>
			break;
 80019a6:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 80019a8:	485b      	ldr	r0, [pc, #364]	; (8001b18 <CanLogger+0xbc8>)
 80019aa:	f008 f8b4 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d034      	beq.n	8001a1e <CanLogger+0xace>
		TxData[7] = data_inter_vel >> 8U;
 80019b4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80019b8:	121b      	asrs	r3, r3, #8
 80019ba:	b21b      	sxth	r3, r3
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4b57      	ldr	r3, [pc, #348]	; (8001b1c <CanLogger+0xbcc>)
 80019c0:	71da      	strb	r2, [r3, #7]
		TxData[6] = data_inter_vel;
 80019c2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4b55      	ldr	r3, [pc, #340]	; (8001b1c <CanLogger+0xbcc>)
 80019c8:	719a      	strb	r2, [r3, #6]
		TxData[5] = data_accx >> 8U;
 80019ca:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80019ce:	121b      	asrs	r3, r3, #8
 80019d0:	b21b      	sxth	r3, r3
 80019d2:	b2da      	uxtb	r2, r3
 80019d4:	4b51      	ldr	r3, [pc, #324]	; (8001b1c <CanLogger+0xbcc>)
 80019d6:	715a      	strb	r2, [r3, #5]
		TxData[4] = data_accx;
 80019d8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	4b4f      	ldr	r3, [pc, #316]	; (8001b1c <CanLogger+0xbcc>)
 80019de:	711a      	strb	r2, [r3, #4]
		TxData[3] = data_gyroz >> 8U;
 80019e0:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 80019e4:	121b      	asrs	r3, r3, #8
 80019e6:	b21b      	sxth	r3, r3
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	4b4c      	ldr	r3, [pc, #304]	; (8001b1c <CanLogger+0xbcc>)
 80019ec:	70da      	strb	r2, [r3, #3]
		TxData[2] = data_gyroz;
 80019ee:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	4b4a      	ldr	r3, [pc, #296]	; (8001b1c <CanLogger+0xbcc>)
 80019f4:	709a      	strb	r2, [r3, #2]
		TxData[1] = data_vel >> 8U;
 80019f6:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80019fa:	121b      	asrs	r3, r3, #8
 80019fc:	b21b      	sxth	r3, r3
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	4b46      	ldr	r3, [pc, #280]	; (8001b1c <CanLogger+0xbcc>)
 8001a02:	705a      	strb	r2, [r3, #1]
		TxData[0] = data_vel;
 8001a04:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001a06:	b2da      	uxtb	r2, r3
 8001a08:	4b44      	ldr	r3, [pc, #272]	; (8001b1c <CanLogger+0xbcc>)
 8001a0a:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_DATA;  // number 7
 8001a0c:	4b44      	ldr	r3, [pc, #272]	; (8001b20 <CanLogger+0xbd0>)
 8001a0e:	2207      	movs	r2, #7
 8001a10:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001a12:	4b44      	ldr	r3, [pc, #272]	; (8001b24 <CanLogger+0xbd4>)
 8001a14:	4a41      	ldr	r2, [pc, #260]	; (8001b1c <CanLogger+0xbcc>)
 8001a16:	4942      	ldr	r1, [pc, #264]	; (8001b20 <CanLogger+0xbd0>)
 8001a18:	483f      	ldr	r0, [pc, #252]	; (8001b18 <CanLogger+0xbc8>)
 8001a1a:	f007 ffa1 	bl	8009960 <HAL_CAN_AddTxMessage>
	}

	int16_t can_X = stateD[0] * can_gain;
 8001a1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001a22:	ed93 7a00 	vldr	s14, [r3]
 8001a26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a28:	ee07 3a90 	vmov	s15, r3
 8001a2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a38:	ee17 3a90 	vmov	r3, s15
 8001a3c:	857b      	strh	r3, [r7, #42]	; 0x2a
	int16_t can_Y = stateD[1] * can_gain;
 8001a3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001a42:	3304      	adds	r3, #4
 8001a44:	ed93 7a00 	vldr	s14, [r3]
 8001a48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a4a:	ee07 3a90 	vmov	s15, r3
 8001a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a5a:	ee17 3a90 	vmov	r3, s15
 8001a5e:	853b      	strh	r3, [r7, #40]	; 0x28
	int16_t can_Z = stateD[2] * can_gain * 10;
 8001a60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001a64:	3308      	adds	r3, #8
 8001a66:	ed93 7a00 	vldr	s14, [r3]
 8001a6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a6c:	ee07 3a90 	vmov	s15, r3
 8001a70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a78:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001a7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a84:	ee17 3a90 	vmov	r3, s15
 8001a88:	84fb      	strh	r3, [r7, #38]	; 0x26
	static float intergal_omega = 0.0f;
	intergal_omega = intergal_omega + (gyro[2]/cosf(theta_x+THETA_COM*(PI/180.0f)))*CANLOGSAMPLE*SAMPLE_TIME;
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	3308      	adds	r3, #8
 8001a8e:	ed93 8a00 	vldr	s16, [r3]
 8001a92:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a96:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001b38 <CanLogger+0xbe8>
 8001a9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa2:	f00d fbe7 	bl	800f274 <cosf>
 8001aa6:	eeb0 7a40 	vmov.f32	s14, s0
 8001aaa:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001aae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ab2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001b30 <CanLogger+0xbe0>
 8001aba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001abe:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <CanLogger+0xbec>)
 8001ac0:	edd3 7a00 	vldr	s15, [r3]
 8001ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac8:	4b1c      	ldr	r3, [pc, #112]	; (8001b3c <CanLogger+0xbec>)
 8001aca:	edc3 7a00 	vstr	s15, [r3]
	int16_t data_inter_theta = intergal_omega * can_gain *10;
 8001ace:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ad0:	ee07 3a90 	vmov	s15, r3
 8001ad4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad8:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <CanLogger+0xbec>)
 8001ada:	edd3 7a00 	vldr	s15, [r3]
 8001ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ae2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ae6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aee:	ee17 3a90 	vmov	r3, s15
 8001af2:	84bb      	strh	r3, [r7, #36]	; 0x24
	now = HAL_GetTick();
 8001af4:	f007 fce4 	bl	80094c0 <HAL_GetTick>
 8001af8:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001afa:	e006      	b.n	8001b0a <CanLogger+0xbba>
		if ((HAL_GetTick() - now) > 4U) {
 8001afc:	f007 fce0 	bl	80094c0 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b04      	cmp	r3, #4
 8001b08:	d81a      	bhi.n	8001b40 <CanLogger+0xbf0>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001b0a:	4803      	ldr	r0, [pc, #12]	; (8001b18 <CanLogger+0xbc8>)
 8001b0c:	f008 f803 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d0f2      	beq.n	8001afc <CanLogger+0xbac>
 8001b16:	e014      	b.n	8001b42 <CanLogger+0xbf2>
 8001b18:	200001e4 	.word	0x200001e4
 8001b1c:	20000344 	.word	0x20000344
 8001b20:	20000310 	.word	0x20000310
 8001b24:	20000354 	.word	0x20000354
 8001b28:	20000358 	.word	0x20000358
 8001b2c:	411ce80a 	.word	0x411ce80a
 8001b30:	3a83126f 	.word	0x3a83126f
 8001b34:	200000c4 	.word	0x200000c4
 8001b38:	3c64c385 	.word	0x3c64c385
 8001b3c:	200000c8 	.word	0x200000c8
			break;
 8001b40:	bf00      	nop
		}
	}

	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001b42:	484d      	ldr	r0, [pc, #308]	; (8001c78 <CanLogger+0xd28>)
 8001b44:	f007 ffe7 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d034      	beq.n	8001bb8 <CanLogger+0xc68>
		TxData[7] = data_inter_theta >> 8U;
 8001b4e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001b52:	121b      	asrs	r3, r3, #8
 8001b54:	b21b      	sxth	r3, r3
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	4b48      	ldr	r3, [pc, #288]	; (8001c7c <CanLogger+0xd2c>)
 8001b5a:	71da      	strb	r2, [r3, #7]
		TxData[6] = data_inter_theta;
 8001b5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b5e:	b2da      	uxtb	r2, r3
 8001b60:	4b46      	ldr	r3, [pc, #280]	; (8001c7c <CanLogger+0xd2c>)
 8001b62:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_Z >> 8U;
 8001b64:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001b68:	121b      	asrs	r3, r3, #8
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	4b43      	ldr	r3, [pc, #268]	; (8001c7c <CanLogger+0xd2c>)
 8001b70:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_Z;
 8001b72:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b74:	b2da      	uxtb	r2, r3
 8001b76:	4b41      	ldr	r3, [pc, #260]	; (8001c7c <CanLogger+0xd2c>)
 8001b78:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_Y >> 8U;
 8001b7a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001b7e:	121b      	asrs	r3, r3, #8
 8001b80:	b21b      	sxth	r3, r3
 8001b82:	b2da      	uxtb	r2, r3
 8001b84:	4b3d      	ldr	r3, [pc, #244]	; (8001c7c <CanLogger+0xd2c>)
 8001b86:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_Y;
 8001b88:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	4b3b      	ldr	r3, [pc, #236]	; (8001c7c <CanLogger+0xd2c>)
 8001b8e:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_X >> 8U;
 8001b90:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001b94:	121b      	asrs	r3, r3, #8
 8001b96:	b21b      	sxth	r3, r3
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4b38      	ldr	r3, [pc, #224]	; (8001c7c <CanLogger+0xd2c>)
 8001b9c:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_X;
 8001b9e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	4b36      	ldr	r3, [pc, #216]	; (8001c7c <CanLogger+0xd2c>)
 8001ba4:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_STATE_ID;  // number 4
 8001ba6:	4b36      	ldr	r3, [pc, #216]	; (8001c80 <CanLogger+0xd30>)
 8001ba8:	2204      	movs	r2, #4
 8001baa:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001bac:	4b35      	ldr	r3, [pc, #212]	; (8001c84 <CanLogger+0xd34>)
 8001bae:	4a33      	ldr	r2, [pc, #204]	; (8001c7c <CanLogger+0xd2c>)
 8001bb0:	4933      	ldr	r1, [pc, #204]	; (8001c80 <CanLogger+0xd30>)
 8001bb2:	4831      	ldr	r0, [pc, #196]	; (8001c78 <CanLogger+0xd28>)
 8001bb4:	f007 fed4 	bl	8009960 <HAL_CAN_AddTxMessage>
	}

	int16_t can_ver = accuracy[0] * can_gain;
 8001bb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001bbc:	ed93 7a00 	vldr	s14, [r3]
 8001bc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bc2:	ee07 3a90 	vmov	s15, r3
 8001bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bd2:	ee17 3a90 	vmov	r3, s15
 8001bd6:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t can_hor = accuracy[1] * can_gain;
 8001bd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001bdc:	3304      	adds	r3, #4
 8001bde:	ed93 7a00 	vldr	s14, [r3]
 8001be2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001be4:	ee07 3a90 	vmov	s15, r3
 8001be8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bf4:	ee17 3a90 	vmov	r3, s15
 8001bf8:	843b      	strh	r3, [r7, #32]
	now = HAL_GetTick();
 8001bfa:	f007 fc61 	bl	80094c0 <HAL_GetTick>
 8001bfe:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001c00:	e006      	b.n	8001c10 <CanLogger+0xcc0>
		if ((HAL_GetTick() - now) > 4U) {
 8001c02:	f007 fc5d 	bl	80094c0 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b04      	cmp	r3, #4
 8001c0e:	d806      	bhi.n	8001c1e <CanLogger+0xcce>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001c10:	4819      	ldr	r0, [pc, #100]	; (8001c78 <CanLogger+0xd28>)
 8001c12:	f007 ff80 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d0f2      	beq.n	8001c02 <CanLogger+0xcb2>
 8001c1c:	e000      	b.n	8001c20 <CanLogger+0xcd0>
			break;
 8001c1e:	bf00      	nop
		}
	}

	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001c20:	4815      	ldr	r0, [pc, #84]	; (8001c78 <CanLogger+0xd28>)
 8001c22:	f007 ff78 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d01e      	beq.n	8001c6a <CanLogger+0xd1a>
		TxData[3] = can_hor >> 8U;
 8001c2c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001c30:	121b      	asrs	r3, r3, #8
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <CanLogger+0xd2c>)
 8001c38:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_hor;
 8001c3a:	8c3b      	ldrh	r3, [r7, #32]
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <CanLogger+0xd2c>)
 8001c40:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_ver >> 8U;
 8001c42:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c46:	121b      	asrs	r3, r3, #8
 8001c48:	b21b      	sxth	r3, r3
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <CanLogger+0xd2c>)
 8001c4e:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_ver;
 8001c50:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	4b09      	ldr	r3, [pc, #36]	; (8001c7c <CanLogger+0xd2c>)
 8001c56:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_GPS_ID;  // number 8
 8001c58:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <CanLogger+0xd30>)
 8001c5a:	2208      	movs	r2, #8
 8001c5c:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001c5e:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <CanLogger+0xd34>)
 8001c60:	4a06      	ldr	r2, [pc, #24]	; (8001c7c <CanLogger+0xd2c>)
 8001c62:	4907      	ldr	r1, [pc, #28]	; (8001c80 <CanLogger+0xd30>)
 8001c64:	4804      	ldr	r0, [pc, #16]	; (8001c78 <CanLogger+0xd28>)
 8001c66:	f007 fe7b 	bl	8009960 <HAL_CAN_AddTxMessage>
	}
}
 8001c6a:	bf00      	nop
 8001c6c:	3780      	adds	r7, #128	; 0x80
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	ecbd 8b02 	vpop	{d8}
 8001c74:	bdb0      	pop	{r4, r5, r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200001e4 	.word	0x200001e4
 8001c7c:	20000344 	.word	0x20000344
 8001c80:	20000310 	.word	0x20000310
 8001c84:	20000354 	.word	0x20000354

08001c88 <LcdData>:
#include "LCD.h"
#include "math.h"

void LcdData(uint8_t* tx_data, float* mu, float* accuracy, float* point_current, float V_current,
			float theta_x, float theta_y, uint8_t tracking_first_flag){
 8001c88:	b5b0      	push	{r4, r5, r7, lr}
 8001c8a:	b090      	sub	sp, #64	; 0x40
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	61f8      	str	r0, [r7, #28]
 8001c90:	61b9      	str	r1, [r7, #24]
 8001c92:	617a      	str	r2, [r7, #20]
 8001c94:	613b      	str	r3, [r7, #16]
 8001c96:	ed87 0a03 	vstr	s0, [r7, #12]
 8001c9a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001c9e:	ed87 1a01 	vstr	s2, [r7, #4]
	 * @input:    theta_x: roll angle
	 * @function: built TX data to be transmitted to stm2 LCD display
	 * */

	// add start_bit to ensure we receive at the correct position
	tx_data[START] = START_BIT;
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	22fe      	movs	r2, #254	; 0xfe
 8001ca6:	701a      	strb	r2, [r3, #0]

	// EKF fused state
	int16_t lcd_ekfx   = mu[0] * LCD_GAIN;
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	edd3 7a00 	vldr	s15, [r3]
 8001cae:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8001f70 <LcdData+0x2e8>
 8001cb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cba:	ee17 3a90 	vmov	r3, s15
 8001cbe:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t lcd_ekfy   = mu[1] * LCD_GAIN;
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	3304      	adds	r3, #4
 8001cc4:	edd3 7a00 	vldr	s15, [r3]
 8001cc8:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8001f70 <LcdData+0x2e8>
 8001ccc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cd4:	ee17 3a90 	vmov	r3, s15
 8001cd8:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t lcd_ekfphi = mu[2] * LCD_GAIN;
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	3308      	adds	r3, #8
 8001cde:	edd3 7a00 	vldr	s15, [r3]
 8001ce2:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8001f70 <LcdData+0x2e8>
 8001ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cee:	ee17 3a90 	vmov	r3, s15
 8001cf2:	877b      	strh	r3, [r7, #58]	; 0x3a

	tx_data[EXFx_f] = lcd_ekfx >> 8U;
 8001cf4:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8001cf8:	121b      	asrs	r3, r3, #8
 8001cfa:	b21a      	sxth	r2, r3
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	3302      	adds	r3, #2
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	701a      	strb	r2, [r3, #0]
	tx_data[EKFx_s] = lcd_ekfx;
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	3303      	adds	r3, #3
 8001d08:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]
	tx_data[EKFy_f] = lcd_ekfy >> 8U;
 8001d0e:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 8001d12:	121b      	asrs	r3, r3, #8
 8001d14:	b21a      	sxth	r2, r3
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	701a      	strb	r2, [r3, #0]
	tx_data[EKFy_s] = lcd_ekfy;
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	3305      	adds	r3, #5
 8001d22:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8001d24:	b2d2      	uxtb	r2, r2
 8001d26:	701a      	strb	r2, [r3, #0]
	tx_data[EKFphi_f] = lcd_ekfphi >> 8U;
 8001d28:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001d2c:	121b      	asrs	r3, r3, #8
 8001d2e:	b21a      	sxth	r2, r3
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	3306      	adds	r3, #6
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	701a      	strb	r2, [r3, #0]
	tx_data[EKFphi_s] = lcd_ekfphi;
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	3307      	adds	r3, #7
 8001d3c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	701a      	strb	r2, [r3, #0]

	// GPS horizontal accuracy
	int16_t lcd_acc   = accuracy[0] * LCD_GAIN;
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	edd3 7a00 	vldr	s15, [r3]
 8001d48:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8001f70 <LcdData+0x2e8>
 8001d4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d54:	ee17 3a90 	vmov	r3, s15
 8001d58:	873b      	strh	r3, [r7, #56]	; 0x38

	tx_data[GPSacc_f] = lcd_acc >> 8U;
 8001d5a:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8001d5e:	121b      	asrs	r3, r3, #8
 8001d60:	b21a      	sxth	r2, r3
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	3308      	adds	r3, #8
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	701a      	strb	r2, [r3, #0]
	tx_data[GPSacc_s] = lcd_acc;
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	3309      	adds	r3, #9
 8001d6e:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	701a      	strb	r2, [r3, #0]

	// GPS position
	int16_t lcd_gpsx  = point_current[0] * LCD_GAIN;
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	edd3 7a00 	vldr	s15, [r3]
 8001d7a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8001f70 <LcdData+0x2e8>
 8001d7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d86:	ee17 3a90 	vmov	r3, s15
 8001d8a:	86fb      	strh	r3, [r7, #54]	; 0x36
	int16_t lcd_gpsy  = point_current[1] * LCD_GAIN;
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	3304      	adds	r3, #4
 8001d90:	edd3 7a00 	vldr	s15, [r3]
 8001d94:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001f70 <LcdData+0x2e8>
 8001d98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001da0:	ee17 3a90 	vmov	r3, s15
 8001da4:	86bb      	strh	r3, [r7, #52]	; 0x34

	tx_data[GPSx_f] = lcd_gpsx >> 8U;
 8001da6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001daa:	121b      	asrs	r3, r3, #8
 8001dac:	b21a      	sxth	r2, r3
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	330a      	adds	r3, #10
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	701a      	strb	r2, [r3, #0]
	tx_data[GPSx_s] = lcd_gpsx;
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	330b      	adds	r3, #11
 8001dba:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	701a      	strb	r2, [r3, #0]
	tx_data[GPSy_f] = lcd_gpsy >> 8U;
 8001dc0:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001dc4:	121b      	asrs	r3, r3, #8
 8001dc6:	b21a      	sxth	r2, r3
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	330c      	adds	r3, #12
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	701a      	strb	r2, [r3, #0]
	tx_data[GPSy_s] = lcd_gpsy;
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	330d      	adds	r3, #13
 8001dd4:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001dd6:	b2d2      	uxtb	r2, r2
 8001dd8:	701a      	strb	r2, [r3, #0]

	// Bicycle current velocity
	int16_t lcd_vel   = V_current * LCD_GAIN;
 8001dda:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dde:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001f70 <LcdData+0x2e8>
 8001de2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dea:	ee17 3a90 	vmov	r3, s15
 8001dee:	867b      	strh	r3, [r7, #50]	; 0x32

	tx_data[VEL_f] = lcd_vel >> 8U;
 8001df0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001df4:	121b      	asrs	r3, r3, #8
 8001df6:	b21a      	sxth	r2, r3
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	330e      	adds	r3, #14
 8001dfc:	b2d2      	uxtb	r2, r2
 8001dfe:	701a      	strb	r2, [r3, #0]
	tx_data[VEL_s] = lcd_vel;
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	330f      	adds	r3, #15
 8001e04:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	701a      	strb	r2, [r3, #0]

	// Tilt angle display
	if (tracking_first_flag == 0){
 8001e0a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d152      	bne.n	8001eb8 <LcdData+0x230>
		if (theta_x == 0 && theta_y == 0){                             // if no IMU data is received, make all three lights light up
 8001e12:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e16:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1e:	d10b      	bne.n	8001e38 <LcdData+0x1b0>
 8001e20:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e24:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2c:	d104      	bne.n	8001e38 <LcdData+0x1b0>
			tx_data[IMU] = LED_ALL;
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	3310      	adds	r3, #16
 8001e32:	220a      	movs	r2, #10
 8001e34:	701a      	strb	r2, [r3, #0]
 8001e36:	e092      	b.n	8001f5e <LcdData+0x2d6>
		}else{
			double angle_margin = 0.02;
 8001e38:	a34b      	add	r3, pc, #300	; (adr r3, 8001f68 <LcdData+0x2e0>)
 8001e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3e:	e9c7 2308 	strd	r2, r3, [r7, #32]
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 8001e42:	68b8      	ldr	r0, [r7, #8]
 8001e44:	f7fe fb4c 	bl	80004e0 <__aeabi_f2d>
 8001e48:	4604      	mov	r4, r0
 8001e4a:	460d      	mov	r5, r1
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e58:	f7fe f9e4 	bl	8000224 <__adddf3>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4620      	mov	r0, r4
 8001e62:	4629      	mov	r1, r5
 8001e64:	f7fe fe24 	bl	8000ab0 <__aeabi_dcmpgt>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d004      	beq.n	8001e78 <LcdData+0x1f0>
				tx_data[IMU] = LED_LEFT;
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3310      	adds	r3, #16
 8001e72:	220b      	movs	r2, #11
 8001e74:	701a      	strb	r2, [r3, #0]
				tx_data[IMU] = LED_NMID;
			}
		}
	}

}
 8001e76:	e072      	b.n	8001f5e <LcdData+0x2d6>
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 8001e78:	68b8      	ldr	r0, [r7, #8]
 8001e7a:	f7fe fb31 	bl	80004e0 <__aeabi_f2d>
 8001e7e:	4604      	mov	r4, r0
 8001e80:	460d      	mov	r5, r1
 8001e82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e86:	f04f 0000 	mov.w	r0, #0
 8001e8a:	f04f 0100 	mov.w	r1, #0
 8001e8e:	f7fe f9c7 	bl	8000220 <__aeabi_dsub>
 8001e92:	4602      	mov	r2, r0
 8001e94:	460b      	mov	r3, r1
 8001e96:	4620      	mov	r0, r4
 8001e98:	4629      	mov	r1, r5
 8001e9a:	f7fe fdeb 	bl	8000a74 <__aeabi_dcmplt>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d004      	beq.n	8001eae <LcdData+0x226>
				tx_data[IMU] = LED_RIGHT;
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	3310      	adds	r3, #16
 8001ea8:	220d      	movs	r2, #13
 8001eaa:	701a      	strb	r2, [r3, #0]
}
 8001eac:	e057      	b.n	8001f5e <LcdData+0x2d6>
				tx_data[IMU] = LED_MID;
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	3310      	adds	r3, #16
 8001eb2:	220c      	movs	r2, #12
 8001eb4:	701a      	strb	r2, [r3, #0]
}
 8001eb6:	e052      	b.n	8001f5e <LcdData+0x2d6>
		if (theta_x == 0 && theta_y == 0){                             // if no IMU data is received, make all three lights light up
 8001eb8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ebc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec4:	d10b      	bne.n	8001ede <LcdData+0x256>
 8001ec6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eca:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed2:	d104      	bne.n	8001ede <LcdData+0x256>
			tx_data[IMU] = LED_ALL;
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	3310      	adds	r3, #16
 8001ed8:	220a      	movs	r2, #10
 8001eda:	701a      	strb	r2, [r3, #0]
 8001edc:	e03f      	b.n	8001f5e <LcdData+0x2d6>
			double angle_margin = 0.02;
 8001ede:	a322      	add	r3, pc, #136	; (adr r3, 8001f68 <LcdData+0x2e0>)
 8001ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 8001ee8:	68b8      	ldr	r0, [r7, #8]
 8001eea:	f7fe faf9 	bl	80004e0 <__aeabi_f2d>
 8001eee:	4604      	mov	r4, r0
 8001ef0:	460d      	mov	r5, r1
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	f04f 0300 	mov.w	r3, #0
 8001efa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001efe:	f7fe f991 	bl	8000224 <__adddf3>
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	4620      	mov	r0, r4
 8001f08:	4629      	mov	r1, r5
 8001f0a:	f7fe fdd1 	bl	8000ab0 <__aeabi_dcmpgt>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d004      	beq.n	8001f1e <LcdData+0x296>
				tx_data[IMU] = LED_NLEFT;
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	3310      	adds	r3, #16
 8001f18:	220e      	movs	r2, #14
 8001f1a:	701a      	strb	r2, [r3, #0]
}
 8001f1c:	e01f      	b.n	8001f5e <LcdData+0x2d6>
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 8001f1e:	68b8      	ldr	r0, [r7, #8]
 8001f20:	f7fe fade 	bl	80004e0 <__aeabi_f2d>
 8001f24:	4604      	mov	r4, r0
 8001f26:	460d      	mov	r5, r1
 8001f28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f2c:	f04f 0000 	mov.w	r0, #0
 8001f30:	f04f 0100 	mov.w	r1, #0
 8001f34:	f7fe f974 	bl	8000220 <__aeabi_dsub>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4620      	mov	r0, r4
 8001f3e:	4629      	mov	r1, r5
 8001f40:	f7fe fd98 	bl	8000a74 <__aeabi_dcmplt>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d004      	beq.n	8001f54 <LcdData+0x2cc>
				tx_data[IMU] = LED_NRIGHT;
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	3310      	adds	r3, #16
 8001f4e:	2210      	movs	r2, #16
 8001f50:	701a      	strb	r2, [r3, #0]
}
 8001f52:	e004      	b.n	8001f5e <LcdData+0x2d6>
				tx_data[IMU] = LED_NMID;
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	3310      	adds	r3, #16
 8001f58:	220f      	movs	r2, #15
 8001f5a:	701a      	strb	r2, [r3, #0]
}
 8001f5c:	e7ff      	b.n	8001f5e <LcdData+0x2d6>
 8001f5e:	bf00      	nop
 8001f60:	3740      	adds	r7, #64	; 0x40
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bdb0      	pop	{r4, r5, r7, pc}
 8001f66:	bf00      	nop
 8001f68:	47ae147b 	.word	0x47ae147b
 8001f6c:	3f947ae1 	.word	0x3f947ae1
 8001f70:	42c80000 	.word	0x42c80000
 8001f74:	00000000 	.word	0x00000000

08001f78 <LMIII>:
float dt = 0.01;

#define PD  0

float DeltaCmdControl(float delta_output, float delta_cmd);
void LMIII(float* state, float v, float* tracking_cmd, float remote_cmd){
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b0a6      	sub	sp, #152	; 0x98
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f84:	6079      	str	r1, [r7, #4]
 8001f86:	edc7 0a00 	vstr	s1, [r7]

    float theta = state[0];
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float theta_dot = state[1];
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	67fb      	str	r3, [r7, #124]	; 0x7c
    float delta = state[2];
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	67bb      	str	r3, [r7, #120]	; 0x78

    // Process remote control command from turn readings to randians
    uint16_t top = REMOTE_CENTER * 1.5;
 8001f9e:	f640 03dd 	movw	r3, #2269	; 0x8dd
 8001fa2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	uint16_t dow = REMOTE_CENTER * 0.5;
 8001fa6:	f44f 733d 	mov.w	r3, #756	; 0x2f4
 8001faa:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74

    float vd = tracking_cmd[0];
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	673b      	str	r3, [r7, #112]	; 0x70
    float wd = tracking_cmd[1];
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	66fb      	str	r3, [r7, #108]	; 0x6c
    float rd = remote_cmd;
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	66bb      	str	r3, [r7, #104]	; 0x68
    vd = vd > V_MAX ? V_MAX : vd;
 8001fbe:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001fc2:	ed9f 7abd 	vldr	s14, [pc, #756]	; 80022b8 <LMIII+0x340>
 8001fc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fce:	dd01      	ble.n	8001fd4 <LMIII+0x5c>
 8001fd0:	4bba      	ldr	r3, [pc, #744]	; (80022bc <LMIII+0x344>)
 8001fd2:	e000      	b.n	8001fd6 <LMIII+0x5e>
 8001fd4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fd6:	673b      	str	r3, [r7, #112]	; 0x70
    vd = vd < V_MIN ? V_MIN : vd;
 8001fd8:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001fdc:	ed9f 7ab8 	vldr	s14, [pc, #736]	; 80022c0 <LMIII+0x348>
 8001fe0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe8:	d501      	bpl.n	8001fee <LMIII+0x76>
 8001fea:	4bb6      	ldr	r3, [pc, #728]	; (80022c4 <LMIII+0x34c>)
 8001fec:	e000      	b.n	8001ff0 <LMIII+0x78>
 8001fee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ff0:	673b      	str	r3, [r7, #112]	; 0x70
    wd = wd > W_MAX ? W_MAX : wd;
 8001ff2:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001ff6:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 80022c8 <LMIII+0x350>
 8001ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002002:	dd01      	ble.n	8002008 <LMIII+0x90>
 8002004:	4bb1      	ldr	r3, [pc, #708]	; (80022cc <LMIII+0x354>)
 8002006:	e000      	b.n	800200a <LMIII+0x92>
 8002008:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800200a:	66fb      	str	r3, [r7, #108]	; 0x6c
    wd = wd < W_MIN ? W_MIN : wd;
 800200c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002010:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 80022d0 <LMIII+0x358>
 8002014:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800201c:	d501      	bpl.n	8002022 <LMIII+0xaa>
 800201e:	4bad      	ldr	r3, [pc, #692]	; (80022d4 <LMIII+0x35c>)
 8002020:	e000      	b.n	8002024 <LMIII+0xac>
 8002022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002024:	66fb      	str	r3, [r7, #108]	; 0x6c
    rd = rd > top ? top : rd;
 8002026:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800202a:	ee07 3a90 	vmov	s15, r3
 800202e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002032:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002036:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800203a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203e:	dd06      	ble.n	800204e <LMIII+0xd6>
 8002040:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002044:	ee07 3a90 	vmov	s15, r3
 8002048:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800204c:	e001      	b.n	8002052 <LMIII+0xda>
 800204e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002052:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
    rd = rd < dow ? dow : rd;
 8002056:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800205a:	ee07 3a90 	vmov	s15, r3
 800205e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002062:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002066:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800206a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206e:	d506      	bpl.n	800207e <LMIII+0x106>
 8002070:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002074:	ee07 3a90 	vmov	s15, r3
 8002078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800207c:	e001      	b.n	8002082 <LMIII+0x10a>
 800207e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002082:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68

    float CMD_DELTA_MAX = 0.436332f;
 8002086:	4b94      	ldr	r3, [pc, #592]	; (80022d8 <LMIII+0x360>)
 8002088:	667b      	str	r3, [r7, #100]	; 0x64
    float CMD_DELTA_MIN = -0.436332f;
 800208a:	4b94      	ldr	r3, [pc, #592]	; (80022dc <LMIII+0x364>)
 800208c:	663b      	str	r3, [r7, #96]	; 0x60
    float remote_delta = CMD_DELTA_MAX * (REMOTE_CENTER - rd)/(top - REMOTE_CENTER);
 800208e:	ed9f 7a94 	vldr	s14, [pc, #592]	; 80022e0 <LMIII+0x368>
 8002092:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002096:	ee37 7a67 	vsub.f32	s14, s14, s15
 800209a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800209e:	ee67 6a27 	vmul.f32	s13, s14, s15
 80020a2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80020a6:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
 80020aa:	ee07 3a90 	vmov	s15, r3
 80020ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020b6:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    float remote_delta_lp = remote_delta;
 80020ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020bc:	65bb      	str	r3, [r7, #88]	; 0x58
	static float remote_delta_lp_old = 0.0f;
	remote_delta_lp = LowpassFilter(remote_delta_lp, remote_delta_lp_old, 4.0f, dt);
 80020be:	4b89      	ldr	r3, [pc, #548]	; (80022e4 <LMIII+0x36c>)
 80020c0:	edd3 7a00 	vldr	s15, [r3]
 80020c4:	4b88      	ldr	r3, [pc, #544]	; (80022e8 <LMIII+0x370>)
 80020c6:	ed93 7a00 	vldr	s14, [r3]
 80020ca:	eef0 1a47 	vmov.f32	s3, s14
 80020ce:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 80020d2:	eef0 0a67 	vmov.f32	s1, s15
 80020d6:	ed97 0a16 	vldr	s0, [r7, #88]	; 0x58
 80020da:	f000 fe2f 	bl	8002d3c <LowpassFilter>
 80020de:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
	remote_delta_lp_old = remote_delta_lp;
 80020e2:	4a80      	ldr	r2, [pc, #512]	; (80022e4 <LMIII+0x36c>)
 80020e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020e6:	6013      	str	r3, [r2, #0]

    // Process tracking command from angular velocity to radians
    float tracking_delta = (atan(b * wd / vd) / sin(epsilon));
 80020e8:	4b80      	ldr	r3, [pc, #512]	; (80022ec <LMIII+0x374>)
 80020ea:	ed93 7a00 	vldr	s14, [r3]
 80020ee:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80020f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020f6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80020fa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80020fe:	ee16 0a90 	vmov	r0, s13
 8002102:	f7fe f9ed 	bl	80004e0 <__aeabi_f2d>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	ec43 2b10 	vmov	d0, r2, r3
 800210e:	f00c ff07 	bl	800ef20 <atan>
 8002112:	ec51 0b10 	vmov	r0, r1, d0
 8002116:	a366      	add	r3, pc, #408	; (adr r3, 80022b0 <LMIII+0x338>)
 8002118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211c:	f7fe fb62 	bl	80007e4 <__aeabi_ddiv>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4610      	mov	r0, r2
 8002126:	4619      	mov	r1, r3
 8002128:	f7fe fd14 	bl	8000b54 <__aeabi_d2f>
 800212c:	4603      	mov	r3, r0
 800212e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (fabs(tracking_delta) > CMD_DELTA_MAX) {
 8002132:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002136:	eef0 7ae7 	vabs.f32	s15, s15
 800213a:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800213e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002146:	d510      	bpl.n	800216a <LMIII+0x1f2>
		if (tracking_delta > 0)
 8002148:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800214c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002154:	dd03      	ble.n	800215e <LMIII+0x1e6>
			tracking_delta = CMD_DELTA_MAX;
 8002156:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002158:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800215c:	e005      	b.n	800216a <LMIII+0x1f2>
		else
			tracking_delta = -CMD_DELTA_MAX;
 800215e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002162:	eef1 7a67 	vneg.f32	s15, s15
 8002166:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	}

    // @TODO

    // Merge controls from remote and tracking
    float delta_d = tracking_delta + remote_delta;
 800216a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800216e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002172:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002176:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    delta_d = delta_d > CMD_DELTA_MAX ? CMD_DELTA_MAX : delta_d;
 800217a:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800217e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002182:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800218a:	dd01      	ble.n	8002190 <LMIII+0x218>
 800218c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800218e:	e000      	b.n	8002192 <LMIII+0x21a>
 8002190:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002192:	657b      	str	r3, [r7, #84]	; 0x54
    delta_d = delta_d < CMD_DELTA_MIN ? CMD_DELTA_MIN : delta_d;
 8002194:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002198:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800219c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a4:	d501      	bpl.n	80021aa <LMIII+0x232>
 80021a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021a8:	e000      	b.n	80021ac <LMIII+0x234>
 80021aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021ac:	657b      	str	r3, [r7, #84]	; 0x54

    delta_d = delta_d/100; ////////////////
 80021ae:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80021b2:	eddf 6a55 	vldr	s13, [pc, #340]	; 8002308 <LMIII+0x390>
 80021b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021ba:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // Start LMI control when vehicle has achieved a specific velocity
    if(v > V_STD){
 80021be:	edd7 7a02 	vldr	s15, [r7, #8]
 80021c2:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80022f0 <LMIII+0x378>
 80021c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ce:	dc00      	bgt.n	80021d2 <LMIII+0x25a>
        if(hexgoal < MXUPPER_BOUND && hexgoal > MXLOWER_BOUND){
            dxl_write_word(MOTOR_ID, P_GOAL_POSITION_L, hexgoal);
        }
#endif
    }
}
 80021d0:	e155      	b.n	800247e <LMIII+0x506>
        float K[]   = {0.3930,    0.1248,   -0.0006};  // 4 1.5 0.8 32.5 a:100
 80021d2:	4a48      	ldr	r2, [pc, #288]	; (80022f4 <LMIII+0x37c>)
 80021d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80021da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        float x[3]   = {theta + THETA_COM*PI/180.0f, theta_dot, delta};
 80021de:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80021e2:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80022f8 <LMIII+0x380>
 80021e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80021ea:	edc7 7a08 	vstr	s15, [r7, #32]
 80021ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80021f0:	627b      	str	r3, [r7, #36]	; 0x24
 80021f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80021f4:	62bb      	str	r3, [r7, #40]	; 0x28
        float x_d[3] = {vd*vd*sinf(epsilon)/(-GRAVITY*b)*delta_d, 0, delta_d};
 80021f6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80021fa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80021fe:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80022fc <LMIII+0x384>
 8002202:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002206:	4b39      	ldr	r3, [pc, #228]	; (80022ec <LMIII+0x374>)
 8002208:	edd3 7a00 	vldr	s15, [r3]
 800220c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002300 <LMIII+0x388>
 8002210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002214:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002218:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800221c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002220:	edc7 7a05 	vstr	s15, [r7, #20]
 8002224:	f04f 0300 	mov.w	r3, #0
 8002228:	61bb      	str	r3, [r7, #24]
 800222a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800222c:	61fb      	str	r3, [r7, #28]
        float u_d    = (vd/a) * delta_d;
 800222e:	4b35      	ldr	r3, [pc, #212]	; (8002304 <LMIII+0x38c>)
 8002230:	ed93 7a00 	vldr	s14, [r3]
 8002234:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 8002238:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800223c:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002240:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002244:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        float u_bar  = 0.0f;
 8002248:	f04f 0300 	mov.w	r3, #0
 800224c:	64fb      	str	r3, [r7, #76]	; 0x4c
        float u      = 0.0f;
 800224e:	f04f 0300 	mov.w	r3, #0
 8002252:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        for(int i = 0; i < 3; i++){
 8002256:	2300      	movs	r3, #0
 8002258:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800225c:	e01e      	b.n	800229c <LMIII+0x324>
            x[i] = x[i] - x_d[i];
 800225e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	3398      	adds	r3, #152	; 0x98
 8002266:	443b      	add	r3, r7
 8002268:	3b78      	subs	r3, #120	; 0x78
 800226a:	ed93 7a00 	vldr	s14, [r3]
 800226e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	3398      	adds	r3, #152	; 0x98
 8002276:	443b      	add	r3, r7
 8002278:	3b84      	subs	r3, #132	; 0x84
 800227a:	edd3 7a00 	vldr	s15, [r3]
 800227e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002282:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	3398      	adds	r3, #152	; 0x98
 800228a:	443b      	add	r3, r7
 800228c:	3b78      	subs	r3, #120	; 0x78
 800228e:	edc3 7a00 	vstr	s15, [r3]
        for(int i = 0; i < 3; i++){
 8002292:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002296:	3301      	adds	r3, #1
 8002298:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800229c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	dddc      	ble.n	800225e <LMIII+0x2e6>
        for(int i = 0; i < 3; i++){
 80022a4:	2300      	movs	r3, #0
 80022a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80022aa:	e04c      	b.n	8002346 <LMIII+0x3ce>
 80022ac:	f3af 8000 	nop.w
 80022b0:	e9b5c57e 	.word	0xe9b5c57e
 80022b4:	3fee11f5 	.word	0x3fee11f5
 80022b8:	40266666 	.word	0x40266666
 80022bc:	40266666 	.word	0x40266666
 80022c0:	3fcccccd 	.word	0x3fcccccd
 80022c4:	3fcccccd 	.word	0x3fcccccd
 80022c8:	3fb33333 	.word	0x3fb33333
 80022cc:	3fb33333 	.word	0x3fb33333
 80022d0:	bfb33333 	.word	0xbfb33333
 80022d4:	bfb33333 	.word	0xbfb33333
 80022d8:	3edf66e8 	.word	0x3edf66e8
 80022dc:	bedf66e8 	.word	0xbedf66e8
 80022e0:	44bd2000 	.word	0x44bd2000
 80022e4:	200000cc 	.word	0x200000cc
 80022e8:	20000008 	.word	0x20000008
 80022ec:	20000004 	.word	0x20000004
 80022f0:	3fbeb852 	.word	0x3fbeb852
 80022f4:	08010850 	.word	0x08010850
 80022f8:	3c64c386 	.word	0x3c64c386
 80022fc:	3f708faf 	.word	0x3f708faf
 8002300:	c11ce80a 	.word	0xc11ce80a
 8002304:	20000000 	.word	0x20000000
 8002308:	42c80000 	.word	0x42c80000
            u -= K[i] * x[i];
 800230c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	3398      	adds	r3, #152	; 0x98
 8002314:	443b      	add	r3, r7
 8002316:	3b6c      	subs	r3, #108	; 0x6c
 8002318:	ed93 7a00 	vldr	s14, [r3]
 800231c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	3398      	adds	r3, #152	; 0x98
 8002324:	443b      	add	r3, r7
 8002326:	3b78      	subs	r3, #120	; 0x78
 8002328:	edd3 7a00 	vldr	s15, [r3]
 800232c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002330:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8002334:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002338:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
        for(int i = 0; i < 3; i++){
 800233c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002340:	3301      	adds	r3, #1
 8002342:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002346:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800234a:	2b02      	cmp	r3, #2
 800234c:	ddde      	ble.n	800230c <LMIII+0x394>
        u_bar = u + u_d;
 800234e:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8002352:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800235a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        u_bar = u_bar*100; ////////////////
 800235e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002362:	ed1f 7a17 	vldr	s14, [pc, #-92]	; 8002308 <LMIII+0x390>
 8002366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800236a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        const float sample_time = 0.01f;
 800236e:	4b48      	ldr	r3, [pc, #288]	; (8002490 <LMIII+0x518>)
 8002370:	64bb      	str	r3, [r7, #72]	; 0x48
        const float Ka = 2.54f;
 8002372:	4b48      	ldr	r3, [pc, #288]	; (8002494 <LMIII+0x51c>)
 8002374:	647b      	str	r3, [r7, #68]	; 0x44
        float acc_term = Ka * (vd - v);
 8002376:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800237a:	edd7 7a02 	vldr	s15, [r7, #8]
 800237e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002382:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800238a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        float output = (output_old+sample_time*u_bar) / (1+v/a*sample_time+acc_term*sample_time);
 800238e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002392:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002396:	ee27 7a27 	vmul.f32	s14, s14, s15
 800239a:	4b3f      	ldr	r3, [pc, #252]	; (8002498 <LMIII+0x520>)
 800239c:	edd3 7a00 	vldr	s15, [r3]
 80023a0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80023a4:	4b3d      	ldr	r3, [pc, #244]	; (800249c <LMIII+0x524>)
 80023a6:	edd3 7a00 	vldr	s15, [r3]
 80023aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80023ae:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80023b2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80023b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80023be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80023c2:	ed97 6a10 	vldr	s12, [r7, #64]	; 0x40
 80023c6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80023ca:	ee66 7a27 	vmul.f32	s15, s12, s15
 80023ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023d6:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
        output_old = output;
 80023da:	4a2f      	ldr	r2, [pc, #188]	; (8002498 <LMIII+0x520>)
 80023dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023e0:	6013      	str	r3, [r2, #0]
        float OUTPUT_MAX_RAD = 70 * PI / 180;  // ~0.349 ~0.523
 80023e2:	4b2f      	ldr	r3, [pc, #188]	; (80024a0 <LMIII+0x528>)
 80023e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		if (output > OUTPUT_MAX_RAD){ output = OUTPUT_MAX_RAD;}
 80023e6:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 80023ea:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80023ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f6:	dd02      	ble.n	80023fe <LMIII+0x486>
 80023f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (output < -OUTPUT_MAX_RAD){ output = -OUTPUT_MAX_RAD;}
 80023fe:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002402:	eef1 7a67 	vneg.f32	s15, s15
 8002406:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 800240a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800240e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002412:	d505      	bpl.n	8002420 <LMIII+0x4a8>
 8002414:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002418:	eef1 7a67 	vneg.f32	s15, s15
 800241c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
        uint16_t hexgoal = (uint16_t)((MXDEC_CENTER-output*180.0f/PI) / MXHEX2DEC);
 8002420:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002424:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80024a4 <LMIII+0x52c>
 8002428:	ee27 7a87 	vmul.f32	s14, s15, s14
 800242c:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80024a8 <LMIII+0x530>
 8002430:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002434:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80024ac <LMIII+0x534>
 8002438:	ee77 7a67 	vsub.f32	s15, s14, s15
 800243c:	ee17 0a90 	vmov	r0, s15
 8002440:	f7fe f84e 	bl	80004e0 <__aeabi_f2d>
 8002444:	a310      	add	r3, pc, #64	; (adr r3, 8002488 <LMIII+0x510>)
 8002446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800244a:	f7fe f9cb 	bl	80007e4 <__aeabi_ddiv>
 800244e:	4602      	mov	r2, r0
 8002450:	460b      	mov	r3, r1
 8002452:	4610      	mov	r0, r2
 8002454:	4619      	mov	r1, r3
 8002456:	f7fe fb5d 	bl	8000b14 <__aeabi_d2uiz>
 800245a:	4603      	mov	r3, r0
 800245c:	877b      	strh	r3, [r7, #58]	; 0x3a
        if(hexgoal < MXUPPER_BOUND && hexgoal > MXLOWER_BOUND){
 800245e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002460:	f640 2239 	movw	r2, #2617	; 0xa39
 8002464:	4293      	cmp	r3, r2
 8002466:	d80a      	bhi.n	800247e <LMIII+0x506>
 8002468:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800246a:	f240 529a 	movw	r2, #1434	; 0x59a
 800246e:	4293      	cmp	r3, r2
 8002470:	d905      	bls.n	800247e <LMIII+0x506>
            dxl_write_word(MOTOR_ID, P_GOAL_POSITION_L, hexgoal);
 8002472:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002474:	461a      	mov	r2, r3
 8002476:	211e      	movs	r1, #30
 8002478:	2001      	movs	r0, #1
 800247a:	f001 f93d 	bl	80036f8 <dxl_write_word>
}
 800247e:	bf00      	nop
 8002480:	3798      	adds	r7, #152	; 0x98
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	83a53b8e 	.word	0x83a53b8e
 800248c:	3fb67ff5 	.word	0x3fb67ff5
 8002490:	3c23d70a 	.word	0x3c23d70a
 8002494:	40228f5c 	.word	0x40228f5c
 8002498:	200000d0 	.word	0x200000d0
 800249c:	20000000 	.word	0x20000000
 80024a0:	3f9c61a8 	.word	0x3f9c61a8
 80024a4:	43340000 	.word	0x43340000
 80024a8:	40490fd8 	.word	0x40490fd8
 80024ac:	43323e00 	.word	0x43323e00

080024b0 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	635a      	str	r2, [r3, #52]	; 0x34
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <LL_TIM_OC_GetCompareCH1>:
  * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
  * @param  TIMx Timer instance
  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
  */
__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80024d8:	4618      	mov	r0, r3
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f06f 0202 	mvn.w	r2, #2
 80024f2:	611a      	str	r2, [r3, #16]
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b02      	cmp	r3, #2
 8002512:	d101      	bne.n	8002518 <LL_TIM_IsActiveFlag_CC1+0x18>
 8002514:	2301      	movs	r3, #1
 8002516:	e000      	b.n	800251a <LL_TIM_IsActiveFlag_CC1+0x1a>
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002536:	2b40      	cmp	r3, #64	; 0x40
 8002538:	bf0c      	ite	eq
 800253a:	2301      	moveq	r3, #1
 800253c:	2300      	movne	r3, #0
 800253e:	b2db      	uxtb	r3, r3
}
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800255c:	2b80      	cmp	r3, #128	; 0x80
 800255e:	bf0c      	ite	eq
 8002560:	2301      	moveq	r3, #1
 8002562:	2300      	movne	r3, #0
 8002564:	b2db      	uxtb	r3, r3
}
 8002566:	4618      	mov	r0, r3
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
{
 8002572:	b480      	push	{r7}
 8002574:	b083      	sub	sp, #12
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	f003 0320 	and.w	r3, r3, #32
 8002582:	2b20      	cmp	r3, #32
 8002584:	bf0c      	ite	eq
 8002586:	2301      	moveq	r3, #1
 8002588:	2300      	movne	r3, #0
 800258a:	b2db      	uxtb	r3, r3
}
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	b2db      	uxtb	r3, r3
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
 80025ba:	460b      	mov	r3, r1
 80025bc:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80025be:	78fa      	ldrb	r2, [r7, #3]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	605a      	str	r2, [r3, #4]
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <ClearBuffer256>:

int jk=0;
int sn = 200;
int16_t step[500]={0};

void ClearBuffer256(void) {
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
	gbRxBufferReadPointer = gbRxBufferWritePointer = 0;
 80025d4:	2100      	movs	r1, #0
 80025d6:	4b05      	ldr	r3, [pc, #20]	; (80025ec <ClearBuffer256+0x1c>)
 80025d8:	460a      	mov	r2, r1
 80025da:	701a      	strb	r2, [r3, #0]
 80025dc:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <ClearBuffer256+0x20>)
 80025de:	460a      	mov	r2, r1
 80025e0:	701a      	strb	r2, [r3, #0]
}
 80025e2:	bf00      	nop
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	200001d4 	.word	0x200001d4
 80025f0:	200001d5 	.word	0x200001d5

080025f4 <CheckNewArrive>:

uint8_t CheckNewArrive(void) {
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
	if (gbRxBufferReadPointer != gbRxBufferWritePointer)
 80025f8:	4b07      	ldr	r3, [pc, #28]	; (8002618 <CheckNewArrive+0x24>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	4b07      	ldr	r3, [pc, #28]	; (800261c <CheckNewArrive+0x28>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	b2db      	uxtb	r3, r3
 8002604:	429a      	cmp	r2, r3
 8002606:	d001      	beq.n	800260c <CheckNewArrive+0x18>
		return 1;
 8002608:	2301      	movs	r3, #1
 800260a:	e000      	b.n	800260e <CheckNewArrive+0x1a>
	else
		return 0;
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	200001d5 	.word	0x200001d5
 800261c:	200001d4 	.word	0x200001d4

08002620 <TxDByte_DXL>:

void TxDByte_DXL(uint8_t bTxdData) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]

	LL_USART_IsActiveFlag_TC(UART4);
 800262a:	480a      	ldr	r0, [pc, #40]	; (8002654 <TxDByte_DXL+0x34>)
 800262c:	f7ff ff7b 	bl	8002526 <LL_USART_IsActiveFlag_TC>
	LL_USART_TransmitData8(UART4, bTxdData);
 8002630:	79fb      	ldrb	r3, [r7, #7]
 8002632:	4619      	mov	r1, r3
 8002634:	4807      	ldr	r0, [pc, #28]	; (8002654 <TxDByte_DXL+0x34>)
 8002636:	f7ff ffbc 	bl	80025b2 <LL_USART_TransmitData8>

	while (LL_USART_IsActiveFlag_TC(UART4) == RESET) {
 800263a:	bf00      	nop
 800263c:	4805      	ldr	r0, [pc, #20]	; (8002654 <TxDByte_DXL+0x34>)
 800263e:	f7ff ff72 	bl	8002526 <LL_USART_IsActiveFlag_TC>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d0f9      	beq.n	800263c <TxDByte_DXL+0x1c>
//	while (LL_USART_IsActiveFlag_TXE(UART4) == RESET) {
//	}

//	printf("bTxData=%x\r\n",bTxdData);
	//printf("TT\r\n");
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40004c00 	.word	0x40004c00

08002658 <RxDByte_DXL>:

uint8_t RxDByte_DXL(void) {
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
	uint8_t bTemp;

	while (1) {
		if (gbRxBufferReadPointer != gbRxBufferWritePointer)
 800265e:	4b0f      	ldr	r3, [pc, #60]	; (800269c <RxDByte_DXL+0x44>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	b2da      	uxtb	r2, r3
 8002664:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <RxDByte_DXL+0x48>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	b2db      	uxtb	r3, r3
 800266a:	429a      	cmp	r2, r3
 800266c:	d100      	bne.n	8002670 <RxDByte_DXL+0x18>
 800266e:	e7f6      	b.n	800265e <RxDByte_DXL+0x6>
			break;
 8002670:	bf00      	nop
	}

	bTemp = gbpRxInterruptBuffer[gbRxBufferReadPointer];
 8002672:	4b0a      	ldr	r3, [pc, #40]	; (800269c <RxDByte_DXL+0x44>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b2db      	uxtb	r3, r3
 8002678:	461a      	mov	r2, r3
 800267a:	4b0a      	ldr	r3, [pc, #40]	; (80026a4 <RxDByte_DXL+0x4c>)
 800267c:	5c9b      	ldrb	r3, [r3, r2]
 800267e:	71fb      	strb	r3, [r7, #7]

	gbRxBufferReadPointer++;
 8002680:	4b06      	ldr	r3, [pc, #24]	; (800269c <RxDByte_DXL+0x44>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	b2db      	uxtb	r3, r3
 8002686:	3301      	adds	r3, #1
 8002688:	b2da      	uxtb	r2, r3
 800268a:	4b04      	ldr	r3, [pc, #16]	; (800269c <RxDByte_DXL+0x44>)
 800268c:	701a      	strb	r2, [r3, #0]
//	printf("btemp=%d\r\n",bTemp);
	return bTemp;
 800268e:	79fb      	ldrb	r3, [r7, #7]
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	200001d5 	.word	0x200001d5
 80026a0:	200001d4 	.word	0x200001d4
 80026a4:	200000d4 	.word	0x200000d4

080026a8 <PrintCommStatus>:

void PrintCommStatus(int CommStatus) {
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	default:
		TxDString("This is unknown error code!\r\n");
		break;
	}
#endif
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <PrintErrorCode>:

// Print error bit of status packet
void PrintErrorCode() {
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
		TxDString("Overload error!\r\n");

	if (dxl_get_rxpacket_error(ERRBIT_INSTRUCTION) == 1)
		TxDString("Instruction code error!\r\n");
#endif
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <TxDWord16>:
void TxDString(uint8_t *bData) {
	while (*bData)
		TxDByte_PC(*bData++);
}

void TxDWord16(uint16_t wSentData) {
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	4603      	mov	r3, r0
 80026d2:	80fb      	strh	r3, [r7, #6]
	TxDByte16((wSentData >> 8) & 0xff);
 80026d4:	88fb      	ldrh	r3, [r7, #6]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	b29b      	uxth	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 f809 	bl	80026f4 <TxDByte16>
	TxDByte16(wSentData & 0xff);
 80026e2:	88fb      	ldrh	r3, [r7, #6]
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 f804 	bl	80026f4 <TxDByte16>
}
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <TxDByte16>:

void TxDByte16(uint8_t bSentData) {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
	uint8_t bTmp;

	bTmp = ((uint8_t) (bSentData >> 4) & 0x0f) + (uint8_t) '0';
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	091b      	lsrs	r3, r3, #4
 8002702:	b2db      	uxtb	r3, r3
 8002704:	3330      	adds	r3, #48	; 0x30
 8002706:	73fb      	strb	r3, [r7, #15]
	if (bTmp > '9')
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	2b39      	cmp	r3, #57	; 0x39
 800270c:	d902      	bls.n	8002714 <TxDByte16+0x20>
		bTmp += 7;
 800270e:	7bfb      	ldrb	r3, [r7, #15]
 8002710:	3307      	adds	r3, #7
 8002712:	73fb      	strb	r3, [r7, #15]
	TxDByte_PC(bTmp);
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f814 	bl	8002744 <TxDByte_PC>
	bTmp = (uint8_t) (bSentData & 0x0f) + (uint8_t) '0';
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	b2db      	uxtb	r3, r3
 8002724:	3330      	adds	r3, #48	; 0x30
 8002726:	73fb      	strb	r3, [r7, #15]
	if (bTmp > '9')
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	2b39      	cmp	r3, #57	; 0x39
 800272c:	d902      	bls.n	8002734 <TxDByte16+0x40>
		bTmp += 7;
 800272e:	7bfb      	ldrb	r3, [r7, #15]
 8002730:	3307      	adds	r3, #7
 8002732:	73fb      	strb	r3, [r7, #15]
	TxDByte_PC(bTmp);
 8002734:	7bfb      	ldrb	r3, [r7, #15]
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f804 	bl	8002744 <TxDByte_PC>
}
 800273c:	bf00      	nop
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <TxDByte_PC>:

void TxDByte_PC(uint8_t bTxdData) {
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART2, bTxdData);
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	4619      	mov	r1, r3
 8002752:	4807      	ldr	r0, [pc, #28]	; (8002770 <TxDByte_PC+0x2c>)
 8002754:	f7ff ff2d 	bl	80025b2 <LL_USART_TransmitData8>
	while (LL_USART_IsActiveFlag_TXE(USART2) == RESET);
 8002758:	bf00      	nop
 800275a:	4805      	ldr	r0, [pc, #20]	; (8002770 <TxDByte_PC+0x2c>)
 800275c:	f7ff fef6 	bl	800254c <LL_USART_IsActiveFlag_TXE>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f9      	beq.n	800275a <TxDByte_PC+0x16>
}
 8002766:	bf00      	nop
 8002768:	bf00      	nop
 800276a:	3708      	adds	r7, #8
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40004400 	.word	0x40004400

08002774 <TimerInterrupt_1ms>:
///////////////////////////////// computer

void TimerInterrupt_1ms(void) //OLLO CONTROL
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_CC1(TIM2) != RESET) // decided by CCR1_Val
 8002778:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800277c:	f7ff fec0 	bl	8002500 <LL_TIM_IsActiveFlag_CC1>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d01f      	beq.n	80027c6 <TimerInterrupt_1ms+0x52>
			{
		capture = LL_TIM_OC_GetCompareCH1(TIM2);
 8002786:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800278a:	f7ff fe9f 	bl	80024cc <LL_TIM_OC_GetCompareCH1>
 800278e:	4603      	mov	r3, r0
 8002790:	4a0e      	ldr	r2, [pc, #56]	; (80027cc <TimerInterrupt_1ms+0x58>)
 8002792:	6013      	str	r3, [r2, #0]
		LL_TIM_OC_SetCompareCH1(TIM2, capture + CCR1_Val);
 8002794:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <TimerInterrupt_1ms+0x5c>)
 8002796:	881b      	ldrh	r3, [r3, #0]
 8002798:	b29b      	uxth	r3, r3
 800279a:	461a      	mov	r2, r3
 800279c:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <TimerInterrupt_1ms+0x58>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4413      	add	r3, r2
 80027a2:	4619      	mov	r1, r3
 80027a4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027a8:	f7ff fe82 	bl	80024b0 <LL_TIM_OC_SetCompareCH1>

		if (gw1msCounter > 0){
 80027ac:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <TimerInterrupt_1ms+0x60>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d004      	beq.n	80027be <TimerInterrupt_1ms+0x4a>
			gw1msCounter--;
 80027b4:	4b07      	ldr	r3, [pc, #28]	; (80027d4 <TimerInterrupt_1ms+0x60>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	3b01      	subs	r3, #1
 80027ba:	4a06      	ldr	r2, [pc, #24]	; (80027d4 <TimerInterrupt_1ms+0x60>)
 80027bc:	6013      	str	r3, [r2, #0]
		}
		LL_TIM_ClearFlag_CC1(TIM2);
 80027be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027c2:	f7ff fe8f 	bl	80024e4 <LL_TIM_ClearFlag_CC1>
	}
}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	200001dc 	.word	0x200001dc
 80027d0:	2000000c 	.word	0x2000000c
 80027d4:	200001d8 	.word	0x200001d8

080027d8 <RxD0Interrupt>:

void RxD0Interrupt(void) {
 80027d8:	b598      	push	{r3, r4, r7, lr}
 80027da:	af00      	add	r7, sp, #0

	if (LL_USART_IsEnabledIT_RXNE(UART4) != RESET) {
 80027dc:	480b      	ldr	r0, [pc, #44]	; (800280c <RxD0Interrupt+0x34>)
 80027de:	f7ff fec8 	bl	8002572 <LL_USART_IsEnabledIT_RXNE>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d00e      	beq.n	8002806 <RxD0Interrupt+0x2e>
		gbpRxInterruptBuffer[gbRxBufferWritePointer++] = LL_USART_ReceiveData8(UART4);
 80027e8:	4b09      	ldr	r3, [pc, #36]	; (8002810 <RxD0Interrupt+0x38>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	b2d1      	uxtb	r1, r2
 80027f2:	4a07      	ldr	r2, [pc, #28]	; (8002810 <RxD0Interrupt+0x38>)
 80027f4:	7011      	strb	r1, [r2, #0]
 80027f6:	461c      	mov	r4, r3
 80027f8:	4804      	ldr	r0, [pc, #16]	; (800280c <RxD0Interrupt+0x34>)
 80027fa:	f7ff fecd 	bl	8002598 <LL_USART_ReceiveData8>
 80027fe:	4603      	mov	r3, r0
 8002800:	461a      	mov	r2, r3
 8002802:	4b04      	ldr	r3, [pc, #16]	; (8002814 <RxD0Interrupt+0x3c>)
 8002804:	551a      	strb	r2, [r3, r4]
	}
}
 8002806:	bf00      	nop
 8002808:	bd98      	pop	{r3, r4, r7, pc}
 800280a:	bf00      	nop
 800280c:	40004c00 	.word	0x40004c00
 8002810:	200001d4 	.word	0x200001d4
 8002814:	200000d4 	.word	0x200000d4

08002818 <StartDiscount>:

void mDelay(uint32_t nTime) {
	HAL_Delay(nTime);
}

void StartDiscount(int32_t StartTime) {
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
	gw1msCounter = StartTime;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a04      	ldr	r2, [pc, #16]	; (8002834 <StartDiscount+0x1c>)
 8002824:	6013      	str	r3, [r2, #0]
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	200001d8 	.word	0x200001d8

08002838 <CheckTimeOut>:

uint8_t CheckTimeOut(void) {
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if (gw1msCounter == 0)
 800283c:	4b05      	ldr	r3, [pc, #20]	; (8002854 <CheckTimeOut+0x1c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d101      	bne.n	8002848 <CheckTimeOut+0x10>
		return 1;
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <CheckTimeOut+0x12>
	else
		return 0;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	200001d8 	.word	0x200001d8

08002858 <Motor>:

//////////////////////////
void Motor() {	//test function , have to define DEBUGMX in line 8 to know MxMotor Status
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0

	dxl_initialize(0, 1);	// just remind you to setup the Mxmotor baud rate
 800285c:	2101      	movs	r1, #1
 800285e:	2000      	movs	r0, #0
 8002860:	f000 fcc0 	bl	80031e4 <dxl_initialize>

	bMoving = dxl_read_byte(MOTOR_ID, P_MOVING);	//check the motor is moving or not; less than 200us Tx+Rx
 8002864:	212e      	movs	r1, #46	; 0x2e
 8002866:	2001      	movs	r0, #1
 8002868:	f000 feea 	bl	8003640 <dxl_read_byte>
 800286c:	4603      	mov	r3, r0
 800286e:	b2da      	uxtb	r2, r3
 8002870:	4b1c      	ldr	r3, [pc, #112]	; (80028e4 <Motor+0x8c>)
 8002872:	701a      	strb	r2, [r3, #0]
	CommStatus = dxl_get_result();
 8002874:	f000 fea0 	bl	80035b8 <dxl_get_result>
 8002878:	4603      	mov	r3, r0
 800287a:	b2da      	uxtb	r2, r3
 800287c:	4b1a      	ldr	r3, [pc, #104]	; (80028e8 <Motor+0x90>)
 800287e:	701a      	strb	r2, [r3, #0]
	if (CommStatus == COMM_RXSUCCESS) {
 8002880:	4b19      	ldr	r3, [pc, #100]	; (80028e8 <Motor+0x90>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d125      	bne.n	80028d4 <Motor+0x7c>
		if (bMoving == 0) {
 8002888:	4b16      	ldr	r3, [pc, #88]	; (80028e4 <Motor+0x8c>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d106      	bne.n	800289e <Motor+0x46>

			// Write goal position
			dxl_write_word(MOTOR_ID, P_GOAL_POSITION_L, GoalPos);	//it is position moving //GoalPos
 8002890:	4b16      	ldr	r3, [pc, #88]	; (80028ec <Motor+0x94>)
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	461a      	mov	r2, r3
 8002896:	211e      	movs	r1, #30
 8002898:	2001      	movs	r0, #1
 800289a:	f000 ff2d 	bl	80036f8 <dxl_write_word>
		}

		PrintErrorCode();
 800289e:	f7ff ff0d 	bl	80026bc <PrintErrorCode>

		// Read present position
		wPresentPos = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 80028a2:	2124      	movs	r1, #36	; 0x24
 80028a4:	2001      	movs	r0, #1
 80028a6:	f000 fef5 	bl	8003694 <dxl_read_word>
 80028aa:	4603      	mov	r3, r0
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <Motor+0x98>)
 80028b0:	801a      	strh	r2, [r3, #0]
		TxDWord16(GoalPos);		//bit4~bit7 is current position
 80028b2:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <Motor+0x94>)
 80028b4:	881b      	ldrh	r3, [r3, #0]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff ff07 	bl	80026ca <TxDWord16>
		//TxDString("   ");
		TxDWord16(wPresentPos);
 80028bc:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <Motor+0x98>)
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff ff02 	bl	80026ca <TxDWord16>
		TxDByte_PC('\r');
 80028c6:	200d      	movs	r0, #13
 80028c8:	f7ff ff3c 	bl	8002744 <TxDByte_PC>
		TxDByte_PC('\n');
 80028cc:	200a      	movs	r0, #10
 80028ce:	f7ff ff39 	bl	8002744 <TxDByte_PC>
	} else
		PrintCommStatus(CommStatus);
}
 80028d2:	e004      	b.n	80028de <Motor+0x86>
		PrintCommStatus(CommStatus);
 80028d4:	4b04      	ldr	r3, [pc, #16]	; (80028e8 <Motor+0x90>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff fee5 	bl	80026a8 <PrintCommStatus>
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	200001e2 	.word	0x200001e2
 80028e8:	200001e3 	.word	0x200001e3
 80028ec:	2000000e 	.word	0x2000000e
 80028f0:	200001e0 	.word	0x200001e0

080028f4 <AngleLimit>:
	dxl_write_byte(MOTOR_ID, P_GAIN, Pgain);
	dxl_write_byte(MOTOR_ID, I_GAIN, Igain);
	dxl_write_byte(MOTOR_ID, D_GAIN, Dgain);
}

void AngleLimit(uint16_t upper_bound, uint16_t lower_bound){
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	460a      	mov	r2, r1
 80028fe:	80fb      	strh	r3, [r7, #6]
 8002900:	4613      	mov	r3, r2
 8002902:	80bb      	strh	r3, [r7, #4]
	dxl_write_word(MOTOR_ID, CCW_LIMIT, upper_bound);
 8002904:	88fb      	ldrh	r3, [r7, #6]
 8002906:	461a      	mov	r2, r3
 8002908:	2108      	movs	r1, #8
 800290a:	2001      	movs	r0, #1
 800290c:	f000 fef4 	bl	80036f8 <dxl_write_word>
	dxl_write_word(MOTOR_ID, CW_LIMIT , lower_bound);
 8002910:	88bb      	ldrh	r3, [r7, #4]
 8002912:	461a      	mov	r2, r3
 8002914:	2106      	movs	r1, #6
 8002916:	2001      	movs	r0, #1
 8002918:	f000 feee 	bl	80036f8 <dxl_write_word>
}
 800291c:	bf00      	nop
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	619a      	str	r2, [r3, #24]
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	041a      	lsls	r2, r3, #16
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	619a      	str	r2, [r3, #24]
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800295e:	b480      	push	{r7}
 8002960:	b085      	sub	sp, #20
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
 8002966:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	4013      	ands	r3, r2
 8002974:	041a      	lsls	r2, r3, #16
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	43d9      	mvns	r1, r3
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	400b      	ands	r3, r1
 800297e:	431a      	orrs	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	619a      	str	r2, [r3, #24]
}
 8002984:	bf00      	nop
 8002986:	3714      	adds	r7, #20
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <SPIdelay>:
 */

#include "spi.h"
#include "OpenIMU.h"

void SPIdelay() { 				// SPI write need to some time
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
	int i = 0;
 8002996:	2300      	movs	r3, #0
 8002998:	607b      	str	r3, [r7, #4]
	while (i <= 500) {
 800299a:	e006      	b.n	80029aa <SPIdelay+0x1a>
		LL_GPIO_TogglePin(GPIOA, LD2_Pin);
 800299c:	2120      	movs	r1, #32
 800299e:	4807      	ldr	r0, [pc, #28]	; (80029bc <SPIdelay+0x2c>)
 80029a0:	f7ff ffdd 	bl	800295e <LL_GPIO_TogglePin>
		i = i + 1;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3301      	adds	r3, #1
 80029a8:	607b      	str	r3, [r7, #4]
	while (i <= 500) {
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029b0:	ddf4      	ble.n	800299c <SPIdelay+0xc>
	}
}
 80029b2:	bf00      	nop
 80029b4:	bf00      	nop
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40020000 	.word	0x40020000

080029c0 <openIMU>:

void openIMU(float *theta_x, float *acc, float *gyro, float *theta_y) {
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b09a      	sub	sp, #104	; 0x68
 80029c4:	af02      	add	r7, sp, #8
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
 80029cc:	603b      	str	r3, [r7, #0]
	uint8_t NUL[2] = { 0x00, 0x00 };
 80029ce:	2300      	movs	r3, #0
 80029d0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint8_t Reno[2]; //Receive nothing
	uint8_t theta_address[2] = { 0x00, 0x3D };						//AHRS data
 80029d4:	f44f 5374 	mov.w	r3, #15616	; 0x3d00
 80029d8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	uint8_t Stat_theta[2];
	uint8_t tmp[2];							//SPI receive data higher than 8 bit
	uint8_t Temperature_theta[2];
	LL_GPIO_ResetOutputPin(GPIOA, SPI_CSG_Pin);				//start spi talking
 80029dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029e0:	48ce      	ldr	r0, [pc, #824]	; (8002d1c <openIMU+0x35c>)
 80029e2:	f7ff ffad 	bl	8002940 <LL_GPIO_ResetOutputPin>

	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &theta_address, (uint8_t*) &Reno,1U, HAL_MAX_DELAY);
 80029e6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80029ea:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80029ee:	f04f 33ff 	mov.w	r3, #4294967295
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	2301      	movs	r3, #1
 80029f6:	48ca      	ldr	r0, [pc, #808]	; (8002d20 <openIMU+0x360>)
 80029f8:	f008 fbb3 	bl	800b162 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &Stat_theta, 1U,HAL_MAX_DELAY);		//receive data
 80029fc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002a00:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002a04:	f04f 33ff 	mov.w	r3, #4294967295
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	48c4      	ldr	r0, [pc, #784]	; (8002d20 <openIMU+0x360>)
 8002a0e:	f008 fba8 	bl	800b162 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 8002a12:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002a16:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	2301      	movs	r3, #1
 8002a22:	48bf      	ldr	r0, [pc, #764]	; (8002d20 <openIMU+0x360>)
 8002a24:	f008 fb9d 	bl	800b162 <HAL_SPI_TransmitReceive>
	int16_t Rxtx = tmp[1] << 8 | tmp[0]; //rho
 8002a28:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002a2c:	021b      	lsls	r3, r3, #8
 8002a2e:	b21a      	sxth	r2, r3
 8002a30:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002a34:	b21b      	sxth	r3, r3
 8002a36:	4313      	orrs	r3, r2
 8002a38:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 8002a3c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002a40:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002a44:	f04f 33ff 	mov.w	r3, #4294967295
 8002a48:	9300      	str	r3, [sp, #0]
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	48b4      	ldr	r0, [pc, #720]	; (8002d20 <openIMU+0x360>)
 8002a4e:	f008 fb88 	bl	800b162 <HAL_SPI_TransmitReceive>
	int16_t Rxty = tmp[1] << 8 | tmp[0]; //pitch
 8002a52:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	b21a      	sxth	r2, r3
 8002a5a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002a5e:	b21b      	sxth	r3, r3
 8002a60:	4313      	orrs	r3, r2
 8002a62:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 8002a66:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002a6a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	2301      	movs	r3, #1
 8002a76:	48aa      	ldr	r0, [pc, #680]	; (8002d20 <openIMU+0x360>)
 8002a78:	f008 fb73 	bl	800b162 <HAL_SPI_TransmitReceive>
//	int16_t Rxtz = tmp[1] << 8 | tmp[0]; //yo
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL,(uint8_t*) &Temperature_theta, 1U, HAL_MAX_DELAY);
 8002a7c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002a80:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002a84:	f04f 33ff 	mov.w	r3, #4294967295
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	48a4      	ldr	r0, [pc, #656]	; (8002d20 <openIMU+0x360>)
 8002a8e:	f008 fb68 	bl	800b162 <HAL_SPI_TransmitReceive>
//	SPIdelay();
	LL_GPIO_SetOutputPin(GPIOA, SPI_CSG_Pin);				//end spi talking
 8002a92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a96:	48a1      	ldr	r0, [pc, #644]	; (8002d1c <openIMU+0x35c>)
 8002a98:	f7ff ff44 	bl	8002924 <LL_GPIO_SetOutputPin>
	*theta_x = Rxtx * Tpy + Tdy;
 8002a9c:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8002aa0:	ee07 3a90 	vmov	s15, r3
 8002aa4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aa8:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8002d24 <openIMU+0x364>
 8002aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ab0:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8002d28 <openIMU+0x368>
 8002ab4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	edc3 7a00 	vstr	s15, [r3]
	*theta_y = -(Rxty * Tpy + Tdy);
 8002abe:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8002ac2:	ee07 3a90 	vmov	s15, r3
 8002ac6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aca:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8002d24 <openIMU+0x364>
 8002ace:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ad2:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8002d28 <openIMU+0x368>
 8002ad6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ada:	eef1 7a67 	vneg.f32	s15, s15
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	edc3 7a00 	vstr	s15, [r3]
//	*theta_z = Rxtz * Tpy + Tdy;

	SPIdelay();
 8002ae4:	f7ff ff54 	bl	8002990 <SPIdelay>
	uint8_t imu_address[2] = {0x00,0x3E};										//AHRS data
 8002ae8:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
 8002aec:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint8_t Rxax[2];
	uint8_t Rxay[2];
	uint8_t Rxaz[2];
	uint8_t Temperature[2];

	LL_GPIO_ResetOutputPin(GPIOA, SPI_CSG_Pin);				//start spi talking
 8002aee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002af2:	488a      	ldr	r0, [pc, #552]	; (8002d1c <openIMU+0x35c>)
 8002af4:	f7ff ff24 	bl	8002940 <LL_GPIO_ResetOutputPin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&imu_address, (uint8_t*)&Reno, 1U, HAL_MAX_DELAY);
 8002af8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002afc:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8002b00:	f04f 33ff 	mov.w	r3, #4294967295
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2301      	movs	r3, #1
 8002b08:	4885      	ldr	r0, [pc, #532]	; (8002d20 <openIMU+0x360>)
 8002b0a:	f008 fb2a 	bl	800b162 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Stat, 1U, HAL_MAX_DELAY);	//receive data
 8002b0e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002b12:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002b16:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	4880      	ldr	r0, [pc, #512]	; (8002d20 <openIMU+0x360>)
 8002b20:	f008 fb1f 	bl	800b162 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgx, 1U, HAL_MAX_DELAY);
 8002b24:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002b28:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2301      	movs	r3, #1
 8002b34:	487a      	ldr	r0, [pc, #488]	; (8002d20 <openIMU+0x360>)
 8002b36:	f008 fb14 	bl	800b162 <HAL_SPI_TransmitReceive>
	int16_t Rxgx_dot = Rxgx[1] << 8 | Rxgx[0];
 8002b3a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002b3e:	021b      	lsls	r3, r3, #8
 8002b40:	b21a      	sxth	r2, r3
 8002b42:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002b46:	b21b      	sxth	r3, r3
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgy, 1U, HAL_MAX_DELAY);
 8002b4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b52:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002b56:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	4870      	ldr	r0, [pc, #448]	; (8002d20 <openIMU+0x360>)
 8002b60:	f008 faff 	bl	800b162 <HAL_SPI_TransmitReceive>
	int16_t Rxgy_dot = Rxgy[1] << 8 | Rxgy[0];
 8002b64:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002b68:	021b      	lsls	r3, r3, #8
 8002b6a:	b21a      	sxth	r2, r3
 8002b6c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002b70:	b21b      	sxth	r3, r3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgz, 1U, HAL_MAX_DELAY);
 8002b78:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002b7c:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002b80:	f04f 33ff 	mov.w	r3, #4294967295
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	2301      	movs	r3, #1
 8002b88:	4865      	ldr	r0, [pc, #404]	; (8002d20 <openIMU+0x360>)
 8002b8a:	f008 faea 	bl	800b162 <HAL_SPI_TransmitReceive>
	int16_t Rxgz_dot = Rxgz[1] << 8 | Rxgz[0];
 8002b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002b92:	021b      	lsls	r3, r3, #8
 8002b94:	b21a      	sxth	r2, r3
 8002b96:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002b9a:	b21b      	sxth	r3, r3
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxax, 1U, HAL_MAX_DELAY);
 8002ba2:	f107 0220 	add.w	r2, r7, #32
 8002ba6:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002baa:	f04f 33ff 	mov.w	r3, #4294967295
 8002bae:	9300      	str	r3, [sp, #0]
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	485b      	ldr	r0, [pc, #364]	; (8002d20 <openIMU+0x360>)
 8002bb4:	f008 fad5 	bl	800b162 <HAL_SPI_TransmitReceive>
	int16_t Rxax_dot = Rxax[1] << 8 | Rxax[0];
 8002bb8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002bbc:	021b      	lsls	r3, r3, #8
 8002bbe:	b21a      	sxth	r2, r3
 8002bc0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bc4:	b21b      	sxth	r3, r3
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxay, 1U, HAL_MAX_DELAY);
 8002bcc:	f107 021c 	add.w	r2, r7, #28
 8002bd0:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	2301      	movs	r3, #1
 8002bdc:	4850      	ldr	r0, [pc, #320]	; (8002d20 <openIMU+0x360>)
 8002bde:	f008 fac0 	bl	800b162 <HAL_SPI_TransmitReceive>
	int16_t Rxay_dot = Rxay[1] << 8 | Rxay[0];
 8002be2:	7f7b      	ldrb	r3, [r7, #29]
 8002be4:	021b      	lsls	r3, r3, #8
 8002be6:	b21a      	sxth	r2, r3
 8002be8:	7f3b      	ldrb	r3, [r7, #28]
 8002bea:	b21b      	sxth	r3, r3
 8002bec:	4313      	orrs	r3, r2
 8002bee:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxaz, 1U, HAL_MAX_DELAY);
 8002bf2:	f107 0218 	add.w	r2, r7, #24
 8002bf6:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	2301      	movs	r3, #1
 8002c02:	4847      	ldr	r0, [pc, #284]	; (8002d20 <openIMU+0x360>)
 8002c04:	f008 faad 	bl	800b162 <HAL_SPI_TransmitReceive>
	int16_t Rxaz_dot = Rxaz[1] << 8 | Rxaz[0];
 8002c08:	7e7b      	ldrb	r3, [r7, #25]
 8002c0a:	021b      	lsls	r3, r3, #8
 8002c0c:	b21a      	sxth	r2, r3
 8002c0e:	7e3b      	ldrb	r3, [r7, #24]
 8002c10:	b21b      	sxth	r3, r3
 8002c12:	4313      	orrs	r3, r2
 8002c14:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Temperature, 1U,HAL_MAX_DELAY);
 8002c18:	f107 0214 	add.w	r2, r7, #20
 8002c1c:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002c20:	f04f 33ff 	mov.w	r3, #4294967295
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	2301      	movs	r3, #1
 8002c28:	483d      	ldr	r0, [pc, #244]	; (8002d20 <openIMU+0x360>)
 8002c2a:	f008 fa9a 	bl	800b162 <HAL_SPI_TransmitReceive>
	LL_GPIO_SetOutputPin(GPIOA, SPI_CSG_Pin);				//end spi talking
 8002c2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c32:	483a      	ldr	r0, [pc, #232]	; (8002d1c <openIMU+0x35c>)
 8002c34:	f7ff fe76 	bl	8002924 <LL_GPIO_SetOutputPin>

	gyro[0] = Rxgx_dot*Gpy1+Gdx;
 8002c38:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8002c3c:	ee07 3a90 	vmov	s15, r3
 8002c40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c44:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002d2c <openIMU+0x36c>
 8002c48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c4c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002d28 <openIMU+0x368>
 8002c50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	edc3 7a00 	vstr	s15, [r3]
	gyro[1] = -(Rxgy_dot*Gpy1+Gdy);
 8002c5a:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 8002c5e:	ee07 3a90 	vmov	s15, r3
 8002c62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c66:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002d2c <openIMU+0x36c>
 8002c6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c6e:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8002d28 <openIMU+0x368>
 8002c72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	eef1 7a67 	vneg.f32	s15, s15
 8002c7e:	edc3 7a00 	vstr	s15, [r3]
	gyro[2] = -(Rxgz_dot*Gpy1+Gdz);
 8002c82:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 8002c86:	ee07 3a90 	vmov	s15, r3
 8002c8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c8e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002d2c <openIMU+0x36c>
 8002c92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c96:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002d30 <openIMU+0x370>
 8002c9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	eef1 7a67 	vneg.f32	s15, s15
 8002ca6:	edc3 7a00 	vstr	s15, [r3]

	acc[0] = Rxax_dot*Gac*GRAVITY;
 8002caa:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8002cae:	ee07 3a90 	vmov	s15, r3
 8002cb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cb6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002d34 <openIMU+0x374>
 8002cba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cbe:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002d38 <openIMU+0x378>
 8002cc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	edc3 7a00 	vstr	s15, [r3]
	acc[1] = Rxay_dot*Gac*GRAVITY;
 8002ccc:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8002cd0:	ee07 3a90 	vmov	s15, r3
 8002cd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cd8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002d34 <openIMU+0x374>
 8002cdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002d38 <openIMU+0x378>
 8002ce8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cec:	edc3 7a00 	vstr	s15, [r3]
	acc[2] = Rxaz_dot*Gac*GRAVITY;
 8002cf0:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 8002cf4:	ee07 3a90 	vmov	s15, r3
 8002cf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cfc:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8002d34 <openIMU+0x374>
 8002d00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	3308      	adds	r3, #8
 8002d08:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002d38 <openIMU+0x378>
 8002d0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d10:	edc3 7a00 	vstr	s15, [r3]
//	int bb = gyro[1]*1000 * (180/PI);
//	int cc = (gyro[2]/cosf(*theta_x))*1000 * (180/PI);
//	printf("%d,%d,%d\r\n",aa,bb,cc);
	printf("%d\r\n",cc);
#endif
}
 8002d14:	bf00      	nop
 8002d16:	3760      	adds	r7, #96	; 0x60
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40020000 	.word	0x40020000
 8002d20:	20001200 	.word	0x20001200
 8002d24:	394b59b0 	.word	0x394b59b0
 8002d28:	00000000 	.word	0x00000000
 8002d2c:	3936f9fd 	.word	0x3936f9fd
 8002d30:	3a095d0b 	.word	0x3a095d0b
 8002d34:	3983126f 	.word	0x3983126f
 8002d38:	411ce80a 	.word	0x411ce80a

08002d3c <LowpassFilter>:
//	printf("%.3f,%.3f\r\n", tracking_cmd, *delta_output);
//	printf("= %4.3f %4.3f %4.3f\r\n",*delta_output, *remote ,delta_control);
//	printf("%.3f\r\n", delta_control);
}

float LowpassFilter(float input, float output_old, float frequency, float dt) {
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	ed87 0a03 	vstr	s0, [r7, #12]
 8002d46:	edc7 0a02 	vstr	s1, [r7, #8]
 8002d4a:	ed87 1a01 	vstr	s2, [r7, #4]
 8002d4e:	edc7 1a00 	vstr	s3, [r7]
	float output = 0;
 8002d52:	f04f 0300 	mov.w	r3, #0
 8002d56:	617b      	str	r3, [r7, #20]
	output = (output_old + frequency * dt * input) / (1 + frequency * dt);
 8002d58:	ed97 7a01 	vldr	s14, [r7, #4]
 8002d5c:	edd7 7a00 	vldr	s15, [r7]
 8002d60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d64:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d70:	ee77 6a27 	vadd.f32	s13, s14, s15
 8002d74:	ed97 7a01 	vldr	s14, [r7, #4]
 8002d78:	edd7 7a00 	vldr	s15, [r7]
 8002d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002d84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d8c:	edc7 7a05 	vstr	s15, [r7, #20]
	return output;
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	ee07 3a90 	vmov	s15, r3
}
 8002d96:	eeb0 0a67 	vmov.f32	s0, s15
 8002d9a:	371c      	adds	r7, #28
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002da8:	4b17      	ldr	r3, [pc, #92]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002daa:	4a18      	ldr	r2, [pc, #96]	; (8002e0c <MX_CAN1_Init+0x68>)
 8002dac:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8002dae:	4b16      	ldr	r3, [pc, #88]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002db0:	2205      	movs	r2, #5
 8002db2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002db4:	4b14      	ldr	r3, [pc, #80]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002dba:	4b13      	ldr	r3, [pc, #76]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002dc0:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002dc2:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8002dc6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002dc8:	4b0f      	ldr	r3, [pc, #60]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002dca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002dce:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002dd0:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8002dd6:	4b0c      	ldr	r3, [pc, #48]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002dd8:	2201      	movs	r2, #1
 8002dda:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002ddc:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8002de2:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002de8:	4b07      	ldr	r3, [pc, #28]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002dee:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002df4:	4804      	ldr	r0, [pc, #16]	; (8002e08 <MX_CAN1_Init+0x64>)
 8002df6:	f006 fb93 	bl	8009520 <HAL_CAN_Init>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002e00:	f002 f8de 	bl	8004fc0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002e04:	bf00      	nop
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	200001e4 	.word	0x200001e4
 8002e0c:	40006400 	.word	0x40006400

08002e10 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08a      	sub	sp, #40	; 0x28
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a21      	ldr	r2, [pc, #132]	; (8002eb4 <HAL_CAN_MspInit+0xa4>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d13c      	bne.n	8002eac <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	613b      	str	r3, [r7, #16]
 8002e36:	4b20      	ldr	r3, [pc, #128]	; (8002eb8 <HAL_CAN_MspInit+0xa8>)
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	4a1f      	ldr	r2, [pc, #124]	; (8002eb8 <HAL_CAN_MspInit+0xa8>)
 8002e3c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e40:	6413      	str	r3, [r2, #64]	; 0x40
 8002e42:	4b1d      	ldr	r3, [pc, #116]	; (8002eb8 <HAL_CAN_MspInit+0xa8>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e4e:	2300      	movs	r3, #0
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_CAN_MspInit+0xa8>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	4a18      	ldr	r2, [pc, #96]	; (8002eb8 <HAL_CAN_MspInit+0xa8>)
 8002e58:	f043 0302 	orr.w	r3, r3, #2
 8002e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e5e:	4b16      	ldr	r3, [pc, #88]	; (8002eb8 <HAL_CAN_MspInit+0xa8>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e6a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e70:	2302      	movs	r3, #2
 8002e72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002e7c:	2309      	movs	r3, #9
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	4619      	mov	r1, r3
 8002e86:	480d      	ldr	r0, [pc, #52]	; (8002ebc <HAL_CAN_MspInit+0xac>)
 8002e88:	f007 ff00 	bl	800ac8c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2100      	movs	r1, #0
 8002e90:	2014      	movs	r0, #20
 8002e92:	f007 fac2 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002e96:	2014      	movs	r0, #20
 8002e98:	f007 fadb 	bl	800a452 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);	//2020_0429 by POOPOO
 8002ea0:	f107 0314 	add.w	r3, r7, #20
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4805      	ldr	r0, [pc, #20]	; (8002ebc <HAL_CAN_MspInit+0xac>)
 8002ea8:	f007 fef0 	bl	800ac8c <HAL_GPIO_Init>
  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002eac:	bf00      	nop
 8002eae:	3728      	adds	r7, #40	; 0x28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40006400 	.word	0x40006400
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40020400 	.word	0x40020400

08002ec0 <CAN_Filter_Init>:
  /* USER CODE END CAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(void){
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08a      	sub	sp, #40	; 0x28
 8002ec4:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef CAN_FilterStruct;

	//StdID List x4
	CAN_FilterStruct.FilterIdHigh = CAN_CURRENT_W_ID << 5;
 8002ec6:	23a0      	movs	r3, #160	; 0xa0
 8002ec8:	603b      	str	r3, [r7, #0]
	CAN_FilterStruct.FilterIdLow  = CAN_CURRENT_W_ID << 5;
 8002eca:	23a0      	movs	r3, #160	; 0xa0
 8002ecc:	607b      	str	r3, [r7, #4]
	CAN_FilterStruct.FilterMaskIdHigh = 0;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60bb      	str	r3, [r7, #8]
	CAN_FilterStruct.FilterIdLow = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	607b      	str	r3, [r7, #4]
	CAN_FilterStruct.FilterActivation = ENABLE;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	623b      	str	r3, [r7, #32]
	CAN_FilterStruct.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002eda:	2300      	movs	r3, #0
 8002edc:	613b      	str	r3, [r7, #16]
	CAN_FilterStruct.FilterBank = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	617b      	str	r3, [r7, #20]
	CAN_FilterStruct.FilterMode = CAN_FILTERMODE_IDLIST;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	61bb      	str	r3, [r7, #24]
	CAN_FilterStruct.FilterScale =  CAN_FILTERSCALE_16BIT;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
	CAN_FilterStruct.SlaveStartFilterBank = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_CAN_ConfigFilter(&hcan1, &CAN_FilterStruct) != HAL_OK) {
 8002eee:	463b      	mov	r3, r7
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4806      	ldr	r0, [pc, #24]	; (8002f0c <CAN_Filter_Init+0x4c>)
 8002ef4:	f006 fc10 	bl	8009718 <HAL_CAN_ConfigFilter>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <CAN_Filter_Init+0x42>
		Error_Handler();
 8002efe:	f002 f85f 	bl	8004fc0 <Error_Handler>
	}
}
 8002f02:	bf00      	nop
 8002f04:	3728      	adds	r7, #40	; 0x28
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	200001e4 	.word	0x200001e4

08002f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f14:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <__NVIC_GetPriorityGrouping+0x18>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	0a1b      	lsrs	r3, r3, #8
 8002f1a:	f003 0307 	and.w	r3, r3, #7
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	db0b      	blt.n	8002f56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
 8002f40:	f003 021f 	and.w	r2, r3, #31
 8002f44:	4907      	ldr	r1, [pc, #28]	; (8002f64 <__NVIC_EnableIRQ+0x38>)
 8002f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4a:	095b      	lsrs	r3, r3, #5
 8002f4c:	2001      	movs	r0, #1
 8002f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	e000e100 	.word	0xe000e100

08002f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	6039      	str	r1, [r7, #0]
 8002f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	db0a      	blt.n	8002f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	b2da      	uxtb	r2, r3
 8002f80:	490c      	ldr	r1, [pc, #48]	; (8002fb4 <__NVIC_SetPriority+0x4c>)
 8002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f86:	0112      	lsls	r2, r2, #4
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f90:	e00a      	b.n	8002fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	4908      	ldr	r1, [pc, #32]	; (8002fb8 <__NVIC_SetPriority+0x50>)
 8002f98:	79fb      	ldrb	r3, [r7, #7]
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	3b04      	subs	r3, #4
 8002fa0:	0112      	lsls	r2, r2, #4
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	761a      	strb	r2, [r3, #24]
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	e000e100 	.word	0xe000e100
 8002fb8:	e000ed00 	.word	0xe000ed00

08002fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b089      	sub	sp, #36	; 0x24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	f1c3 0307 	rsb	r3, r3, #7
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	bf28      	it	cs
 8002fda:	2304      	movcs	r3, #4
 8002fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	3304      	adds	r3, #4
 8002fe2:	2b06      	cmp	r3, #6
 8002fe4:	d902      	bls.n	8002fec <NVIC_EncodePriority+0x30>
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3b03      	subs	r3, #3
 8002fea:	e000      	b.n	8002fee <NVIC_EncodePriority+0x32>
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	43da      	mvns	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	401a      	ands	r2, r3
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003004:	f04f 31ff 	mov.w	r1, #4294967295
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	43d9      	mvns	r1, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003014:	4313      	orrs	r3, r2
         );
}
 8003016:	4618      	mov	r0, r3
 8003018:	3724      	adds	r7, #36	; 0x24
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
	...

08003024 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800302c:	4b08      	ldr	r3, [pc, #32]	; (8003050 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800302e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003030:	4907      	ldr	r1, [pc, #28]	; (8003050 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4313      	orrs	r3, r2
 8003036:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003038:	4b05      	ldr	r3, [pc, #20]	; (8003050 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800303a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4013      	ands	r3, r2
 8003040:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003042:	68fb      	ldr	r3, [r7, #12]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	40023800 	.word	0x40023800

08003054 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8003058:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800305c:	f7ff ffe2 	bl	8003024 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003060:	f7ff ff56 	bl	8002f10 <__NVIC_GetPriorityGrouping>
 8003064:	4603      	mov	r3, r0
 8003066:	2200      	movs	r2, #0
 8003068:	2100      	movs	r1, #0
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff ffa6 	bl	8002fbc <NVIC_EncodePriority>
 8003070:	4603      	mov	r3, r0
 8003072:	4619      	mov	r1, r3
 8003074:	200c      	movs	r0, #12
 8003076:	f7ff ff77 	bl	8002f68 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800307a:	200c      	movs	r0, #12
 800307c:	f7ff ff56 	bl	8002f2c <__NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003080:	f7ff ff46 	bl	8002f10 <__NVIC_GetPriorityGrouping>
 8003084:	4603      	mov	r3, r0
 8003086:	2200      	movs	r2, #0
 8003088:	2100      	movs	r1, #0
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff ff96 	bl	8002fbc <NVIC_EncodePriority>
 8003090:	4603      	mov	r3, r0
 8003092:	4619      	mov	r1, r3
 8003094:	200e      	movs	r0, #14
 8003096:	f7ff ff67 	bl	8002f68 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800309a:	200e      	movs	r0, #14
 800309c:	f7ff ff46 	bl	8002f2c <__NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80030a0:	2200      	movs	r2, #0
 80030a2:	2100      	movs	r1, #0
 80030a4:	2010      	movs	r0, #16
 80030a6:	f007 f9b8 	bl	800a41a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80030aa:	2010      	movs	r0, #16
 80030ac:	f007 f9d1 	bl	800a452 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80030b0:	2200      	movs	r2, #0
 80030b2:	2100      	movs	r1, #0
 80030b4:	2011      	movs	r0, #17
 80030b6:	f007 f9b0 	bl	800a41a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80030ba:	2011      	movs	r0, #17
 80030bc:	f007 f9c9 	bl	800a452 <HAL_NVIC_EnableIRQ>

}
 80030c0:	bf00      	nop
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <LL_GPIO_SetOutputPin>:
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	683a      	ldr	r2, [r7, #0]
 80030d2:	619a      	str	r2, [r3, #24]
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <LL_GPIO_ResetOutputPin>:
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	041a      	lsls	r2, r3, #16
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	619a      	str	r2, [r3, #24]
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr

080030fe <dxl_hal_open>:
// Dynamixel SDK platform dependent source
#include "dxl_hal.h"

int dxl_hal_open( int devIndex, int baudrate )
{
 80030fe:	b480      	push	{r7}
 8003100:	b083      	sub	sp, #12
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
 8003106:	6039      	str	r1, [r7, #0]
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

	//USART1_Configuration(baudrate);
	return 1;
 8003108:	2301      	movs	r3, #1
}
 800310a:	4618      	mov	r0, r3
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <dxl_hal_clear>:
	/* Disable the USART1 */
	//DisableUSART1();
}

void dxl_hal_clear(void)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	af00      	add	r7, sp, #0
	// Clear communication buffer

	ClearBuffer256();
 800311a:	f7ff fa59 	bl	80025d0 <ClearBuffer256>
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <dxl_hal_tx>:

int dxl_hal_tx( unsigned char *pPacket, int numPacket )
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.


	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_4); // LL_GPIO_PIN_4 is Mx_dir
 800312e:	2110      	movs	r1, #16
 8003130:	480e      	ldr	r0, [pc, #56]	; (800316c <dxl_hal_tx+0x48>)
 8003132:	f7ff ffc7 	bl	80030c4 <LL_GPIO_SetOutputPin>
//	LL_USART_DisableIT_RXNE(UART4); 	//2019/12/4 POOPOO
	unsigned char i;
	for(i=0 ; i<numPacket; i++  )
 8003136:	2300      	movs	r3, #0
 8003138:	73fb      	strb	r3, [r7, #15]
 800313a:	e009      	b.n	8003150 <dxl_hal_tx+0x2c>
		TxDByte_DXL(pPacket[i]);
 800313c:	7bfb      	ldrb	r3, [r7, #15]
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	4413      	add	r3, r2
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff fa6b 	bl	8002620 <TxDByte_DXL>
	for(i=0 ; i<numPacket; i++  )
 800314a:	7bfb      	ldrb	r3, [r7, #15]
 800314c:	3301      	adds	r3, #1
 800314e:	73fb      	strb	r3, [r7, #15]
 8003150:	7bfb      	ldrb	r3, [r7, #15]
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	429a      	cmp	r2, r3
 8003156:	dcf1      	bgt.n	800313c <dxl_hal_tx+0x18>

//	LL_USART_EnableIT_RXNE(UART4);		//2019/12/4 POOPOO
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4); // LL_GPIO_PIN_4 is Mx_dir
 8003158:	2110      	movs	r1, #16
 800315a:	4804      	ldr	r0, [pc, #16]	; (800316c <dxl_hal_tx+0x48>)
 800315c:	f7ff ffc0 	bl	80030e0 <LL_GPIO_ResetOutputPin>
	return numPacket;
 8003160:	683b      	ldr	r3, [r7, #0]
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40020000 	.word	0x40020000

08003170 <dxl_hal_rx>:

int dxl_hal_rx( unsigned char *pPacket, int numPacket )
{
 8003170:	b590      	push	{r4, r7, lr}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data received. -1 is error.

	unsigned char i;
	for( i=0 ; i<numPacket ; i++ )
 800317a:	2300      	movs	r3, #0
 800317c:	73fb      	strb	r3, [r7, #15]
 800317e:	e011      	b.n	80031a4 <dxl_hal_rx+0x34>
	{
		if (CheckNewArrive()){
 8003180:	f7ff fa38 	bl	80025f4 <CheckNewArrive>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d007      	beq.n	800319a <dxl_hal_rx+0x2a>
			pPacket[i] =  RxDByte_DXL();
 800318a:	7bfb      	ldrb	r3, [r7, #15]
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	18d4      	adds	r4, r2, r3
 8003190:	f7ff fa62 	bl	8002658 <RxDByte_DXL>
 8003194:	4603      	mov	r3, r0
 8003196:	7023      	strb	r3, [r4, #0]
 8003198:	e001      	b.n	800319e <dxl_hal_rx+0x2e>
		}
		else
			return i;
 800319a:	7bfb      	ldrb	r3, [r7, #15]
 800319c:	e007      	b.n	80031ae <dxl_hal_rx+0x3e>
	for( i=0 ; i<numPacket ; i++ )
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	3301      	adds	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
 80031a4:	7bfb      	ldrb	r3, [r7, #15]
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	dce9      	bgt.n	8003180 <dxl_hal_rx+0x10>
	}
	return numPacket;
 80031ac:	683b      	ldr	r3, [r7, #0]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3714      	adds	r7, #20
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd90      	pop	{r4, r7, pc}

080031b6 <dxl_hal_set_timeout>:

void dxl_hal_set_timeout( int NumRcvByte )
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b082      	sub	sp, #8
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
	// Start stop watch
	// NumRcvByte: number of recieving data(to calculate maximum waiting time)

	//exceed range of int...
	StartDiscount(NumRcvByte*100);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2264      	movs	r2, #100	; 0x64
 80031c2:	fb02 f303 	mul.w	r3, r2, r3
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff fb26 	bl	8002818 <StartDiscount>
}
 80031cc:	bf00      	nop
 80031ce:	3708      	adds	r7, #8
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <dxl_hal_timeout>:

int dxl_hal_timeout(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	return CheckTimeOut();
 80031d8:	f7ff fb2e 	bl	8002838 <CheckTimeOut>
 80031dc:	4603      	mov	r3, r0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	bd80      	pop	{r7, pc}
	...

080031e4 <dxl_initialize>:
int gbCommStatus = COMM_RXSUCCESS;
int giBusUsing = 0;


int dxl_initialize( int devIndex, int baudnum )
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
	int baudrate;
	baudrate = 2000000 / (baudnum + 1);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	3301      	adds	r3, #1
 80031f2:	4a0c      	ldr	r2, [pc, #48]	; (8003224 <dxl_initialize+0x40>)
 80031f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80031f8:	60fb      	str	r3, [r7, #12]

	if( dxl_hal_open(devIndex, baudrate) == 0 )
 80031fa:	68f9      	ldr	r1, [r7, #12]
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f7ff ff7e 	bl	80030fe <dxl_hal_open>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <dxl_initialize+0x28>
		return 0;
 8003208:	2300      	movs	r3, #0
 800320a:	e006      	b.n	800321a <dxl_initialize+0x36>

	gbCommStatus = COMM_RXSUCCESS;
 800320c:	4b06      	ldr	r3, [pc, #24]	; (8003228 <dxl_initialize+0x44>)
 800320e:	2201      	movs	r2, #1
 8003210:	601a      	str	r2, [r3, #0]
	giBusUsing = 0;
 8003212:	4b06      	ldr	r3, [pc, #24]	; (800322c <dxl_initialize+0x48>)
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]



	return 1;
 8003218:	2301      	movs	r3, #1
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	001e8480 	.word	0x001e8480
 8003228:	20000010 	.word	0x20000010
 800322c:	200002f4 	.word	0x200002f4

08003230 <dxl_tx_packet>:
{
	dxl_hal_close();
}

void dxl_tx_packet()
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
	unsigned char i;
	unsigned char TxNumByte, RealTxNumByte;
	unsigned char checksum = 0;
 8003236:	2300      	movs	r3, #0
 8003238:	71bb      	strb	r3, [r7, #6]

	if( giBusUsing == 1 )
 800323a:	4b46      	ldr	r3, [pc, #280]	; (8003354 <dxl_tx_packet+0x124>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b01      	cmp	r3, #1
 8003240:	f000 8083 	beq.w	800334a <dxl_tx_packet+0x11a>
		return;



	giBusUsing = 1;
 8003244:	4b43      	ldr	r3, [pc, #268]	; (8003354 <dxl_tx_packet+0x124>)
 8003246:	2201      	movs	r2, #1
 8003248:	601a      	str	r2, [r3, #0]

	if( gbInstructionPacket[LENGTH] > (MAXNUM_TXPARAM+2) )
 800324a:	4b43      	ldr	r3, [pc, #268]	; (8003358 <dxl_tx_packet+0x128>)
 800324c:	78db      	ldrb	r3, [r3, #3]
 800324e:	2b98      	cmp	r3, #152	; 0x98
 8003250:	d906      	bls.n	8003260 <dxl_tx_packet+0x30>
	{
		gbCommStatus = COMM_TXERROR;
 8003252:	4b42      	ldr	r3, [pc, #264]	; (800335c <dxl_tx_packet+0x12c>)
 8003254:	2204      	movs	r2, #4
 8003256:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003258:	4b3e      	ldr	r3, [pc, #248]	; (8003354 <dxl_tx_packet+0x124>)
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
		return;
 800325e:	e075      	b.n	800334c <dxl_tx_packet+0x11c>
	}

	if( gbInstructionPacket[INSTRUCTION] != INST_PING
 8003260:	4b3d      	ldr	r3, [pc, #244]	; (8003358 <dxl_tx_packet+0x128>)
 8003262:	791b      	ldrb	r3, [r3, #4]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d01e      	beq.n	80032a6 <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_READ
 8003268:	4b3b      	ldr	r3, [pc, #236]	; (8003358 <dxl_tx_packet+0x128>)
 800326a:	791b      	ldrb	r3, [r3, #4]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d01a      	beq.n	80032a6 <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_WRITE
 8003270:	4b39      	ldr	r3, [pc, #228]	; (8003358 <dxl_tx_packet+0x128>)
 8003272:	791b      	ldrb	r3, [r3, #4]
 8003274:	2b03      	cmp	r3, #3
 8003276:	d016      	beq.n	80032a6 <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_REG_WRITE
 8003278:	4b37      	ldr	r3, [pc, #220]	; (8003358 <dxl_tx_packet+0x128>)
 800327a:	791b      	ldrb	r3, [r3, #4]
 800327c:	2b04      	cmp	r3, #4
 800327e:	d012      	beq.n	80032a6 <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_ACTION
 8003280:	4b35      	ldr	r3, [pc, #212]	; (8003358 <dxl_tx_packet+0x128>)
 8003282:	791b      	ldrb	r3, [r3, #4]
 8003284:	2b05      	cmp	r3, #5
 8003286:	d00e      	beq.n	80032a6 <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_RESET
 8003288:	4b33      	ldr	r3, [pc, #204]	; (8003358 <dxl_tx_packet+0x128>)
 800328a:	791b      	ldrb	r3, [r3, #4]
 800328c:	2b06      	cmp	r3, #6
 800328e:	d00a      	beq.n	80032a6 <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_SYNC_WRITE )
 8003290:	4b31      	ldr	r3, [pc, #196]	; (8003358 <dxl_tx_packet+0x128>)
 8003292:	791b      	ldrb	r3, [r3, #4]
 8003294:	2b83      	cmp	r3, #131	; 0x83
 8003296:	d006      	beq.n	80032a6 <dxl_tx_packet+0x76>
	{
		gbCommStatus = COMM_TXERROR;
 8003298:	4b30      	ldr	r3, [pc, #192]	; (800335c <dxl_tx_packet+0x12c>)
 800329a:	2204      	movs	r2, #4
 800329c:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 800329e:	4b2d      	ldr	r3, [pc, #180]	; (8003354 <dxl_tx_packet+0x124>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
		return;
 80032a4:	e052      	b.n	800334c <dxl_tx_packet+0x11c>
	}

	gbInstructionPacket[0] = 0xff;
 80032a6:	4b2c      	ldr	r3, [pc, #176]	; (8003358 <dxl_tx_packet+0x128>)
 80032a8:	22ff      	movs	r2, #255	; 0xff
 80032aa:	701a      	strb	r2, [r3, #0]
	gbInstructionPacket[1] = 0xff;
 80032ac:	4b2a      	ldr	r3, [pc, #168]	; (8003358 <dxl_tx_packet+0x128>)
 80032ae:	22ff      	movs	r2, #255	; 0xff
 80032b0:	705a      	strb	r2, [r3, #1]
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
 80032b2:	2300      	movs	r3, #0
 80032b4:	71fb      	strb	r3, [r7, #7]
 80032b6:	e009      	b.n	80032cc <dxl_tx_packet+0x9c>
		checksum += gbInstructionPacket[i+2];
 80032b8:	79fb      	ldrb	r3, [r7, #7]
 80032ba:	3302      	adds	r3, #2
 80032bc:	4a26      	ldr	r2, [pc, #152]	; (8003358 <dxl_tx_packet+0x128>)
 80032be:	5cd2      	ldrb	r2, [r2, r3]
 80032c0:	79bb      	ldrb	r3, [r7, #6]
 80032c2:	4413      	add	r3, r2
 80032c4:	71bb      	strb	r3, [r7, #6]
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	3301      	adds	r3, #1
 80032ca:	71fb      	strb	r3, [r7, #7]
 80032cc:	4b22      	ldr	r3, [pc, #136]	; (8003358 <dxl_tx_packet+0x128>)
 80032ce:	78db      	ldrb	r3, [r3, #3]
 80032d0:	79fa      	ldrb	r2, [r7, #7]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d9f0      	bls.n	80032b8 <dxl_tx_packet+0x88>
	gbInstructionPacket[gbInstructionPacket[LENGTH]+3] = ~checksum;
 80032d6:	4b20      	ldr	r3, [pc, #128]	; (8003358 <dxl_tx_packet+0x128>)
 80032d8:	78db      	ldrb	r3, [r3, #3]
 80032da:	3303      	adds	r3, #3
 80032dc:	79ba      	ldrb	r2, [r7, #6]
 80032de:	43d2      	mvns	r2, r2
 80032e0:	b2d1      	uxtb	r1, r2
 80032e2:	4a1d      	ldr	r2, [pc, #116]	; (8003358 <dxl_tx_packet+0x128>)
 80032e4:	54d1      	strb	r1, [r2, r3]

	if( gbCommStatus == COMM_RXTIMEOUT || gbCommStatus == COMM_RXCORRUPT )
 80032e6:	4b1d      	ldr	r3, [pc, #116]	; (800335c <dxl_tx_packet+0x12c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b06      	cmp	r3, #6
 80032ec:	d003      	beq.n	80032f6 <dxl_tx_packet+0xc6>
 80032ee:	4b1b      	ldr	r3, [pc, #108]	; (800335c <dxl_tx_packet+0x12c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2b07      	cmp	r3, #7
 80032f4:	d101      	bne.n	80032fa <dxl_tx_packet+0xca>
	{




		dxl_hal_clear();
 80032f6:	f7ff ff0e 	bl	8003116 <dxl_hal_clear>
	}

	TxNumByte = gbInstructionPacket[LENGTH] + 4;
 80032fa:	4b17      	ldr	r3, [pc, #92]	; (8003358 <dxl_tx_packet+0x128>)
 80032fc:	78db      	ldrb	r3, [r3, #3]
 80032fe:	3304      	adds	r3, #4
 8003300:	717b      	strb	r3, [r7, #5]
//	printf("Txbyte=%d\r\n",TxNumByte);
	RealTxNumByte = dxl_hal_tx( (unsigned char*)gbInstructionPacket, TxNumByte );
 8003302:	797b      	ldrb	r3, [r7, #5]
 8003304:	4619      	mov	r1, r3
 8003306:	4814      	ldr	r0, [pc, #80]	; (8003358 <dxl_tx_packet+0x128>)
 8003308:	f7ff ff0c 	bl	8003124 <dxl_hal_tx>
 800330c:	4603      	mov	r3, r0
 800330e:	713b      	strb	r3, [r7, #4]

	if( TxNumByte != RealTxNumByte )
 8003310:	797a      	ldrb	r2, [r7, #5]
 8003312:	793b      	ldrb	r3, [r7, #4]
 8003314:	429a      	cmp	r2, r3
 8003316:	d006      	beq.n	8003326 <dxl_tx_packet+0xf6>
	{

		gbCommStatus = COMM_TXFAIL;
 8003318:	4b10      	ldr	r3, [pc, #64]	; (800335c <dxl_tx_packet+0x12c>)
 800331a:	2202      	movs	r2, #2
 800331c:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 800331e:	4b0d      	ldr	r3, [pc, #52]	; (8003354 <dxl_tx_packet+0x124>)
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
		return;
 8003324:	e012      	b.n	800334c <dxl_tx_packet+0x11c>
	}

	if( gbInstructionPacket[INSTRUCTION] == INST_READ )
 8003326:	4b0c      	ldr	r3, [pc, #48]	; (8003358 <dxl_tx_packet+0x128>)
 8003328:	791b      	ldrb	r3, [r3, #4]
 800332a:	2b02      	cmp	r3, #2
 800332c:	d106      	bne.n	800333c <dxl_tx_packet+0x10c>
		dxl_hal_set_timeout( gbInstructionPacket[PARAMETER+1] + 6 );
 800332e:	4b0a      	ldr	r3, [pc, #40]	; (8003358 <dxl_tx_packet+0x128>)
 8003330:	799b      	ldrb	r3, [r3, #6]
 8003332:	3306      	adds	r3, #6
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff ff3e 	bl	80031b6 <dxl_hal_set_timeout>
 800333a:	e002      	b.n	8003342 <dxl_tx_packet+0x112>
	else
		dxl_hal_set_timeout( 6 );
 800333c:	2006      	movs	r0, #6
 800333e:	f7ff ff3a 	bl	80031b6 <dxl_hal_set_timeout>

	gbCommStatus = COMM_TXSUCCESS;
 8003342:	4b06      	ldr	r3, [pc, #24]	; (800335c <dxl_tx_packet+0x12c>)
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	e000      	b.n	800334c <dxl_tx_packet+0x11c>
		return;
 800334a:	bf00      	nop
}
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	200002f4 	.word	0x200002f4
 8003358:	2000020c 	.word	0x2000020c
 800335c:	20000010 	.word	0x20000010

08003360 <dxl_rx_packet>:

void dxl_rx_packet()
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
	unsigned char i, j, nRead;
	unsigned char checksum = 0;
 8003366:	2300      	movs	r3, #0
 8003368:	717b      	strb	r3, [r7, #5]

	if( giBusUsing == 0 )
 800336a:	4b83      	ldr	r3, [pc, #524]	; (8003578 <dxl_rx_packet+0x218>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	f000 80fd 	beq.w	800356e <dxl_rx_packet+0x20e>
		return;

	if( gbInstructionPacket[ID] == BROADCAST_ID )
 8003374:	4b81      	ldr	r3, [pc, #516]	; (800357c <dxl_rx_packet+0x21c>)
 8003376:	789b      	ldrb	r3, [r3, #2]
 8003378:	2bfe      	cmp	r3, #254	; 0xfe
 800337a:	d106      	bne.n	800338a <dxl_rx_packet+0x2a>
	{
		gbCommStatus = COMM_RXSUCCESS;
 800337c:	4b80      	ldr	r3, [pc, #512]	; (8003580 <dxl_rx_packet+0x220>)
 800337e:	2201      	movs	r2, #1
 8003380:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003382:	4b7d      	ldr	r3, [pc, #500]	; (8003578 <dxl_rx_packet+0x218>)
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
		return;
 8003388:	e0f2      	b.n	8003570 <dxl_rx_packet+0x210>
	}

	if( gbCommStatus == COMM_TXSUCCESS )
 800338a:	4b7d      	ldr	r3, [pc, #500]	; (8003580 <dxl_rx_packet+0x220>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d105      	bne.n	800339e <dxl_rx_packet+0x3e>
	{
		gbRxGetLength = 0;
 8003392:	4b7c      	ldr	r3, [pc, #496]	; (8003584 <dxl_rx_packet+0x224>)
 8003394:	2200      	movs	r2, #0
 8003396:	701a      	strb	r2, [r3, #0]
		gbRxPacketLength = 6;
 8003398:	4b7b      	ldr	r3, [pc, #492]	; (8003588 <dxl_rx_packet+0x228>)
 800339a:	2206      	movs	r2, #6
 800339c:	701a      	strb	r2, [r3, #0]
	}

	nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
 800339e:	4b79      	ldr	r3, [pc, #484]	; (8003584 <dxl_rx_packet+0x224>)
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	4b79      	ldr	r3, [pc, #484]	; (800358c <dxl_rx_packet+0x22c>)
 80033a6:	4413      	add	r3, r2
 80033a8:	4a77      	ldr	r2, [pc, #476]	; (8003588 <dxl_rx_packet+0x228>)
 80033aa:	7812      	ldrb	r2, [r2, #0]
 80033ac:	4611      	mov	r1, r2
 80033ae:	4a75      	ldr	r2, [pc, #468]	; (8003584 <dxl_rx_packet+0x224>)
 80033b0:	7812      	ldrb	r2, [r2, #0]
 80033b2:	1a8a      	subs	r2, r1, r2
 80033b4:	4611      	mov	r1, r2
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff feda 	bl	8003170 <dxl_hal_rx>
 80033bc:	4603      	mov	r3, r0
 80033be:	713b      	strb	r3, [r7, #4]
/*
	TxDByte16(nRead);
	TxDByte_PC('\r');
	TxDByte_PC('\n');
*/
	gbRxGetLength += nRead;
 80033c0:	4b70      	ldr	r3, [pc, #448]	; (8003584 <dxl_rx_packet+0x224>)
 80033c2:	781a      	ldrb	r2, [r3, #0]
 80033c4:	793b      	ldrb	r3, [r7, #4]
 80033c6:	4413      	add	r3, r2
 80033c8:	b2da      	uxtb	r2, r3
 80033ca:	4b6e      	ldr	r3, [pc, #440]	; (8003584 <dxl_rx_packet+0x224>)
 80033cc:	701a      	strb	r2, [r3, #0]
	if( gbRxGetLength < gbRxPacketLength )
 80033ce:	4b6d      	ldr	r3, [pc, #436]	; (8003584 <dxl_rx_packet+0x224>)
 80033d0:	781a      	ldrb	r2, [r3, #0]
 80033d2:	4b6d      	ldr	r3, [pc, #436]	; (8003588 <dxl_rx_packet+0x228>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d213      	bcs.n	8003402 <dxl_rx_packet+0xa2>
	{
		if( dxl_hal_timeout() == 1 )
 80033da:	f7ff fefb 	bl	80031d4 <dxl_hal_timeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d10e      	bne.n	8003402 <dxl_rx_packet+0xa2>
		{


			if(gbRxGetLength == 0)
 80033e4:	4b67      	ldr	r3, [pc, #412]	; (8003584 <dxl_rx_packet+0x224>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d103      	bne.n	80033f4 <dxl_rx_packet+0x94>
				gbCommStatus = COMM_RXTIMEOUT;
 80033ec:	4b64      	ldr	r3, [pc, #400]	; (8003580 <dxl_rx_packet+0x220>)
 80033ee:	2206      	movs	r2, #6
 80033f0:	601a      	str	r2, [r3, #0]
 80033f2:	e002      	b.n	80033fa <dxl_rx_packet+0x9a>
			else
				gbCommStatus = COMM_RXCORRUPT;
 80033f4:	4b62      	ldr	r3, [pc, #392]	; (8003580 <dxl_rx_packet+0x220>)
 80033f6:	2207      	movs	r2, #7
 80033f8:	601a      	str	r2, [r3, #0]
			giBusUsing = 0;
 80033fa:	4b5f      	ldr	r3, [pc, #380]	; (8003578 <dxl_rx_packet+0x218>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
			return;
 8003400:	e0b6      	b.n	8003570 <dxl_rx_packet+0x210>
		}
	}

	// Find packet header
	for( i=0; i<(gbRxGetLength-1); i++ )
 8003402:	2300      	movs	r3, #0
 8003404:	71fb      	strb	r3, [r7, #7]
 8003406:	e01a      	b.n	800343e <dxl_rx_packet+0xde>
	{
		if( gbStatusPacket[i] == 0xff && gbStatusPacket[i+1] == 0xff )
 8003408:	79fb      	ldrb	r3, [r7, #7]
 800340a:	4a60      	ldr	r2, [pc, #384]	; (800358c <dxl_rx_packet+0x22c>)
 800340c:	5cd3      	ldrb	r3, [r2, r3]
 800340e:	2bff      	cmp	r3, #255	; 0xff
 8003410:	d105      	bne.n	800341e <dxl_rx_packet+0xbe>
 8003412:	79fb      	ldrb	r3, [r7, #7]
 8003414:	3301      	adds	r3, #1
 8003416:	4a5d      	ldr	r2, [pc, #372]	; (800358c <dxl_rx_packet+0x22c>)
 8003418:	5cd3      	ldrb	r3, [r2, r3]
 800341a:	2bff      	cmp	r3, #255	; 0xff
 800341c:	d017      	beq.n	800344e <dxl_rx_packet+0xee>
		{
			break;
		}
		else if( i == gbRxGetLength-2 && gbStatusPacket[gbRxGetLength-1] == 0xff )
 800341e:	79fa      	ldrb	r2, [r7, #7]
 8003420:	4b58      	ldr	r3, [pc, #352]	; (8003584 <dxl_rx_packet+0x224>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	3b02      	subs	r3, #2
 8003426:	429a      	cmp	r2, r3
 8003428:	d106      	bne.n	8003438 <dxl_rx_packet+0xd8>
 800342a:	4b56      	ldr	r3, [pc, #344]	; (8003584 <dxl_rx_packet+0x224>)
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	3b01      	subs	r3, #1
 8003430:	4a56      	ldr	r2, [pc, #344]	; (800358c <dxl_rx_packet+0x22c>)
 8003432:	5cd3      	ldrb	r3, [r2, r3]
 8003434:	2bff      	cmp	r3, #255	; 0xff
 8003436:	d009      	beq.n	800344c <dxl_rx_packet+0xec>
	for( i=0; i<(gbRxGetLength-1); i++ )
 8003438:	79fb      	ldrb	r3, [r7, #7]
 800343a:	3301      	adds	r3, #1
 800343c:	71fb      	strb	r3, [r7, #7]
 800343e:	79fa      	ldrb	r2, [r7, #7]
 8003440:	4b50      	ldr	r3, [pc, #320]	; (8003584 <dxl_rx_packet+0x224>)
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	3b01      	subs	r3, #1
 8003446:	429a      	cmp	r2, r3
 8003448:	dbde      	blt.n	8003408 <dxl_rx_packet+0xa8>
 800344a:	e000      	b.n	800344e <dxl_rx_packet+0xee>
		{
			break;
 800344c:	bf00      	nop
		}
	}
	if( i > 0 )
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d01c      	beq.n	800348e <dxl_rx_packet+0x12e>
	{
		for( j=0; j<(gbRxGetLength-i); j++ )
 8003454:	2300      	movs	r3, #0
 8003456:	71bb      	strb	r3, [r7, #6]
 8003458:	e00a      	b.n	8003470 <dxl_rx_packet+0x110>
			gbStatusPacket[j] = gbStatusPacket[j + i];
 800345a:	79ba      	ldrb	r2, [r7, #6]
 800345c:	79fb      	ldrb	r3, [r7, #7]
 800345e:	441a      	add	r2, r3
 8003460:	79bb      	ldrb	r3, [r7, #6]
 8003462:	494a      	ldr	r1, [pc, #296]	; (800358c <dxl_rx_packet+0x22c>)
 8003464:	5c89      	ldrb	r1, [r1, r2]
 8003466:	4a49      	ldr	r2, [pc, #292]	; (800358c <dxl_rx_packet+0x22c>)
 8003468:	54d1      	strb	r1, [r2, r3]
		for( j=0; j<(gbRxGetLength-i); j++ )
 800346a:	79bb      	ldrb	r3, [r7, #6]
 800346c:	3301      	adds	r3, #1
 800346e:	71bb      	strb	r3, [r7, #6]
 8003470:	79ba      	ldrb	r2, [r7, #6]
 8003472:	4b44      	ldr	r3, [pc, #272]	; (8003584 <dxl_rx_packet+0x224>)
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	4619      	mov	r1, r3
 8003478:	79fb      	ldrb	r3, [r7, #7]
 800347a:	1acb      	subs	r3, r1, r3
 800347c:	429a      	cmp	r2, r3
 800347e:	dbec      	blt.n	800345a <dxl_rx_packet+0xfa>

		gbRxGetLength -= i;
 8003480:	4b40      	ldr	r3, [pc, #256]	; (8003584 <dxl_rx_packet+0x224>)
 8003482:	781a      	ldrb	r2, [r3, #0]
 8003484:	79fb      	ldrb	r3, [r7, #7]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	b2da      	uxtb	r2, r3
 800348a:	4b3e      	ldr	r3, [pc, #248]	; (8003584 <dxl_rx_packet+0x224>)
 800348c:	701a      	strb	r2, [r3, #0]
	}

	if( gbRxGetLength < gbRxPacketLength )
 800348e:	4b3d      	ldr	r3, [pc, #244]	; (8003584 <dxl_rx_packet+0x224>)
 8003490:	781a      	ldrb	r2, [r3, #0]
 8003492:	4b3d      	ldr	r3, [pc, #244]	; (8003588 <dxl_rx_packet+0x228>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d203      	bcs.n	80034a2 <dxl_rx_packet+0x142>
	{
		gbCommStatus = COMM_RXWAITING;
 800349a:	4b39      	ldr	r3, [pc, #228]	; (8003580 <dxl_rx_packet+0x220>)
 800349c:	2205      	movs	r2, #5
 800349e:	601a      	str	r2, [r3, #0]
		return;
 80034a0:	e066      	b.n	8003570 <dxl_rx_packet+0x210>
	}


	// Check id pairing
	if( gbInstructionPacket[ID] != gbStatusPacket[ID])
 80034a2:	4b36      	ldr	r3, [pc, #216]	; (800357c <dxl_rx_packet+0x21c>)
 80034a4:	789a      	ldrb	r2, [r3, #2]
 80034a6:	4b39      	ldr	r3, [pc, #228]	; (800358c <dxl_rx_packet+0x22c>)
 80034a8:	789b      	ldrb	r3, [r3, #2]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d006      	beq.n	80034bc <dxl_rx_packet+0x15c>
	{
		gbCommStatus = COMM_RXCORRUPT;
 80034ae:	4b34      	ldr	r3, [pc, #208]	; (8003580 <dxl_rx_packet+0x220>)
 80034b0:	2207      	movs	r2, #7
 80034b2:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 80034b4:	4b30      	ldr	r3, [pc, #192]	; (8003578 <dxl_rx_packet+0x218>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
		return;
 80034ba:	e059      	b.n	8003570 <dxl_rx_packet+0x210>
	}

	gbRxPacketLength = gbStatusPacket[LENGTH] + 4;
 80034bc:	4b33      	ldr	r3, [pc, #204]	; (800358c <dxl_rx_packet+0x22c>)
 80034be:	78db      	ldrb	r3, [r3, #3]
 80034c0:	3304      	adds	r3, #4
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	4b30      	ldr	r3, [pc, #192]	; (8003588 <dxl_rx_packet+0x228>)
 80034c6:	701a      	strb	r2, [r3, #0]
	if( gbRxGetLength < gbRxPacketLength )
 80034c8:	4b2e      	ldr	r3, [pc, #184]	; (8003584 <dxl_rx_packet+0x224>)
 80034ca:	781a      	ldrb	r2, [r3, #0]
 80034cc:	4b2e      	ldr	r3, [pc, #184]	; (8003588 <dxl_rx_packet+0x228>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d221      	bcs.n	8003518 <dxl_rx_packet+0x1b8>
	{
		nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
 80034d4:	4b2b      	ldr	r3, [pc, #172]	; (8003584 <dxl_rx_packet+0x224>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	461a      	mov	r2, r3
 80034da:	4b2c      	ldr	r3, [pc, #176]	; (800358c <dxl_rx_packet+0x22c>)
 80034dc:	4413      	add	r3, r2
 80034de:	4a2a      	ldr	r2, [pc, #168]	; (8003588 <dxl_rx_packet+0x228>)
 80034e0:	7812      	ldrb	r2, [r2, #0]
 80034e2:	4611      	mov	r1, r2
 80034e4:	4a27      	ldr	r2, [pc, #156]	; (8003584 <dxl_rx_packet+0x224>)
 80034e6:	7812      	ldrb	r2, [r2, #0]
 80034e8:	1a8a      	subs	r2, r1, r2
 80034ea:	4611      	mov	r1, r2
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff fe3f 	bl	8003170 <dxl_hal_rx>
 80034f2:	4603      	mov	r3, r0
 80034f4:	713b      	strb	r3, [r7, #4]
		gbRxGetLength += nRead;
 80034f6:	4b23      	ldr	r3, [pc, #140]	; (8003584 <dxl_rx_packet+0x224>)
 80034f8:	781a      	ldrb	r2, [r3, #0]
 80034fa:	793b      	ldrb	r3, [r7, #4]
 80034fc:	4413      	add	r3, r2
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	4b20      	ldr	r3, [pc, #128]	; (8003584 <dxl_rx_packet+0x224>)
 8003502:	701a      	strb	r2, [r3, #0]
		if( gbRxGetLength < gbRxPacketLength )
 8003504:	4b1f      	ldr	r3, [pc, #124]	; (8003584 <dxl_rx_packet+0x224>)
 8003506:	781a      	ldrb	r2, [r3, #0]
 8003508:	4b1f      	ldr	r3, [pc, #124]	; (8003588 <dxl_rx_packet+0x228>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d203      	bcs.n	8003518 <dxl_rx_packet+0x1b8>
		{
			gbCommStatus = COMM_RXWAITING;
 8003510:	4b1b      	ldr	r3, [pc, #108]	; (8003580 <dxl_rx_packet+0x220>)
 8003512:	2205      	movs	r2, #5
 8003514:	601a      	str	r2, [r3, #0]
			return;
 8003516:	e02b      	b.n	8003570 <dxl_rx_packet+0x210>
		}
	}

	// Check checksum
	for( i=0; i<(gbStatusPacket[LENGTH]+1); i++ )
 8003518:	2300      	movs	r3, #0
 800351a:	71fb      	strb	r3, [r7, #7]
 800351c:	e009      	b.n	8003532 <dxl_rx_packet+0x1d2>
		checksum += gbStatusPacket[i+2];
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	3302      	adds	r3, #2
 8003522:	4a1a      	ldr	r2, [pc, #104]	; (800358c <dxl_rx_packet+0x22c>)
 8003524:	5cd2      	ldrb	r2, [r2, r3]
 8003526:	797b      	ldrb	r3, [r7, #5]
 8003528:	4413      	add	r3, r2
 800352a:	717b      	strb	r3, [r7, #5]
	for( i=0; i<(gbStatusPacket[LENGTH]+1); i++ )
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	3301      	adds	r3, #1
 8003530:	71fb      	strb	r3, [r7, #7]
 8003532:	4b16      	ldr	r3, [pc, #88]	; (800358c <dxl_rx_packet+0x22c>)
 8003534:	78db      	ldrb	r3, [r3, #3]
 8003536:	79fa      	ldrb	r2, [r7, #7]
 8003538:	429a      	cmp	r2, r3
 800353a:	d9f0      	bls.n	800351e <dxl_rx_packet+0x1be>
	checksum = ~checksum;
 800353c:	797b      	ldrb	r3, [r7, #5]
 800353e:	43db      	mvns	r3, r3
 8003540:	717b      	strb	r3, [r7, #5]

	if( gbStatusPacket[gbStatusPacket[LENGTH]+3] != checksum )
 8003542:	4b12      	ldr	r3, [pc, #72]	; (800358c <dxl_rx_packet+0x22c>)
 8003544:	78db      	ldrb	r3, [r3, #3]
 8003546:	3303      	adds	r3, #3
 8003548:	4a10      	ldr	r2, [pc, #64]	; (800358c <dxl_rx_packet+0x22c>)
 800354a:	5cd3      	ldrb	r3, [r2, r3]
 800354c:	797a      	ldrb	r2, [r7, #5]
 800354e:	429a      	cmp	r2, r3
 8003550:	d006      	beq.n	8003560 <dxl_rx_packet+0x200>
	{
		gbCommStatus = COMM_RXCORRUPT;
 8003552:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <dxl_rx_packet+0x220>)
 8003554:	2207      	movs	r2, #7
 8003556:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8003558:	4b07      	ldr	r3, [pc, #28]	; (8003578 <dxl_rx_packet+0x218>)
 800355a:	2200      	movs	r2, #0
 800355c:	601a      	str	r2, [r3, #0]
		return;
 800355e:	e007      	b.n	8003570 <dxl_rx_packet+0x210>
	}

	gbCommStatus = COMM_RXSUCCESS;
 8003560:	4b07      	ldr	r3, [pc, #28]	; (8003580 <dxl_rx_packet+0x220>)
 8003562:	2201      	movs	r2, #1
 8003564:	601a      	str	r2, [r3, #0]
	giBusUsing = 0;
 8003566:	4b04      	ldr	r3, [pc, #16]	; (8003578 <dxl_rx_packet+0x218>)
 8003568:	2200      	movs	r2, #0
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	e000      	b.n	8003570 <dxl_rx_packet+0x210>
		return;
 800356e:	bf00      	nop
}
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	200002f4 	.word	0x200002f4
 800357c:	2000020c 	.word	0x2000020c
 8003580:	20000010 	.word	0x20000010
 8003584:	200002f3 	.word	0x200002f3
 8003588:	200002f2 	.word	0x200002f2
 800358c:	200002ac 	.word	0x200002ac

08003590 <dxl_txrx_packet>:

void dxl_txrx_packet()
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0

	dxl_tx_packet();
 8003594:	f7ff fe4c 	bl	8003230 <dxl_tx_packet>

	if( gbCommStatus != COMM_TXSUCCESS )
 8003598:	4b06      	ldr	r3, [pc, #24]	; (80035b4 <dxl_txrx_packet+0x24>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d106      	bne.n	80035ae <dxl_txrx_packet+0x1e>
		return;

	do{

		dxl_rx_packet();
 80035a0:	f7ff fede 	bl	8003360 <dxl_rx_packet>

	}while( gbCommStatus == COMM_RXWAITING );
 80035a4:	4b03      	ldr	r3, [pc, #12]	; (80035b4 <dxl_txrx_packet+0x24>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b05      	cmp	r3, #5
 80035aa:	d0f9      	beq.n	80035a0 <dxl_txrx_packet+0x10>
 80035ac:	e000      	b.n	80035b0 <dxl_txrx_packet+0x20>
		return;
 80035ae:	bf00      	nop
//	LL_GPIO_SetOutputPin(GPIOA, LD2_Pin);

}
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	20000010 	.word	0x20000010

080035b8 <dxl_get_result>:

int dxl_get_result()
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
	return gbCommStatus;
 80035bc:	4b03      	ldr	r3, [pc, #12]	; (80035cc <dxl_get_result+0x14>)
 80035be:	681b      	ldr	r3, [r3, #0]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	20000010 	.word	0x20000010

080035d0 <dxl_makeword>:
{
	return (int)gbStatusPacket[PARAMETER+index];
}

int dxl_makeword( int lowbyte, int highbyte )
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
	unsigned short word;

	word = highbyte;
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	81fb      	strh	r3, [r7, #14]
	word = word << 8;
 80035de:	89fb      	ldrh	r3, [r7, #14]
 80035e0:	021b      	lsls	r3, r3, #8
 80035e2:	81fb      	strh	r3, [r7, #14]
	word = word + lowbyte;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	89fb      	ldrh	r3, [r7, #14]
 80035ea:	4413      	add	r3, r2
 80035ec:	81fb      	strh	r3, [r7, #14]
	return (int)word;
 80035ee:	89fb      	ldrh	r3, [r7, #14]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3714      	adds	r7, #20
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <dxl_get_lowbyte>:

int dxl_get_lowbyte( int word )
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
	unsigned short temp;

	temp = word & 0xff;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	b29b      	uxth	r3, r3
 8003608:	b2db      	uxtb	r3, r3
 800360a:	81fb      	strh	r3, [r7, #14]
	return (int)temp;
 800360c:	89fb      	ldrh	r3, [r7, #14]
}
 800360e:	4618      	mov	r0, r3
 8003610:	3714      	adds	r7, #20
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <dxl_get_highbyte>:

int dxl_get_highbyte( int word )
{
 800361a:	b480      	push	{r7}
 800361c:	b085      	sub	sp, #20
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
	unsigned short temp;

	temp = word & 0xff00;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	b29b      	uxth	r3, r3
 8003626:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800362a:	81fb      	strh	r3, [r7, #14]
	temp = temp >> 8;
 800362c:	89fb      	ldrh	r3, [r7, #14]
 800362e:	0a1b      	lsrs	r3, r3, #8
 8003630:	81fb      	strh	r3, [r7, #14]
	return (int)temp;
 8003632:	89fb      	ldrh	r3, [r7, #14]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <dxl_read_byte>:

	dxl_txrx_packet();
}

int dxl_read_byte( int id, int address )
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
	while(giBusUsing);
 800364a:	bf00      	nop
 800364c:	4b0e      	ldr	r3, [pc, #56]	; (8003688 <dxl_read_byte+0x48>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1fb      	bne.n	800364c <dxl_read_byte+0xc>

	gbInstructionPacket[ID] = (unsigned char)id;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	b2da      	uxtb	r2, r3
 8003658:	4b0c      	ldr	r3, [pc, #48]	; (800368c <dxl_read_byte+0x4c>)
 800365a:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_READ;
 800365c:	4b0b      	ldr	r3, [pc, #44]	; (800368c <dxl_read_byte+0x4c>)
 800365e:	2202      	movs	r2, #2
 8003660:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	b2da      	uxtb	r2, r3
 8003666:	4b09      	ldr	r3, [pc, #36]	; (800368c <dxl_read_byte+0x4c>)
 8003668:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = 1;
 800366a:	4b08      	ldr	r3, [pc, #32]	; (800368c <dxl_read_byte+0x4c>)
 800366c:	2201      	movs	r2, #1
 800366e:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[LENGTH] = 4;
 8003670:	4b06      	ldr	r3, [pc, #24]	; (800368c <dxl_read_byte+0x4c>)
 8003672:	2204      	movs	r2, #4
 8003674:	70da      	strb	r2, [r3, #3]

	dxl_txrx_packet();
 8003676:	f7ff ff8b 	bl	8003590 <dxl_txrx_packet>

	return (int)gbStatusPacket[PARAMETER];
 800367a:	4b05      	ldr	r3, [pc, #20]	; (8003690 <dxl_read_byte+0x50>)
 800367c:	795b      	ldrb	r3, [r3, #5]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	200002f4 	.word	0x200002f4
 800368c:	2000020c 	.word	0x2000020c
 8003690:	200002ac 	.word	0x200002ac

08003694 <dxl_read_word>:

	dxl_txrx_packet();
}

int dxl_read_word( int id, int address )
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
	while(giBusUsing);
 800369e:	bf00      	nop
 80036a0:	4b12      	ldr	r3, [pc, #72]	; (80036ec <dxl_read_word+0x58>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1fb      	bne.n	80036a0 <dxl_read_word+0xc>

	gbInstructionPacket[ID] = (unsigned char)id;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	4b10      	ldr	r3, [pc, #64]	; (80036f0 <dxl_read_word+0x5c>)
 80036ae:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_READ;
 80036b0:	4b0f      	ldr	r3, [pc, #60]	; (80036f0 <dxl_read_word+0x5c>)
 80036b2:	2202      	movs	r2, #2
 80036b4:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	4b0d      	ldr	r3, [pc, #52]	; (80036f0 <dxl_read_word+0x5c>)
 80036bc:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = 2;
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <dxl_read_word+0x5c>)
 80036c0:	2202      	movs	r2, #2
 80036c2:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[LENGTH] = 4;
 80036c4:	4b0a      	ldr	r3, [pc, #40]	; (80036f0 <dxl_read_word+0x5c>)
 80036c6:	2204      	movs	r2, #4
 80036c8:	70da      	strb	r2, [r3, #3]




	dxl_txrx_packet();
 80036ca:	f7ff ff61 	bl	8003590 <dxl_txrx_packet>

	return dxl_makeword((int)gbStatusPacket[PARAMETER], (int)gbStatusPacket[PARAMETER+1]);
 80036ce:	4b09      	ldr	r3, [pc, #36]	; (80036f4 <dxl_read_word+0x60>)
 80036d0:	795b      	ldrb	r3, [r3, #5]
 80036d2:	461a      	mov	r2, r3
 80036d4:	4b07      	ldr	r3, [pc, #28]	; (80036f4 <dxl_read_word+0x60>)
 80036d6:	799b      	ldrb	r3, [r3, #6]
 80036d8:	4619      	mov	r1, r3
 80036da:	4610      	mov	r0, r2
 80036dc:	f7ff ff78 	bl	80035d0 <dxl_makeword>
 80036e0:	4603      	mov	r3, r0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	200002f4 	.word	0x200002f4
 80036f0:	2000020c 	.word	0x2000020c
 80036f4:	200002ac 	.word	0x200002ac

080036f8 <dxl_write_word>:

void dxl_write_word( int id, int address, int value )
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
//	uint32_t now = HAL_GetTick();
	while(giBusUsing); // TODO@know gibusUsing
 8003704:	bf00      	nop
 8003706:	4b13      	ldr	r3, [pc, #76]	; (8003754 <dxl_write_word+0x5c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1fb      	bne.n	8003706 <dxl_write_word+0xe>
//	LL_GPIO_ResetOutputPin(GPIOA, LD2_Pin);

	gbInstructionPacket[ID] = (unsigned char)id;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	b2da      	uxtb	r2, r3
 8003712:	4b11      	ldr	r3, [pc, #68]	; (8003758 <dxl_write_word+0x60>)
 8003714:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
 8003716:	4b10      	ldr	r3, [pc, #64]	; (8003758 <dxl_write_word+0x60>)
 8003718:	2203      	movs	r2, #3
 800371a:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	b2da      	uxtb	r2, r3
 8003720:	4b0d      	ldr	r3, [pc, #52]	; (8003758 <dxl_write_word+0x60>)
 8003722:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = (unsigned char)dxl_get_lowbyte(value);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff ff69 	bl	80035fc <dxl_get_lowbyte>
 800372a:	4603      	mov	r3, r0
 800372c:	b2da      	uxtb	r2, r3
 800372e:	4b0a      	ldr	r3, [pc, #40]	; (8003758 <dxl_write_word+0x60>)
 8003730:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[PARAMETER+2] = (unsigned char)dxl_get_highbyte(value);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f7ff ff71 	bl	800361a <dxl_get_highbyte>
 8003738:	4603      	mov	r3, r0
 800373a:	b2da      	uxtb	r2, r3
 800373c:	4b06      	ldr	r3, [pc, #24]	; (8003758 <dxl_write_word+0x60>)
 800373e:	71da      	strb	r2, [r3, #7]
	gbInstructionPacket[LENGTH] = 5;
 8003740:	4b05      	ldr	r3, [pc, #20]	; (8003758 <dxl_write_word+0x60>)
 8003742:	2205      	movs	r2, #5
 8003744:	70da      	strb	r2, [r3, #3]

	dxl_txrx_packet();
 8003746:	f7ff ff23 	bl	8003590 <dxl_txrx_packet>
}
 800374a:	bf00      	nop
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	200002f4 	.word	0x200002f4
 8003758:	2000020c 	.word	0x2000020c
 800375c:	00000000 	.word	0x00000000

08003760 <estimator>:
#include "controller.h"
#include "MxMotor.h"
#include "math.h"

void estimator(float theta, float theta_dot, float *bias){
 8003760:	b5b0      	push	{r4, r5, r7, lr}
 8003762:	b0c4      	sub	sp, #272	; 0x110
 8003764:	af00      	add	r7, sp, #0
 8003766:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800376a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800376e:	ed83 0a00 	vstr	s0, [r3]
 8003772:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003776:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800377a:	edc3 0a00 	vstr	s1, [r3]
 800377e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003782:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003786:	6018      	str	r0, [r3, #0]
	static float count = 0.0f;
	if(count<1000000){count=count+1.0f;}
 8003788:	4bbd      	ldr	r3, [pc, #756]	; (8003a80 <estimator+0x320>)
 800378a:	edd3 7a00 	vldr	s15, [r3]
 800378e:	ed9f 7abd 	vldr	s14, [pc, #756]	; 8003a84 <estimator+0x324>
 8003792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800379a:	d509      	bpl.n	80037b0 <estimator+0x50>
 800379c:	4bb8      	ldr	r3, [pc, #736]	; (8003a80 <estimator+0x320>)
 800379e:	edd3 7a00 	vldr	s15, [r3]
 80037a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80037a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037aa:	4bb5      	ldr	r3, [pc, #724]	; (8003a80 <estimator+0x320>)
 80037ac:	edc3 7a00 	vstr	s15, [r3]
	// Get MX motor delta data
	int delta_refu16_tmp = 0;
 80037b0:	2300      	movs	r3, #0
 80037b2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
	static float delta_ref = MXHEX_CENTER* PI / 180.0f;  // 2022.8.17 changed to static float
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 80037b6:	2124      	movs	r1, #36	; 0x24
 80037b8:	2001      	movs	r0, #1
 80037ba:	f7ff ff6b 	bl	8003694 <dxl_read_word>
 80037be:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
	position_state = dxl_get_result();
 80037c2:	f7ff fef9 	bl	80035b8 <dxl_get_result>
 80037c6:	4603      	mov	r3, r0
 80037c8:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
	if (position_state == COMM_RXSUCCESS) {
 80037cc:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d12f      	bne.n	8003834 <estimator+0xd4>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 80037d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037d8:	f640 2239 	movw	r2, #2617	; 0xa39
 80037dc:	4293      	cmp	r3, r2
 80037de:	dc29      	bgt.n	8003834 <estimator+0xd4>
 80037e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037e4:	f240 529a 	movw	r2, #1434	; 0x59a
 80037e8:	4293      	cmp	r3, r2
 80037ea:	dd23      	ble.n	8003834 <estimator+0xd4>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;
 80037ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037f0:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 80037f4:	3302      	adds	r3, #2
 80037f6:	ee07 3a90 	vmov	s15, r3
 80037fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037fe:	ee17 0a90 	vmov	r0, s15
 8003802:	f7fc fe6d 	bl	80004e0 <__aeabi_f2d>
 8003806:	a39a      	add	r3, pc, #616	; (adr r3, 8003a70 <estimator+0x310>)
 8003808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380c:	f7fc fec0 	bl	8000590 <__aeabi_dmul>
 8003810:	4602      	mov	r2, r0
 8003812:	460b      	mov	r3, r1
 8003814:	4610      	mov	r0, r2
 8003816:	4619      	mov	r1, r3
 8003818:	a397      	add	r3, pc, #604	; (adr r3, 8003a78 <estimator+0x318>)
 800381a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381e:	f7fc feb7 	bl	8000590 <__aeabi_dmul>
 8003822:	4602      	mov	r2, r0
 8003824:	460b      	mov	r3, r1
 8003826:	4610      	mov	r0, r2
 8003828:	4619      	mov	r1, r3
 800382a:	f7fd f993 	bl	8000b54 <__aeabi_d2f>
 800382e:	4603      	mov	r3, r0
 8003830:	4a95      	ldr	r2, [pc, #596]	; (8003a88 <estimator+0x328>)
 8003832:	6013      	str	r3, [r2, #0]
		}
	}

	// Design an observer to calculate the IMU theta bias
	float K[3] = {25.8319,    6.6856,   -0.8369};
 8003834:	4a95      	ldr	r2, [pc, #596]	; (8003a8c <estimator+0x32c>)
 8003836:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800383a:	ca07      	ldmia	r2, {r0, r1, r2}
 800383c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float x[3] = {theta, theta_dot, delta_ref};
 8003840:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003844:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800384e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003852:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800385c:	4b8a      	ldr	r3, [pc, #552]	; (8003a88 <estimator+0x328>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	float u_init = 0;
 8003864:	f04f 0300 	mov.w	r3, #0
 8003868:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	for(int i = 0; i < 3; i ++){
 800386c:	2300      	movs	r3, #0
 800386e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003872:	e01e      	b.n	80038b2 <estimator+0x152>
		u_init -= K[i]*x[i];
 8003874:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800387e:	443b      	add	r3, r7
 8003880:	3b2c      	subs	r3, #44	; 0x2c
 8003882:	ed93 7a00 	vldr	s14, [r3]
 8003886:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003890:	443b      	add	r3, r7
 8003892:	3b38      	subs	r3, #56	; 0x38
 8003894:	edd3 7a00 	vldr	s15, [r3]
 8003898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800389c:	ed97 7a43 	vldr	s14, [r7, #268]	; 0x10c
 80038a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038a4:	edc7 7a43 	vstr	s15, [r7, #268]	; 0x10c
	for(int i = 0; i < 3; i ++){
 80038a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80038ac:	3301      	adds	r3, #1
 80038ae:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80038b2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	dddc      	ble.n	8003874 <estimator+0x114>
//				 0.1852,    1.0009,         0,      0,
//					  0,         0, expf(-2*2/79),  0,
//					  0,         0,         0,      1};
//
//	float B[] = {0.0001, 0.0133, -(79*(expf(-2*2/79)-1)/200/2), 0};
	float A[] = {1.0009,    0.0100,         0,      0,
 80038ba:	4b75      	ldr	r3, [pc, #468]	; (8003a90 <estimator+0x330>)
 80038bc:	f107 0498 	add.w	r4, r7, #152	; 0x98
 80038c0:	461d      	mov	r5, r3
 80038c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038ce:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80038d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0.1852,    1.0009,         0,      0,
					  0,         0,    0.9506,      0,
					  0,         0,         0,      1};

	float B[] = {0.0001, 0.0133, 0.0098, 0};
 80038d6:	4b6f      	ldr	r3, [pc, #444]	; (8003a94 <estimator+0x334>)
 80038d8:	f107 0488 	add.w	r4, r7, #136	; 0x88
 80038dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	float C[] = {1,0,0,1,
 80038e2:	4b6d      	ldr	r3, [pc, #436]	; (8003a98 <estimator+0x338>)
 80038e4:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80038e8:	461d      	mov	r5, r3
 80038ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038f2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80038f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0,1,0,0,
				 0,0,1,0};

	float L[] = {1.1208,    9.0902,         0,
 80038fa:	4b68      	ldr	r3, [pc, #416]	; (8003a9c <estimator+0x33c>)
 80038fc:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003900:	461d      	mov	r5, r3
 8003902:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003904:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003906:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003908:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800390a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800390e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0.1587,    2.6012,         0,
					  0,         0,    1.0506,
				 0.1799,   -9.0729,         0};

	static float xk[4] = {0};
	float xk_new[3] = {0};
 8003912:	f107 031c 	add.w	r3, r7, #28
 8003916:	2200      	movs	r2, #0
 8003918:	601a      	str	r2, [r3, #0]
 800391a:	605a      	str	r2, [r3, #4]
 800391c:	609a      	str	r2, [r3, #8]
	float measure_err[3] = {theta, theta_dot, delta_ref};
 800391e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003922:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003926:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800392a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003936:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800393a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800393e:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8003942:	6812      	ldr	r2, [r2, #0]
 8003944:	605a      	str	r2, [r3, #4]
 8003946:	4b50      	ldr	r3, [pc, #320]	; (8003a88 <estimator+0x328>)
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800394e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003952:	609a      	str	r2, [r3, #8]
	static float accum = 0;

	for(int i = 0; i < 4; i++){
 8003954:	2300      	movs	r3, #0
 8003956:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800395a:	e052      	b.n	8003a02 <estimator+0x2a2>
		xk_new[i] = A[4*i]*xk[0] + A[4*i+1]*xk[1] + A[4*i+2]*xk[2] + A[4*i+3]*xk[3];
 800395c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003968:	443b      	add	r3, r7
 800396a:	3b78      	subs	r3, #120	; 0x78
 800396c:	ed93 7a00 	vldr	s14, [r3]
 8003970:	4b4b      	ldr	r3, [pc, #300]	; (8003aa0 <estimator+0x340>)
 8003972:	edd3 7a00 	vldr	s15, [r3]
 8003976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800397a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	3301      	adds	r3, #1
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003988:	443b      	add	r3, r7
 800398a:	3b78      	subs	r3, #120	; 0x78
 800398c:	edd3 6a00 	vldr	s13, [r3]
 8003990:	4b43      	ldr	r3, [pc, #268]	; (8003aa0 <estimator+0x340>)
 8003992:	edd3 7a01 	vldr	s15, [r3, #4]
 8003996:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800399a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800399e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	3302      	adds	r3, #2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80039ac:	443b      	add	r3, r7
 80039ae:	3b78      	subs	r3, #120	; 0x78
 80039b0:	edd3 6a00 	vldr	s13, [r3]
 80039b4:	4b3a      	ldr	r3, [pc, #232]	; (8003aa0 <estimator+0x340>)
 80039b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80039ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	3303      	adds	r3, #3
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80039d0:	443b      	add	r3, r7
 80039d2:	3b78      	subs	r3, #120	; 0x78
 80039d4:	edd3 6a00 	vldr	s13, [r3]
 80039d8:	4b31      	ldr	r3, [pc, #196]	; (8003aa0 <estimator+0x340>)
 80039da:	edd3 7a03 	vldr	s15, [r3, #12]
 80039de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80039f0:	443b      	add	r3, r7
 80039f2:	3bf4      	subs	r3, #244	; 0xf4
 80039f4:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 4; i++){
 80039f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80039fc:	3301      	adds	r3, #1
 80039fe:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003a02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a06:	2b03      	cmp	r3, #3
 8003a08:	dda8      	ble.n	800395c <estimator+0x1fc>
	}
	for(int i = 0; i < 4; i++){
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003a10:	e025      	b.n	8003a5e <estimator+0x2fe>
		xk_new[i] += B[i]*(u_init); //B*u, u must be positive
 8003a12:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003a1c:	443b      	add	r3, r7
 8003a1e:	3bf4      	subs	r3, #244	; 0xf4
 8003a20:	ed93 7a00 	vldr	s14, [r3]
 8003a24:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003a2e:	443b      	add	r3, r7
 8003a30:	3b88      	subs	r3, #136	; 0x88
 8003a32:	edd3 6a00 	vldr	s13, [r3]
 8003a36:	edd7 7a43 	vldr	s15, [r7, #268]	; 0x10c
 8003a3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a42:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003a4c:	443b      	add	r3, r7
 8003a4e:	3bf4      	subs	r3, #244	; 0xf4
 8003a50:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 4; i++){
 8003a54:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a58:	3301      	adds	r3, #1
 8003a5a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003a5e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a62:	2b03      	cmp	r3, #3
 8003a64:	ddd5      	ble.n	8003a12 <estimator+0x2b2>
	}
	for(int i = 0; i < 3; i++){
 8003a66:	2300      	movs	r3, #0
 8003a68:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003a6c:	e07a      	b.n	8003b64 <estimator+0x404>
 8003a6e:	bf00      	nop
 8003a70:	83a53b8e 	.word	0x83a53b8e
 8003a74:	3fb67ff5 	.word	0x3fb67ff5
 8003a78:	00000000 	.word	0x00000000
 8003a7c:	3f91df33 	.word	0x3f91df33
 8003a80:	200002f8 	.word	0x200002f8
 8003a84:	49742400 	.word	0x49742400
 8003a88:	20000014 	.word	0x20000014
 8003a8c:	08010874 	.word	0x08010874
 8003a90:	08010880 	.word	0x08010880
 8003a94:	080108c0 	.word	0x080108c0
 8003a98:	080108d0 	.word	0x080108d0
 8003a9c:	08010900 	.word	0x08010900
 8003aa0:	200002fc 	.word	0x200002fc
		measure_err[i] -= (C[4*i+0]*xk[0]+C[4*i+1]*xk[1]+C[4*i+2]*xk[2]+C[4*i+3]*xk[3]);
 8003aa4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003aa8:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 8003aac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	ed93 7a00 	vldr	s14, [r3]
 8003ab8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003ac4:	443b      	add	r3, r7
 8003ac6:	3bb8      	subs	r3, #184	; 0xb8
 8003ac8:	edd3 6a00 	vldr	s13, [r3]
 8003acc:	4b74      	ldr	r3, [pc, #464]	; (8003ca0 <estimator+0x540>)
 8003ace:	edd3 7a00 	vldr	s15, [r3]
 8003ad2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003ad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	3301      	adds	r3, #1
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003ae4:	443b      	add	r3, r7
 8003ae6:	3bb8      	subs	r3, #184	; 0xb8
 8003ae8:	ed93 6a00 	vldr	s12, [r3]
 8003aec:	4b6c      	ldr	r3, [pc, #432]	; (8003ca0 <estimator+0x540>)
 8003aee:	edd3 7a01 	vldr	s15, [r3, #4]
 8003af2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003af6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	3302      	adds	r3, #2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003b08:	443b      	add	r3, r7
 8003b0a:	3bb8      	subs	r3, #184	; 0xb8
 8003b0c:	ed93 6a00 	vldr	s12, [r3]
 8003b10:	4b63      	ldr	r3, [pc, #396]	; (8003ca0 <estimator+0x540>)
 8003b12:	edd3 7a02 	vldr	s15, [r3, #8]
 8003b16:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003b1a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003b1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	3303      	adds	r3, #3
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003b2c:	443b      	add	r3, r7
 8003b2e:	3bb8      	subs	r3, #184	; 0xb8
 8003b30:	ed93 6a00 	vldr	s12, [r3]
 8003b34:	4b5a      	ldr	r3, [pc, #360]	; (8003ca0 <estimator+0x540>)
 8003b36:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b46:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003b4a:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 8003b4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 3; i++){
 8003b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b5e:	3301      	adds	r3, #1
 8003b60:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003b64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	dd9b      	ble.n	8003aa4 <estimator+0x344>
	}
	for(int i = 0; i < 4; i++){
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003b72:	e068      	b.n	8003c46 <estimator+0x4e6>
		xk_new[i] += L[3*i]*measure_err[0]+L[3*i+1]*measure_err[1]+L[3*i+2]*measure_err[2];
 8003b74:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003b7e:	443b      	add	r3, r7
 8003b80:	3bf4      	subs	r3, #244	; 0xf4
 8003b82:	ed93 7a00 	vldr	s14, [r3]
 8003b86:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	4413      	add	r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003b96:	443b      	add	r3, r7
 8003b98:	3be8      	subs	r3, #232	; 0xe8
 8003b9a:	edd3 6a00 	vldr	s13, [r3]
 8003b9e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003ba2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003ba6:	edd3 7a00 	vldr	s15, [r3]
 8003baa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003bae:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	4413      	add	r3, r2
 8003bb8:	3301      	adds	r3, #1
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003bc0:	443b      	add	r3, r7
 8003bc2:	3be8      	subs	r3, #232	; 0xe8
 8003bc4:	ed93 6a00 	vldr	s12, [r3]
 8003bc8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003bcc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003bd0:	edd3 7a01 	vldr	s15, [r3, #4]
 8003bd4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003bd8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003bdc:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8003be0:	4613      	mov	r3, r2
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	4413      	add	r3, r2
 8003be6:	3302      	adds	r3, #2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003bee:	443b      	add	r3, r7
 8003bf0:	3be8      	subs	r3, #232	; 0xe8
 8003bf2:	ed93 6a00 	vldr	s12, [r3]
 8003bf6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003bfa:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003bfe:	edd3 7a02 	vldr	s15, [r3, #8]
 8003c02:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003c18:	443b      	add	r3, r7
 8003c1a:	3bf4      	subs	r3, #244	; 0xf4
 8003c1c:	edc3 7a00 	vstr	s15, [r3]
		xk[i] = xk_new[i];
 8003c20:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003c2a:	443b      	add	r3, r7
 8003c2c:	3bf4      	subs	r3, #244	; 0xf4
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	491b      	ldr	r1, [pc, #108]	; (8003ca0 <estimator+0x540>)
 8003c32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	440b      	add	r3, r1
 8003c3a:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 4; i++){
 8003c3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003c40:	3301      	adds	r3, #1
 8003c42:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003c46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	dd92      	ble.n	8003b74 <estimator+0x414>
	}

	if(count<1000000){
 8003c4e:	4b15      	ldr	r3, [pc, #84]	; (8003ca4 <estimator+0x544>)
 8003c50:	edd3 7a00 	vldr	s15, [r3]
 8003c54:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003ca8 <estimator+0x548>
 8003c58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c60:	d509      	bpl.n	8003c76 <estimator+0x516>
		accum += xk_new[3];
 8003c62:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003c66:	4b11      	ldr	r3, [pc, #68]	; (8003cac <estimator+0x54c>)
 8003c68:	edd3 7a00 	vldr	s15, [r3]
 8003c6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c70:	4b0e      	ldr	r3, [pc, #56]	; (8003cac <estimator+0x54c>)
 8003c72:	edc3 7a00 	vstr	s15, [r3]
	}
	*bias = accum/count;
 8003c76:	4b0d      	ldr	r3, [pc, #52]	; (8003cac <estimator+0x54c>)
 8003c78:	edd3 6a00 	vldr	s13, [r3]
 8003c7c:	4b09      	ldr	r3, [pc, #36]	; (8003ca4 <estimator+0x544>)
 8003c7e:	ed93 7a00 	vldr	s14, [r3]
 8003c82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c86:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003c8a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	edc3 7a00 	vstr	s15, [r3]
//	printf("%.3f, %.3f, %.3f, %.3f\r\n", theta, theta_dot, delta_ref, u_init);
//	printf("%.3f, %.3f, %.3f, %.3f, %.3f, %.1f\r\n", xk_new[0], xk_new[1], xk_new[2], xk_new[3], *bias, count);
//	printf("%.3f\r\n", *bias);
}
 8003c94:	bf00      	nop
 8003c96:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bdb0      	pop	{r4, r5, r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	200002fc 	.word	0x200002fc
 8003ca4:	200002f8 	.word	0x200002f8
 8003ca8:	49742400 	.word	0x49742400
 8003cac:	2000030c 	.word	0x2000030c

08003cb0 <LL_AHB1_GRP1_EnableClock>:
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003cb8:	4b08      	ldr	r3, [pc, #32]	; (8003cdc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003cba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cbc:	4907      	ldr	r1, [pc, #28]	; (8003cdc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003cc4:	4b05      	ldr	r3, [pc, #20]	; (8003cdc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003cc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003cce:	68fb      	ldr	r3, [r7, #12]
}
 8003cd0:	bf00      	nop
 8003cd2:	3714      	adds	r7, #20
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	40023800 	.word	0x40023800

08003ce0 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8003cea:	4a13      	ldr	r2, [pc, #76]	; (8003d38 <LL_SYSCFG_SetEXTISource+0x58>)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	3302      	adds	r3, #2
 8003cf2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	0c1b      	lsrs	r3, r3, #16
 8003cfa:	43db      	mvns	r3, r3
 8003cfc:	ea02 0103 	and.w	r1, r2, r3
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	0c1b      	lsrs	r3, r3, #16
 8003d04:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	fa93 f3a3 	rbit	r3, r3
 8003d0c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	fab3 f383 	clz	r3, r3
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	461a      	mov	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	fa03 f202 	lsl.w	r2, r3, r2
 8003d1e:	4806      	ldr	r0, [pc, #24]	; (8003d38 <LL_SYSCFG_SetEXTISource+0x58>)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	430a      	orrs	r2, r1
 8003d26:	3302      	adds	r3, #2
 8003d28:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	40013800 	.word	0x40013800

08003d3c <LL_GPIO_SetPinMode>:
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b089      	sub	sp, #36	; 0x24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	fa93 f3a3 	rbit	r3, r3
 8003d56:	613b      	str	r3, [r7, #16]
  return result;
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	fab3 f383 	clz	r3, r3
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	2103      	movs	r1, #3
 8003d64:	fa01 f303 	lsl.w	r3, r1, r3
 8003d68:	43db      	mvns	r3, r3
 8003d6a:	401a      	ands	r2, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	fa93 f3a3 	rbit	r3, r3
 8003d76:	61bb      	str	r3, [r7, #24]
  return result;
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	fab3 f383 	clz	r3, r3
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	6879      	ldr	r1, [r7, #4]
 8003d84:	fa01 f303 	lsl.w	r3, r1, r3
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	601a      	str	r2, [r3, #0]
}
 8003d8e:	bf00      	nop
 8003d90:	3724      	adds	r7, #36	; 0x24
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <LL_GPIO_SetPinPull>:
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b089      	sub	sp, #36	; 0x24
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	60f8      	str	r0, [r7, #12]
 8003da2:	60b9      	str	r1, [r7, #8]
 8003da4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	fa93 f3a3 	rbit	r3, r3
 8003db4:	613b      	str	r3, [r7, #16]
  return result;
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	fab3 f383 	clz	r3, r3
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	2103      	movs	r1, #3
 8003dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8003dc6:	43db      	mvns	r3, r3
 8003dc8:	401a      	ands	r2, r3
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	fa93 f3a3 	rbit	r3, r3
 8003dd4:	61bb      	str	r3, [r7, #24]
  return result;
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	fab3 f383 	clz	r3, r3
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	6879      	ldr	r1, [r7, #4]
 8003de2:	fa01 f303 	lsl.w	r3, r1, r3
 8003de6:	431a      	orrs	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	60da      	str	r2, [r3, #12]
}
 8003dec:	bf00      	nop
 8003dee:	3724      	adds	r7, #36	; 0x24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <LL_GPIO_ResetOutputPin>:
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	041a      	lsls	r2, r3, #16
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	619a      	str	r2, [r3, #24]
}
 8003e0a:	bf00      	nop
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
	...

08003e18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b088      	sub	sp, #32
 8003e1c:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8003e1e:	f107 0318 	add.w	r3, r7, #24
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e28:	463b      	mov	r3, r7
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	605a      	str	r2, [r3, #4]
 8003e30:	609a      	str	r2, [r3, #8]
 8003e32:	60da      	str	r2, [r3, #12]
 8003e34:	611a      	str	r2, [r3, #16]
 8003e36:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003e38:	2004      	movs	r0, #4
 8003e3a:	f7ff ff39 	bl	8003cb0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8003e3e:	2080      	movs	r0, #128	; 0x80
 8003e40:	f7ff ff36 	bl	8003cb0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003e44:	2001      	movs	r0, #1
 8003e46:	f7ff ff33 	bl	8003cb0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003e4a:	2002      	movs	r0, #2
 8003e4c:	f7ff ff30 	bl	8003cb0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin|Act_On_Pin|test_pin_Pin);
 8003e50:	2123      	movs	r1, #35	; 0x23
 8003e52:	483e      	ldr	r0, [pc, #248]	; (8003f4c <MX_GPIO_Init+0x134>)
 8003e54:	f7ff ffd0 	bl	8003df8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, Mx_dir_Pin|LD2_Pin|SPI_CSG_Pin|SPI_CSXM_Pin);
 8003e58:	f641 0130 	movw	r1, #6192	; 0x1830
 8003e5c:	483c      	ldr	r0, [pc, #240]	; (8003f50 <MX_GPIO_Init+0x138>)
 8003e5e:	f7ff ffcb 	bl	8003df8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, EXT_Orange_LED_Pin|EXT_Yellow_LED_Pin|EXT_Green_LED_Pin|LL_GPIO_PIN_4);
 8003e62:	f240 4116 	movw	r1, #1046	; 0x416
 8003e66:	483b      	ldr	r0, [pc, #236]	; (8003f54 <MX_GPIO_Init+0x13c>)
 8003e68:	f7ff ffc6 	bl	8003df8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8003e6c:	493a      	ldr	r1, [pc, #232]	; (8003f58 <MX_GPIO_Init+0x140>)
 8003e6e:	2002      	movs	r0, #2
 8003e70:	f7ff ff36 	bl	8003ce0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE8);
 8003e74:	4939      	ldr	r1, [pc, #228]	; (8003f5c <MX_GPIO_Init+0x144>)
 8003e76:	2000      	movs	r0, #0
 8003e78:	f7ff ff32 	bl	8003ce0 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8003e7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e80:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8003e82:	2301      	movs	r3, #1
 8003e84:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8003e86:	2300      	movs	r3, #0
 8003e88:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8003e8e:	f107 0318 	add.w	r3, r7, #24
 8003e92:	4618      	mov	r0, r3
 8003e94:	f009 feac 	bl	800dbf0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_8;
 8003e98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e9c:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8003eaa:	f107 0318 	add.w	r3, r7, #24
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f009 fe9e 	bl	800dbf0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003eba:	4824      	ldr	r0, [pc, #144]	; (8003f4c <MX_GPIO_Init+0x134>)
 8003ebc:	f7ff ff6d 	bl	8003d9a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_8, LL_GPIO_PULL_NO);
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ec6:	4822      	ldr	r0, [pc, #136]	; (8003f50 <MX_GPIO_Init+0x138>)
 8003ec8:	f7ff ff67 	bl	8003d9a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ed2:	481e      	ldr	r0, [pc, #120]	; (8003f4c <MX_GPIO_Init+0x134>)
 8003ed4:	f7ff ff32 	bl	8003d3c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_8, LL_GPIO_MODE_INPUT);
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ede:	481c      	ldr	r0, [pc, #112]	; (8003f50 <MX_GPIO_Init+0x138>)
 8003ee0:	f7ff ff2c 	bl	8003d3c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = Act_Off_Pin|Act_On_Pin|test_pin_Pin;
 8003ee4:	2323      	movs	r3, #35	; 0x23
 8003ee6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003eec:	2300      	movs	r3, #0
 8003eee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ef8:	463b      	mov	r3, r7
 8003efa:	4619      	mov	r1, r3
 8003efc:	4813      	ldr	r0, [pc, #76]	; (8003f4c <MX_GPIO_Init+0x134>)
 8003efe:	f009 fffd 	bl	800defc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Mx_dir_Pin|LD2_Pin|SPI_CSG_Pin|SPI_CSXM_Pin;
 8003f02:	f641 0330 	movw	r3, #6192	; 0x1830
 8003f06:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003f10:	2300      	movs	r3, #0
 8003f12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003f14:	2300      	movs	r3, #0
 8003f16:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f18:	463b      	mov	r3, r7
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	480c      	ldr	r0, [pc, #48]	; (8003f50 <MX_GPIO_Init+0x138>)
 8003f1e:	f009 ffed 	bl	800defc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EXT_Orange_LED_Pin|EXT_Yellow_LED_Pin|EXT_Green_LED_Pin|LL_GPIO_PIN_4;
 8003f22:	f240 4316 	movw	r3, #1046	; 0x416
 8003f26:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003f30:	2300      	movs	r3, #0
 8003f32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003f34:	2300      	movs	r3, #0
 8003f36:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f38:	463b      	mov	r3, r7
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4805      	ldr	r0, [pc, #20]	; (8003f54 <MX_GPIO_Init+0x13c>)
 8003f3e:	f009 ffdd 	bl	800defc <LL_GPIO_Init>

}
 8003f42:	bf00      	nop
 8003f44:	3720      	adds	r7, #32
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	40020800 	.word	0x40020800
 8003f50:	40020000 	.word	0x40020000
 8003f54:	40020400 	.word	0x40020400
 8003f58:	00f00003 	.word	0x00f00003
 8003f5c:	000f0002 	.word	0x000f0002

08003f60 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8003f6c:	4a0d      	ldr	r2, [pc, #52]	; (8003fa4 <LL_DMA_SetDataLength+0x44>)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4413      	add	r3, r2
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	461a      	mov	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	4413      	add	r3, r2
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	0c1b      	lsrs	r3, r3, #16
 8003f7e:	041b      	lsls	r3, r3, #16
 8003f80:	4908      	ldr	r1, [pc, #32]	; (8003fa4 <LL_DMA_SetDataLength+0x44>)
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	440a      	add	r2, r1
 8003f86:	7812      	ldrb	r2, [r2, #0]
 8003f88:	4611      	mov	r1, r2
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	440a      	add	r2, r1
 8003f8e:	4611      	mov	r1, r2
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	604b      	str	r3, [r1, #4]
}
 8003f96:	bf00      	nop
 8003f98:	3714      	adds	r7, #20
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	08010ae4 	.word	0x08010ae4

08003fa8 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8003fb4:	4a07      	ldr	r2, [pc, #28]	; (8003fd4 <LL_DMA_SetMemoryAddress+0x2c>)
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	4413      	add	r3, r2
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	60d3      	str	r3, [r2, #12]
}
 8003fc8:	bf00      	nop
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	08010ae4 	.word	0x08010ae4

08003fd8 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8003fe4:	4a07      	ldr	r2, [pc, #28]	; (8004004 <LL_DMA_SetPeriphAddress+0x2c>)
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	4413      	add	r3, r2
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	461a      	mov	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6093      	str	r3, [r2, #8]
}
 8003ff8:	bf00      	nop
 8003ffa:	3714      	adds	r7, #20
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	08010ae4 	.word	0x08010ae4

08004008 <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 800400c:	4b05      	ldr	r3, [pc, #20]	; (8004024 <LL_RCC_HSE_EnableBypass+0x1c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a04      	ldr	r2, [pc, #16]	; (8004024 <LL_RCC_HSE_EnableBypass+0x1c>)
 8004012:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004016:	6013      	str	r3, [r2, #0]
}
 8004018:	bf00      	nop
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	40023800 	.word	0x40023800

08004028 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800402c:	4b05      	ldr	r3, [pc, #20]	; (8004044 <LL_RCC_HSE_Enable+0x1c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a04      	ldr	r2, [pc, #16]	; (8004044 <LL_RCC_HSE_Enable+0x1c>)
 8004032:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004036:	6013      	str	r3, [r2, #0]
}
 8004038:	bf00      	nop
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	40023800 	.word	0x40023800

08004048 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 800404c:	4b07      	ldr	r3, [pc, #28]	; (800406c <LL_RCC_HSE_IsReady+0x24>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004054:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004058:	bf0c      	ite	eq
 800405a:	2301      	moveq	r3, #1
 800405c:	2300      	movne	r3, #0
 800405e:	b2db      	uxtb	r3, r3
}
 8004060:	4618      	mov	r0, r3
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	40023800 	.word	0x40023800

08004070 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004078:	4b06      	ldr	r3, [pc, #24]	; (8004094 <LL_RCC_SetSysClkSource+0x24>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f023 0203 	bic.w	r2, r3, #3
 8004080:	4904      	ldr	r1, [pc, #16]	; (8004094 <LL_RCC_SetSysClkSource+0x24>)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4313      	orrs	r3, r2
 8004086:	608b      	str	r3, [r1, #8]
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	40023800 	.word	0x40023800

08004098 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800409c:	4b04      	ldr	r3, [pc, #16]	; (80040b0 <LL_RCC_GetSysClkSource+0x18>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f003 030c 	and.w	r3, r3, #12
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	40023800 	.word	0x40023800

080040b4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80040bc:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <LL_RCC_SetAHBPrescaler+0x24>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040c4:	4904      	ldr	r1, [pc, #16]	; (80040d8 <LL_RCC_SetAHBPrescaler+0x24>)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	608b      	str	r3, [r1, #8]
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	40023800 	.word	0x40023800

080040dc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80040e4:	4b06      	ldr	r3, [pc, #24]	; (8004100 <LL_RCC_SetAPB1Prescaler+0x24>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80040ec:	4904      	ldr	r1, [pc, #16]	; (8004100 <LL_RCC_SetAPB1Prescaler+0x24>)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	608b      	str	r3, [r1, #8]
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	40023800 	.word	0x40023800

08004104 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800410c:	4b06      	ldr	r3, [pc, #24]	; (8004128 <LL_RCC_SetAPB2Prescaler+0x24>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004114:	4904      	ldr	r1, [pc, #16]	; (8004128 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4313      	orrs	r3, r2
 800411a:	608b      	str	r3, [r1, #8]
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	40023800 	.word	0x40023800

0800412c <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8004134:	4b07      	ldr	r3, [pc, #28]	; (8004154 <LL_RCC_SetTIMPrescaler+0x28>)
 8004136:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800413a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800413e:	4905      	ldr	r1, [pc, #20]	; (8004154 <LL_RCC_SetTIMPrescaler+0x28>)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr
 8004154:	40023800 	.word	0x40023800

08004158 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800415c:	4b05      	ldr	r3, [pc, #20]	; (8004174 <LL_RCC_PLL_Enable+0x1c>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a04      	ldr	r2, [pc, #16]	; (8004174 <LL_RCC_PLL_Enable+0x1c>)
 8004162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004166:	6013      	str	r3, [r2, #0]
}
 8004168:	bf00      	nop
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	40023800 	.word	0x40023800

08004178 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800417c:	4b07      	ldr	r3, [pc, #28]	; (800419c <LL_RCC_PLL_IsReady+0x24>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004184:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004188:	bf0c      	ite	eq
 800418a:	2301      	moveq	r3, #1
 800418c:	2300      	movne	r3, #0
 800418e:	b2db      	uxtb	r3, r3
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	40023800 	.word	0x40023800

080041a0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80041ae:	4b11      	ldr	r3, [pc, #68]	; (80041f4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	4b11      	ldr	r3, [pc, #68]	; (80041f8 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 80041b4:	4013      	ands	r3, r2
 80041b6:	68f9      	ldr	r1, [r7, #12]
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	4311      	orrs	r1, r2
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	0192      	lsls	r2, r2, #6
 80041c0:	430a      	orrs	r2, r1
 80041c2:	490c      	ldr	r1, [pc, #48]	; (80041f4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80041c8:	4b0a      	ldr	r3, [pc, #40]	; (80041f4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80041d0:	4908      	ldr	r1, [pc, #32]	; (80041f4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80041d8:	4b06      	ldr	r3, [pc, #24]	; (80041f4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80041e0:	4904      	ldr	r1, [pc, #16]	; (80041f4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80041e8:	bf00      	nop
 80041ea:	3714      	adds	r7, #20
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	40023800 	.word	0x40023800
 80041f8:	ffbf8000 	.word	0xffbf8000

080041fc <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8004204:	4b06      	ldr	r3, [pc, #24]	; (8004220 <LL_FLASH_SetLatency+0x24>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f023 020f 	bic.w	r2, r3, #15
 800420c:	4904      	ldr	r1, [pc, #16]	; (8004220 <LL_FLASH_SetLatency+0x24>)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4313      	orrs	r3, r2
 8004212:	600b      	str	r3, [r1, #0]
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr
 8004220:	40023c00 	.word	0x40023c00

08004224 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8004228:	4b04      	ldr	r3, [pc, #16]	; (800423c <LL_FLASH_GetLatency+0x18>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 030f 	and.w	r3, r3, #15
}
 8004230:	4618      	mov	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40023c00 	.word	0x40023c00

08004240 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8004248:	4b05      	ldr	r3, [pc, #20]	; (8004260 <LL_EXTI_EnableIT_0_31+0x20>)
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	4904      	ldr	r1, [pc, #16]	; (8004260 <LL_EXTI_EnableIT_0_31+0x20>)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4313      	orrs	r3, r2
 8004252:	600b      	str	r3, [r1, #0]
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	40013c00 	.word	0x40013c00

08004264 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	4904      	ldr	r1, [pc, #16]	; (8004284 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4313      	orrs	r3, r2
 8004276:	608b      	str	r3, [r1, #8]

}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	40013c00 	.word	0x40013c00

08004288 <LL_EXTI_ReadFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 8004290:	4b04      	ldr	r3, [pc, #16]	; (80042a4 <LL_EXTI_ReadFlag_0_31+0x1c>)
 8004292:	695a      	ldr	r2, [r3, #20]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4013      	ands	r3, r2
}
 8004298:	4618      	mov	r0, r3
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	40013c00 	.word	0x40013c00

080042a8 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 80042b0:	4a04      	ldr	r2, [pc, #16]	; (80042c4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6153      	str	r3, [r2, #20]
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40013c00 	.word	0x40013c00

080042c8 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d106      	bne.n	80042e4 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80042d6:	4b09      	ldr	r3, [pc, #36]	; (80042fc <LL_SYSTICK_SetClkSource+0x34>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a08      	ldr	r2, [pc, #32]	; (80042fc <LL_SYSTICK_SetClkSource+0x34>)
 80042dc:	f043 0304 	orr.w	r3, r3, #4
 80042e0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 80042e2:	e005      	b.n	80042f0 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80042e4:	4b05      	ldr	r3, [pc, #20]	; (80042fc <LL_SYSTICK_SetClkSource+0x34>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a04      	ldr	r2, [pc, #16]	; (80042fc <LL_SYSTICK_SetClkSource+0x34>)
 80042ea:	f023 0304 	bic.w	r3, r3, #4
 80042ee:	6013      	str	r3, [r2, #0]
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	e000e010 	.word	0xe000e010

08004300 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004304:	4b05      	ldr	r3, [pc, #20]	; (800431c <LL_SYSTICK_EnableIT+0x1c>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a04      	ldr	r2, [pc, #16]	; (800431c <LL_SYSTICK_EnableIT+0x1c>)
 800430a:	f043 0302 	orr.w	r3, r3, #2
 800430e:	6013      	str	r3, [r2, #0]
}
 8004310:	bf00      	nop
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	e000e010 	.word	0xe000e010

08004320 <LL_PWR_EnableOverDriveMode>:
  * @brief  Enable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_ODEN);
 8004324:	4b05      	ldr	r3, [pc, #20]	; (800433c <LL_PWR_EnableOverDriveMode+0x1c>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a04      	ldr	r2, [pc, #16]	; (800433c <LL_PWR_EnableOverDriveMode+0x1c>)
 800432a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800432e:	6013      	str	r3, [r2, #0]
}
 8004330:	bf00      	nop
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40007000 	.word	0x40007000

08004340 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8004348:	4b06      	ldr	r3, [pc, #24]	; (8004364 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004350:	4904      	ldr	r1, [pc, #16]	; (8004364 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4313      	orrs	r3, r2
 8004356:	600b      	str	r3, [r1, #0]
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr
 8004364:	40007000 	.word	0x40007000

08004368 <LL_TIM_EnableCounter>:
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f043 0201 	orr.w	r2, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	601a      	str	r2, [r3, #0]
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <LL_TIM_CC_EnableChannel>:
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1a      	ldr	r2, [r3, #32]
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	431a      	orrs	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	621a      	str	r2, [r3, #32]
}
 800439e:	bf00      	nop
 80043a0:	370c      	adds	r7, #12
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <LL_TIM_IC_GetCaptureCH1>:
{
 80043aa:	b480      	push	{r7}
 80043ac:	b083      	sub	sp, #12
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr

080043c2 <LL_TIM_IC_GetCaptureCH3>:
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR3));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr

080043da <LL_TIM_IC_GetCaptureCH4>:
{
 80043da:	b480      	push	{r7}
 80043dc:	b083      	sub	sp, #12
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR4));
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <LL_TIM_EnableIT_CC1>:
  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	f043 0202 	orr.w	r2, r3, #2
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	60da      	str	r2, [r3, #12]
}
 8004406:	bf00      	nop
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr

08004412 <LL_USART_EnableIT_RXNE>:
{
 8004412:	b480      	push	{r7}
 8004414:	b089      	sub	sp, #36	; 0x24
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	330c      	adds	r3, #12
 800441e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	e853 3f00 	ldrex	r3, [r3]
 8004426:	60bb      	str	r3, [r7, #8]
   return(result);
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	f043 0320 	orr.w	r3, r3, #32
 800442e:	61fb      	str	r3, [r7, #28]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	330c      	adds	r3, #12
 8004434:	69fa      	ldr	r2, [r7, #28]
 8004436:	61ba      	str	r2, [r7, #24]
 8004438:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443a:	6979      	ldr	r1, [r7, #20]
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	e841 2300 	strex	r3, r2, [r1]
 8004442:	613b      	str	r3, [r7, #16]
   return(result);
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1e7      	bne.n	800441a <LL_USART_EnableIT_RXNE+0x8>
}
 800444a:	bf00      	nop
 800444c:	bf00      	nop
 800444e:	3724      	adds	r7, #36	; 0x24
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <LL_USART_DMA_GetRegAddr>:
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  return ((uint32_t) &(USARTx->DR));
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3304      	adds	r3, #4
}
 8004464:	4618      	mov	r0, r3
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <LL_GPIO_SetOutputPin>:
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	683a      	ldr	r2, [r7, #0]
 800447e:	619a      	str	r2, [r3, #24]
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <LL_GPIO_ResetOutputPin>:
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	041a      	lsls	r2, r3, #16
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	619a      	str	r2, [r3, #24]
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <TxMSG_Init>:
static inline void CAN_ClearFlag_ERRI(CAN_HandleTypeDef *hcan)
{
  WRITE_REG(hcan->Instance->MSR, CAN_MSR_ERRI);
}

static inline void TxMSG_Init(CAN_TxHeaderTypeDef* TxMSG) {
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
	TxMSG->RTR = CAN_RTR_DATA;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	60da      	str	r2, [r3, #12]
	TxMSG->IDE = CAN_ID_STD;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	609a      	str	r2, [r3, #8]
	TxMSG->DLC = 8U;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2208      	movs	r2, #8
 80044c2:	611a      	str	r2, [r3, #16]
	TxMSG->TransmitGlobalTime = DISABLE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	751a      	strb	r2, [r3, #20]
}
 80044ca:	bf00      	nop
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
	...

080044d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80044d8:	b5b0      	push	{r4, r5, r7, lr}
 80044da:	b0be      	sub	sp, #248	; 0xf8
 80044dc:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80044de:	f004 ff89 	bl	80093f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80044e2:	f000 fc41 	bl	8004d68 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  LL_Init1msTick(180000000);			//Add here to fix MX generated code
 80044e6:	481d      	ldr	r0, [pc, #116]	; (800455c <main+0x84>)
 80044e8:	f00a fce6 	bl	800eeb8 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80044ec:	2004      	movs	r0, #4
 80044ee:	f7ff feeb 	bl	80042c8 <LL_SYSTICK_SetClkSource>
  LL_SYSTICK_EnableIT();
 80044f2:	f7ff ff05 	bl	8004300 <LL_SYSTICK_EnableIT>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80044f6:	f7ff fc8f 	bl	8003e18 <MX_GPIO_Init>
  MX_DMA_Init();
 80044fa:	f7fe fdab 	bl	8003054 <MX_DMA_Init>
  MX_CAN1_Init();
 80044fe:	f7fe fc51 	bl	8002da4 <MX_CAN1_Init>
  MX_SPI2_Init();
 8004502:	f003 f9eb 	bl	80078dc <MX_SPI2_Init>
  MX_TIM2_Init();
 8004506:	f003 fff9 	bl	80084fc <MX_TIM2_Init>
  MX_TIM5_Init();
 800450a:	f004 f873 	bl	80085f4 <MX_TIM5_Init>
  MX_TIM8_Init();
 800450e:	f004 f8c7 	bl	80086a0 <MX_TIM8_Init>
  MX_UART4_Init();
 8004512:	f004 fce1 	bl	8008ed8 <MX_UART4_Init>
  MX_USART2_UART_Init();
 8004516:	f004 fd6b 	bl	8008ff0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800451a:	f004 fd93 	bl	8009044 <MX_USART3_UART_Init>
  MX_UART5_Init();
 800451e:	f004 fd3d 	bl	8008f9c <MX_UART5_Init>
  MX_TIM14_Init();
 8004522:	f004 fa0f 	bl	8008944 <MX_TIM14_Init>
  MX_TIM12_Init();
 8004526:	f004 f9d3 	bl	80088d0 <MX_TIM12_Init>
  MX_TIM11_Init();
 800452a:	f004 f9ad 	bl	8008888 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
#ifdef USE_ROS
  setup();
 800452e:	f002 fb29 	bl	8006b84 <setup>
  HAL_TIM_Base_Start_IT(&htim14);
 8004532:	480b      	ldr	r0, [pc, #44]	; (8004560 <main+0x88>)
 8004534:	f007 f8d2 	bl	800b6dc <HAL_TIM_Base_Start_IT>
#endif
//  HAL_TIM_Base_Start_IT(&htim5);
  HAL_TIM_Base_Start_IT(&htim11);
 8004538:	480a      	ldr	r0, [pc, #40]	; (8004564 <main+0x8c>)
 800453a:	f007 f8cf 	bl	800b6dc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim12);
 800453e:	480a      	ldr	r0, [pc, #40]	; (8004568 <main+0x90>)
 8004540:	f007 f8cc 	bl	800b6dc <HAL_TIM_Base_Start_IT>

  // ========== INITIALIZE CAN =======================
  CAN_Filter_Init();
 8004544:	f7fe fcbc 	bl	8002ec0 <CAN_Filter_Init>
  TxMSG_Init(&TxMSG);
 8004548:	4808      	ldr	r0, [pc, #32]	; (800456c <main+0x94>)
 800454a:	f7ff ffae 	bl	80044aa <TxMSG_Init>
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800454e:	4808      	ldr	r0, [pc, #32]	; (8004570 <main+0x98>)
 8004550:	f005 f9c2 	bl	80098d8 <HAL_CAN_Start>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <main+0x9c>
   while (1);
 800455a:	e7fe      	b.n	800455a <main+0x82>
 800455c:	0aba9500 	.word	0x0aba9500
 8004560:	20001338 	.word	0x20001338
 8004564:	200012a8 	.word	0x200012a8
 8004568:	200012f0 	.word	0x200012f0
 800456c:	20000310 	.word	0x20000310
 8004570:	200001e4 	.word	0x200001e4
  }
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8004574:	2102      	movs	r1, #2
 8004576:	48c5      	ldr	r0, [pc, #788]	; (800488c <main+0x3b4>)
 8004578:	f005 fc14 	bl	8009da4 <HAL_CAN_ActivateNotification>

  // =========== INTERRUPT ENABLE ====================
  LL_USART_EnableIT_RXNE(UART4);
 800457c:	48c4      	ldr	r0, [pc, #784]	; (8004890 <main+0x3b8>)
 800457e:	f7ff ff48 	bl	8004412 <LL_USART_EnableIT_RXNE>
  LL_TIM_EnableIT_CC1(TIM2);
 8004582:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004586:	f7ff ff34 	bl	80043f2 <LL_TIM_EnableIT_CC1>
  LL_USART_EnableIT_RXNE(USART3);
 800458a:	48c2      	ldr	r0, [pc, #776]	; (8004894 <main+0x3bc>)
 800458c:	f7ff ff41 	bl	8004412 <LL_USART_EnableIT_RXNE>
  LL_TIM_CC_EnableChannel(TIM8,	TIM_CCER_CC1E | TIM_CCER_CC2E |
 8004590:	f241 1111 	movw	r1, #4369	; 0x1111
 8004594:	48c0      	ldr	r0, [pc, #768]	; (8004898 <main+0x3c0>)
 8004596:	f7ff fef7 	bl	8004388 <LL_TIM_CC_EnableChannel>
     TIM_CCER_CC3E | TIM_CCER_CC4E);	// Enable all PWM input port
  LL_TIM_EnableIT_CC1(TIM8);			// Enable PWM input capture interrupt
 800459a:	48bf      	ldr	r0, [pc, #764]	; (8004898 <main+0x3c0>)
 800459c:	f7ff ff29 	bl	80043f2 <LL_TIM_EnableIT_CC1>
  LL_TIM_EnableCounter(TIM8);			// Start timer8 for PWM input capture
 80045a0:	48bd      	ldr	r0, [pc, #756]	; (8004898 <main+0x3c0>)
 80045a2:	f7ff fee1 	bl	8004368 <LL_TIM_EnableCounter>
  LL_EXTI_EnableRisingTrig_0_31(LL_EXTI_LINE_8);
 80045a6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80045aa:	f7ff fe5b 	bl	8004264 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_8);
 80045ae:	f44f 7080 	mov.w	r0, #256	; 0x100
 80045b2:	f7ff fe45 	bl	8004240 <LL_EXTI_EnableIT_0_31>

  // ============ GPS DMA SETUP =======================
  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_1, LL_USART_DMA_GetRegAddr(USART3));
 80045b6:	48b7      	ldr	r0, [pc, #732]	; (8004894 <main+0x3bc>)
 80045b8:	f7ff ff4e 	bl	8004458 <LL_USART_DMA_GetRegAddr>
 80045bc:	4603      	mov	r3, r0
 80045be:	461a      	mov	r2, r3
 80045c0:	2101      	movs	r1, #1
 80045c2:	48b6      	ldr	r0, [pc, #728]	; (800489c <main+0x3c4>)
 80045c4:	f7ff fd08 	bl	8003fd8 <LL_DMA_SetPeriphAddress>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_1, (uint32_t) gpsdata);
 80045c8:	4bb5      	ldr	r3, [pc, #724]	; (80048a0 <main+0x3c8>)
 80045ca:	461a      	mov	r2, r3
 80045cc:	2101      	movs	r1, #1
 80045ce:	48b3      	ldr	r0, [pc, #716]	; (800489c <main+0x3c4>)
 80045d0:	f7ff fcea 	bl	8003fa8 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_1, sizeof(gpsdata));
 80045d4:	2224      	movs	r2, #36	; 0x24
 80045d6:	2101      	movs	r1, #1
 80045d8:	48b0      	ldr	r0, [pc, #704]	; (800489c <main+0x3c4>)
 80045da:	f7ff fcc1 	bl	8003f60 <LL_DMA_SetDataLength>

  // ============ HAL Time Interrupt Initialize =======
  uint32_t now = 0;
 80045de:	2300      	movs	r3, #0
 80045e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  uint32_t oldlog_time = 0;
 80045e4:	2300      	movs	r3, #0
 80045e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t oldfir_time = 0;
 80045ea:	2300      	movs	r3, #0
 80045ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  uint32_t oldcan_time = 0;
 80045f0:	2300      	movs	r3, #0
 80045f2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t olddebug_time = 0;
 80045f6:	2300      	movs	r3, #0
 80045f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  uint32_t oldcol_time = 0;
 80045fc:	2300      	movs	r3, #0
 80045fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t oldekf_time = 0;
 8004602:	2300      	movs	r3, #0
 8004604:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t oldrmt_time = 0;
 8004608:	2300      	movs	r3, #0
 800460a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t time_start = 0;				// to record back support down time
 800460e:	2300      	movs	r3, #0
 8004610:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  uint32_t time_stop = 0;
 8004614:	2300      	movs	r3, #0
 8004616:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

  // ============ Flag Parameter Initialize ===========
  uint8_t vel_first_flag = 0;			// velocity > limit minimum velocity (1.5)
 800461a:	2300      	movs	r3, #0
 800461c:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
//  uint8_t velocity_cmd_flag = 0;		// Remote on mean velocity > 0
  uint8_t check_flag = 0; 				// GPS check sum
 8004620:	2300      	movs	r3, #0
 8004622:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
  uint8_t turn_circle_flag = 0;			// tracking line or arc
 8004626:	2300      	movs	r3, #0
 8004628:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
//  uint8_t tracking_first_flag = 0;		// to recoder the first shift time	//Remember
//  uint8_t emergency_brake_flag = 0;		// Emergency Brake System
//
  // ============ Tracking Parameter Initialize =======
  float way_point_begin[2] = { 60.2217f, 8.9381f};	  // tracking begin way_point
 800462c:	4a9d      	ldr	r2, [pc, #628]	; (80048a4 <main+0x3cc>)
 800462e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004632:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004636:	e883 0003 	stmia.w	r3, {r0, r1}
  float way_point_end[2]   = { 10.06f, 32.6295f };    // tracking end way_point
 800463a:	4a9b      	ldr	r2, [pc, #620]	; (80048a8 <main+0x3d0>)
 800463c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004640:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004644:	e883 0003 	stmia.w	r3, {r0, r1}
  float circle_point[2]    = { 13.2039f, 39.2861f };  // if tracking trajectory is arc
 8004648:	4a98      	ldr	r2, [pc, #608]	; (80048ac <main+0x3d4>)
 800464a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800464e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004652:	e883 0003 	stmia.w	r3, {r0, r1}
  float radius = 7.3617f;					          // tracking trajectory arc radius
 8004656:	4b96      	ldr	r3, [pc, #600]	; (80048b0 <main+0x3d8>)
 8004658:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
//  float tracking_control[2] = { 0 };                  // tracking output (1):velocity (m/s) (2):omega (rad/s)
  float stateD[3] = { 0.0f };
 800465c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
 8004664:	605a      	str	r2, [r3, #4]
 8004666:	609a      	str	r2, [r3, #8]
//  float imu_bias = 0;
  uint8_t line = 3;									  // tracking stage
 8004668:	2303      	movs	r3, #3
 800466a:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
  uint8_t stage = 8;
 800466e:	2308      	movs	r3, #8
 8004670:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
  uint32_t time_shift = 0;	                          // normalize time in tracking process each stage
 8004674:	2300      	movs	r3, #0
 8004676:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
//  float theta_y = 0.0f;
//  float acc[3]  = { 0.0f, 0.0f, -GRAVITY };
//  float gyro[3] = { 0.0f };
//
  // ============= Controller Parameters ===========
  float remote_control = 0.0f;
 800467a:	f04f 0300 	mov.w	r3, #0
 800467e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  float delta_goal     = 0.0f;
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  // ============= EKF Parameters ==================
  float init_x = 79.5f;								//the vehicle initial point
 800468a:	4b8a      	ldr	r3, [pc, #552]	; (80048b4 <main+0x3dc>)
 800468c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  float init_y = -3.0f;
 8004690:	4b89      	ldr	r3, [pc, #548]	; (80048b8 <main+0x3e0>)
 8004692:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  float init_phi = 2.7f;
 8004696:	4b89      	ldr	r3, [pc, #548]	; (80048bc <main+0x3e4>)
 8004698:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  float point_current[2] = { init_x, init_y };
 800469c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046a0:	637b      	str	r3, [r7, #52]	; 0x34
 80046a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046a6:	63bb      	str	r3, [r7, #56]	; 0x38
  float gps_drift[2] = {0.0f};
 80046a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]
 80046b0:	605a      	str	r2, [r3, #4]
  float horizontal_accuracy = 0.0f;
 80046b2:	f04f 0300 	mov.w	r3, #0
 80046b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  float vertical_accuracy = 0.0f;
 80046ba:	f04f 0300 	mov.w	r3, #0
 80046be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  float mu[4] = { init_x, init_y, init_phi, 0.0f }; // X Y Phi velocity
 80046c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046c6:	61fb      	str	r3, [r7, #28]
 80046c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046cc:	623b      	str	r3, [r7, #32]
 80046ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80046d2:	627b      	str	r3, [r7, #36]	; 0x24
 80046d4:	f04f 0300 	mov.w	r3, #0
 80046d8:	62bb      	str	r3, [r7, #40]	; 0x28

  // ============= LCD Parameters ==================
  uint8_t LCD_tx[17] = {0};
 80046da:	2300      	movs	r3, #0
 80046dc:	60bb      	str	r3, [r7, #8]
 80046de:	f107 030c 	add.w	r3, r7, #12
 80046e2:	2200      	movs	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	605a      	str	r2, [r3, #4]
 80046e8:	609a      	str	r2, [r3, #8]
 80046ea:	731a      	strb	r2, [r3, #12]


  // ============= MX Motor Initialization ========
#ifdef INIT_MX
  HAL_Delay(1000);							//wait init 1(second)
 80046ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046f0:	f004 fef2 	bl	80094d8 <HAL_Delay>
#if MXSPEEDCTRL == 0
  AngleLimit(MXUPPER_BOUND, MXLOWER_BOUND); // setup the Mx motor limit angle
 80046f4:	f240 519a 	movw	r1, #1434	; 0x59a
 80046f8:	f640 203a 	movw	r0, #2618	; 0xa3a
 80046fc:	f7fe f8fa 	bl	80028f4 <AngleLimit>
//	PIDsetup(185,115,15);					// Mx motor setup PID gain
  Motor();									// so min control angle 0.088 degree
 8004700:	f7fe f8aa 	bl	8002858 <Motor>
//	Torque_off();
#endif

  // ====== Lower Back Support Of Bicycle ========
#ifdef REMOTE_START
  LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin);	// down
 8004704:	2101      	movs	r1, #1
 8004706:	486e      	ldr	r0, [pc, #440]	; (80048c0 <main+0x3e8>)
 8004708:	f7ff fec0 	bl	800448c <LL_GPIO_ResetOutputPin>
  LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 800470c:	2102      	movs	r1, #2
 800470e:	486c      	ldr	r0, [pc, #432]	; (80048c0 <main+0x3e8>)
 8004710:	f7ff feae 	bl	8004470 <LL_GPIO_SetOutputPin>
#endif

  // ============= LCD Initialization ========
  HAL_HalfDuplex_EnableTransmitter(&huart5); 	// LCD display
 8004714:	486b      	ldr	r0, [pc, #428]	; (80048c4 <main+0x3ec>)
 8004716:	f008 fb09 	bl	800cd2c <HAL_HalfDuplex_EnableTransmitter>
  while (1)
  {

	// ================== Start CAN Logger And LCD ================
#ifdef CANLOG
	now = HAL_GetTick();
 800471a:	f004 fed1 	bl	80094c0 <HAL_GetTick>
 800471e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
	uint16_t logdt = now - oldlog_time;
 8004722:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004726:	b29a      	uxth	r2, r3
 8004728:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800472c:	b29b      	uxth	r3, r3
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
	if (logdt >= CANLOGSAMPLE) {
 8004734:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004738:	2b09      	cmp	r3, #9
 800473a:	d952      	bls.n	80047e2 <main+0x30a>
		oldlog_time = HAL_GetTick();
 800473c:	f004 fec0 	bl	80094c0 <HAL_GetTick>
 8004740:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
		float accuracy[2] = {vertical_accuracy, horizontal_accuracy};
 8004744:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004748:	603b      	str	r3, [r7, #0]
 800474a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800474e:	607b      	str	r3, [r7, #4]
		CanLogger(theta_x, theta_y, gyro, acc, mu, check_flag,
 8004750:	4b5d      	ldr	r3, [pc, #372]	; (80048c8 <main+0x3f0>)
 8004752:	edd3 7a00 	vldr	s15, [r3]
 8004756:	4b5d      	ldr	r3, [pc, #372]	; (80048cc <main+0x3f4>)
 8004758:	ed93 7a00 	vldr	s14, [r3]
 800475c:	4b5c      	ldr	r3, [pc, #368]	; (80048d0 <main+0x3f8>)
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	f897 00b3 	ldrb.w	r0, [r7, #179]	; 0xb3
 8004764:	f107 011c 	add.w	r1, r7, #28
 8004768:	463a      	mov	r2, r7
 800476a:	9204      	str	r2, [sp, #16]
 800476c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004770:	9203      	str	r2, [sp, #12]
 8004772:	9302      	str	r3, [sp, #8]
 8004774:	4b57      	ldr	r3, [pc, #348]	; (80048d4 <main+0x3fc>)
 8004776:	9301      	str	r3, [sp, #4]
 8004778:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	edd7 1a27 	vldr	s3, [r7, #156]	; 0x9c
 8004782:	ed97 1a28 	vldr	s2, [r7, #160]	; 0xa0
 8004786:	4603      	mov	r3, r0
 8004788:	460a      	mov	r2, r1
 800478a:	4953      	ldr	r1, [pc, #332]	; (80048d8 <main+0x400>)
 800478c:	4853      	ldr	r0, [pc, #332]	; (80048dc <main+0x404>)
 800478e:	eef0 0a47 	vmov.f32	s1, s14
 8004792:	eeb0 0a67 	vmov.f32	s0, s15
 8004796:	f7fc fbdb 	bl	8000f50 <CanLogger>
				remote_control, delta_goal, point_current, tracking_control,
				tracking_first_flag, stateD, accuracy); // need final test

		// ============ Pass LCD Data At Every Can Tick ============
#ifdef LCD
		LcdData(LCD_tx, mu, accuracy, point_current, V_current, theta_x, theta_y, tracking_first_flag);
 800479a:	4b51      	ldr	r3, [pc, #324]	; (80048e0 <main+0x408>)
 800479c:	edd3 7a00 	vldr	s15, [r3]
 80047a0:	4b49      	ldr	r3, [pc, #292]	; (80048c8 <main+0x3f0>)
 80047a2:	ed93 7a00 	vldr	s14, [r3]
 80047a6:	4b49      	ldr	r3, [pc, #292]	; (80048cc <main+0x3f4>)
 80047a8:	edd3 6a00 	vldr	s13, [r3]
 80047ac:	4b48      	ldr	r3, [pc, #288]	; (80048d0 <main+0x3f8>)
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	f107 0434 	add.w	r4, r7, #52	; 0x34
 80047b4:	463a      	mov	r2, r7
 80047b6:	f107 011c 	add.w	r1, r7, #28
 80047ba:	f107 0008 	add.w	r0, r7, #8
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	eeb0 1a66 	vmov.f32	s2, s13
 80047c4:	eef0 0a47 	vmov.f32	s1, s14
 80047c8:	eeb0 0a67 	vmov.f32	s0, s15
 80047cc:	4623      	mov	r3, r4
 80047ce:	f7fd fa5b 	bl	8001c88 <LcdData>
		HAL_UART_Transmit(&huart5, LCD_tx, sizeof(LCD_tx), 2000);
 80047d2:	f107 0108 	add.w	r1, r7, #8
 80047d6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80047da:	2211      	movs	r2, #17
 80047dc:	4839      	ldr	r0, [pc, #228]	; (80048c4 <main+0x3ec>)
 80047de:	f007 fead 	bl	800c53c <HAL_UART_Transmit>
#endif
	}
#endif

	//  ========================== Remote control ==========================
	if(!velocity_cmd_flag){
 80047e2:	4b40      	ldr	r3, [pc, #256]	; (80048e4 <main+0x40c>)
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10c      	bne.n	8004804 <main+0x32c>
	    estimator(theta_x, gyro[0], &imu_bias);
 80047ea:	4b37      	ldr	r3, [pc, #220]	; (80048c8 <main+0x3f0>)
 80047ec:	edd3 7a00 	vldr	s15, [r3]
 80047f0:	4b3a      	ldr	r3, [pc, #232]	; (80048dc <main+0x404>)
 80047f2:	ed93 7a00 	vldr	s14, [r3]
 80047f6:	483c      	ldr	r0, [pc, #240]	; (80048e8 <main+0x410>)
 80047f8:	eef0 0a47 	vmov.f32	s1, s14
 80047fc:	eeb0 0a67 	vmov.f32	s0, s15
 8004800:	f7fe ffae 	bl	8003760 <estimator>
	}

	if (!vel_first_flag) {
 8004804:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d179      	bne.n	8004900 <main+0x428>
#ifdef VELOCITY
#ifdef REMOTE_START
		if (RX3 >= REMOTE_UPPER * (1 - REMOTE_ERROR) && RX3 <= REMOTE_UPPER * (1 + REMOTE_ERROR)) {//if remote is on
 800480c:	4b37      	ldr	r3, [pc, #220]	; (80048ec <main+0x414>)
 800480e:	881b      	ldrh	r3, [r3, #0]
 8004810:	ee07 3a90 	vmov	s15, r3
 8004814:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004818:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80048f0 <main+0x418>
 800481c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004824:	db14      	blt.n	8004850 <main+0x378>
 8004826:	4b31      	ldr	r3, [pc, #196]	; (80048ec <main+0x414>)
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	ee07 3a90 	vmov	s15, r3
 800482e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004832:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80048f4 <main+0x41c>
 8004836:	eef4 7ac7 	vcmpe.f32	s15, s14
 800483a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800483e:	d807      	bhi.n	8004850 <main+0x378>
			// Activates when the switch on the side is switched up! Turn the velocity_cmd_flag on
			velocity_cmd = V_REF;
 8004840:	4b2d      	ldr	r3, [pc, #180]	; (80048f8 <main+0x420>)
 8004842:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004846:	601a      	str	r2, [r3, #0]
			velocity_cmd_flag = 1;
 8004848:	4b26      	ldr	r3, [pc, #152]	; (80048e4 <main+0x40c>)
 800484a:	2201      	movs	r2, #1
 800484c:	701a      	strb	r2, [r3, #0]
 800484e:	e006      	b.n	800485e <main+0x386>
		} else {
			velocity_cmd = 0.0f;
 8004850:	4b29      	ldr	r3, [pc, #164]	; (80048f8 <main+0x420>)
 8004852:	f04f 0200 	mov.w	r2, #0
 8004856:	601a      	str	r2, [r3, #0]
			velocity_cmd_flag = 0;
 8004858:	4b22      	ldr	r3, [pc, #136]	; (80048e4 <main+0x40c>)
 800485a:	2200      	movs	r2, #0
 800485c:	701a      	strb	r2, [r3, #0]
		}
#endif
		// =========== Lift Back Support Of Bicycle At V_STD ==============
		if (V_current > V_STD) {
 800485e:	4b20      	ldr	r3, [pc, #128]	; (80048e0 <main+0x408>)
 8004860:	edd3 7a00 	vldr	s15, [r3]
 8004864:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80048fc <main+0x424>
 8004868:	eef4 7ac7 	vcmpe.f32	s15, s14
 800486c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004870:	f340 8087 	ble.w	8004982 <main+0x4aa>
			vel_first_flag = 1;							//@TODO maybe need to check v0 > 1.5(m/s) if velocity have peak
 8004874:	2301      	movs	r3, #1
 8004876:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
			LL_GPIO_SetOutputPin(GPIOC, Act_Off_Pin);	//up
 800487a:	2101      	movs	r1, #1
 800487c:	4810      	ldr	r0, [pc, #64]	; (80048c0 <main+0x3e8>)
 800487e:	f7ff fdf7 	bl	8004470 <LL_GPIO_SetOutputPin>
			LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 8004882:	2102      	movs	r1, #2
 8004884:	480e      	ldr	r0, [pc, #56]	; (80048c0 <main+0x3e8>)
 8004886:	f7ff fdf3 	bl	8004470 <LL_GPIO_SetOutputPin>
 800488a:	e07a      	b.n	8004982 <main+0x4aa>
 800488c:	200001e4 	.word	0x200001e4
 8004890:	40004c00 	.word	0x40004c00
 8004894:	40004800 	.word	0x40004800
 8004898:	40010400 	.word	0x40010400
 800489c:	40026000 	.word	0x40026000
 80048a0:	2000035c 	.word	0x2000035c
 80048a4:	08010930 	.word	0x08010930
 80048a8:	08010938 	.word	0x08010938
 80048ac:	08010940 	.word	0x08010940
 80048b0:	40eb930c 	.word	0x40eb930c
 80048b4:	429f0000 	.word	0x429f0000
 80048b8:	c0400000 	.word	0xc0400000
 80048bc:	402ccccd 	.word	0x402ccccd
 80048c0:	40020800 	.word	0x40020800
 80048c4:	20001380 	.word	0x20001380
 80048c8:	2000038c 	.word	0x2000038c
 80048cc:	20000390 	.word	0x20000390
 80048d0:	2000038a 	.word	0x2000038a
 80048d4:	200003ac 	.word	0x200003ac
 80048d8:	20000020 	.word	0x20000020
 80048dc:	20000394 	.word	0x20000394
 80048e0:	20000358 	.word	0x20000358
 80048e4:	20000389 	.word	0x20000389
 80048e8:	20000384 	.word	0x20000384
 80048ec:	20000030 	.word	0x20000030
 80048f0:	44dd6666 	.word	0x44dd6666
 80048f4:	45074ccd 	.word	0x45074ccd
 80048f8:	20000018 	.word	0x20000018
 80048fc:	3fbeb852 	.word	0x3fbeb852
		}
#endif
	}else{
#ifdef REMOTE_STOP
		// ============== Situation Where The Remote Is Switched Off =========
		if (RX3 <= REMOTE_LOWER * (1 + REMOTE_ERROR) && RX3 >= REMOTE_LOWER * (1 - REMOTE_ERROR)) {
 8004900:	4b93      	ldr	r3, [pc, #588]	; (8004b50 <main+0x678>)
 8004902:	881b      	ldrh	r3, [r3, #0]
 8004904:	ee07 3a90 	vmov	s15, r3
 8004908:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800490c:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8004b54 <main+0x67c>
 8004910:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004918:	d833      	bhi.n	8004982 <main+0x4aa>
 800491a:	4b8d      	ldr	r3, [pc, #564]	; (8004b50 <main+0x678>)
 800491c:	881b      	ldrh	r3, [r3, #0]
 800491e:	ee07 3a90 	vmov	s15, r3
 8004922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004926:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8004b58 <main+0x680>
 800492a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800492e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004932:	db26      	blt.n	8004982 <main+0x4aa>
			// ========== Lower back support ==================================
			LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin);	//down
 8004934:	2101      	movs	r1, #1
 8004936:	4889      	ldr	r0, [pc, #548]	; (8004b5c <main+0x684>)
 8004938:	f7ff fda8 	bl	800448c <LL_GPIO_ResetOutputPin>
			LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 800493c:	2102      	movs	r1, #2
 800493e:	4887      	ldr	r0, [pc, #540]	; (8004b5c <main+0x684>)
 8004940:	f7ff fd96 	bl	8004470 <LL_GPIO_SetOutputPin>

			// ========== Count down time till back support is fully lowered, then stop the vehicle
			if (time_start == 0) {
 8004944:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004948:	2b00      	cmp	r3, #0
 800494a:	d104      	bne.n	8004956 <main+0x47e>
				time_start = HAL_GetTick();
 800494c:	f004 fdb8 	bl	80094c0 <HAL_GetTick>
 8004950:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
 8004954:	e015      	b.n	8004982 <main+0x4aa>
			} else {
				time_stop = HAL_GetTick();
 8004956:	f004 fdb3 	bl	80094c0 <HAL_GetTick>
 800495a:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
				uint16_t cntdt = time_stop - time_start;
 800495e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004962:	b29a      	uxth	r2, r3
 8004964:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004968:	b29b      	uxth	r3, r3
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
				if (cntdt > BACKSUPTIME) {		// to calculate 18 second
 8004970:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8004974:	f244 6250 	movw	r2, #18000	; 0x4650
 8004978:	4293      	cmp	r3, r2
 800497a:	d902      	bls.n	8004982 <main+0x4aa>
					emergency_brake_flag = 1;
 800497c:	4b78      	ldr	r3, [pc, #480]	; (8004b60 <main+0x688>)
 800497e:	2201      	movs	r2, #1
 8004980:	701a      	strb	r2, [r3, #0]
		}
#endif
	}

#if TESTEKF == 1
	if (RX2 <= REMOTE_LOWER * (1 + REMOTE_ERROR) && RX2 >= (1 - REMOTE_ERROR) * REMOTE_LOWER) {
 8004982:	4b78      	ldr	r3, [pc, #480]	; (8004b64 <main+0x68c>)
 8004984:	881b      	ldrh	r3, [r3, #0]
 8004986:	ee07 3a90 	vmov	s15, r3
 800498a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800498e:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8004b54 <main+0x67c>
 8004992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800499a:	d815      	bhi.n	80049c8 <main+0x4f0>
 800499c:	4b71      	ldr	r3, [pc, #452]	; (8004b64 <main+0x68c>)
 800499e:	881b      	ldrh	r3, [r3, #0]
 80049a0:	ee07 3a90 	vmov	s15, r3
 80049a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049a8:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8004b58 <main+0x680>
 80049ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049b4:	db08      	blt.n	80049c8 <main+0x4f0>
		// Pull down the trigger to lift the back support up
		LL_GPIO_SetOutputPin(GPIOC, Act_Off_Pin);
 80049b6:	2101      	movs	r1, #1
 80049b8:	4868      	ldr	r0, [pc, #416]	; (8004b5c <main+0x684>)
 80049ba:	f7ff fd59 	bl	8004470 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 80049be:	2102      	movs	r1, #2
 80049c0:	4866      	ldr	r0, [pc, #408]	; (8004b5c <main+0x684>)
 80049c2:	f7ff fd55 	bl	8004470 <LL_GPIO_SetOutputPin>
 80049c6:	e00b      	b.n	80049e0 <main+0x508>
	}else{
		if(velocity_cmd_flag) {
 80049c8:	4b67      	ldr	r3, [pc, #412]	; (8004b68 <main+0x690>)
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d007      	beq.n	80049e0 <main+0x508>
			velocity_cmd = V_REF;
 80049d0:	4b66      	ldr	r3, [pc, #408]	; (8004b6c <main+0x694>)
 80049d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80049d6:	601a      	str	r2, [r3, #0]
			tracking_control[0] = V_REF;
 80049d8:	4b65      	ldr	r3, [pc, #404]	; (8004b70 <main+0x698>)
 80049da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80049de:	601a      	str	r2, [r3, #0]
		}
	}
#endif

	// Stop bicycle by pulling up the controller trigger (Actual breaking system!!)
	if (RX2 <= REMOTE_UPPER * (1 + REMOTE_ERROR) && RX2 >= REMOTE_UPPER * (1 - REMOTE_ERROR)){
 80049e0:	4b60      	ldr	r3, [pc, #384]	; (8004b64 <main+0x68c>)
 80049e2:	881b      	ldrh	r3, [r3, #0]
 80049e4:	ee07 3a90 	vmov	s15, r3
 80049e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049ec:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8004b74 <main+0x69c>
 80049f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f8:	d80f      	bhi.n	8004a1a <main+0x542>
 80049fa:	4b5a      	ldr	r3, [pc, #360]	; (8004b64 <main+0x68c>)
 80049fc:	881b      	ldrh	r3, [r3, #0]
 80049fe:	ee07 3a90 	vmov	s15, r3
 8004a02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a06:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8004b78 <main+0x6a0>
 8004a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a12:	db02      	blt.n	8004a1a <main+0x542>
		emergency_brake_flag = 1;
 8004a14:	4b52      	ldr	r3, [pc, #328]	; (8004b60 <main+0x688>)
 8004a16:	2201      	movs	r2, #1
 8004a18:	701a      	strb	r2, [r3, #0]
	}
	if(emergency_brake_flag) EmergencyBrake();
 8004a1a:	4b51      	ldr	r3, [pc, #324]	; (8004b60 <main+0x688>)
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <main+0x54e>
 8004a22:	f000 fa15 	bl	8004e50 <EmergencyBrake>


	// ================= Read IMU Data Through SPI2 =======================
#ifdef USE_OPENIMU
	if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_8)) {  // Read IMU data when external interrupt triggered from IMU
 8004a26:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004a2a:	f7ff fc2d 	bl	8004288 <LL_EXTI_ReadFlag_0_31>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d009      	beq.n	8004a48 <main+0x570>
		openIMU(&theta_x, acc, gyro, &theta_y);
 8004a34:	4b51      	ldr	r3, [pc, #324]	; (8004b7c <main+0x6a4>)
 8004a36:	4a52      	ldr	r2, [pc, #328]	; (8004b80 <main+0x6a8>)
 8004a38:	4952      	ldr	r1, [pc, #328]	; (8004b84 <main+0x6ac>)
 8004a3a:	4853      	ldr	r0, [pc, #332]	; (8004b88 <main+0x6b0>)
 8004a3c:	f7fd ffc0 	bl	80029c0 <openIMU>
		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_8);
 8004a40:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004a44:	f7ff fc30 	bl	80042a8 <LL_EXTI_ClearFlag_0_31>
	}
#endif

	// ================= IMU Position Display (LED Shield) =================
#ifdef USE_TILTLED
	if (tracking_first_flag == 0){
 8004a48:	4b50      	ldr	r3, [pc, #320]	; (8004b8c <main+0x6b4>)
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f040 80b1 	bne.w	8004bb4 <main+0x6dc>
		// light signal (shield LED)
		if (theta_x == 0 && theta_y == 0){                       	   // if no IMU data is received, make all three lights light up
 8004a52:	4b4d      	ldr	r3, [pc, #308]	; (8004b88 <main+0x6b0>)
 8004a54:	edd3 7a00 	vldr	s15, [r3]
 8004a58:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a60:	d118      	bne.n	8004a94 <main+0x5bc>
 8004a62:	4b46      	ldr	r3, [pc, #280]	; (8004b7c <main+0x6a4>)
 8004a64:	edd3 7a00 	vldr	s15, [r3]
 8004a68:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a70:	d110      	bne.n	8004a94 <main+0x5bc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_SET); 	   // Green LED (right)
 8004a72:	2201      	movs	r2, #1
 8004a74:	2102      	movs	r1, #2
 8004a76:	4846      	ldr	r0, [pc, #280]	; (8004b90 <main+0x6b8>)
 8004a78:	f006 fa9c 	bl	800afb4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_SET);  	   // Red   LED (middle)
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	2104      	movs	r1, #4
 8004a80:	4843      	ldr	r0, [pc, #268]	; (8004b90 <main+0x6b8>)
 8004a82:	f006 fa97 	bl	800afb4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_SET);  	   // Green LED (left)
 8004a86:	2201      	movs	r2, #1
 8004a88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a8c:	4840      	ldr	r0, [pc, #256]	; (8004b90 <main+0x6b8>)
 8004a8e:	f006 fa91 	bl	800afb4 <HAL_GPIO_WritePin>
 8004a92:	e08f      	b.n	8004bb4 <main+0x6dc>
		}
		else{
			double angle_margin = 0.02;
 8004a94:	a32c      	add	r3, pc, #176	; (adr r3, 8004b48 <main+0x670>)
 8004a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 8004a9e:	4b3a      	ldr	r3, [pc, #232]	; (8004b88 <main+0x6b0>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fb fd1c 	bl	80004e0 <__aeabi_f2d>
 8004aa8:	4604      	mov	r4, r0
 8004aaa:	460d      	mov	r5, r1
 8004aac:	f04f 0200 	mov.w	r2, #0
 8004ab0:	f04f 0300 	mov.w	r3, #0
 8004ab4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8004ab8:	f7fb fbb4 	bl	8000224 <__adddf3>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	f7fb fff4 	bl	8000ab0 <__aeabi_dcmpgt>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d010      	beq.n	8004af0 <main+0x618>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_RESET);  // Green LED
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	482f      	ldr	r0, [pc, #188]	; (8004b90 <main+0x6b8>)
 8004ad4:	f006 fa6e 	bl	800afb4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_SET);    // Red   LED
 8004ad8:	2201      	movs	r2, #1
 8004ada:	2104      	movs	r1, #4
 8004adc:	482c      	ldr	r0, [pc, #176]	; (8004b90 <main+0x6b8>)
 8004ade:	f006 fa69 	bl	800afb4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_RESET);  // Green LED
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ae8:	4829      	ldr	r0, [pc, #164]	; (8004b90 <main+0x6b8>)
 8004aea:	f006 fa63 	bl	800afb4 <HAL_GPIO_WritePin>
 8004aee:	e061      	b.n	8004bb4 <main+0x6dc>
			}
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 8004af0:	4b25      	ldr	r3, [pc, #148]	; (8004b88 <main+0x6b0>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7fb fcf3 	bl	80004e0 <__aeabi_f2d>
 8004afa:	4604      	mov	r4, r0
 8004afc:	460d      	mov	r5, r1
 8004afe:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8004b02:	f04f 0000 	mov.w	r0, #0
 8004b06:	f04f 0100 	mov.w	r1, #0
 8004b0a:	f7fb fb89 	bl	8000220 <__aeabi_dsub>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	460b      	mov	r3, r1
 8004b12:	4620      	mov	r0, r4
 8004b14:	4629      	mov	r1, r5
 8004b16:	f7fb ffad 	bl	8000a74 <__aeabi_dcmplt>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d039      	beq.n	8004b94 <main+0x6bc>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_RESET);  // Green LED
 8004b20:	2200      	movs	r2, #0
 8004b22:	2102      	movs	r1, #2
 8004b24:	481a      	ldr	r0, [pc, #104]	; (8004b90 <main+0x6b8>)
 8004b26:	f006 fa45 	bl	800afb4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_RESET);  // Red   LED
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	2104      	movs	r1, #4
 8004b2e:	4818      	ldr	r0, [pc, #96]	; (8004b90 <main+0x6b8>)
 8004b30:	f006 fa40 	bl	800afb4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_SET);    // Green LED
 8004b34:	2201      	movs	r2, #1
 8004b36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b3a:	4815      	ldr	r0, [pc, #84]	; (8004b90 <main+0x6b8>)
 8004b3c:	f006 fa3a 	bl	800afb4 <HAL_GPIO_WritePin>
 8004b40:	e038      	b.n	8004bb4 <main+0x6dc>
 8004b42:	bf00      	nop
 8004b44:	f3af 8000 	nop.w
 8004b48:	47ae147b 	.word	0x47ae147b
 8004b4c:	3f947ae1 	.word	0x3f947ae1
 8004b50:	20000030 	.word	0x20000030
 8004b54:	44936667 	.word	0x44936667
 8004b58:	44713333 	.word	0x44713333
 8004b5c:	40020800 	.word	0x40020800
 8004b60:	20000388 	.word	0x20000388
 8004b64:	2000002e 	.word	0x2000002e
 8004b68:	20000389 	.word	0x20000389
 8004b6c:	20000018 	.word	0x20000018
 8004b70:	200003ac 	.word	0x200003ac
 8004b74:	45074ccd 	.word	0x45074ccd
 8004b78:	44dd6666 	.word	0x44dd6666
 8004b7c:	20000390 	.word	0x20000390
 8004b80:	20000394 	.word	0x20000394
 8004b84:	20000020 	.word	0x20000020
 8004b88:	2000038c 	.word	0x2000038c
 8004b8c:	2000038a 	.word	0x2000038a
 8004b90:	40020400 	.word	0x40020400
			}
			else{                                                      // if the bicycle is tilted right (about x-axis), light up the right green LED
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_SET);    // Green LED
 8004b94:	2201      	movs	r2, #1
 8004b96:	2102      	movs	r1, #2
 8004b98:	486b      	ldr	r0, [pc, #428]	; (8004d48 <main+0x870>)
 8004b9a:	f006 fa0b 	bl	800afb4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_RESET);  // Red   LED
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	2104      	movs	r1, #4
 8004ba2:	4869      	ldr	r0, [pc, #420]	; (8004d48 <main+0x870>)
 8004ba4:	f006 fa06 	bl	800afb4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_RESET);  // Green LED
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004bae:	4866      	ldr	r0, [pc, #408]	; (8004d48 <main+0x870>)
 8004bb0:	f006 fa00 	bl	800afb4 <HAL_GPIO_WritePin>
	}
#endif

	// ================ EKF Mode, Pass current velocity to EKF ===============
#ifndef EKF
	mu[3] = V_current;  // Seems unnecessary?
 8004bb4:	4b65      	ldr	r3, [pc, #404]	; (8004d4c <main+0x874>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

// ======================= Read MX Motor Position ======================
	int delta_refu16_tmp = 0;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	677b      	str	r3, [r7, #116]	; 0x74
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 8004bbe:	2124      	movs	r1, #36	; 0x24
 8004bc0:	2001      	movs	r0, #1
 8004bc2:	f7fe fd67 	bl	8003694 <dxl_read_word>
 8004bc6:	6778      	str	r0, [r7, #116]	; 0x74
	position_state = dxl_get_result();
 8004bc8:	f7fe fcf6 	bl	80035b8 <dxl_get_result>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
	if (position_state == COMM_RXSUCCESS) {
 8004bd2:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d12c      	bne.n	8004c34 <main+0x75c>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 8004bda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bdc:	f640 2239 	movw	r2, #2617	; 0xa39
 8004be0:	4293      	cmp	r3, r2
 8004be2:	dc27      	bgt.n	8004c34 <main+0x75c>
 8004be4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004be6:	f240 529a 	movw	r2, #1434	; 0x59a
 8004bea:	4293      	cmp	r3, r2
 8004bec:	dd22      	ble.n	8004c34 <main+0x75c>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;
 8004bee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bf0:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 8004bf4:	3302      	adds	r3, #2
 8004bf6:	ee07 3a90 	vmov	s15, r3
 8004bfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bfe:	ee17 0a90 	vmov	r0, s15
 8004c02:	f7fb fc6d 	bl	80004e0 <__aeabi_f2d>
 8004c06:	a34c      	add	r3, pc, #304	; (adr r3, 8004d38 <main+0x860>)
 8004c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0c:	f7fb fcc0 	bl	8000590 <__aeabi_dmul>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	4610      	mov	r0, r2
 8004c16:	4619      	mov	r1, r3
 8004c18:	a349      	add	r3, pc, #292	; (adr r3, 8004d40 <main+0x868>)
 8004c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1e:	f7fb fcb7 	bl	8000590 <__aeabi_dmul>
 8004c22:	4602      	mov	r2, r0
 8004c24:	460b      	mov	r3, r1
 8004c26:	4610      	mov	r0, r2
 8004c28:	4619      	mov	r1, r3
 8004c2a:	f7fb ff93 	bl	8000b54 <__aeabi_d2f>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	4a47      	ldr	r2, [pc, #284]	; (8004d50 <main+0x878>)
 8004c32:	6013      	str	r3, [r2, #0]
		}
	}

	// ====================== Compute state ======================
	state[0] = theta_x;
 8004c34:	4b47      	ldr	r3, [pc, #284]	; (8004d54 <main+0x87c>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a47      	ldr	r2, [pc, #284]	; (8004d58 <main+0x880>)
 8004c3a:	6013      	str	r3, [r2, #0]
	state[1] = gyro[0];
 8004c3c:	4b47      	ldr	r3, [pc, #284]	; (8004d5c <main+0x884>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a45      	ldr	r2, [pc, #276]	; (8004d58 <main+0x880>)
 8004c42:	6053      	str	r3, [r2, #4]
	state[2] = delta_ref;
 8004c44:	4b42      	ldr	r3, [pc, #264]	; (8004d50 <main+0x878>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a43      	ldr	r2, [pc, #268]	; (8004d58 <main+0x880>)
 8004c4a:	6093      	str	r3, [r2, #8]

	// ================ Bicycle Control ======================================
#ifdef CONTROL
	now = HAL_GetTick();
 8004c4c:	f004 fc38 	bl	80094c0 <HAL_GetTick>
 8004c50:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
	uint16_t coldt = now - oldcol_time;
 8004c54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	if (coldt >= COLSAMPLE && vel_first_flag) {
 8004c66:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8004c6a:	2b09      	cmp	r3, #9
 8004c6c:	d958      	bls.n	8004d20 <main+0x848>
 8004c6e:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d054      	beq.n	8004d20 <main+0x848>
		oldcol_time = HAL_GetTick();
 8004c76:	f004 fc23 	bl	80094c0 <HAL_GetTick>
 8004c7a:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
#if MXSPEEDCTRL == 0
		float disx = powf(mu[0] - stateD[0], 2);  // Distance between "current state" and "tracking virtual state"
 8004c7e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004c82:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8004c86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c8a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8004c8e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c92:	f00a fb81 	bl	800f398 <powf>
 8004c96:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
		float disy = powf(mu[1] - stateD[1], 2);
 8004c9a:	ed97 7a08 	vldr	s14, [r7, #32]
 8004c9e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8004ca2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ca6:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8004caa:	eeb0 0a67 	vmov.f32	s0, s15
 8004cae:	f00a fb73 	bl	800f398 <powf>
 8004cb2:	ed87 0a1a 	vstr	s0, [r7, #104]	; 0x68
		float dis_mu2state = sqrtf(disx + disy);
 8004cb6:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8004cba:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8004cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8004cc6:	f00a fbbf 	bl	800f448 <sqrtf>
 8004cca:	ed87 0a19 	vstr	s0, [r7, #100]	; 0x64
		uint8_t dis_flag = dis_mu2state > 0.5f ? 1 : 0;
 8004cce:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8004cd2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004cd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cde:	bfcc      	ite	gt
 8004ce0:	2301      	movgt	r3, #1
 8004ce2:	2300      	movle	r3, #0
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
		dis_flag = line == 3 ? dis_flag : 0;
 8004cea:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8004cee:	2b03      	cmp	r3, #3
 8004cf0:	d102      	bne.n	8004cf8 <main+0x820>
 8004cf2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8004cf6:	e000      	b.n	8004cfa <main+0x822>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
//		PDControl(theta_x, gyro[0], tracking_control[1], &remote_control, &delta_goal,dis_flag, imu_bias);
//		LMII(theta_x, gyro[0], tracking_control[0], tracking_control[1], &remote_control, &delta_goal, V_current,dis_flag, imu_bias);
		LMIII(state, V_current, tracking_control, RX1);
 8004cfe:	4b13      	ldr	r3, [pc, #76]	; (8004d4c <main+0x874>)
 8004d00:	edd3 7a00 	vldr	s15, [r3]
 8004d04:	4b16      	ldr	r3, [pc, #88]	; (8004d60 <main+0x888>)
 8004d06:	881b      	ldrh	r3, [r3, #0]
 8004d08:	ee07 3a10 	vmov	s14, r3
 8004d0c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004d10:	eef0 0a47 	vmov.f32	s1, s14
 8004d14:	4913      	ldr	r1, [pc, #76]	; (8004d64 <main+0x88c>)
 8004d16:	eeb0 0a67 	vmov.f32	s0, s15
 8004d1a:	480f      	ldr	r0, [pc, #60]	; (8004d58 <main+0x880>)
 8004d1c:	f7fd f92c 	bl	8001f78 <LMIII>
		PDControl(theta_x, gyro[0], tracking_control[1], &remote_control, &delta_goal,dis_flag);
		controldesign(theta_x, gyro[0], tracking_control[1], &remote_control, &delta_goal, mu[3]);
#endif
	}
#endif
	loop2(&theta_x, &gyro[0], &delta_ref, &V_current, tracking_control);
 8004d20:	4b10      	ldr	r3, [pc, #64]	; (8004d64 <main+0x88c>)
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	4b09      	ldr	r3, [pc, #36]	; (8004d4c <main+0x874>)
 8004d26:	4a0a      	ldr	r2, [pc, #40]	; (8004d50 <main+0x878>)
 8004d28:	490c      	ldr	r1, [pc, #48]	; (8004d5c <main+0x884>)
 8004d2a:	480a      	ldr	r0, [pc, #40]	; (8004d54 <main+0x87c>)
 8004d2c:	f001 ff40 	bl	8006bb0 <loop2>
  {
 8004d30:	e4f3      	b.n	800471a <main+0x242>
 8004d32:	bf00      	nop
 8004d34:	f3af 8000 	nop.w
 8004d38:	83a53b8e 	.word	0x83a53b8e
 8004d3c:	3fb67ff5 	.word	0x3fb67ff5
 8004d40:	00000000 	.word	0x00000000
 8004d44:	3f91df33 	.word	0x3f91df33
 8004d48:	40020400 	.word	0x40020400
 8004d4c:	20000358 	.word	0x20000358
 8004d50:	2000001c 	.word	0x2000001c
 8004d54:	2000038c 	.word	0x2000038c
 8004d58:	200003a0 	.word	0x200003a0
 8004d5c:	20000394 	.word	0x20000394
 8004d60:	2000002c 	.word	0x2000002c
 8004d64:	200003ac 	.word	0x200003ac

08004d68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8004d6c:	2005      	movs	r0, #5
 8004d6e:	f7ff fa45 	bl	80041fc <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8004d72:	bf00      	nop
 8004d74:	f7ff fa56 	bl	8004224 <LL_FLASH_GetLatency>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b05      	cmp	r3, #5
 8004d7c:	d1fa      	bne.n	8004d74 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8004d7e:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8004d82:	f7ff fadd 	bl	8004340 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_EnableOverDriveMode();
 8004d86:	f7ff facb 	bl	8004320 <LL_PWR_EnableOverDriveMode>
  LL_RCC_HSE_EnableBypass();
 8004d8a:	f7ff f93d 	bl	8004008 <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_Enable();
 8004d8e:	f7ff f94b 	bl	8004028 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8004d92:	bf00      	nop
 8004d94:	f7ff f958 	bl	8004048 <LL_RCC_HSE_IsReady>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d1fa      	bne.n	8004d94 <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_8, 360, LL_RCC_PLLP_DIV_2);
 8004d9e:	2300      	movs	r3, #0
 8004da0:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8004da4:	2108      	movs	r1, #8
 8004da6:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8004daa:	f7ff f9f9 	bl	80041a0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8004dae:	f7ff f9d3 	bl	8004158 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8004db2:	bf00      	nop
 8004db4:	f7ff f9e0 	bl	8004178 <LL_RCC_PLL_IsReady>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d1fa      	bne.n	8004db4 <SystemClock_Config+0x4c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8004dbe:	2000      	movs	r0, #0
 8004dc0:	f7ff f978 	bl	80040b4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8004dc4:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8004dc8:	f7ff f988 	bl	80040dc <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8004dcc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004dd0:	f7ff f998 	bl	8004104 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8004dd4:	2002      	movs	r0, #2
 8004dd6:	f7ff f94b 	bl	8004070 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8004dda:	bf00      	nop
 8004ddc:	f7ff f95c 	bl	8004098 <LL_RCC_GetSysClkSource>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b08      	cmp	r3, #8
 8004de4:	d1fa      	bne.n	8004ddc <SystemClock_Config+0x74>
  {

  }
  LL_SetSystemCoreClock(180000000);
 8004de6:	4808      	ldr	r0, [pc, #32]	; (8004e08 <SystemClock_Config+0xa0>)
 8004de8:	f00a f874 	bl	800eed4 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8004dec:	2000      	movs	r0, #0
 8004dee:	f004 fb23 	bl	8009438 <HAL_InitTick>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004df8:	f000 f8e2 	bl	8004fc0 <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8004dfc:	2000      	movs	r0, #0
 8004dfe:	f7ff f995 	bl	800412c <LL_RCC_SetTIMPrescaler>
}
 8004e02:	bf00      	nop
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	0aba9500 	.word	0x0aba9500

08004e0c <start_read>:
			;
	}
	return len;
}

void start_read(uint16_t *RX1, uint16_t *RX2, uint16_t *RX3) {
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
	*RX1 = LL_TIM_IC_GetCaptureCH1(TIM8);
 8004e18:	480c      	ldr	r0, [pc, #48]	; (8004e4c <start_read+0x40>)
 8004e1a:	f7ff fac6 	bl	80043aa <LL_TIM_IC_GetCaptureCH1>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	801a      	strh	r2, [r3, #0]
	*RX2 = LL_TIM_IC_GetCaptureCH3(TIM8);
 8004e26:	4809      	ldr	r0, [pc, #36]	; (8004e4c <start_read+0x40>)
 8004e28:	f7ff facb 	bl	80043c2 <LL_TIM_IC_GetCaptureCH3>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	801a      	strh	r2, [r3, #0]
	*RX3 = LL_TIM_IC_GetCaptureCH4(TIM8);	// *this is correct to read CH3
 8004e34:	4805      	ldr	r0, [pc, #20]	; (8004e4c <start_read+0x40>)
 8004e36:	f7ff fad0 	bl	80043da <LL_TIM_IC_GetCaptureCH4>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	801a      	strh	r2, [r3, #0]
}
 8004e42:	bf00      	nop
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	40010400 	.word	0x40010400

08004e50 <EmergencyBrake>:
		flag++;
	}
	return flag;
}

void EmergencyBrake(void){	// make vehicle stop and shut down system
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0

	float velocity_cmd_stop =0.1f; // the FOC v_cmd 0-m/s is 0 Torque
 8004e56:	4b21      	ldr	r3, [pc, #132]	; (8004edc <EmergencyBrake+0x8c>)
 8004e58:	60fb      	str	r3, [r7, #12]

	uint32_t now = 0;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	60bb      	str	r3, [r7, #8]
	now = HAL_GetTick();
 8004e5e:	f004 fb2f 	bl	80094c0 <HAL_GetTick>
 8004e62:	60b8      	str	r0, [r7, #8]
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8004e64:	e006      	b.n	8004e74 <EmergencyBrake+0x24>
		if ((HAL_GetTick() - now) > 4U) {
 8004e66:	f004 fb2b 	bl	80094c0 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b04      	cmp	r3, #4
 8004e72:	d806      	bhi.n	8004e82 <EmergencyBrake+0x32>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8004e74:	481a      	ldr	r0, [pc, #104]	; (8004ee0 <EmergencyBrake+0x90>)
 8004e76:	f004 fe4e 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0f2      	beq.n	8004e66 <EmergencyBrake+0x16>
 8004e80:	e000      	b.n	8004e84 <EmergencyBrake+0x34>
			break;
 8004e82:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8004e84:	4816      	ldr	r0, [pc, #88]	; (8004ee0 <EmergencyBrake+0x90>)
 8004e86:	f004 fe46 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d01d      	beq.n	8004ecc <EmergencyBrake+0x7c>
		uint16_t v_cmd;
		v_cmd = velocity_cmd_stop * CAN_TX_GAIN;
 8004e90:	edd7 7a03 	vldr	s15, [r7, #12]
 8004e94:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8004ee4 <EmergencyBrake+0x94>
 8004e98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ea0:	ee17 3a90 	vmov	r3, s15
 8004ea4:	80fb      	strh	r3, [r7, #6]
		TxData[1] = v_cmd >> 8U;
 8004ea6:	88fb      	ldrh	r3, [r7, #6]
 8004ea8:	0a1b      	lsrs	r3, r3, #8
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	4b0e      	ldr	r3, [pc, #56]	; (8004ee8 <EmergencyBrake+0x98>)
 8004eb0:	705a      	strb	r2, [r3, #1]
		TxData[0] = v_cmd;
 8004eb2:	88fb      	ldrh	r3, [r7, #6]
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	4b0c      	ldr	r3, [pc, #48]	; (8004ee8 <EmergencyBrake+0x98>)
 8004eb8:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_V_CMD_ID;
 8004eba:	4b0c      	ldr	r3, [pc, #48]	; (8004eec <EmergencyBrake+0x9c>)
 8004ebc:	220a      	movs	r2, #10
 8004ebe:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	; (8004ef0 <EmergencyBrake+0xa0>)
 8004ec2:	4a09      	ldr	r2, [pc, #36]	; (8004ee8 <EmergencyBrake+0x98>)
 8004ec4:	4909      	ldr	r1, [pc, #36]	; (8004eec <EmergencyBrake+0x9c>)
 8004ec6:	4806      	ldr	r0, [pc, #24]	; (8004ee0 <EmergencyBrake+0x90>)
 8004ec8:	f004 fd4a 	bl	8009960 <HAL_CAN_AddTxMessage>
//		printf("yoyoyo\r\n");
	}
	HAL_Delay(15000);	// let the vehicle stop and receive nothing command
 8004ecc:	f643 2098 	movw	r0, #15000	; 0x3a98
 8004ed0:	f004 fb02 	bl	80094d8 <HAL_Delay>
}
 8004ed4:	bf00      	nop
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	3dcccccd 	.word	0x3dcccccd
 8004ee0:	200001e4 	.word	0x200001e4
 8004ee4:	42c80000 	.word	0x42c80000
 8004ee8:	20000344 	.word	0x20000344
 8004eec:	20000310 	.word	0x20000310
 8004ef0:	20000354 	.word	0x20000354

08004ef4 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
//    	loop2(&theta_x, &gyro[0], &delta_ref, &V_current, tracking_control);
//#endif
    }

   	// ======= Transmit v_tmp Through CAN Bus To Rear Wheel ========
	if (htim->Instance == htim12.Instance)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	4b22      	ldr	r3, [pc, #136]	; (8004f8c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d131      	bne.n	8004f6c <HAL_TIM_PeriodElapsedCallback+0x78>
	{
		if(!emergency_brake_flag){
 8004f08:	4b21      	ldr	r3, [pc, #132]	; (8004f90 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d12d      	bne.n	8004f6c <HAL_TIM_PeriodElapsedCallback+0x78>
#ifdef VELOCITY
			// ======= Transmit v_tmp Through CAN Bus To Rear Wheel ========
			float v_tmp = velocity_cmd;
 8004f10:	4b20      	ldr	r3, [pc, #128]	; (8004f94 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	60fb      	str	r3, [r7, #12]
			if(!velocity_cmd_flag){
 8004f16:	4b20      	ldr	r3, [pc, #128]	; (8004f98 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d102      	bne.n	8004f24 <HAL_TIM_PeriodElapsedCallback+0x30>
				v_tmp = 0;
 8004f1e:	f04f 0300 	mov.w	r3, #0
 8004f22:	60fb      	str	r3, [r7, #12]
				v_tmp = tracking_control[0];
				if (tracking_control[0] > V_MAX) v_tmp = V_MAX;
				if (tracking_control[0] < V_MIN) v_tmp = V_MIN;
			}
#endif
			if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8004f24:	481d      	ldr	r0, [pc, #116]	; (8004f9c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004f26:	f004 fdf6 	bl	8009b16 <HAL_CAN_GetTxMailboxesFreeLevel>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d01d      	beq.n	8004f6c <HAL_TIM_PeriodElapsedCallback+0x78>
				uint16_t v_cmd;
				v_cmd = v_tmp * CAN_TX_GAIN;
 8004f30:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f34:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8004fa0 <HAL_TIM_PeriodElapsedCallback+0xac>
 8004f38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f40:	ee17 3a90 	vmov	r3, s15
 8004f44:	817b      	strh	r3, [r7, #10]
				TxData[1] = v_cmd >> 8U;
 8004f46:	897b      	ldrh	r3, [r7, #10]
 8004f48:	0a1b      	lsrs	r3, r3, #8
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	4b15      	ldr	r3, [pc, #84]	; (8004fa4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8004f50:	705a      	strb	r2, [r3, #1]
				TxData[0] = v_cmd;
 8004f52:	897b      	ldrh	r3, [r7, #10]
 8004f54:	b2da      	uxtb	r2, r3
 8004f56:	4b13      	ldr	r3, [pc, #76]	; (8004fa4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8004f58:	701a      	strb	r2, [r3, #0]
				TxMSG.StdId = CAN_V_CMD_ID;
 8004f5a:	4b13      	ldr	r3, [pc, #76]	; (8004fa8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004f5c:	220a      	movs	r2, #10
 8004f5e:	601a      	str	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8004f60:	4b12      	ldr	r3, [pc, #72]	; (8004fac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8004f62:	4a10      	ldr	r2, [pc, #64]	; (8004fa4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8004f64:	4910      	ldr	r1, [pc, #64]	; (8004fa8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004f66:	480d      	ldr	r0, [pc, #52]	; (8004f9c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004f68:	f004 fcfa 	bl	8009960 <HAL_CAN_AddTxMessage>
#endif
		}
	}

    // ================== Remote Control Interrupt 10Hz ======================
    if (htim->Instance == htim11.Instance)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	4b0f      	ldr	r3, [pc, #60]	; (8004fb0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d104      	bne.n	8004f82 <HAL_TIM_PeriodElapsedCallback+0x8e>
	{
    	start_read(&RX1, &RX2, &RX3);
 8004f78:	4a0e      	ldr	r2, [pc, #56]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8004f7a:	490f      	ldr	r1, [pc, #60]	; (8004fb8 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8004f7c:	480f      	ldr	r0, [pc, #60]	; (8004fbc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8004f7e:	f7ff ff45 	bl	8004e0c <start_read>
	}
}
 8004f82:	bf00      	nop
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	200012f0 	.word	0x200012f0
 8004f90:	20000388 	.word	0x20000388
 8004f94:	20000018 	.word	0x20000018
 8004f98:	20000389 	.word	0x20000389
 8004f9c:	200001e4 	.word	0x200001e4
 8004fa0:	42c80000 	.word	0x42c80000
 8004fa4:	20000344 	.word	0x20000344
 8004fa8:	20000310 	.word	0x20000310
 8004fac:	20000354 	.word	0x20000354
 8004fb0:	200012a8 	.word	0x200012a8
 8004fb4:	20000030 	.word	0x20000030
 8004fb8:	2000002e 	.word	0x2000002e
 8004fbc:	2000002c 	.word	0x2000002c

08004fc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004fc4:	b672      	cpsid	i
}
 8004fc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004fc8:	e7fe      	b.n	8004fc8 <Error_Handler+0x8>

08004fca <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8004fca:	b480      	push	{r7}
 8004fcc:	b083      	sub	sp, #12
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	605a      	str	r2, [r3, #4]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	4a04      	ldr	r2, [pc, #16]	; (8005008 <_ZN3ros3MsgC1Ev+0x1c>)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	08010bf8 	.word	0x08010bf8

0800500c <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
      data()
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4618      	mov	r0, r3
 8005018:	f7ff ffe8 	bl	8004fec <_ZN3ros3MsgC1Ev>
 800501c:	4a06      	ldr	r2, [pc, #24]	; (8005038 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	601a      	str	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	3304      	adds	r3, #4
 8005026:	4618      	mov	r0, r3
 8005028:	f7ff ffcf 	bl	8004fca <_ZN3ros4TimeC1Ev>
    {
    }
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4618      	mov	r0, r3
 8005030:	3708      	adds	r7, #8
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	08010be0 	.word	0x08010be0

0800503c <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005046:	2300      	movs	r3, #0
 8005048:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6859      	ldr	r1, [r3, #4]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	4413      	add	r3, r2
 8005054:	b2ca      	uxtb	r2, r1
 8005056:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	0a19      	lsrs	r1, r3, #8
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	3301      	adds	r3, #1
 8005062:	683a      	ldr	r2, [r7, #0]
 8005064:	4413      	add	r3, r2
 8005066:	b2ca      	uxtb	r2, r1
 8005068:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	0c19      	lsrs	r1, r3, #16
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	3302      	adds	r3, #2
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	4413      	add	r3, r2
 8005078:	b2ca      	uxtb	r2, r1
 800507a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	0e19      	lsrs	r1, r3, #24
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	3303      	adds	r3, #3
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	4413      	add	r3, r2
 800508a:	b2ca      	uxtb	r2, r1
 800508c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	3304      	adds	r3, #4
 8005092:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6899      	ldr	r1, [r3, #8]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	4413      	add	r3, r2
 800509e:	b2ca      	uxtb	r2, r1
 80050a0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	0a19      	lsrs	r1, r3, #8
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	3301      	adds	r3, #1
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	4413      	add	r3, r2
 80050b0:	b2ca      	uxtb	r2, r1
 80050b2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	0c19      	lsrs	r1, r3, #16
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	3302      	adds	r3, #2
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	4413      	add	r3, r2
 80050c2:	b2ca      	uxtb	r2, r1
 80050c4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	0e19      	lsrs	r1, r3, #24
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	3303      	adds	r3, #3
 80050d0:	683a      	ldr	r2, [r7, #0]
 80050d2:	4413      	add	r3, r2
 80050d4:	b2ca      	uxtb	r2, r1
 80050d6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	3304      	adds	r3, #4
 80050dc:	60fb      	str	r3, [r7, #12]
      return offset;
 80050de:	68fb      	ldr	r3, [r7, #12]
    }
 80050e0:	4618      	mov	r0, r3
 80050e2:	3714      	adds	r7, #20
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80050f6:	2300      	movs	r3, #0
 80050f8:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	683a      	ldr	r2, [r7, #0]
 80050fe:	4413      	add	r3, r2
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	461a      	mov	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	3301      	adds	r3, #1
 8005110:	6839      	ldr	r1, [r7, #0]
 8005112:	440b      	add	r3, r1
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	021b      	lsls	r3, r3, #8
 8005118:	431a      	orrs	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3302      	adds	r3, #2
 8005126:	6839      	ldr	r1, [r7, #0]
 8005128:	440b      	add	r3, r1
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	041b      	lsls	r3, r3, #16
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685a      	ldr	r2, [r3, #4]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3303      	adds	r3, #3
 800513c:	6839      	ldr	r1, [r7, #0]
 800513e:	440b      	add	r3, r1
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	061b      	lsls	r3, r3, #24
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	3304      	adds	r3, #4
 800514e:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	4413      	add	r3, r2
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	461a      	mov	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	3301      	adds	r3, #1
 8005166:	6839      	ldr	r1, [r7, #0]
 8005168:	440b      	add	r3, r1
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	021b      	lsls	r3, r3, #8
 800516e:	431a      	orrs	r2, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689a      	ldr	r2, [r3, #8]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	3302      	adds	r3, #2
 800517c:	6839      	ldr	r1, [r7, #0]
 800517e:	440b      	add	r3, r1
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	041b      	lsls	r3, r3, #16
 8005184:	431a      	orrs	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	689a      	ldr	r2, [r3, #8]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	3303      	adds	r3, #3
 8005192:	6839      	ldr	r1, [r7, #0]
 8005194:	440b      	add	r3, r1
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	061b      	lsls	r3, r3, #24
 800519a:	431a      	orrs	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	3304      	adds	r3, #4
 80051a4:	60fb      	str	r3, [r7, #12]
     return offset;
 80051a6:	68fb      	ldr	r3, [r7, #12]
    }
 80051a8:	4618      	mov	r0, r3
 80051aa:	3714      	adds	r7, #20
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	4b03      	ldr	r3, [pc, #12]	; (80051cc <_ZN8std_msgs4Time7getTypeEv+0x18>)
 80051be:	4618      	mov	r0, r3
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	08010948 	.word	0x08010948

080051d0 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	4b03      	ldr	r3, [pc, #12]	; (80051e8 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 80051da:	4618      	mov	r0, r3
 80051dc:	370c      	adds	r7, #12
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	08010958 	.word	0x08010958

080051ec <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f7ff fef8 	bl	8004fec <_ZN3ros3MsgC1Ev>
 80051fc:	4a0b      	ldr	r2, [pc, #44]	; (800522c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	601a      	str	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	809a      	strh	r2, [r3, #4]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a09      	ldr	r2, [pc, #36]	; (8005230 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800520c:	609a      	str	r2, [r3, #8]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a07      	ldr	r2, [pc, #28]	; (8005230 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8005212:	60da      	str	r2, [r3, #12]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a06      	ldr	r2, [pc, #24]	; (8005230 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8005218:	611a      	str	r2, [r3, #16]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	615a      	str	r2, [r3, #20]
    {
    }
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4618      	mov	r0, r3
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	08010bc8 	.word	0x08010bc8
 8005230:	0801097c 	.word	0x0801097c

08005234 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8005234:	b580      	push	{r7, lr}
 8005236:	b088      	sub	sp, #32
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800523e:	2300      	movs	r3, #0
 8005240:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	8899      	ldrh	r1, [r3, #4]
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	4413      	add	r3, r2
 800524c:	b2ca      	uxtb	r2, r1
 800524e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	889b      	ldrh	r3, [r3, #4]
 8005254:	0a1b      	lsrs	r3, r3, #8
 8005256:	b299      	uxth	r1, r3
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	3301      	adds	r3, #1
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	4413      	add	r3, r2
 8005260:	b2ca      	uxtb	r2, r1
 8005262:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	3302      	adds	r3, #2
 8005268:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	4618      	mov	r0, r3
 8005270:	f7fa ffca 	bl	8000208 <strlen>
 8005274:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	4413      	add	r3, r2
 800527c:	69b9      	ldr	r1, [r7, #24]
 800527e:	4618      	mov	r0, r3
 8005280:	f001 fcf6 	bl	8006c70 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	3304      	adds	r3, #4
 8005288:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	18d0      	adds	r0, r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	69ba      	ldr	r2, [r7, #24]
 8005296:	4619      	mov	r1, r3
 8005298:	f00b f936 	bl	8010508 <memcpy>
      offset += length_topic_name;
 800529c:	69fa      	ldr	r2, [r7, #28]
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	4413      	add	r3, r2
 80052a2:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7fa ffad 	bl	8000208 <strlen>
 80052ae:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	4413      	add	r3, r2
 80052b6:	6979      	ldr	r1, [r7, #20]
 80052b8:	4618      	mov	r0, r3
 80052ba:	f001 fcd9 	bl	8006c70 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	3304      	adds	r3, #4
 80052c2:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	18d0      	adds	r0, r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	4619      	mov	r1, r3
 80052d2:	f00b f919 	bl	8010508 <memcpy>
      offset += length_message_type;
 80052d6:	69fa      	ldr	r2, [r7, #28]
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	4413      	add	r3, r2
 80052dc:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	4618      	mov	r0, r3
 80052e4:	f7fa ff90 	bl	8000208 <strlen>
 80052e8:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	683a      	ldr	r2, [r7, #0]
 80052ee:	4413      	add	r3, r2
 80052f0:	6939      	ldr	r1, [r7, #16]
 80052f2:	4618      	mov	r0, r3
 80052f4:	f001 fcbc 	bl	8006c70 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	3304      	adds	r3, #4
 80052fc:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	18d0      	adds	r0, r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	4619      	mov	r1, r3
 800530c:	f00b f8fc 	bl	8010508 <memcpy>
      offset += length_md5sum;
 8005310:	69fa      	ldr	r2, [r7, #28]
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	4413      	add	r3, r2
 8005316:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	695b      	ldr	r3, [r3, #20]
 800531c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 800531e:	68f9      	ldr	r1, [r7, #12]
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	683a      	ldr	r2, [r7, #0]
 8005324:	4413      	add	r3, r2
 8005326:	b2ca      	uxtb	r2, r1
 8005328:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	0a19      	lsrs	r1, r3, #8
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	3301      	adds	r3, #1
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	4413      	add	r3, r2
 8005336:	b2ca      	uxtb	r2, r1
 8005338:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	0c19      	lsrs	r1, r3, #16
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	3302      	adds	r3, #2
 8005342:	683a      	ldr	r2, [r7, #0]
 8005344:	4413      	add	r3, r2
 8005346:	b2ca      	uxtb	r2, r1
 8005348:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	0e19      	lsrs	r1, r3, #24
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	3303      	adds	r3, #3
 8005352:	683a      	ldr	r2, [r7, #0]
 8005354:	4413      	add	r3, r2
 8005356:	b2ca      	uxtb	r2, r1
 8005358:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	3304      	adds	r3, #4
 800535e:	61fb      	str	r3, [r7, #28]
      return offset;
 8005360:	69fb      	ldr	r3, [r7, #28]
    }
 8005362:	4618      	mov	r0, r3
 8005364:	3720      	adds	r7, #32
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800536a:	b580      	push	{r7, lr}
 800536c:	b08a      	sub	sp, #40	; 0x28
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005374:	2300      	movs	r3, #0
 8005376:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	4413      	add	r3, r2
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	b29a      	uxth	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	889b      	ldrh	r3, [r3, #4]
 800538a:	b21a      	sxth	r2, r3
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	3301      	adds	r3, #1
 8005390:	6839      	ldr	r1, [r7, #0]
 8005392:	440b      	add	r3, r1
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	021b      	lsls	r3, r3, #8
 8005398:	b21b      	sxth	r3, r3
 800539a:	4313      	orrs	r3, r2
 800539c:	b21b      	sxth	r3, r3
 800539e:	b29a      	uxth	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	3302      	adds	r3, #2
 80053a8:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	441a      	add	r2, r3
 80053b0:	f107 0314 	add.w	r3, r7, #20
 80053b4:	4611      	mov	r1, r2
 80053b6:	4618      	mov	r0, r3
 80053b8:	f001 fc78 	bl	8006cac <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	3304      	adds	r3, #4
 80053c0:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
 80053c6:	69ba      	ldr	r2, [r7, #24]
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	4413      	add	r3, r2
 80053cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d20c      	bcs.n	80053ec <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 80053d2:	683a      	ldr	r2, [r7, #0]
 80053d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d6:	441a      	add	r2, r3
 80053d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053da:	3b01      	subs	r3, #1
 80053dc:	6839      	ldr	r1, [r7, #0]
 80053de:	440b      	add	r3, r1
 80053e0:	7812      	ldrb	r2, [r2, #0]
 80053e2:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80053e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e6:	3301      	adds	r3, #1
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24
 80053ea:	e7ec      	b.n	80053c6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80053ec:	69ba      	ldr	r2, [r7, #24]
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	4413      	add	r3, r2
 80053f2:	3b01      	subs	r3, #1
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	4413      	add	r3, r2
 80053f8:	2200      	movs	r2, #0
 80053fa:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	3b01      	subs	r3, #1
 8005400:	683a      	ldr	r2, [r7, #0]
 8005402:	441a      	add	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8005408:	69ba      	ldr	r2, [r7, #24]
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	4413      	add	r3, r2
 800540e:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	441a      	add	r2, r3
 8005416:	f107 0310 	add.w	r3, r7, #16
 800541a:	4611      	mov	r1, r2
 800541c:	4618      	mov	r0, r3
 800541e:	f001 fc45 	bl	8006cac <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	3304      	adds	r3, #4
 8005426:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	623b      	str	r3, [r7, #32]
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	4413      	add	r3, r2
 8005432:	6a3a      	ldr	r2, [r7, #32]
 8005434:	429a      	cmp	r2, r3
 8005436:	d20c      	bcs.n	8005452 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8005438:	683a      	ldr	r2, [r7, #0]
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	441a      	add	r2, r3
 800543e:	6a3b      	ldr	r3, [r7, #32]
 8005440:	3b01      	subs	r3, #1
 8005442:	6839      	ldr	r1, [r7, #0]
 8005444:	440b      	add	r3, r1
 8005446:	7812      	ldrb	r2, [r2, #0]
 8005448:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	3301      	adds	r3, #1
 800544e:	623b      	str	r3, [r7, #32]
 8005450:	e7ec      	b.n	800542c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 8005452:	69ba      	ldr	r2, [r7, #24]
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	4413      	add	r3, r2
 8005458:	3b01      	subs	r3, #1
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	4413      	add	r3, r2
 800545e:	2200      	movs	r2, #0
 8005460:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	3b01      	subs	r3, #1
 8005466:	683a      	ldr	r2, [r7, #0]
 8005468:	441a      	add	r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 800546e:	69ba      	ldr	r2, [r7, #24]
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	4413      	add	r3, r2
 8005474:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	683a      	ldr	r2, [r7, #0]
 800547a:	441a      	add	r2, r3
 800547c:	f107 030c 	add.w	r3, r7, #12
 8005480:	4611      	mov	r1, r2
 8005482:	4618      	mov	r0, r3
 8005484:	f001 fc12 	bl	8006cac <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	3304      	adds	r3, #4
 800548c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	61fb      	str	r3, [r7, #28]
 8005492:	69ba      	ldr	r2, [r7, #24]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	4413      	add	r3, r2
 8005498:	69fa      	ldr	r2, [r7, #28]
 800549a:	429a      	cmp	r2, r3
 800549c:	d20c      	bcs.n	80054b8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	441a      	add	r2, r3
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	3b01      	subs	r3, #1
 80054a8:	6839      	ldr	r1, [r7, #0]
 80054aa:	440b      	add	r3, r1
 80054ac:	7812      	ldrb	r2, [r2, #0]
 80054ae:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	3301      	adds	r3, #1
 80054b4:	61fb      	str	r3, [r7, #28]
 80054b6:	e7ec      	b.n	8005492 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	4413      	add	r3, r2
 80054be:	3b01      	subs	r3, #1
 80054c0:	683a      	ldr	r2, [r7, #0]
 80054c2:	4413      	add	r3, r2
 80054c4:	2200      	movs	r2, #0
 80054c6:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	3b01      	subs	r3, #1
 80054cc:	683a      	ldr	r2, [r7, #0]
 80054ce:	441a      	add	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	4413      	add	r3, r2
 80054da:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80054dc:	2300      	movs	r3, #0
 80054de:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	6839      	ldr	r1, [r7, #0]
 80054e6:	440a      	add	r2, r1
 80054e8:	7812      	ldrb	r2, [r2, #0]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	3301      	adds	r3, #1
 80054f4:	6839      	ldr	r1, [r7, #0]
 80054f6:	440b      	add	r3, r1
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	021b      	lsls	r3, r3, #8
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	3302      	adds	r3, #2
 8005506:	6839      	ldr	r1, [r7, #0]
 8005508:	440b      	add	r3, r1
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	041b      	lsls	r3, r3, #16
 800550e:	4313      	orrs	r3, r2
 8005510:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	3303      	adds	r3, #3
 8005518:	6839      	ldr	r1, [r7, #0]
 800551a:	440b      	add	r3, r1
 800551c:	781b      	ldrb	r3, [r3, #0]
 800551e:	061b      	lsls	r3, r3, #24
 8005520:	4313      	orrs	r3, r2
 8005522:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	3304      	adds	r3, #4
 800552e:	61bb      	str	r3, [r7, #24]
     return offset;
 8005530:	69bb      	ldr	r3, [r7, #24]
    }
 8005532:	4618      	mov	r0, r3
 8005534:	3728      	adds	r7, #40	; 0x28
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	4b03      	ldr	r3, [pc, #12]	; (8005554 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8005546:	4618      	mov	r0, r3
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	08010980 	.word	0x08010980

08005558 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	4b03      	ldr	r3, [pc, #12]	; (8005570 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8005562:	4618      	mov	r0, r3
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	0801099c 	.word	0x0801099c

08005574 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4618      	mov	r0, r3
 8005580:	f7ff fd34 	bl	8004fec <_ZN3ros3MsgC1Ev>
 8005584:	4a06      	ldr	r2, [pc, #24]	; (80055a0 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	711a      	strb	r2, [r3, #4]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a04      	ldr	r2, [pc, #16]	; (80055a4 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8005594:	609a      	str	r2, [r3, #8]
    {
    }
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4618      	mov	r0, r3
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	08010bb0 	.word	0x08010bb0
 80055a4:	0801097c 	.word	0x0801097c

080055a8 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80055b2:	2300      	movs	r3, #0
 80055b4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	683a      	ldr	r2, [r7, #0]
 80055ba:	4413      	add	r3, r2
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	7912      	ldrb	r2, [r2, #4]
 80055c0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	3301      	adds	r3, #1
 80055c6:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7fa fe1b 	bl	8000208 <strlen>
 80055d2:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	683a      	ldr	r2, [r7, #0]
 80055d8:	4413      	add	r3, r2
 80055da:	68b9      	ldr	r1, [r7, #8]
 80055dc:	4618      	mov	r0, r3
 80055de:	f001 fb47 	bl	8006c70 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	3304      	adds	r3, #4
 80055e6:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	683a      	ldr	r2, [r7, #0]
 80055ec:	18d0      	adds	r0, r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	4619      	mov	r1, r3
 80055f6:	f00a ff87 	bl	8010508 <memcpy>
      offset += length_msg;
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4413      	add	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]
      return offset;
 8005602:	68fb      	ldr	r3, [r7, #12]
    }
 8005604:	4618      	mov	r0, r3
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005616:	2300      	movs	r3, #0
 8005618:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	683a      	ldr	r2, [r7, #0]
 800561e:	4413      	add	r3, r2
 8005620:	781a      	ldrb	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	3301      	adds	r3, #1
 800562a:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	683a      	ldr	r2, [r7, #0]
 8005630:	441a      	add	r2, r3
 8005632:	f107 030c 	add.w	r3, r7, #12
 8005636:	4611      	mov	r1, r2
 8005638:	4618      	mov	r0, r3
 800563a:	f001 fb37 	bl	8006cac <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	3304      	adds	r3, #4
 8005642:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	4413      	add	r3, r2
 800564e:	697a      	ldr	r2, [r7, #20]
 8005650:	429a      	cmp	r2, r3
 8005652:	d20c      	bcs.n	800566e <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	441a      	add	r2, r3
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	3b01      	subs	r3, #1
 800565e:	6839      	ldr	r1, [r7, #0]
 8005660:	440b      	add	r3, r1
 8005662:	7812      	ldrb	r2, [r2, #0]
 8005664:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	3301      	adds	r3, #1
 800566a:	617b      	str	r3, [r7, #20]
 800566c:	e7ec      	b.n	8005648 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	4413      	add	r3, r2
 8005674:	3b01      	subs	r3, #1
 8005676:	683a      	ldr	r2, [r7, #0]
 8005678:	4413      	add	r3, r2
 800567a:	2200      	movs	r2, #0
 800567c:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	3b01      	subs	r3, #1
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	441a      	add	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	4413      	add	r3, r2
 8005690:	613b      	str	r3, [r7, #16]
     return offset;
 8005692:	693b      	ldr	r3, [r7, #16]
    }
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	4b03      	ldr	r3, [pc, #12]	; (80056b4 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 80056a6:	4618      	mov	r0, r3
 80056a8:	370c      	adds	r7, #12
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	080109c0 	.word	0x080109c0

080056b8 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	4b03      	ldr	r3, [pc, #12]	; (80056d0 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 80056c2:	4618      	mov	r0, r3
 80056c4:	370c      	adds	r7, #12
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr
 80056ce:	bf00      	nop
 80056d0:	080109d4 	.word	0x080109d4

080056d4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4618      	mov	r0, r3
 80056e0:	f7ff fc84 	bl	8004fec <_ZN3ros3MsgC1Ev>
 80056e4:	4a0c      	ldr	r2, [pc, #48]	; (8005718 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	601a      	str	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	605a      	str	r2, [r3, #4]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	60da      	str	r2, [r3, #12]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	611a      	str	r2, [r3, #16]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	619a      	str	r2, [r3, #24]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	61da      	str	r2, [r3, #28]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4618      	mov	r0, r3
 8005712:	3708      	adds	r7, #8
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	08010b98 	.word	0x08010b98

0800571c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800571c:	b580      	push	{r7, lr}
 800571e:	b08a      	sub	sp, #40	; 0x28
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005726:	2300      	movs	r3, #0
 8005728:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6859      	ldr	r1, [r3, #4]
 800572e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005730:	683a      	ldr	r2, [r7, #0]
 8005732:	4413      	add	r3, r2
 8005734:	b2ca      	uxtb	r2, r1
 8005736:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	0a19      	lsrs	r1, r3, #8
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	3301      	adds	r3, #1
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	4413      	add	r3, r2
 8005746:	b2ca      	uxtb	r2, r1
 8005748:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	0c19      	lsrs	r1, r3, #16
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005752:	3302      	adds	r3, #2
 8005754:	683a      	ldr	r2, [r7, #0]
 8005756:	4413      	add	r3, r2
 8005758:	b2ca      	uxtb	r2, r1
 800575a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	0e19      	lsrs	r1, r3, #24
 8005762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005764:	3303      	adds	r3, #3
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	4413      	add	r3, r2
 800576a:	b2ca      	uxtb	r2, r1
 800576c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 800576e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005770:	3304      	adds	r3, #4
 8005772:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8005774:	2300      	movs	r3, #0
 8005776:	623b      	str	r3, [r7, #32]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	6a3a      	ldr	r2, [r7, #32]
 800577e:	429a      	cmp	r2, r3
 8005780:	d22b      	bcs.n	80057da <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	6a3b      	ldr	r3, [r7, #32]
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	4413      	add	r3, r2
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8005790:	6939      	ldr	r1, [r7, #16]
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	683a      	ldr	r2, [r7, #0]
 8005796:	4413      	add	r3, r2
 8005798:	b2ca      	uxtb	r2, r1
 800579a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	0a19      	lsrs	r1, r3, #8
 80057a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a2:	3301      	adds	r3, #1
 80057a4:	683a      	ldr	r2, [r7, #0]
 80057a6:	4413      	add	r3, r2
 80057a8:	b2ca      	uxtb	r2, r1
 80057aa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	0c19      	lsrs	r1, r3, #16
 80057b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b2:	3302      	adds	r3, #2
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	4413      	add	r3, r2
 80057b8:	b2ca      	uxtb	r2, r1
 80057ba:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	0e19      	lsrs	r1, r3, #24
 80057c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c2:	3303      	adds	r3, #3
 80057c4:	683a      	ldr	r2, [r7, #0]
 80057c6:	4413      	add	r3, r2
 80057c8:	b2ca      	uxtb	r2, r1
 80057ca:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 80057cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ce:	3304      	adds	r3, #4
 80057d0:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	3301      	adds	r3, #1
 80057d6:	623b      	str	r3, [r7, #32]
 80057d8:	e7ce      	b.n	8005778 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6919      	ldr	r1, [r3, #16]
 80057de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	4413      	add	r3, r2
 80057e4:	b2ca      	uxtb	r2, r1
 80057e6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	0a19      	lsrs	r1, r3, #8
 80057ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f0:	3301      	adds	r3, #1
 80057f2:	683a      	ldr	r2, [r7, #0]
 80057f4:	4413      	add	r3, r2
 80057f6:	b2ca      	uxtb	r2, r1
 80057f8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	0c19      	lsrs	r1, r3, #16
 8005800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005802:	3302      	adds	r3, #2
 8005804:	683a      	ldr	r2, [r7, #0]
 8005806:	4413      	add	r3, r2
 8005808:	b2ca      	uxtb	r2, r1
 800580a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	0e19      	lsrs	r1, r3, #24
 8005812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005814:	3303      	adds	r3, #3
 8005816:	683a      	ldr	r2, [r7, #0]
 8005818:	4413      	add	r3, r2
 800581a:	b2ca      	uxtb	r2, r1
 800581c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 800581e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005820:	3304      	adds	r3, #4
 8005822:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8005824:	2300      	movs	r3, #0
 8005826:	61fb      	str	r3, [r7, #28]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	69fa      	ldr	r2, [r7, #28]
 800582e:	429a      	cmp	r2, r3
 8005830:	d22b      	bcs.n	800588a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	699a      	ldr	r2, [r3, #24]
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	4413      	add	r3, r2
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8005840:	68f9      	ldr	r1, [r7, #12]
 8005842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	4413      	add	r3, r2
 8005848:	b2ca      	uxtb	r2, r1
 800584a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	0a19      	lsrs	r1, r3, #8
 8005850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005852:	3301      	adds	r3, #1
 8005854:	683a      	ldr	r2, [r7, #0]
 8005856:	4413      	add	r3, r2
 8005858:	b2ca      	uxtb	r2, r1
 800585a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	0c19      	lsrs	r1, r3, #16
 8005860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005862:	3302      	adds	r3, #2
 8005864:	683a      	ldr	r2, [r7, #0]
 8005866:	4413      	add	r3, r2
 8005868:	b2ca      	uxtb	r2, r1
 800586a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	0e19      	lsrs	r1, r3, #24
 8005870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005872:	3303      	adds	r3, #3
 8005874:	683a      	ldr	r2, [r7, #0]
 8005876:	4413      	add	r3, r2
 8005878:	b2ca      	uxtb	r2, r1
 800587a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 800587c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587e:	3304      	adds	r3, #4
 8005880:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	3301      	adds	r3, #1
 8005886:	61fb      	str	r3, [r7, #28]
 8005888:	e7ce      	b.n	8005828 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	69d9      	ldr	r1, [r3, #28]
 800588e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	4413      	add	r3, r2
 8005894:	b2ca      	uxtb	r2, r1
 8005896:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	69db      	ldr	r3, [r3, #28]
 800589c:	0a19      	lsrs	r1, r3, #8
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	3301      	adds	r3, #1
 80058a2:	683a      	ldr	r2, [r7, #0]
 80058a4:	4413      	add	r3, r2
 80058a6:	b2ca      	uxtb	r2, r1
 80058a8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	0c19      	lsrs	r1, r3, #16
 80058b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b2:	3302      	adds	r3, #2
 80058b4:	683a      	ldr	r2, [r7, #0]
 80058b6:	4413      	add	r3, r2
 80058b8:	b2ca      	uxtb	r2, r1
 80058ba:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	69db      	ldr	r3, [r3, #28]
 80058c0:	0e19      	lsrs	r1, r3, #24
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	3303      	adds	r3, #3
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	4413      	add	r3, r2
 80058ca:	b2ca      	uxtb	r2, r1
 80058cc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 80058ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d0:	3304      	adds	r3, #4
 80058d2:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80058d4:	2300      	movs	r3, #0
 80058d6:	61bb      	str	r3, [r7, #24]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d228      	bcs.n	8005934 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4413      	add	r3, r2
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fa fc8a 	bl	8000208 <strlen>
 80058f4:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 80058f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f8:	683a      	ldr	r2, [r7, #0]
 80058fa:	4413      	add	r3, r2
 80058fc:	6979      	ldr	r1, [r7, #20]
 80058fe:	4618      	mov	r0, r3
 8005900:	f001 f9b6 	bl	8006c70 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	3304      	adds	r3, #4
 8005908:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 800590a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590c:	683a      	ldr	r2, [r7, #0]
 800590e:	18d0      	adds	r0, r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	4413      	add	r3, r2
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	697a      	ldr	r2, [r7, #20]
 800591e:	4619      	mov	r1, r3
 8005920:	f00a fdf2 	bl	8010508 <memcpy>
      offset += length_stringsi;
 8005924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	4413      	add	r3, r2
 800592a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	3301      	adds	r3, #1
 8005930:	61bb      	str	r3, [r7, #24]
 8005932:	e7d1      	b.n	80058d8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8005934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8005936:	4618      	mov	r0, r3
 8005938:	3728      	adds	r7, #40	; 0x28
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800593e:	b580      	push	{r7, lr}
 8005940:	b08e      	sub	sp, #56	; 0x38
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
 8005946:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005948:	2300      	movs	r3, #0
 800594a:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 800594c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800594e:	683a      	ldr	r2, [r7, #0]
 8005950:	4413      	add	r3, r2
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8005956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005958:	3301      	adds	r3, #1
 800595a:	683a      	ldr	r2, [r7, #0]
 800595c:	4413      	add	r3, r2
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	021b      	lsls	r3, r3, #8
 8005962:	6a3a      	ldr	r2, [r7, #32]
 8005964:	4313      	orrs	r3, r2
 8005966:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8005968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800596a:	3302      	adds	r3, #2
 800596c:	683a      	ldr	r2, [r7, #0]
 800596e:	4413      	add	r3, r2
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	041b      	lsls	r3, r3, #16
 8005974:	6a3a      	ldr	r2, [r7, #32]
 8005976:	4313      	orrs	r3, r2
 8005978:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800597a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597c:	3303      	adds	r3, #3
 800597e:	683a      	ldr	r2, [r7, #0]
 8005980:	4413      	add	r3, r2
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	061b      	lsls	r3, r3, #24
 8005986:	6a3a      	ldr	r2, [r7, #32]
 8005988:	4313      	orrs	r3, r2
 800598a:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 800598c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800598e:	3304      	adds	r3, #4
 8005990:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	6a3a      	ldr	r2, [r7, #32]
 8005998:	429a      	cmp	r2, r3
 800599a:	d90a      	bls.n	80059b2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68da      	ldr	r2, [r3, #12]
 80059a0:	6a3b      	ldr	r3, [r7, #32]
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4619      	mov	r1, r3
 80059a6:	4610      	mov	r0, r2
 80059a8:	f00a fdc4 	bl	8010534 <realloc>
 80059ac:	4602      	mov	r2, r0
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a3a      	ldr	r2, [r7, #32]
 80059b6:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 80059b8:	2300      	movs	r3, #0
 80059ba:	633b      	str	r3, [r7, #48]	; 0x30
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d236      	bcs.n	8005a34 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 80059c6:	2300      	movs	r3, #0
 80059c8:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059ce:	6839      	ldr	r1, [r7, #0]
 80059d0:	440a      	add	r2, r1
 80059d2:	7812      	ldrb	r2, [r2, #0]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059dc:	3301      	adds	r3, #1
 80059de:	6839      	ldr	r1, [r7, #0]
 80059e0:	440b      	add	r3, r1
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	021b      	lsls	r3, r3, #8
 80059e6:	4313      	orrs	r3, r2
 80059e8:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80059ea:	697a      	ldr	r2, [r7, #20]
 80059ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ee:	3302      	adds	r3, #2
 80059f0:	6839      	ldr	r1, [r7, #0]
 80059f2:	440b      	add	r3, r1
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	041b      	lsls	r3, r3, #16
 80059f8:	4313      	orrs	r3, r2
 80059fa:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a00:	3303      	adds	r3, #3
 8005a02:	6839      	ldr	r1, [r7, #0]
 8005a04:	440b      	add	r3, r1
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	061b      	lsls	r3, r3, #24
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8005a0e:	697a      	ldr	r2, [r7, #20]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8005a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a16:	3304      	adds	r3, #4
 8005a18:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	4413      	add	r3, r2
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	3208      	adds	r2, #8
 8005a28:	6812      	ldr	r2, [r2, #0]
 8005a2a:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a2e:	3301      	adds	r3, #1
 8005a30:	633b      	str	r3, [r7, #48]	; 0x30
 8005a32:	e7c3      	b.n	80059bc <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8005a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a36:	683a      	ldr	r2, [r7, #0]
 8005a38:	4413      	add	r3, r2
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8005a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a40:	3301      	adds	r3, #1
 8005a42:	683a      	ldr	r2, [r7, #0]
 8005a44:	4413      	add	r3, r2
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	021b      	lsls	r3, r3, #8
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8005a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a52:	3302      	adds	r3, #2
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	4413      	add	r3, r2
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	041b      	lsls	r3, r3, #16
 8005a5c:	69fa      	ldr	r2, [r7, #28]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8005a62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a64:	3303      	adds	r3, #3
 8005a66:	683a      	ldr	r2, [r7, #0]
 8005a68:	4413      	add	r3, r2
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	061b      	lsls	r3, r3, #24
 8005a6e:	69fa      	ldr	r2, [r7, #28]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8005a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a76:	3304      	adds	r3, #4
 8005a78:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	69fa      	ldr	r2, [r7, #28]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d90a      	bls.n	8005a9a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	699a      	ldr	r2, [r3, #24]
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	4610      	mov	r0, r2
 8005a90:	f00a fd50 	bl	8010534 <realloc>
 8005a94:	4602      	mov	r2, r0
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	69fa      	ldr	r2, [r7, #28]
 8005a9e:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d236      	bcs.n	8005b1c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ab6:	6839      	ldr	r1, [r7, #0]
 8005ab8:	440a      	add	r2, r1
 8005aba:	7812      	ldrb	r2, [r2, #0]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8005ac0:	693a      	ldr	r2, [r7, #16]
 8005ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	6839      	ldr	r1, [r7, #0]
 8005ac8:	440b      	add	r3, r1
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	021b      	lsls	r3, r3, #8
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ad6:	3302      	adds	r3, #2
 8005ad8:	6839      	ldr	r1, [r7, #0]
 8005ada:	440b      	add	r3, r1
 8005adc:	781b      	ldrb	r3, [r3, #0]
 8005ade:	041b      	lsls	r3, r3, #16
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ae8:	3303      	adds	r3, #3
 8005aea:	6839      	ldr	r1, [r7, #0]
 8005aec:	440b      	add	r3, r1
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	061b      	lsls	r3, r3, #24
 8005af2:	4313      	orrs	r3, r2
 8005af4:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8005afc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005afe:	3304      	adds	r3, #4
 8005b00:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	699a      	ldr	r2, [r3, #24]
 8005b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	4413      	add	r3, r2
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	3214      	adds	r2, #20
 8005b10:	6812      	ldr	r2, [r2, #0]
 8005b12:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8005b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b16:	3301      	adds	r3, #1
 8005b18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b1a:	e7c3      	b.n	8005aa4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8005b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b1e:	683a      	ldr	r2, [r7, #0]
 8005b20:	4413      	add	r3, r2
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8005b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b28:	3301      	adds	r3, #1
 8005b2a:	683a      	ldr	r2, [r7, #0]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	021b      	lsls	r3, r3, #8
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8005b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b3a:	3302      	adds	r3, #2
 8005b3c:	683a      	ldr	r2, [r7, #0]
 8005b3e:	4413      	add	r3, r2
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	041b      	lsls	r3, r3, #16
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8005b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b4c:	3303      	adds	r3, #3
 8005b4e:	683a      	ldr	r2, [r7, #0]
 8005b50:	4413      	add	r3, r2
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	061b      	lsls	r3, r3, #24
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8005b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b5e:	3304      	adds	r3, #4
 8005b60:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	69db      	ldr	r3, [r3, #28]
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d90a      	bls.n	8005b82 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4619      	mov	r1, r3
 8005b76:	4610      	mov	r0, r2
 8005b78:	f00a fcdc 	bl	8010534 <realloc>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8005b88:	2300      	movs	r3, #0
 8005b8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	69db      	ldr	r3, [r3, #28]
 8005b90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d23f      	bcs.n	8005c16 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8005b96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b98:	683a      	ldr	r2, [r7, #0]
 8005b9a:	441a      	add	r2, r3
 8005b9c:	f107 030c 	add.w	r3, r7, #12
 8005ba0:	4611      	mov	r1, r2
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f001 f882 	bl	8006cac <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8005ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005baa:	3304      	adds	r3, #4
 8005bac:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8005bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8005bb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d20c      	bcs.n	8005bd8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc2:	441a      	add	r2, r3
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	6839      	ldr	r1, [r7, #0]
 8005bca:	440b      	add	r3, r1
 8005bcc:	7812      	ldrb	r2, [r2, #0]
 8005bce:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8005bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8005bd6:	e7ec      	b.n	8005bb2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8005bd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	4413      	add	r3, r2
 8005bde:	3b01      	subs	r3, #1
 8005be0:	683a      	ldr	r2, [r7, #0]
 8005be2:	4413      	add	r3, r2
 8005be4:	2200      	movs	r2, #0
 8005be6:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8005be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bea:	3b01      	subs	r3, #1
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	441a      	add	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8005bf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4413      	add	r3, r2
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	3220      	adds	r2, #32
 8005c0a:	6812      	ldr	r2, [r2, #0]
 8005c0c:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8005c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c10:	3301      	adds	r3, #1
 8005c12:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c14:	e7ba      	b.n	8005b8c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 8005c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3738      	adds	r7, #56	; 0x38
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	4b03      	ldr	r3, [pc, #12]	; (8005c38 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	08010aec 	.word	0x08010aec

08005c3c <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	4b03      	ldr	r3, [pc, #12]	; (8005c54 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8005c46:	4618      	mov	r0, r3
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	080109f8 	.word	0x080109f8

08005c58 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8005c58:	b480      	push	{r7}
 8005c5a:	b085      	sub	sp, #20
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
 8005c64:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	68ba      	ldr	r2, [r7, #8]
 8005c6a:	601a      	str	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	605a      	str	r2, [r3, #4]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	683a      	ldr	r2, [r7, #0]
 8005c76:	611a      	str	r2, [r3, #16]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3714      	adds	r7, #20
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8005c86:	b580      	push	{r7, lr}
 8005c88:	b082      	sub	sp, #8
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
 8005c8e:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	68d8      	ldr	r0, [r3, #12]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	6891      	ldr	r1, [r2, #8]
 8005ca0:	683a      	ldr	r2, [r7, #0]
 8005ca2:	4798      	blx	r3
 8005ca4:	4603      	mov	r3, r0
  };
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8005cae:	b480      	push	{r7}
 8005cb0:	b083      	sub	sp, #12
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	691b      	ldr	r3, [r3, #16]
  }
 8005cba:	4618      	mov	r0, r3
 8005cbc:	370c      	adds	r7, #12
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 1024;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8005cdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 1024;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
      huart(&huart2), rind(0), twind(0), tfind(0){
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a0a      	ldr	r2, [pc, #40]	; (8005d20 <_ZN13STM32HardwareC1Ev+0x34>)
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
    }
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4618      	mov	r0, r3
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	200013c4 	.word	0x200013c4

08005d24 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 f804 	bl	8005d3a <_ZN13STM32Hardware10reset_rbufEv>
    }
 8005d32:	bf00      	nop
 8005d34:	3708      	adds	r7, #8
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8005d3a:	b580      	push	{r7, lr}
 8005d3c:	b082      	sub	sp, #8
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6818      	ldr	r0, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	3304      	adds	r3, #4
 8005d4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d4e:	4619      	mov	r1, r3
 8005d50:	f006 fd04 	bl	800c75c <HAL_UART_Receive_DMA>
    }
 8005d54:	bf00      	nop
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <_ZN13STM32Hardware4readEv>:

    int read(){
 8005d5c:	b590      	push	{r4, r7, lr}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
      int c = -1;
 8005d64:	f04f 33ff 	mov.w	r3, #4294967295
 8005d68:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f7ff ffa8 	bl	8005cc6 <_ZN13STM32Hardware10getRdmaIndEv>
 8005d76:	4603      	mov	r3, r0
 8005d78:	429c      	cmp	r4, r3
 8005d7a:	bf14      	ite	ne
 8005d7c:	2301      	movne	r3, #1
 8005d7e:	2300      	moveq	r3, #0
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d012      	beq.n	8005dac <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005d8c:	1c59      	adds	r1, r3, #1
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	4413      	add	r3, r2
 8005d98:	791b      	ldrb	r3, [r3, #4]
 8005d9a:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005da2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
      }
      return c;
 8005dac:	68fb      	ldr	r3, [r7, #12]
    }
 8005dae:	4618      	mov	r0, r3
 8005db0:	3714      	adds	r7, #20
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd90      	pop	{r4, r7, pc}
	...

08005db8 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b20      	cmp	r3, #32
 8005dcc:	d108      	bne.n	8005de0 <_ZN13STM32Hardware5flushEv+0x28>
 8005dce:	4b35      	ldr	r3, [pc, #212]	; (8005ea4 <_ZN13STM32Hardware5flushEv+0xec>)
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	f083 0301 	eor.w	r3, r3, #1
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d001      	beq.n	8005de0 <_ZN13STM32Hardware5flushEv+0x28>
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e000      	b.n	8005de2 <_ZN13STM32Hardware5flushEv+0x2a>
 8005de0:	2300      	movs	r3, #0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d059      	beq.n	8005e9a <_ZN13STM32Hardware5flushEv+0xe2>
        mutex = true;
 8005de6:	4b2f      	ldr	r3, [pc, #188]	; (8005ea4 <_ZN13STM32Hardware5flushEv+0xec>)
 8005de8:	2201      	movs	r2, #1
 8005dea:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d04b      	beq.n	8005e94 <_ZN13STM32Hardware5flushEv+0xdc>
          uint16_t len = 0;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	81fb      	strh	r3, [r7, #14]
		  if(tfind < twind){
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8d3 280c 	ldr.w	r2, [r3, #2060]	; 0x80c
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d217      	bcs.n	8005e40 <_ZN13STM32Hardware5flushEv+0x88>
			len = twind - tfind;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005e16:	b29a      	uxth	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6818      	ldr	r0, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8005e2e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	4413      	add	r3, r2
 8005e36:	89fa      	ldrh	r2, [r7, #14]
 8005e38:	4619      	mov	r1, r3
 8005e3a:	f006 fc11 	bl	800c660 <HAL_UART_Transmit_DMA>
 8005e3e:	e023      	b.n	8005e88 <_ZN13STM32Hardware5flushEv+0xd0>
		  }else{
			len = tbuflen - tfind;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8005e4c:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6818      	ldr	r0, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8005e58:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	4413      	add	r3, r2
 8005e60:	89fa      	ldrh	r2, [r7, #14]
 8005e62:	4619      	mov	r1, r3
 8005e64:	f006 fbfc 	bl	800c660 <HAL_UART_Transmit_DMA>
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), twind);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6818      	ldr	r0, [r3, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8005e72:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	18d1      	adds	r1, r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	461a      	mov	r2, r3
 8005e84:	f006 fbec 	bl	800c660 <HAL_UART_Transmit_DMA>
		  }
          tfind = twind;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
        }
        mutex = false;
 8005e94:	4b03      	ldr	r3, [pc, #12]	; (8005ea4 <_ZN13STM32Hardware5flushEv+0xec>)
 8005e96:	2200      	movs	r2, #0
 8005e98:	701a      	strb	r2, [r3, #0]
      }
    }
 8005e9a:	bf00      	nop
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	200003b4 	.word	0x200003b4

08005ea8 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
      int n = length;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ebe:	bfa8      	it	ge
 8005ec0:	f44f 6380 	movge.w	r3, #1024	; 0x400
 8005ec4:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005ecc:	f5c3 6280 	rsb	r2, r3, #1024	; 0x400
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	bf28      	it	cs
 8005ed6:	4613      	movcs	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005ee0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	68b9      	ldr	r1, [r7, #8]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f00a fb0b 	bl	8010508 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	4413      	add	r3, r2
 8005efc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808

      if(n != n_tail){
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d00b      	beq.n	8005f26 <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f503 6081 	add.w	r0, r3, #1032	; 0x408
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	68ba      	ldr	r2, [r7, #8]
 8005f18:	18d1      	adds	r1, r2, r3
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	461a      	mov	r2, r3
 8005f22:	f00a faf1 	bl	8010508 <memcpy>
      }

      flush();
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f7ff ff46 	bl	8005db8 <_ZN13STM32Hardware5flushEv>
    }
 8005f2c:	bf00      	nop
 8005f2e:	3718      	adds	r7, #24
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}

08005f34 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	f003 fac0 	bl	80094c0 <HAL_GetTick>
 8005f40:	4603      	mov	r3, r0
 8005f42:	4618      	mov	r0, r3
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
	...

08005f4c <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Vector3():
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7ff f848 	bl	8004fec <_ZN3ros3MsgC1Ev>
 8005f5c:	4a0e      	ldr	r2, [pc, #56]	; (8005f98 <_ZN13geometry_msgs7Vector3C1Ev+0x4c>)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	601a      	str	r2, [r3, #0]
 8005f62:	6879      	ldr	r1, [r7, #4]
 8005f64:	f04f 0200 	mov.w	r2, #0
 8005f68:	f04f 0300 	mov.w	r3, #0
 8005f6c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	f04f 0200 	mov.w	r2, #0
 8005f76:	f04f 0300 	mov.w	r3, #0
 8005f7a:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8005f7e:	6879      	ldr	r1, [r7, #4]
 8005f80:	f04f 0200 	mov.w	r2, #0
 8005f84:	f04f 0300 	mov.w	r3, #0
 8005f88:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3708      	adds	r7, #8
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	08010b54 	.word	0x08010b54

08005f9c <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8005f9c:	b480      	push	{r7}
 8005f9e:	b08b      	sub	sp, #44	; 0x2c
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005fb0:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 8005fb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005fba:	6838      	ldr	r0, [r7, #0]
 8005fbc:	4401      	add	r1, r0
 8005fbe:	b2d3      	uxtb	r3, r2
 8005fc0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 8005fc2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005fc6:	f04f 0200 	mov.w	r2, #0
 8005fca:	f04f 0300 	mov.w	r3, #0
 8005fce:	0a02      	lsrs	r2, r0, #8
 8005fd0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8005fd4:	0a0b      	lsrs	r3, r1, #8
 8005fd6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005fd8:	3101      	adds	r1, #1
 8005fda:	6838      	ldr	r0, [r7, #0]
 8005fdc:	4401      	add	r1, r0
 8005fde:	b2d3      	uxtb	r3, r2
 8005fe0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 8005fe2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005fe6:	f04f 0200 	mov.w	r2, #0
 8005fea:	f04f 0300 	mov.w	r3, #0
 8005fee:	0c02      	lsrs	r2, r0, #16
 8005ff0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005ff4:	0c0b      	lsrs	r3, r1, #16
 8005ff6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ff8:	3102      	adds	r1, #2
 8005ffa:	6838      	ldr	r0, [r7, #0]
 8005ffc:	4401      	add	r1, r0
 8005ffe:	b2d3      	uxtb	r3, r2
 8006000:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 8006002:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006006:	f04f 0200 	mov.w	r2, #0
 800600a:	f04f 0300 	mov.w	r3, #0
 800600e:	0e02      	lsrs	r2, r0, #24
 8006010:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006014:	0e0b      	lsrs	r3, r1, #24
 8006016:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006018:	3103      	adds	r1, #3
 800601a:	6838      	ldr	r0, [r7, #0]
 800601c:	4401      	add	r1, r0
 800601e:	b2d3      	uxtb	r3, r2
 8006020:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 8006022:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006026:	f04f 0200 	mov.w	r2, #0
 800602a:	f04f 0300 	mov.w	r3, #0
 800602e:	000a      	movs	r2, r1
 8006030:	2300      	movs	r3, #0
 8006032:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006034:	3104      	adds	r1, #4
 8006036:	6838      	ldr	r0, [r7, #0]
 8006038:	4401      	add	r1, r0
 800603a:	b2d3      	uxtb	r3, r2
 800603c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 800603e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006042:	f04f 0200 	mov.w	r2, #0
 8006046:	f04f 0300 	mov.w	r3, #0
 800604a:	0a0a      	lsrs	r2, r1, #8
 800604c:	2300      	movs	r3, #0
 800604e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006050:	3105      	adds	r1, #5
 8006052:	6838      	ldr	r0, [r7, #0]
 8006054:	4401      	add	r1, r0
 8006056:	b2d3      	uxtb	r3, r2
 8006058:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 800605a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800605e:	f04f 0200 	mov.w	r2, #0
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	0c0a      	lsrs	r2, r1, #16
 8006068:	2300      	movs	r3, #0
 800606a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800606c:	3106      	adds	r1, #6
 800606e:	6838      	ldr	r0, [r7, #0]
 8006070:	4401      	add	r1, r0
 8006072:	b2d3      	uxtb	r3, r2
 8006074:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 8006076:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800607a:	f04f 0200 	mov.w	r2, #0
 800607e:	f04f 0300 	mov.w	r3, #0
 8006082:	0e0a      	lsrs	r2, r1, #24
 8006084:	2300      	movs	r3, #0
 8006086:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006088:	3107      	adds	r1, #7
 800608a:	6838      	ldr	r0, [r7, #0]
 800608c:	4401      	add	r1, r0
 800608e:	b2d3      	uxtb	r3, r2
 8006090:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 8006092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006094:	3308      	adds	r3, #8
 8006096:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800609e:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 80060a2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80060a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80060a8:	6838      	ldr	r0, [r7, #0]
 80060aa:	4401      	add	r1, r0
 80060ac:	b2d3      	uxtb	r3, r2
 80060ae:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 80060b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80060b4:	f04f 0200 	mov.w	r2, #0
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	0a02      	lsrs	r2, r0, #8
 80060be:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80060c2:	0a0b      	lsrs	r3, r1, #8
 80060c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80060c6:	3101      	adds	r1, #1
 80060c8:	6838      	ldr	r0, [r7, #0]
 80060ca:	4401      	add	r1, r0
 80060cc:	b2d3      	uxtb	r3, r2
 80060ce:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 80060d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80060d4:	f04f 0200 	mov.w	r2, #0
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	0c02      	lsrs	r2, r0, #16
 80060de:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80060e2:	0c0b      	lsrs	r3, r1, #16
 80060e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80060e6:	3102      	adds	r1, #2
 80060e8:	6838      	ldr	r0, [r7, #0]
 80060ea:	4401      	add	r1, r0
 80060ec:	b2d3      	uxtb	r3, r2
 80060ee:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 80060f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80060f4:	f04f 0200 	mov.w	r2, #0
 80060f8:	f04f 0300 	mov.w	r3, #0
 80060fc:	0e02      	lsrs	r2, r0, #24
 80060fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006102:	0e0b      	lsrs	r3, r1, #24
 8006104:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006106:	3103      	adds	r1, #3
 8006108:	6838      	ldr	r0, [r7, #0]
 800610a:	4401      	add	r1, r0
 800610c:	b2d3      	uxtb	r3, r2
 800610e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8006110:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006114:	f04f 0200 	mov.w	r2, #0
 8006118:	f04f 0300 	mov.w	r3, #0
 800611c:	000a      	movs	r2, r1
 800611e:	2300      	movs	r3, #0
 8006120:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006122:	3104      	adds	r1, #4
 8006124:	6838      	ldr	r0, [r7, #0]
 8006126:	4401      	add	r1, r0
 8006128:	b2d3      	uxtb	r3, r2
 800612a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 800612c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006130:	f04f 0200 	mov.w	r2, #0
 8006134:	f04f 0300 	mov.w	r3, #0
 8006138:	0a0a      	lsrs	r2, r1, #8
 800613a:	2300      	movs	r3, #0
 800613c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800613e:	3105      	adds	r1, #5
 8006140:	6838      	ldr	r0, [r7, #0]
 8006142:	4401      	add	r1, r0
 8006144:	b2d3      	uxtb	r3, r2
 8006146:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 8006148:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800614c:	f04f 0200 	mov.w	r2, #0
 8006150:	f04f 0300 	mov.w	r3, #0
 8006154:	0c0a      	lsrs	r2, r1, #16
 8006156:	2300      	movs	r3, #0
 8006158:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800615a:	3106      	adds	r1, #6
 800615c:	6838      	ldr	r0, [r7, #0]
 800615e:	4401      	add	r1, r0
 8006160:	b2d3      	uxtb	r3, r2
 8006162:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 8006164:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006168:	f04f 0200 	mov.w	r2, #0
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	0e0a      	lsrs	r2, r1, #24
 8006172:	2300      	movs	r3, #0
 8006174:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006176:	3107      	adds	r1, #7
 8006178:	6838      	ldr	r0, [r7, #0]
 800617a:	4401      	add	r1, r0
 800617c:	b2d3      	uxtb	r3, r2
 800617e:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 8006180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006182:	3308      	adds	r3, #8
 8006184:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800618c:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8006190:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006194:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006196:	6838      	ldr	r0, [r7, #0]
 8006198:	4401      	add	r1, r0
 800619a:	b2d3      	uxtb	r3, r2
 800619c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 800619e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80061a2:	f04f 0200 	mov.w	r2, #0
 80061a6:	f04f 0300 	mov.w	r3, #0
 80061aa:	0a02      	lsrs	r2, r0, #8
 80061ac:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80061b0:	0a0b      	lsrs	r3, r1, #8
 80061b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061b4:	3101      	adds	r1, #1
 80061b6:	6838      	ldr	r0, [r7, #0]
 80061b8:	4401      	add	r1, r0
 80061ba:	b2d3      	uxtb	r3, r2
 80061bc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 80061be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80061c2:	f04f 0200 	mov.w	r2, #0
 80061c6:	f04f 0300 	mov.w	r3, #0
 80061ca:	0c02      	lsrs	r2, r0, #16
 80061cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80061d0:	0c0b      	lsrs	r3, r1, #16
 80061d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061d4:	3102      	adds	r1, #2
 80061d6:	6838      	ldr	r0, [r7, #0]
 80061d8:	4401      	add	r1, r0
 80061da:	b2d3      	uxtb	r3, r2
 80061dc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 80061de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80061e2:	f04f 0200 	mov.w	r2, #0
 80061e6:	f04f 0300 	mov.w	r3, #0
 80061ea:	0e02      	lsrs	r2, r0, #24
 80061ec:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80061f0:	0e0b      	lsrs	r3, r1, #24
 80061f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061f4:	3103      	adds	r1, #3
 80061f6:	6838      	ldr	r0, [r7, #0]
 80061f8:	4401      	add	r1, r0
 80061fa:	b2d3      	uxtb	r3, r2
 80061fc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 80061fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006202:	f04f 0200 	mov.w	r2, #0
 8006206:	f04f 0300 	mov.w	r3, #0
 800620a:	000a      	movs	r2, r1
 800620c:	2300      	movs	r3, #0
 800620e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006210:	3104      	adds	r1, #4
 8006212:	6838      	ldr	r0, [r7, #0]
 8006214:	4401      	add	r1, r0
 8006216:	b2d3      	uxtb	r3, r2
 8006218:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 800621a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800621e:	f04f 0200 	mov.w	r2, #0
 8006222:	f04f 0300 	mov.w	r3, #0
 8006226:	0a0a      	lsrs	r2, r1, #8
 8006228:	2300      	movs	r3, #0
 800622a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800622c:	3105      	adds	r1, #5
 800622e:	6838      	ldr	r0, [r7, #0]
 8006230:	4401      	add	r1, r0
 8006232:	b2d3      	uxtb	r3, r2
 8006234:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 8006236:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800623a:	f04f 0200 	mov.w	r2, #0
 800623e:	f04f 0300 	mov.w	r3, #0
 8006242:	0c0a      	lsrs	r2, r1, #16
 8006244:	2300      	movs	r3, #0
 8006246:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006248:	3106      	adds	r1, #6
 800624a:	6838      	ldr	r0, [r7, #0]
 800624c:	4401      	add	r1, r0
 800624e:	b2d3      	uxtb	r3, r2
 8006250:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 8006252:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006256:	f04f 0200 	mov.w	r2, #0
 800625a:	f04f 0300 	mov.w	r3, #0
 800625e:	0e0a      	lsrs	r2, r1, #24
 8006260:	2300      	movs	r3, #0
 8006262:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006264:	3107      	adds	r1, #7
 8006266:	6838      	ldr	r0, [r7, #0]
 8006268:	4401      	add	r1, r0
 800626a:	b2d3      	uxtb	r3, r2
 800626c:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 800626e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006270:	3308      	adds	r3, #8
 8006272:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 8006274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8006276:	4618      	mov	r0, r3
 8006278:	372c      	adds	r7, #44	; 0x2c
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr

08006282 <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8006282:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006286:	b0eb      	sub	sp, #428	; 0x1ac
 8006288:	af00      	add	r7, sp, #0
 800628a:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 800628e:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 8006292:	2300      	movs	r3, #0
 8006294:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8006298:	f04f 0200 	mov.w	r2, #0
 800629c:	f04f 0300 	mov.w	r3, #0
 80062a0:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80062a4:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80062a8:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 80062ac:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80062b0:	4413      	add	r3, r2
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2200      	movs	r2, #0
 80062b8:	461c      	mov	r4, r3
 80062ba:	4615      	mov	r5, r2
 80062bc:	ea40 0804 	orr.w	r8, r0, r4
 80062c0:	ea41 0905 	orr.w	r9, r1, r5
 80062c4:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80062c8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80062cc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80062d0:	1c5a      	adds	r2, r3, #1
 80062d2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80062d6:	4413      	add	r3, r2
 80062d8:	781b      	ldrb	r3, [r3, #0]
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2200      	movs	r2, #0
 80062de:	469a      	mov	sl, r3
 80062e0:	4693      	mov	fp, r2
 80062e2:	f04f 0200 	mov.w	r2, #0
 80062e6:	f04f 0300 	mov.w	r3, #0
 80062ea:	ea4f 230b 	mov.w	r3, fp, lsl #8
 80062ee:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 80062f2:	ea4f 220a 	mov.w	r2, sl, lsl #8
 80062f6:	ea40 0402 	orr.w	r4, r0, r2
 80062fa:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 80062fe:	430b      	orrs	r3, r1
 8006300:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8006304:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8006308:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800630c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8006310:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006314:	1c9a      	adds	r2, r3, #2
 8006316:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800631a:	4413      	add	r3, r2
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2200      	movs	r2, #0
 8006322:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8006326:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 800632a:	f04f 0200 	mov.w	r2, #0
 800632e:	f04f 0300 	mov.w	r3, #0
 8006332:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 8006336:	464c      	mov	r4, r9
 8006338:	0423      	lsls	r3, r4, #16
 800633a:	4644      	mov	r4, r8
 800633c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8006340:	4644      	mov	r4, r8
 8006342:	0422      	lsls	r2, r4, #16
 8006344:	ea40 0402 	orr.w	r4, r0, r2
 8006348:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 800634c:	430b      	orrs	r3, r1
 800634e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8006352:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 8006356:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800635a:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800635e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006362:	1cda      	adds	r2, r3, #3
 8006364:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006368:	4413      	add	r3, r2
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2200      	movs	r2, #0
 8006370:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8006374:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8006378:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 800637c:	4623      	mov	r3, r4
 800637e:	0a1b      	lsrs	r3, r3, #8
 8006380:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8006384:	4623      	mov	r3, r4
 8006386:	061b      	lsls	r3, r3, #24
 8006388:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800638c:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8006390:	4623      	mov	r3, r4
 8006392:	4303      	orrs	r3, r0
 8006394:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006398:	462b      	mov	r3, r5
 800639a:	430b      	orrs	r3, r1
 800639c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80063a0:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 80063a4:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 80063a8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80063ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80063b0:	1d1a      	adds	r2, r3, #4
 80063b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80063b6:	4413      	add	r3, r2
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	2200      	movs	r2, #0
 80063be:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 80063c2:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80063c6:	f04f 0200 	mov.w	r2, #0
 80063ca:	f04f 0300 	mov.w	r3, #0
 80063ce:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 80063d2:	0023      	movs	r3, r4
 80063d4:	2200      	movs	r2, #0
 80063d6:	ea40 0402 	orr.w	r4, r0, r2
 80063da:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 80063de:	430b      	orrs	r3, r1
 80063e0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80063e4:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80063e8:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 80063ec:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80063f0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80063f4:	1d5a      	adds	r2, r3, #5
 80063f6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80063fa:	4413      	add	r3, r2
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2200      	movs	r2, #0
 8006402:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8006406:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800640a:	f04f 0200 	mov.w	r2, #0
 800640e:	f04f 0300 	mov.w	r3, #0
 8006412:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 8006416:	0223      	lsls	r3, r4, #8
 8006418:	2200      	movs	r2, #0
 800641a:	ea40 0402 	orr.w	r4, r0, r2
 800641e:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 8006422:	430b      	orrs	r3, r1
 8006424:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8006428:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 800642c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8006430:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8006434:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006438:	1d9a      	adds	r2, r3, #6
 800643a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800643e:	4413      	add	r3, r2
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2200      	movs	r2, #0
 8006446:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800644a:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800644e:	f04f 0200 	mov.w	r2, #0
 8006452:	f04f 0300 	mov.w	r3, #0
 8006456:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 800645a:	0423      	lsls	r3, r4, #16
 800645c:	2200      	movs	r2, #0
 800645e:	ea40 0402 	orr.w	r4, r0, r2
 8006462:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 8006466:	430b      	orrs	r3, r1
 8006468:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800646c:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 8006470:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8006474:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8006478:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800647c:	1dda      	adds	r2, r3, #7
 800647e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006482:	4413      	add	r3, r2
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	b2db      	uxtb	r3, r3
 8006488:	2200      	movs	r2, #0
 800648a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800648e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8006492:	f04f 0200 	mov.w	r2, #0
 8006496:	f04f 0300 	mov.w	r3, #0
 800649a:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 800649e:	0623      	lsls	r3, r4, #24
 80064a0:	2200      	movs	r2, #0
 80064a2:	ea40 0402 	orr.w	r4, r0, r2
 80064a6:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 80064aa:	430b      	orrs	r3, r1
 80064ac:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80064b0:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 80064b4:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 80064b8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80064bc:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80064c0:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 80064c4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80064c8:	3308      	adds	r3, #8
 80064ca:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 80064ce:	f04f 0200 	mov.w	r2, #0
 80064d2:	f04f 0300 	mov.w	r3, #0
 80064d6:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80064da:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80064de:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 80064e2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80064e6:	4413      	add	r3, r2
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2200      	movs	r2, #0
 80064ee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80064f2:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 80064f6:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 80064fa:	4623      	mov	r3, r4
 80064fc:	4303      	orrs	r3, r0
 80064fe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006502:	462b      	mov	r3, r5
 8006504:	430b      	orrs	r3, r1
 8006506:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800650a:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 800650e:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8006512:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8006516:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006520:	4413      	add	r3, r2
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2200      	movs	r2, #0
 8006528:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800652c:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8006530:	f04f 0200 	mov.w	r2, #0
 8006534:	f04f 0300 	mov.w	r3, #0
 8006538:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 800653c:	464c      	mov	r4, r9
 800653e:	0223      	lsls	r3, r4, #8
 8006540:	4644      	mov	r4, r8
 8006542:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006546:	4644      	mov	r4, r8
 8006548:	0222      	lsls	r2, r4, #8
 800654a:	ea40 0402 	orr.w	r4, r0, r2
 800654e:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 8006552:	430b      	orrs	r3, r1
 8006554:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006558:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 800655c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8006560:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8006564:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006568:	1c9a      	adds	r2, r3, #2
 800656a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800656e:	4413      	add	r3, r2
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2200      	movs	r2, #0
 8006576:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800657a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800657e:	f04f 0200 	mov.w	r2, #0
 8006582:	f04f 0300 	mov.w	r3, #0
 8006586:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800658a:	464c      	mov	r4, r9
 800658c:	0423      	lsls	r3, r4, #16
 800658e:	4644      	mov	r4, r8
 8006590:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8006594:	4644      	mov	r4, r8
 8006596:	0422      	lsls	r2, r4, #16
 8006598:	ea40 0402 	orr.w	r4, r0, r2
 800659c:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 80065a0:	430b      	orrs	r3, r1
 80065a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80065a6:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 80065aa:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80065ae:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80065b2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80065b6:	1cda      	adds	r2, r3, #3
 80065b8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80065bc:	4413      	add	r3, r2
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	2200      	movs	r2, #0
 80065c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80065c8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80065cc:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80065d0:	4623      	mov	r3, r4
 80065d2:	0a1b      	lsrs	r3, r3, #8
 80065d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80065d8:	4623      	mov	r3, r4
 80065da:	061b      	lsls	r3, r3, #24
 80065dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065e0:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80065e4:	4623      	mov	r3, r4
 80065e6:	4303      	orrs	r3, r0
 80065e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80065ec:	462b      	mov	r3, r5
 80065ee:	430b      	orrs	r3, r1
 80065f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80065f4:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 80065f8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 80065fc:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8006600:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006604:	1d1a      	adds	r2, r3, #4
 8006606:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800660a:	4413      	add	r3, r2
 800660c:	781b      	ldrb	r3, [r3, #0]
 800660e:	b2db      	uxtb	r3, r3
 8006610:	2200      	movs	r2, #0
 8006612:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006616:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800661a:	f04f 0200 	mov.w	r2, #0
 800661e:	f04f 0300 	mov.w	r3, #0
 8006622:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8006626:	0023      	movs	r3, r4
 8006628:	2200      	movs	r2, #0
 800662a:	ea40 0402 	orr.w	r4, r0, r2
 800662e:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 8006632:	430b      	orrs	r3, r1
 8006634:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006638:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 800663c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8006640:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8006644:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006648:	1d5a      	adds	r2, r3, #5
 800664a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800664e:	4413      	add	r3, r2
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	b2db      	uxtb	r3, r3
 8006654:	2200      	movs	r2, #0
 8006656:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800665a:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800665e:	f04f 0200 	mov.w	r2, #0
 8006662:	f04f 0300 	mov.w	r3, #0
 8006666:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 800666a:	0223      	lsls	r3, r4, #8
 800666c:	2200      	movs	r2, #0
 800666e:	ea40 0402 	orr.w	r4, r0, r2
 8006672:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8006676:	430b      	orrs	r3, r1
 8006678:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800667c:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8006680:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8006684:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8006688:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800668c:	1d9a      	adds	r2, r3, #6
 800668e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006692:	4413      	add	r3, r2
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2200      	movs	r2, #0
 800669a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800669e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80066a2:	f04f 0200 	mov.w	r2, #0
 80066a6:	f04f 0300 	mov.w	r3, #0
 80066aa:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 80066ae:	0423      	lsls	r3, r4, #16
 80066b0:	2200      	movs	r2, #0
 80066b2:	ea40 0402 	orr.w	r4, r0, r2
 80066b6:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 80066ba:	430b      	orrs	r3, r1
 80066bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80066c0:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 80066c4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80066c8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 80066cc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80066d0:	1dda      	adds	r2, r3, #7
 80066d2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80066d6:	4413      	add	r3, r2
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	2200      	movs	r2, #0
 80066de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80066e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80066e6:	f04f 0200 	mov.w	r2, #0
 80066ea:	f04f 0300 	mov.w	r3, #0
 80066ee:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 80066f2:	0623      	lsls	r3, r4, #24
 80066f4:	2200      	movs	r2, #0
 80066f6:	ea40 0402 	orr.w	r4, r0, r2
 80066fa:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 80066fe:	430b      	orrs	r3, r1
 8006700:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006704:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8006708:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 800670c:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8006710:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8006714:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8006718:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800671c:	3308      	adds	r3, #8
 800671e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 8006722:	f04f 0200 	mov.w	r2, #0
 8006726:	f04f 0300 	mov.w	r3, #0
 800672a:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800672e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8006732:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8006736:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800673a:	4413      	add	r3, r2
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2200      	movs	r2, #0
 8006742:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006746:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800674a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 800674e:	4623      	mov	r3, r4
 8006750:	4303      	orrs	r3, r0
 8006752:	67bb      	str	r3, [r7, #120]	; 0x78
 8006754:	462b      	mov	r3, r5
 8006756:	430b      	orrs	r3, r1
 8006758:	67fb      	str	r3, [r7, #124]	; 0x7c
 800675a:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800675e:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8006762:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8006766:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800676a:	1c5a      	adds	r2, r3, #1
 800676c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006770:	4413      	add	r3, r2
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	b2db      	uxtb	r3, r3
 8006776:	2200      	movs	r2, #0
 8006778:	673b      	str	r3, [r7, #112]	; 0x70
 800677a:	677a      	str	r2, [r7, #116]	; 0x74
 800677c:	f04f 0200 	mov.w	r2, #0
 8006780:	f04f 0300 	mov.w	r3, #0
 8006784:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006788:	464c      	mov	r4, r9
 800678a:	0223      	lsls	r3, r4, #8
 800678c:	4644      	mov	r4, r8
 800678e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006792:	4644      	mov	r4, r8
 8006794:	0222      	lsls	r2, r4, #8
 8006796:	ea40 0402 	orr.w	r4, r0, r2
 800679a:	66bc      	str	r4, [r7, #104]	; 0x68
 800679c:	430b      	orrs	r3, r1
 800679e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80067a0:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80067a4:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80067a8:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80067ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80067b0:	1c9a      	adds	r2, r3, #2
 80067b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80067b6:	4413      	add	r3, r2
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	2200      	movs	r2, #0
 80067be:	663b      	str	r3, [r7, #96]	; 0x60
 80067c0:	667a      	str	r2, [r7, #100]	; 0x64
 80067c2:	f04f 0200 	mov.w	r2, #0
 80067c6:	f04f 0300 	mov.w	r3, #0
 80067ca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80067ce:	464c      	mov	r4, r9
 80067d0:	0423      	lsls	r3, r4, #16
 80067d2:	4644      	mov	r4, r8
 80067d4:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80067d8:	4644      	mov	r4, r8
 80067da:	0422      	lsls	r2, r4, #16
 80067dc:	ea40 0402 	orr.w	r4, r0, r2
 80067e0:	65bc      	str	r4, [r7, #88]	; 0x58
 80067e2:	430b      	orrs	r3, r1
 80067e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067e6:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80067ea:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80067ee:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80067f2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80067f6:	1cda      	adds	r2, r3, #3
 80067f8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80067fc:	4413      	add	r3, r2
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	b2db      	uxtb	r3, r3
 8006802:	2200      	movs	r2, #0
 8006804:	653b      	str	r3, [r7, #80]	; 0x50
 8006806:	657a      	str	r2, [r7, #84]	; 0x54
 8006808:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800680c:	4623      	mov	r3, r4
 800680e:	0a1b      	lsrs	r3, r3, #8
 8006810:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006812:	4623      	mov	r3, r4
 8006814:	061b      	lsls	r3, r3, #24
 8006816:	64bb      	str	r3, [r7, #72]	; 0x48
 8006818:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800681c:	4623      	mov	r3, r4
 800681e:	4303      	orrs	r3, r0
 8006820:	643b      	str	r3, [r7, #64]	; 0x40
 8006822:	462b      	mov	r3, r5
 8006824:	430b      	orrs	r3, r1
 8006826:	647b      	str	r3, [r7, #68]	; 0x44
 8006828:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800682c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8006830:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8006834:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006838:	1d1a      	adds	r2, r3, #4
 800683a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800683e:	4413      	add	r3, r2
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	b2db      	uxtb	r3, r3
 8006844:	2200      	movs	r2, #0
 8006846:	63bb      	str	r3, [r7, #56]	; 0x38
 8006848:	63fa      	str	r2, [r7, #60]	; 0x3c
 800684a:	f04f 0200 	mov.w	r2, #0
 800684e:	f04f 0300 	mov.w	r3, #0
 8006852:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8006854:	0023      	movs	r3, r4
 8006856:	2200      	movs	r2, #0
 8006858:	ea40 0402 	orr.w	r4, r0, r2
 800685c:	633c      	str	r4, [r7, #48]	; 0x30
 800685e:	430b      	orrs	r3, r1
 8006860:	637b      	str	r3, [r7, #52]	; 0x34
 8006862:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8006866:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 800686a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800686e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006872:	1d5a      	adds	r2, r3, #5
 8006874:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006878:	4413      	add	r3, r2
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2200      	movs	r2, #0
 8006880:	62bb      	str	r3, [r7, #40]	; 0x28
 8006882:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006884:	f04f 0200 	mov.w	r2, #0
 8006888:	f04f 0300 	mov.w	r3, #0
 800688c:	6abc      	ldr	r4, [r7, #40]	; 0x28
 800688e:	0223      	lsls	r3, r4, #8
 8006890:	2200      	movs	r2, #0
 8006892:	ea40 0402 	orr.w	r4, r0, r2
 8006896:	623c      	str	r4, [r7, #32]
 8006898:	430b      	orrs	r3, r1
 800689a:	627b      	str	r3, [r7, #36]	; 0x24
 800689c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80068a0:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80068a4:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80068a8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80068ac:	3306      	adds	r3, #6
 80068ae:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 80068b2:	4413      	add	r3, r2
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	2200      	movs	r2, #0
 80068ba:	61bb      	str	r3, [r7, #24]
 80068bc:	61fa      	str	r2, [r7, #28]
 80068be:	f04f 0200 	mov.w	r2, #0
 80068c2:	f04f 0300 	mov.w	r3, #0
 80068c6:	69bc      	ldr	r4, [r7, #24]
 80068c8:	0423      	lsls	r3, r4, #16
 80068ca:	2200      	movs	r2, #0
 80068cc:	ea40 0402 	orr.w	r4, r0, r2
 80068d0:	613c      	str	r4, [r7, #16]
 80068d2:	430b      	orrs	r3, r1
 80068d4:	617b      	str	r3, [r7, #20]
 80068d6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80068da:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80068de:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80068e2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80068e6:	3307      	adds	r3, #7
 80068e8:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 80068ec:	4413      	add	r3, r2
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	2200      	movs	r2, #0
 80068f4:	60bb      	str	r3, [r7, #8]
 80068f6:	60fa      	str	r2, [r7, #12]
 80068f8:	f04f 0200 	mov.w	r2, #0
 80068fc:	f04f 0300 	mov.w	r3, #0
 8006900:	68bc      	ldr	r4, [r7, #8]
 8006902:	0623      	lsls	r3, r4, #24
 8006904:	2200      	movs	r2, #0
 8006906:	ea40 0402 	orr.w	r4, r0, r2
 800690a:	603c      	str	r4, [r7, #0]
 800690c:	430b      	orrs	r3, r1
 800690e:	607b      	str	r3, [r7, #4]
 8006910:	e9d7 3400 	ldrd	r3, r4, [r7]
 8006914:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8006918:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 800691c:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 8006920:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 8006924:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8006928:	3308      	adds	r3, #8
 800692a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 800692e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 8006932:	4618      	mov	r0, r3
 8006934:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 8006938:	46bd      	mov	sp, r7
 800693a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800693e:	4770      	bx	lr

08006940 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	4b03      	ldr	r3, [pc, #12]	; (8006958 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 800694a:	4618      	mov	r0, r3
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	08010a1c 	.word	0x08010a1c

0800695c <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	4b03      	ldr	r3, [pc, #12]	; (8006974 <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 8006966:	4618      	mov	r0, r3
 8006968:	370c      	adds	r7, #12
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	08010a34 	.word	0x08010a34

08006978 <_ZN13geometry_msgs5TwistC1Ev>:
      typedef geometry_msgs::Vector3 _linear_type;
      _linear_type linear;
      typedef geometry_msgs::Vector3 _angular_type;
      _angular_type angular;

    Twist():
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
      linear(),
      angular()
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4618      	mov	r0, r3
 8006984:	f7fe fb32 	bl	8004fec <_ZN3ros3MsgC1Ev>
 8006988:	4a08      	ldr	r2, [pc, #32]	; (80069ac <_ZN13geometry_msgs5TwistC1Ev+0x34>)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	601a      	str	r2, [r3, #0]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	3308      	adds	r3, #8
 8006992:	4618      	mov	r0, r3
 8006994:	f7ff fada 	bl	8005f4c <_ZN13geometry_msgs7Vector3C1Ev>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	3328      	adds	r3, #40	; 0x28
 800699c:	4618      	mov	r0, r3
 800699e:	f7ff fad5 	bl	8005f4c <_ZN13geometry_msgs7Vector3C1Ev>
    {
    }
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4618      	mov	r0, r3
 80069a6:	3708      	adds	r7, #8
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	08010b3c 	.word	0x08010b3c

080069b0 <_ZNK13geometry_msgs5Twist9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80069ba:	2300      	movs	r3, #0
 80069bc:	60fb      	str	r3, [r7, #12]
      offset += this->linear.serialize(outbuffer + offset);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f103 0008 	add.w	r0, r3, #8
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	4413      	add	r3, r2
 80069ca:	4619      	mov	r1, r3
 80069cc:	f7ff fae6 	bl	8005f9c <_ZNK13geometry_msgs7Vector39serializeEPh>
 80069d0:	4602      	mov	r2, r0
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	4413      	add	r3, r2
 80069d6:	60fb      	str	r3, [r7, #12]
      offset += this->angular.serialize(outbuffer + offset);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f103 0028 	add.w	r0, r3, #40	; 0x28
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	4413      	add	r3, r2
 80069e4:	4619      	mov	r1, r3
 80069e6:	f7ff fad9 	bl	8005f9c <_ZNK13geometry_msgs7Vector39serializeEPh>
 80069ea:	4602      	mov	r2, r0
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	4413      	add	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]
      return offset;
 80069f2:	68fb      	ldr	r3, [r7, #12]
    }
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <_ZN13geometry_msgs5Twist11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8006a06:	2300      	movs	r3, #0
 8006a08:	60fb      	str	r3, [r7, #12]
      offset += this->linear.deserialize(inbuffer + offset);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f103 0008 	add.w	r0, r3, #8
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	4413      	add	r3, r2
 8006a16:	4619      	mov	r1, r3
 8006a18:	f7ff fc33 	bl	8006282 <_ZN13geometry_msgs7Vector311deserializeEPh>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	4413      	add	r3, r2
 8006a22:	60fb      	str	r3, [r7, #12]
      offset += this->angular.deserialize(inbuffer + offset);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	683a      	ldr	r2, [r7, #0]
 8006a2e:	4413      	add	r3, r2
 8006a30:	4619      	mov	r1, r3
 8006a32:	f7ff fc26 	bl	8006282 <_ZN13geometry_msgs7Vector311deserializeEPh>
 8006a36:	4602      	mov	r2, r0
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]
     return offset;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
    }
 8006a40:	4618      	mov	r0, r3
 8006a42:	3710      	adds	r7, #16
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <_ZN13geometry_msgs5Twist7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Twist"; };
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	4b03      	ldr	r3, [pc, #12]	; (8006a60 <_ZN13geometry_msgs5Twist7getTypeEv+0x18>)
 8006a52:	4618      	mov	r0, r3
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	08010a58 	.word	0x08010a58

08006a64 <_ZN13geometry_msgs5Twist6getMD5Ev>:
    const char * getMD5(){ return "9f195f881246fdfa2798d1d3eebca84a"; };
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	4b03      	ldr	r3, [pc, #12]	; (8006a7c <_ZN13geometry_msgs5Twist6getMD5Ev+0x18>)
 8006a6e:	4618      	mov	r0, r3
 8006a70:	370c      	adds	r7, #12
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	08010a6c 	.word	0x08010a6c

08006a80 <_ZN3ros3MsgaSERKS0_>:
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <_ZN13geometry_msgs7Vector3aSERKS0_>:
  class Vector3 : public ros::Msg
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b082      	sub	sp, #8
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	683a      	ldr	r2, [r7, #0]
 8006aa6:	4611      	mov	r1, r2
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7ff ffe9 	bl	8006a80 <_ZN3ros3MsgaSERKS0_>
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006ab4:	6879      	ldr	r1, [r7, #4]
 8006ab6:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006ac0:	6879      	ldr	r1, [r7, #4]
 8006ac2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3708      	adds	r7, #8
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <_ZN13geometry_msgs5TwistaSERKS0_>:
  class Twist : public ros::Msg
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	683a      	ldr	r2, [r7, #0]
 8006aea:	4611      	mov	r1, r2
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7ff ffc7 	bl	8006a80 <_ZN3ros3MsgaSERKS0_>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f103 0208 	add.w	r2, r3, #8
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	3308      	adds	r3, #8
 8006afc:	4619      	mov	r1, r3
 8006afe:	4610      	mov	r0, r2
 8006b00:	f7ff ffca 	bl	8006a98 <_ZN13geometry_msgs7Vector3aSERKS0_>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	3328      	adds	r3, #40	; 0x28
 8006b0e:	4619      	mov	r1, r3
 8006b10:	4610      	mov	r0, r2
 8006b12:	f7ff ffc1 	bl	8006a98 <_ZN13geometry_msgs7Vector3aSERKS0_>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3708      	adds	r7, #8
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <_Z10command_cbRKN13geometry_msgs5TwistE>:
geometry_msgs::Twist vel_cmd;
geometry_msgs::Twist pub_state;

ros::Publisher output("output", &pub_state);

void command_cb(const geometry_msgs::Twist& msg){
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
	vel_cmd = msg;
 8006b28:	6879      	ldr	r1, [r7, #4]
 8006b2a:	4803      	ldr	r0, [pc, #12]	; (8006b38 <_Z10command_cbRKN13geometry_msgs5TwistE+0x18>)
 8006b2c:	f7ff ffd6 	bl	8006adc <_ZN13geometry_msgs5TwistaSERKS0_>
}
 8006b30:	bf00      	nop
 8006b32:	3708      	adds	r7, #8
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	200010f8 	.word	0x200010f8

08006b3c <HAL_UART_TxCpltCallback>:

ros::Subscriber<geometry_msgs::Twist> vel_cmd_sub("/vel_command", &command_cb);


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 8006b44:	4805      	ldr	r0, [pc, #20]	; (8006b5c <HAL_UART_TxCpltCallback+0x20>)
 8006b46:	f000 f99b 	bl	8006e80 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f7ff f933 	bl	8005db8 <_ZN13STM32Hardware5flushEv>
}
 8006b52:	bf00      	nop
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	200003b8 	.word	0x200003b8

08006b60 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 8006b68:	4805      	ldr	r0, [pc, #20]	; (8006b80 <HAL_UART_RxCpltCallback+0x20>)
 8006b6a:	f000 f989 	bl	8006e80 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	4618      	mov	r0, r3
 8006b72:	f7ff f8e2 	bl	8005d3a <_ZN13STM32Hardware10reset_rbufEv>
}
 8006b76:	bf00      	nop
 8006b78:	3708      	adds	r7, #8
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	200003b8 	.word	0x200003b8

08006b84 <setup>:


void setup(void)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	af00      	add	r7, sp, #0
  nh.initNode();
 8006b88:	4806      	ldr	r0, [pc, #24]	; (8006ba4 <setup+0x20>)
 8006b8a:	f000 f985 	bl	8006e98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
  nh.advertise(output);
 8006b8e:	4906      	ldr	r1, [pc, #24]	; (8006ba8 <setup+0x24>)
 8006b90:	4804      	ldr	r0, [pc, #16]	; (8006ba4 <setup+0x20>)
 8006b92:	f000 f99e 	bl	8006ed2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
  nh.subscribe(vel_cmd_sub);
 8006b96:	4905      	ldr	r1, [pc, #20]	; (8006bac <setup+0x28>)
 8006b98:	4802      	ldr	r0, [pc, #8]	; (8006ba4 <setup+0x20>)
 8006b9a:	f000 f9ca 	bl	8006f32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>
}
 8006b9e:	bf00      	nop
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	200003b8 	.word	0x200003b8
 8006ba8:	20001188 	.word	0x20001188
 8006bac:	200011a0 	.word	0x200011a0

08006bb0 <loop2>:
	}
	nh.spinOnce();
}

void loop2(float* theta, float* theta_dot, float* delta, float* v, float* cmd)
{
 8006bb0:	b590      	push	{r4, r7, lr}
 8006bb2:	b085      	sub	sp, #20
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]
 8006bbc:	603b      	str	r3, [r7, #0]

//	nh.setSpinTimeout(10);
	if (nh.connected()){
 8006bbe:	4828      	ldr	r0, [pc, #160]	; (8006c60 <loop2+0xb0>)
 8006bc0:	f000 f9e2 	bl	8006f88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d040      	beq.n	8006c4c <loop2+0x9c>
		pub_state.linear.x = *theta;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7f9 fc86 	bl	80004e0 <__aeabi_f2d>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	4922      	ldr	r1, [pc, #136]	; (8006c64 <loop2+0xb4>)
 8006bda:	e9c1 2304 	strd	r2, r3, [r1, #16]
		pub_state.linear.y = *theta_dot;
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4618      	mov	r0, r3
 8006be4:	f7f9 fc7c 	bl	80004e0 <__aeabi_f2d>
 8006be8:	4602      	mov	r2, r0
 8006bea:	460b      	mov	r3, r1
 8006bec:	491d      	ldr	r1, [pc, #116]	; (8006c64 <loop2+0xb4>)
 8006bee:	e9c1 2306 	strd	r2, r3, [r1, #24]
		pub_state.linear.z = *delta;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7f9 fc72 	bl	80004e0 <__aeabi_f2d>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	460b      	mov	r3, r1
 8006c00:	4918      	ldr	r1, [pc, #96]	; (8006c64 <loop2+0xb4>)
 8006c02:	e9c1 2308 	strd	r2, r3, [r1, #32]
		pub_state.angular.x = *v;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f7f9 fc68 	bl	80004e0 <__aeabi_f2d>
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
 8006c14:	4913      	ldr	r1, [pc, #76]	; (8006c64 <loop2+0xb4>)
 8006c16:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

		cmd[0] = vel_cmd.linear.x;
 8006c1a:	4b13      	ldr	r3, [pc, #76]	; (8006c68 <loop2+0xb8>)
 8006c1c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006c20:	4610      	mov	r0, r2
 8006c22:	4619      	mov	r1, r3
 8006c24:	f7f9 ff96 	bl	8000b54 <__aeabi_d2f>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	6a3b      	ldr	r3, [r7, #32]
 8006c2c:	601a      	str	r2, [r3, #0]
		cmd[1] = vel_cmd.linear.y;
 8006c2e:	4b0e      	ldr	r3, [pc, #56]	; (8006c68 <loop2+0xb8>)
 8006c30:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8006c34:	6a39      	ldr	r1, [r7, #32]
 8006c36:	1d0c      	adds	r4, r1, #4
 8006c38:	4610      	mov	r0, r2
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	f7f9 ff8a 	bl	8000b54 <__aeabi_d2f>
 8006c40:	4603      	mov	r3, r0
 8006c42:	6023      	str	r3, [r4, #0]

		output.publish(&pub_state);
 8006c44:	4907      	ldr	r1, [pc, #28]	; (8006c64 <loop2+0xb4>)
 8006c46:	4809      	ldr	r0, [pc, #36]	; (8006c6c <loop2+0xbc>)
 8006c48:	f7ff f81d 	bl	8005c86 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
	}
	nh.spinOnce();
 8006c4c:	4804      	ldr	r0, [pc, #16]	; (8006c60 <loop2+0xb0>)
 8006c4e:	f000 f9a8 	bl	8006fa2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	HAL_Delay(10);
 8006c52:	200a      	movs	r0, #10
 8006c54:	f002 fc40 	bl	80094d8 <HAL_Delay>
}
 8006c58:	bf00      	nop
 8006c5a:	3714      	adds	r7, #20
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd90      	pop	{r4, r7, pc}
 8006c60:	200003b8 	.word	0x200003b8
 8006c64:	20001140 	.word	0x20001140
 8006c68:	200010f8 	.word	0x200010f8
 8006c6c:	20001188 	.word	0x20001188

08006c70 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60fb      	str	r3, [r7, #12]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2b03      	cmp	r3, #3
 8006c82:	d80d      	bhi.n	8006ca0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	00db      	lsls	r3, r3, #3
 8006c88:	683a      	ldr	r2, [r7, #0]
 8006c8a:	fa22 f103 	lsr.w	r1, r2, r3
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	4413      	add	r3, r2
 8006c94:	b2ca      	uxtb	r2, r1
 8006c96:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	60fb      	str	r3, [r7, #12]
 8006c9e:	e7ee      	b.n	8006c7e <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 8006ca0:	bf00      	nop
 8006ca2:	3714      	adds	r7, #20
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8006cac:	b480      	push	{r7}
 8006cae:	b085      	sub	sp, #20
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	60fb      	str	r3, [r7, #12]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2b03      	cmp	r3, #3
 8006cc4:	d811      	bhi.n	8006cea <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	6839      	ldr	r1, [r7, #0]
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	440a      	add	r2, r1
 8006cd0:	7812      	ldrb	r2, [r2, #0]
 8006cd2:	4611      	mov	r1, r2
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	00d2      	lsls	r2, r2, #3
 8006cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8006cdc:	431a      	orrs	r2, r3
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	e7ea      	b.n	8006cc0 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8006cea:	bf00      	nop
 8006cec:	3714      	adds	r7, #20
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr
	...

08006cf8 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	4a04      	ldr	r2, [pc, #16]	; (8006d14 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4618      	mov	r0, r3
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr
 8006d14:	08010b84 	.word	0x08010b84

08006d18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7ff ffe8 	bl	8006cf8 <_ZN3ros15NodeHandleBase_C1Ev>
 8006d28:	4a3a      	ldr	r2, [pc, #232]	; (8006e14 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xfc>)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	3304      	adds	r3, #4
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fe ffda 	bl	8005cec <_ZN13STM32HardwareC1Ev>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f603 5314 	addw	r3, r3, #3348	; 0xd14
 8006d46:	4618      	mov	r0, r3
 8006d48:	f7fe fcc4 	bl	80056d4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	2b18      	cmp	r3, #24
 8006d54:	d80b      	bhi.n	8006d6e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x56>
      publishers[i] = 0;
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	2200      	movs	r2, #0
 8006d64:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	617b      	str	r3, [r7, #20]
 8006d6c:	e7f0      	b.n	8006d50 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8006d6e:	2300      	movs	r3, #0
 8006d70:	613b      	str	r3, [r7, #16]
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	2b18      	cmp	r3, #24
 8006d76:	d80a      	bhi.n	8006d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	f202 3222 	addw	r2, r2, #802	; 0x322
 8006d80:	2100      	movs	r1, #0
 8006d82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	3301      	adds	r3, #1
 8006d8a:	613b      	str	r3, [r7, #16]
 8006d8c:	e7f1      	b.n	8006d72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5a>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8006d8e:	2300      	movs	r3, #0
 8006d90:	60fb      	str	r3, [r7, #12]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d98:	d20a      	bcs.n	8006db0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x98>
      message_in[i] = 0;
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4413      	add	r3, r2
 8006da0:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8006da4:	2200      	movs	r2, #0
 8006da6:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	3301      	adds	r3, #1
 8006dac:	60fb      	str	r3, [r7, #12]
 8006dae:	e7f0      	b.n	8006d92 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8006db0:	2300      	movs	r3, #0
 8006db2:	60bb      	str	r3, [r7, #8]
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dba:	d20a      	bcs.n	8006dd2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xba>
      message_out[i] = 0;
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	f603 2324 	addw	r3, r3, #2596	; 0xa24
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	60bb      	str	r3, [r7, #8]
 8006dd0:	e7f0      	b.n	8006db4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9c>

    req_param_resp.ints_length = 0;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f8c3 2d18 	str.w	r2, [r3, #3352]	; 0xd18
    req_param_resp.ints = NULL;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
    req_param_resp.floats_length = 0;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f8c3 2d24 	str.w	r2, [r3, #3364]	; 0xd24
    req_param_resp.floats = NULL;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f8c3 2d2c 	str.w	r2, [r3, #3372]	; 0xd2c
    req_param_resp.ints_length = 0;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f8c3 2d18 	str.w	r2, [r3, #3352]	; 0xd18
    req_param_resp.ints = NULL;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20

    spin_timeout_ = 0;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
  }
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3718      	adds	r7, #24
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}
 8006e14:	08010b28 	.word	0x08010b28

08006e18 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	4a04      	ldr	r2, [pc, #16]	; (8006e34 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	601a      	str	r2, [r3, #0]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4618      	mov	r0, r3
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr
 8006e34:	08010b6c 	.word	0x08010b6c

08006e38 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
 8006e44:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7ff ffe5 	bl	8006e18 <_ZN3ros11Subscriber_C1Ev>
 8006e4e:	4a0b      	ldr	r2, [pc, #44]	; (8006e7c <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei+0x44>)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	601a      	str	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	3310      	adds	r3, #16
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f7ff fd8d 	bl	8006978 <_ZN13geometry_msgs5TwistC1Ev>
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	659a      	str	r2, [r3, #88]	; 0x58
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	683a      	ldr	r2, [r7, #0]
 8006e68:	65da      	str	r2, [r3, #92]	; 0x5c
  {
    topic_ = topic_name;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	68ba      	ldr	r2, [r7, #8]
 8006e6e:	609a      	str	r2, [r3, #8]
  };
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	4618      	mov	r0, r3
 8006e74:	3710      	adds	r7, #16
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	08010b10 	.word	0x08010b10

08006e80 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  Hardware* getHardware()
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	3304      	adds	r3, #4
  }
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	370c      	adds	r7, #12
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	3304      	adds	r3, #4
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f7fe ff3d 	bl	8005d24 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
    bytes_ = 0;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
    index_ = 0;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f8c3 2cf8 	str.w	r2, [r3, #3320]	; 0xcf8
    topic_ = 0;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
  };
 8006eca:	bf00      	nop
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 8006ed2:	b480      	push	{r7}
 8006ed4:	b085      	sub	sp, #20
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
 8006eda:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8006edc:	2300      	movs	r3, #0
 8006ede:	60fb      	str	r3, [r7, #12]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2b18      	cmp	r3, #24
 8006ee4:	dc1e      	bgt.n	8006f24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x52>
    {
      if (publishers[i] == 0) // empty slot
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	4413      	add	r3, r2
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d111      	bne.n	8006f1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4a>
      {
        publishers[i] = &p;
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	4413      	add	r3, r2
 8006f04:	683a      	ldr	r2, [r7, #0]
 8006f06:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	60da      	str	r2, [r3, #12]
        return true;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e004      	b.n	8006f26 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	60fb      	str	r3, [r7, #12]
 8006f22:	e7dd      	b.n	8006ee0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
      }
    }
    return false;
 8006f24:	2300      	movs	r3, #0
  }
 8006f26:	4618      	mov	r0, r3
 8006f28:	3714      	adds	r7, #20
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr

08006f32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>:

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 8006f32:	b480      	push	{r7}
 8006f34:	b085      	sub	sp, #20
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
 8006f3a:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60fb      	str	r3, [r7, #12]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2b18      	cmp	r3, #24
 8006f44:	dc19      	bgt.n	8006f7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	f202 3222 	addw	r2, r2, #802	; 0x322
 8006f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10d      	bne.n	8006f72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x40>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8006f56:	6839      	ldr	r1, [r7, #0]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	f202 3222 	addw	r2, r2, #802	; 0x322
 8006f60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	605a      	str	r2, [r3, #4]
        return true;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e004      	b.n	8006f7c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	3301      	adds	r3, #1
 8006f76:	60fb      	str	r3, [r7, #12]
 8006f78:	e7e2      	b.n	8006f40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0xe>
      }
    }
    return false;
 8006f7a:	2300      	movs	r3, #0
  }
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3714      	adds	r7, #20
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
    return configured_;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f893 3d00 	ldrb.w	r3, [r3, #3328]	; 0xd00
  };
 8006f96:	4618      	mov	r0, r3
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr

08006fa2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b084      	sub	sp, #16
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	3304      	adds	r3, #4
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f7fe ffc0 	bl	8005f34 <_ZN13STM32Hardware4timeEv>
 8006fb4:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8d3 3d08 	ldr.w	r3, [r3, #3336]	; 0xd08
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d903      	bls.n	8006fd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
    if (mode_ != MODE_FIRST_FF)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d009      	beq.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d903      	bls.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
      if (spin_timeout_ > 0)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d014      	beq.n	8007022 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	3304      	adds	r3, #4
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f7fe ff99 	bl	8005f34 <_ZN13STM32Hardware4timeEv>
 8007002:	4602      	mov	r2, r0
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	1ad2      	subs	r2, r2, r3
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
 800700e:	429a      	cmp	r2, r3
 8007010:	bf8c      	ite	hi
 8007012:	2301      	movhi	r3, #1
 8007014:	2300      	movls	r3, #0
 8007016:	b2db      	uxtb	r3, r3
 8007018:	2b00      	cmp	r3, #0
 800701a:	d002      	beq.n	8007022 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 800701c:	f06f 0301 	mvn.w	r3, #1
 8007020:	e194      	b.n	800734c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      int data = hardware_.read();
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	3304      	adds	r3, #4
 8007026:	4618      	mov	r0, r3
 8007028:	f7fe fe98 	bl	8005d5c <_ZN13STM32Hardware4readEv>
 800702c:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	2b00      	cmp	r3, #0
 8007032:	f2c0 8174 	blt.w	800731e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x37c>
      checksum_ += data;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f8d3 2cfc 	ldr.w	r2, [r3, #3324]	; 0xcfc
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	441a      	add	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f8c3 2cfc 	str.w	r2, [r3, #3324]	; 0xcfc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 800704c:	2b07      	cmp	r3, #7
 800704e:	d11e      	bne.n	800708e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8d3 3cf8 	ldr.w	r3, [r3, #3320]	; 0xcf8
 8007056:	1c59      	adds	r1, r3, #1
 8007058:	687a      	ldr	r2, [r7, #4]
 800705a:	f8c2 1cf8 	str.w	r1, [r2, #3320]	; 0xcf8
 800705e:	68ba      	ldr	r2, [r7, #8]
 8007060:	b2d1      	uxtb	r1, r2
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	4413      	add	r3, r2
 8007066:	460a      	mov	r2, r1
 8007068:	f883 2824 	strb.w	r2, [r3, #2084]	; 0x824
        bytes_--;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8d3 3cf0 	ldr.w	r3, [r3, #3312]	; 0xcf0
 8007072:	1e5a      	subs	r2, r3, #1
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8d3 3cf0 	ldr.w	r3, [r3, #3312]	; 0xcf0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d1b4      	bne.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2208      	movs	r2, #8
 8007088:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 800708c:	e7af      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007094:	2b00      	cmp	r3, #0
 8007096:	d128      	bne.n	80070ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	2bff      	cmp	r3, #255	; 0xff
 800709c:	d10d      	bne.n	80070ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 80070a4:	1c5a      	adds	r2, r3, #1
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f103 0214 	add.w	r2, r3, #20
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8c3 2d0c 	str.w	r2, [r3, #3340]	; 0xd0c
 80070b8:	e799      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	3304      	adds	r3, #4
 80070be:	4618      	mov	r0, r3
 80070c0:	f7fe ff38 	bl	8005f34 <_ZN13STM32Hardware4timeEv>
 80070c4:	4602      	mov	r2, r0
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80070ce:	4293      	cmp	r3, r2
 80070d0:	bf8c      	ite	hi
 80070d2:	2301      	movhi	r3, #1
 80070d4:	2300      	movls	r3, #0
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d088      	beq.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
          return SPIN_TIMEOUT;
 80070e4:	f06f 0301 	mvn.w	r3, #1
 80070e8:	e130      	b.n	800734c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      else if (mode_ == MODE_PROTOCOL_VER)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d118      	bne.n	8007126 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	2bfe      	cmp	r3, #254	; 0xfe
 80070f8:	d107      	bne.n	800710a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007100:	1c5a      	adds	r2, r3, #1
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 8007108:	e771      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
          if (configured_ == false)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f893 3d00 	ldrb.w	r3, [r3, #3328]	; 0xd00
 8007118:	2b00      	cmp	r3, #0
 800711a:	f47f af68 	bne.w	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 f918 	bl	8007354 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8007124:	e763      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 800712c:	2b02      	cmp	r3, #2
 800712e:	d113      	bne.n	8007158 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
        index_ = 0;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	f8c3 2cf8 	str.w	r2, [r3, #3320]	; 0xcf8
        mode_++;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007146:	1c5a      	adds	r2, r3, #1
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
        checksum_ = data;               /* first byte for calculating size checksum */
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	f8c3 2cfc 	str.w	r2, [r3, #3324]	; 0xcfc
 8007156:	e74a      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 800715e:	2b03      	cmp	r3, #3
 8007160:	d110      	bne.n	8007184 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f8d3 2cf0 	ldr.w	r2, [r3, #3312]	; 0xcf0
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	021b      	lsls	r3, r3, #8
 800716c:	441a      	add	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
        mode_++;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 800717a:	1c5a      	adds	r2, r3, #1
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 8007182:	e734      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 800718a:	2b04      	cmp	r3, #4
 800718c:	d116      	bne.n	80071bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f8d3 3cfc 	ldr.w	r3, [r3, #3324]	; 0xcfc
 8007194:	425a      	negs	r2, r3
 8007196:	b2db      	uxtb	r3, r3
 8007198:	b2d2      	uxtb	r2, r2
 800719a:	bf58      	it	pl
 800719c:	4253      	negpl	r3, r2
 800719e:	2bff      	cmp	r3, #255	; 0xff
 80071a0:	d107      	bne.n	80071b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 80071a8:	1c5a      	adds	r2, r3, #1
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 80071b0:	e71d      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 80071ba:	e718      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 80071c2:	2b05      	cmp	r3, #5
 80071c4:	d10f      	bne.n	80071e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68ba      	ldr	r2, [r7, #8]
 80071ca:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
        mode_++;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 80071d4:	1c5a      	adds	r2, r3, #1
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
        checksum_ = data;               /* first byte included in checksum */
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	68ba      	ldr	r2, [r7, #8]
 80071e0:	f8c3 2cfc 	str.w	r2, [r3, #3324]	; 0xcfc
 80071e4:	e703      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 80071ec:	2b06      	cmp	r3, #6
 80071ee:	d117      	bne.n	8007220 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8d3 2cf4 	ldr.w	r2, [r3, #3316]	; 0xcf4
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	021b      	lsls	r3, r3, #8
 80071fa:	441a      	add	r2, r3
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8c3 2cf4 	str.w	r2, [r3, #3316]	; 0xcf4
        mode_ = MODE_MESSAGE;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2207      	movs	r2, #7
 8007206:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
        if (bytes_ == 0)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8d3 3cf0 	ldr.w	r3, [r3, #3312]	; 0xcf0
 8007210:	2b00      	cmp	r3, #0
 8007212:	f47f aeec 	bne.w	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2208      	movs	r2, #8
 800721a:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
 800721e:	e6e6      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 3cec 	ldr.w	r3, [r3, #3308]	; 0xcec
 8007226:	2b08      	cmp	r3, #8
 8007228:	f47f aee1 	bne.w	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f8c3 2cec 	str.w	r2, [r3, #3308]	; 0xcec
        if ((checksum_ % 256) == 255)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 3cfc 	ldr.w	r3, [r3, #3324]	; 0xcfc
 800723a:	425a      	negs	r2, r3
 800723c:	b2db      	uxtb	r3, r3
 800723e:	b2d2      	uxtb	r2, r2
 8007240:	bf58      	it	pl
 8007242:	4253      	negpl	r3, r2
 8007244:	2bff      	cmp	r3, #255	; 0xff
 8007246:	f47f aed2 	bne.w	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8007250:	2b00      	cmp	r3, #0
 8007252:	d110      	bne.n	8007276 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f87d 	bl	8007354 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f898 	bl	8007390 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
            last_sync_receive_time = c_time;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	f8c3 2d08 	str.w	r2, [r3, #3336]	; 0xd08
            return SPIN_ERR;
 8007270:	f04f 33ff 	mov.w	r3, #4294967295
 8007274:	e06a      	b.n	800734c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
          else if (topic_ == TopicInfo::ID_TIME)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 800727c:	2b0a      	cmp	r3, #10
 800727e:	d107      	bne.n	8007290 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ee>
            syncTime(message_in);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f603 0324 	addw	r3, r3, #2084	; 0x824
 8007286:	4619      	mov	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f961 	bl	8007550 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 800728e:	e6ae      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8007296:	2b06      	cmp	r3, #6
 8007298:	d10e      	bne.n	80072b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x316>
            req_param_resp.deserialize(message_in);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f603 5214 	addw	r2, r3, #3348	; 0xd14
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f603 0324 	addw	r3, r3, #2084	; 0x824
 80072a6:	4619      	mov	r1, r3
 80072a8:	4610      	mov	r0, r2
 80072aa:	f7fe fb48 	bl	800593e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2201      	movs	r2, #1
 80072b2:	f883 2d10 	strb.w	r2, [r3, #3344]	; 0xd10
 80072b6:	e69a      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 80072be:	2b0b      	cmp	r3, #11
 80072c0:	d104      	bne.n	80072cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x32a>
            configured_ = false;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
 80072ca:	e690      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 80072d2:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f202 3222 	addw	r2, r2, #802	; 0x322
 80072dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f43f ae84 	beq.w	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 80072ec:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f202 3222 	addw	r2, r2, #802	; 0x322
 80072f6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f8d3 3cf4 	ldr.w	r3, [r3, #3316]	; 0xcf4
 8007300:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f202 3222 	addw	r2, r2, #802	; 0x322
 800730a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	f602 0224 	addw	r2, r2, #2084	; 0x824
 8007318:	4611      	mov	r1, r2
 800731a:	4798      	blx	r3
    while (true)
 800731c:	e667      	b.n	8006fee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 800731e:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f893 3d00 	ldrb.w	r3, [r3, #3328]	; 0xd00
 8007326:	2b00      	cmp	r3, #0
 8007328:	d00f      	beq.n	800734a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007338:	4293      	cmp	r3, r2
 800733a:	d906      	bls.n	800734a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
      requestSyncTime();
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 f809 	bl	8007354 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
    return SPIN_OK;
 800734a:	2300      	movs	r3, #0
  }
 800734c:	4618      	mov	r0, r3
 800734e:	3710      	adds	r7, #16
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8007354:	b580      	push	{r7, lr}
 8007356:	b086      	sub	sp, #24
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 800735c:	f107 030c 	add.w	r3, r7, #12
 8007360:	4618      	mov	r0, r3
 8007362:	f7fd fe53 	bl	800500c <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f107 020c 	add.w	r2, r7, #12
 8007370:	210a      	movs	r1, #10
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	4798      	blx	r3
    rt_time = hardware_.time();
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	3304      	adds	r3, #4
 800737a:	4618      	mov	r0, r3
 800737c:	f7fe fdda 	bl	8005f34 <_ZN13STM32Hardware4timeEv>
 8007380:	4602      	mov	r2, r0
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  }
 8007388:	bf00      	nop
 800738a:	3718      	adds	r7, #24
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 8007390:	b590      	push	{r4, r7, lr}
 8007392:	b08b      	sub	sp, #44	; 0x2c
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8007398:	f107 030c 	add.w	r3, r7, #12
 800739c:	4618      	mov	r0, r3
 800739e:	f7fd ff25 	bl	80051ec <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80073a2:	2300      	movs	r3, #0
 80073a4:	627b      	str	r3, [r7, #36]	; 0x24
 80073a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a8:	2b18      	cmp	r3, #24
 80073aa:	dc63      	bgt.n	8007474 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b0:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4413      	add	r3, r2
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d056      	beq.n	800746c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c2:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80073c6:	009b      	lsls	r3, r3, #2
 80073c8:	4413      	add	r3, r2
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d6:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e8:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	4413      	add	r3, r2
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	6859      	ldr	r1, [r3, #4]
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f8:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	3308      	adds	r3, #8
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4608      	mov	r0, r1
 800740c:	4798      	blx	r3
 800740e:	4603      	mov	r3, r0
 8007410:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007416:	f503 7342 	add.w	r3, r3, #776	; 0x308
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	4413      	add	r3, r2
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	6859      	ldr	r1, [r3, #4]
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007426:	f503 7342 	add.w	r3, r3, #776	; 0x308
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	4413      	add	r3, r2
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	330c      	adds	r3, #12
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4608      	mov	r0, r1
 800743a:	4798      	blx	r3
 800743c:	4603      	mov	r3, r0
 800743e:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8007440:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007444:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681c      	ldr	r4, [r3, #0]
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007450:	f503 7342 	add.w	r3, r3, #776	; 0x308
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	4413      	add	r3, r2
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	4618      	mov	r0, r3
 800745c:	f7fe fc27 	bl	8005cae <_ZN3ros9Publisher15getEndpointTypeEv>
 8007460:	4601      	mov	r1, r0
 8007462:	f107 030c 	add.w	r3, r7, #12
 8007466:	461a      	mov	r2, r3
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800746c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746e:	3301      	adds	r3, #1
 8007470:	627b      	str	r3, [r7, #36]	; 0x24
 8007472:	e798      	b.n	80073a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8007474:	2300      	movs	r3, #0
 8007476:	627b      	str	r3, [r7, #36]	; 0x24
 8007478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747a:	2b18      	cmp	r3, #24
 800747c:	dc5f      	bgt.n	800753e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007482:	f202 3222 	addw	r2, r2, #802	; 0x322
 8007486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d053      	beq.n	8007536 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007492:	f202 3222 	addw	r2, r2, #802	; 0x322
 8007496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	b29b      	uxth	r3, r3
 800749e:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074a4:	f202 3222 	addw	r2, r2, #802	; 0x322
 80074a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074b4:	f202 3222 	addw	r2, r2, #802	; 0x322
 80074b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074c0:	f202 3222 	addw	r2, r2, #802	; 0x322
 80074c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	3308      	adds	r3, #8
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4608      	mov	r0, r1
 80074d0:	4798      	blx	r3
 80074d2:	4603      	mov	r3, r0
 80074d4:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074da:	f202 3222 	addw	r2, r2, #802	; 0x322
 80074de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074e6:	f202 3222 	addw	r2, r2, #802	; 0x322
 80074ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	330c      	adds	r3, #12
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4608      	mov	r0, r1
 80074f6:	4798      	blx	r3
 80074f8:	4603      	mov	r3, r0
 80074fa:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 80074fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007500:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681c      	ldr	r4, [r3, #0]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800750c:	f202 3222 	addw	r2, r2, #802	; 0x322
 8007510:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007518:	f202 3222 	addw	r2, r2, #802	; 0x322
 800751c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3304      	adds	r3, #4
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4608      	mov	r0, r1
 8007528:	4798      	blx	r3
 800752a:	4601      	mov	r1, r0
 800752c:	f107 030c 	add.w	r3, r7, #12
 8007530:	461a      	mov	r2, r3
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8007536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007538:	3301      	adds	r3, #1
 800753a:	627b      	str	r3, [r7, #36]	; 0x24
 800753c:	e79c      	b.n	8007478 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f883 2d00 	strb.w	r2, [r3, #3328]	; 0xd00
  }
 8007546:	bf00      	nop
 8007548:	372c      	adds	r7, #44	; 0x2c
 800754a:	46bd      	mov	sp, r7
 800754c:	bd90      	pop	{r4, r7, pc}
	...

08007550 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 800755a:	f107 0308 	add.w	r3, r7, #8
 800755e:	4618      	mov	r0, r3
 8007560:	f7fd fd54 	bl	800500c <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	3304      	adds	r3, #4
 8007568:	4618      	mov	r0, r3
 800756a:	f7fe fce3 	bl	8005f34 <_ZN13STM32Hardware4timeEv>
 800756e:	4602      	mov	r2, r0
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 800757a:	f107 0308 	add.w	r3, r7, #8
 800757e:	6839      	ldr	r1, [r7, #0]
 8007580:	4618      	mov	r0, r3
 8007582:	f7fd fdb3 	bl	80050ec <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8007586:	68fa      	ldr	r2, [r7, #12]
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	4915      	ldr	r1, [pc, #84]	; (80075e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 800758c:	fba1 1303 	umull	r1, r3, r1, r3
 8007590:	099b      	lsrs	r3, r3, #6
 8007592:	4413      	add	r3, r2
 8007594:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8007596:	6939      	ldr	r1, [r7, #16]
 8007598:	697a      	ldr	r2, [r7, #20]
 800759a:	4b11      	ldr	r3, [pc, #68]	; (80075e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 800759c:	fba3 0302 	umull	r0, r3, r3, r2
 80075a0:	099b      	lsrs	r3, r3, #6
 80075a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80075a6:	fb00 f303 	mul.w	r3, r0, r3
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	4a0d      	ldr	r2, [pc, #52]	; (80075e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 80075ae:	fb02 f303 	mul.w	r3, r2, r3
 80075b2:	440b      	add	r3, r1
 80075b4:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 80075b6:	f107 0308 	add.w	r3, r7, #8
 80075ba:	3304      	adds	r3, #4
 80075bc:	4619      	mov	r1, r3
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f8a6 	bl	8007710 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	3304      	adds	r3, #4
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7fe fcb3 	bl	8005f34 <_ZN13STM32Hardware4timeEv>
 80075ce:	4602      	mov	r2, r0
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8c3 2d08 	str.w	r2, [r3, #3336]	; 0xd08
  }
 80075d6:	bf00      	nop
 80075d8:	3718      	adds	r7, #24
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	10624dd3 	.word	0x10624dd3
 80075e4:	000f4240 	.word	0x000f4240

080075e8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b088      	sub	sp, #32
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	2b63      	cmp	r3, #99	; 0x63
 80075f8:	dd09      	ble.n	800760e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f893 3d00 	ldrb.w	r3, [r3, #3328]	; 0xd00
 8007600:	f083 0301 	eor.w	r3, r3, #1
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b00      	cmp	r3, #0
 8007608:	d001      	beq.n	800760e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 800760a:	2300      	movs	r3, #0
 800760c:	e079      	b.n	8007702 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68fa      	ldr	r2, [r7, #12]
 8007616:	f602 2224 	addw	r2, r2, #2596	; 0xa24
 800761a:	3207      	adds	r2, #7
 800761c:	4611      	mov	r1, r2
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	4798      	blx	r3
 8007622:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	22ff      	movs	r2, #255	; 0xff
 8007628:	f883 2a24 	strb.w	r2, [r3, #2596]	; 0xa24
    message_out[1] = PROTOCOL_VER;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	22fe      	movs	r2, #254	; 0xfe
 8007630:	f883 2a25 	strb.w	r2, [r3, #2597]	; 0xa25
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	b2da      	uxtb	r2, r3
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f883 2a26 	strb.w	r2, [r3, #2598]	; 0xa26
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	b29b      	uxth	r3, r3
 8007642:	0a1b      	lsrs	r3, r3, #8
 8007644:	b29b      	uxth	r3, r3
 8007646:	b2da      	uxtb	r2, r3
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f883 2a27 	strb.w	r2, [r3, #2599]	; 0xa27
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f893 2a26 	ldrb.w	r2, [r3, #2598]	; 0xa26
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f893 3a27 	ldrb.w	r3, [r3, #2599]	; 0xa27
 800765a:	4413      	add	r3, r2
 800765c:	b2db      	uxtb	r3, r3
 800765e:	43db      	mvns	r3, r3
 8007660:	b2da      	uxtb	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	f883 2a28 	strb.w	r2, [r3, #2600]	; 0xa28
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	b2da      	uxtb	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f883 2a29 	strb.w	r2, [r3, #2601]	; 0xa29
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	b21b      	sxth	r3, r3
 8007676:	121b      	asrs	r3, r3, #8
 8007678:	b21b      	sxth	r3, r3
 800767a:	b2da      	uxtb	r2, r3
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f883 2a2a 	strb.w	r2, [r3, #2602]	; 0xa2a

    /* calculate checksum */
    int chk = 0;
 8007682:	2300      	movs	r3, #0
 8007684:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8007686:	2305      	movs	r3, #5
 8007688:	61bb      	str	r3, [r7, #24]
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	3306      	adds	r3, #6
 800768e:	69ba      	ldr	r2, [r7, #24]
 8007690:	429a      	cmp	r2, r3
 8007692:	dc0d      	bgt.n	80076b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc8>
      chk += message_out[i];
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	4413      	add	r3, r2
 800769a:	f603 2324 	addw	r3, r3, #2596	; 0xa24
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	461a      	mov	r2, r3
 80076a2:	69fb      	ldr	r3, [r7, #28]
 80076a4:	4413      	add	r3, r2
 80076a6:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	3301      	adds	r3, #1
 80076ac:	61bb      	str	r3, [r7, #24]
 80076ae:	e7ec      	b.n	800768a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa2>
    l += 7;
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	3307      	adds	r3, #7
 80076b4:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	425a      	negs	r2, r3
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	b2d2      	uxtb	r2, r2
 80076be:	bf58      	it	pl
 80076c0:	4253      	negpl	r3, r2
 80076c2:	b2da      	uxtb	r2, r3
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	1c59      	adds	r1, r3, #1
 80076c8:	6179      	str	r1, [r7, #20]
 80076ca:	43d2      	mvns	r2, r2
 80076cc:	b2d1      	uxtb	r1, r2
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	4413      	add	r3, r2
 80076d2:	460a      	mov	r2, r1
 80076d4:	f883 2a24 	strb.w	r2, [r3, #2596]	; 0xa24

    if (l <= OUTPUT_SIZE)
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076de:	dc0a      	bgt.n	80076f6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	1d18      	adds	r0, r3, #4
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f603 2324 	addw	r3, r3, #2596	; 0xa24
 80076ea:	697a      	ldr	r2, [r7, #20]
 80076ec:	4619      	mov	r1, r3
 80076ee:	f7fe fbdb 	bl	8005ea8 <_ZN13STM32Hardware5writeEPhi>
      return l;
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	e005      	b.n	8007702 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 80076f6:	4905      	ldr	r1, [pc, #20]	; (800770c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 80076f8:	68f8      	ldr	r0, [r7, #12]
 80076fa:	f000 f849 	bl	8007790 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 80076fe:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8007702:	4618      	mov	r0, r3
 8007704:	3720      	adds	r7, #32
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	08010a90 	.word	0x08010a90

08007710 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 8007710:	b580      	push	{r7, lr}
 8007712:	b084      	sub	sp, #16
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	3304      	adds	r3, #4
 800771e:	4618      	mov	r0, r3
 8007720:	f7fe fc08 	bl	8005f34 <_ZN13STM32Hardware4timeEv>
 8007724:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	4915      	ldr	r1, [pc, #84]	; (8007784 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 800772e:	fba1 1303 	umull	r1, r3, r1, r3
 8007732:	099b      	lsrs	r3, r3, #6
 8007734:	1ad3      	subs	r3, r2, r3
 8007736:	1e5a      	subs	r2, r3, #1
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	6859      	ldr	r1, [r3, #4]
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	4b0f      	ldr	r3, [pc, #60]	; (8007784 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 8007746:	fba3 0302 	umull	r0, r3, r3, r2
 800774a:	099b      	lsrs	r3, r3, #6
 800774c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007750:	fb00 f303 	mul.w	r3, r0, r3
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	4a0c      	ldr	r2, [pc, #48]	; (8007788 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 8007758:	fb02 f303 	mul.w	r3, r2, r3
 800775c:	1aca      	subs	r2, r1, r3
 800775e:	4b0b      	ldr	r3, [pc, #44]	; (800778c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8007760:	4413      	add	r3, r2
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	f8c2 381c 	str.w	r3, [r2, #2076]	; 0x81c
    normalizeSecNSec(sec_offset, nsec_offset);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f603 0218 	addw	r2, r3, #2072	; 0x818
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f603 031c 	addw	r3, r3, #2076	; 0x81c
 8007774:	4619      	mov	r1, r3
 8007776:	4610      	mov	r0, r2
 8007778:	f7f9 fbbe 	bl	8000ef8 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 800777c:	bf00      	nop
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	10624dd3 	.word	0x10624dd3
 8007788:	000f4240 	.word	0x000f4240
 800778c:	3b9aca00 	.word	0x3b9aca00

08007790 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 800779a:	683a      	ldr	r2, [r7, #0]
 800779c:	2103      	movs	r1, #3
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 f804 	bl	80077ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 80077a4:	bf00      	nop
 80077a6:	3708      	adds	r7, #8
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b088      	sub	sp, #32
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	460b      	mov	r3, r1
 80077b6:	607a      	str	r2, [r7, #4]
 80077b8:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 80077ba:	f107 0314 	add.w	r3, r7, #20
 80077be:	4618      	mov	r0, r3
 80077c0:	f7fd fed8 	bl	8005574 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 80077c4:	7afb      	ldrb	r3, [r7, #11]
 80077c6:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f107 0214 	add.w	r2, r7, #20
 80077d6:	2107      	movs	r1, #7
 80077d8:	68f8      	ldr	r0, [r7, #12]
 80077da:	4798      	blx	r3
  }
 80077dc:	bf00      	nop
 80077de:	3720      	adds	r7, #32
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <_Z41__static_initialization_and_destruction_0ii>:
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d119      	bne.n	8007828 <_Z41__static_initialization_and_destruction_0ii+0x44>
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d114      	bne.n	8007828 <_Z41__static_initialization_and_destruction_0ii+0x44>
ros::NodeHandle nh;
 80077fe:	480c      	ldr	r0, [pc, #48]	; (8007830 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8007800:	f7ff fa8a 	bl	8006d18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
geometry_msgs::Twist vel_cmd;
 8007804:	480b      	ldr	r0, [pc, #44]	; (8007834 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8007806:	f7ff f8b7 	bl	8006978 <_ZN13geometry_msgs5TwistC1Ev>
geometry_msgs::Twist pub_state;
 800780a:	480b      	ldr	r0, [pc, #44]	; (8007838 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800780c:	f7ff f8b4 	bl	8006978 <_ZN13geometry_msgs5TwistC1Ev>
ros::Publisher output("output", &pub_state);
 8007810:	2300      	movs	r3, #0
 8007812:	4a09      	ldr	r2, [pc, #36]	; (8007838 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8007814:	4909      	ldr	r1, [pc, #36]	; (800783c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8007816:	480a      	ldr	r0, [pc, #40]	; (8007840 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8007818:	f7fe fa1e 	bl	8005c58 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<geometry_msgs::Twist> vel_cmd_sub("/vel_command", &command_cb);
 800781c:	2301      	movs	r3, #1
 800781e:	4a09      	ldr	r2, [pc, #36]	; (8007844 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8007820:	4909      	ldr	r1, [pc, #36]	; (8007848 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8007822:	480a      	ldr	r0, [pc, #40]	; (800784c <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8007824:	f7ff fb08 	bl	8006e38 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>
}
 8007828:	bf00      	nop
 800782a:	3708      	adds	r7, #8
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	200003b8 	.word	0x200003b8
 8007834:	200010f8 	.word	0x200010f8
 8007838:	20001140 	.word	0x20001140
 800783c:	08010acc 	.word	0x08010acc
 8007840:	20001188 	.word	0x20001188
 8007844:	08006b21 	.word	0x08006b21
 8007848:	08010ad4 	.word	0x08010ad4
 800784c:	200011a0 	.word	0x200011a0

08007850 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8007850:	b580      	push	{r7, lr}
 8007852:	b082      	sub	sp, #8
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	3310      	adds	r3, #16
 800785e:	6839      	ldr	r1, [r7, #0]
 8007860:	4618      	mov	r0, r3
 8007862:	f7ff f8cb 	bl	80069fc <_ZN13geometry_msgs5Twist11deserializeEPh>
    this->cb_(msg);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	3210      	adds	r2, #16
 800786e:	4610      	mov	r0, r2
 8007870:	4798      	blx	r3
  }
 8007872:	bf00      	nop
 8007874:	3708      	adds	r7, #8
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 800787a:	b480      	push	{r7}
 800787c:	b083      	sub	sp, #12
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  }
 8007886:	4618      	mov	r0, r3
 8007888:	370c      	adds	r7, #12
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr

08007892 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 8007892:	b580      	push	{r7, lr}
 8007894:	b082      	sub	sp, #8
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	3310      	adds	r3, #16
 800789e:	4618      	mov	r0, r3
 80078a0:	f7ff f8d2 	bl	8006a48 <_ZN13geometry_msgs5Twist7getTypeEv>
 80078a4:	4603      	mov	r3, r0
  }
 80078a6:	4618      	mov	r0, r3
 80078a8:	3708      	adds	r7, #8
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b082      	sub	sp, #8
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	3310      	adds	r3, #16
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7ff f8d2 	bl	8006a64 <_ZN13geometry_msgs5Twist6getMD5Ev>
 80078c0:	4603      	mov	r3, r0
  }
 80078c2:	4618      	mov	r0, r3
 80078c4:	3708      	adds	r7, #8
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <_GLOBAL__sub_I_nh>:
 80078ca:	b580      	push	{r7, lr}
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80078d2:	2001      	movs	r0, #1
 80078d4:	f7ff ff86 	bl	80077e4 <_Z41__static_initialization_and_destruction_0ii>
 80078d8:	bd80      	pop	{r7, pc}
	...

080078dc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80078e0:	4b18      	ldr	r3, [pc, #96]	; (8007944 <MX_SPI2_Init+0x68>)
 80078e2:	4a19      	ldr	r2, [pc, #100]	; (8007948 <MX_SPI2_Init+0x6c>)
 80078e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80078e6:	4b17      	ldr	r3, [pc, #92]	; (8007944 <MX_SPI2_Init+0x68>)
 80078e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80078ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80078ee:	4b15      	ldr	r3, [pc, #84]	; (8007944 <MX_SPI2_Init+0x68>)
 80078f0:	2200      	movs	r2, #0
 80078f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80078f4:	4b13      	ldr	r3, [pc, #76]	; (8007944 <MX_SPI2_Init+0x68>)
 80078f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80078fa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80078fc:	4b11      	ldr	r3, [pc, #68]	; (8007944 <MX_SPI2_Init+0x68>)
 80078fe:	2202      	movs	r2, #2
 8007900:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007902:	4b10      	ldr	r3, [pc, #64]	; (8007944 <MX_SPI2_Init+0x68>)
 8007904:	2201      	movs	r2, #1
 8007906:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007908:	4b0e      	ldr	r3, [pc, #56]	; (8007944 <MX_SPI2_Init+0x68>)
 800790a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800790e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8007910:	4b0c      	ldr	r3, [pc, #48]	; (8007944 <MX_SPI2_Init+0x68>)
 8007912:	2230      	movs	r2, #48	; 0x30
 8007914:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007916:	4b0b      	ldr	r3, [pc, #44]	; (8007944 <MX_SPI2_Init+0x68>)
 8007918:	2200      	movs	r2, #0
 800791a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800791c:	4b09      	ldr	r3, [pc, #36]	; (8007944 <MX_SPI2_Init+0x68>)
 800791e:	2200      	movs	r2, #0
 8007920:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007922:	4b08      	ldr	r3, [pc, #32]	; (8007944 <MX_SPI2_Init+0x68>)
 8007924:	2200      	movs	r2, #0
 8007926:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8007928:	4b06      	ldr	r3, [pc, #24]	; (8007944 <MX_SPI2_Init+0x68>)
 800792a:	220a      	movs	r2, #10
 800792c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800792e:	4805      	ldr	r0, [pc, #20]	; (8007944 <MX_SPI2_Init+0x68>)
 8007930:	f003 fb8e 	bl	800b050 <HAL_SPI_Init>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d001      	beq.n	800793e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800793a:	f7fd fb41 	bl	8004fc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800793e:	bf00      	nop
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	20001200 	.word	0x20001200
 8007948:	40003800 	.word	0x40003800

0800794c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b08a      	sub	sp, #40	; 0x28
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007954:	f107 0314 	add.w	r3, r7, #20
 8007958:	2200      	movs	r2, #0
 800795a:	601a      	str	r2, [r3, #0]
 800795c:	605a      	str	r2, [r3, #4]
 800795e:	609a      	str	r2, [r3, #8]
 8007960:	60da      	str	r2, [r3, #12]
 8007962:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a19      	ldr	r2, [pc, #100]	; (80079d0 <HAL_SPI_MspInit+0x84>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d12c      	bne.n	80079c8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800796e:	2300      	movs	r3, #0
 8007970:	613b      	str	r3, [r7, #16]
 8007972:	4b18      	ldr	r3, [pc, #96]	; (80079d4 <HAL_SPI_MspInit+0x88>)
 8007974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007976:	4a17      	ldr	r2, [pc, #92]	; (80079d4 <HAL_SPI_MspInit+0x88>)
 8007978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800797c:	6413      	str	r3, [r2, #64]	; 0x40
 800797e:	4b15      	ldr	r3, [pc, #84]	; (80079d4 <HAL_SPI_MspInit+0x88>)
 8007980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007982:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007986:	613b      	str	r3, [r7, #16]
 8007988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800798a:	2300      	movs	r3, #0
 800798c:	60fb      	str	r3, [r7, #12]
 800798e:	4b11      	ldr	r3, [pc, #68]	; (80079d4 <HAL_SPI_MspInit+0x88>)
 8007990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007992:	4a10      	ldr	r2, [pc, #64]	; (80079d4 <HAL_SPI_MspInit+0x88>)
 8007994:	f043 0302 	orr.w	r3, r3, #2
 8007998:	6313      	str	r3, [r2, #48]	; 0x30
 800799a:	4b0e      	ldr	r3, [pc, #56]	; (80079d4 <HAL_SPI_MspInit+0x88>)
 800799c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800799e:	f003 0302 	and.w	r3, r3, #2
 80079a2:	60fb      	str	r3, [r7, #12]
 80079a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80079a6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80079aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079ac:	2302      	movs	r3, #2
 80079ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079b0:	2300      	movs	r3, #0
 80079b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079b4:	2300      	movs	r3, #0
 80079b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80079b8:	2305      	movs	r3, #5
 80079ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80079bc:	f107 0314 	add.w	r3, r7, #20
 80079c0:	4619      	mov	r1, r3
 80079c2:	4805      	ldr	r0, [pc, #20]	; (80079d8 <HAL_SPI_MspInit+0x8c>)
 80079c4:	f003 f962 	bl	800ac8c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80079c8:	bf00      	nop
 80079ca:	3728      	adds	r7, #40	; 0x28
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	40003800 	.word	0x40003800
 80079d4:	40023800 	.word	0x40023800
 80079d8:	40020400 	.word	0x40020400

080079dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b082      	sub	sp, #8
 80079e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079e2:	2300      	movs	r3, #0
 80079e4:	607b      	str	r3, [r7, #4]
 80079e6:	4b10      	ldr	r3, [pc, #64]	; (8007a28 <HAL_MspInit+0x4c>)
 80079e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ea:	4a0f      	ldr	r2, [pc, #60]	; (8007a28 <HAL_MspInit+0x4c>)
 80079ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80079f0:	6453      	str	r3, [r2, #68]	; 0x44
 80079f2:	4b0d      	ldr	r3, [pc, #52]	; (8007a28 <HAL_MspInit+0x4c>)
 80079f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079fa:	607b      	str	r3, [r7, #4]
 80079fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80079fe:	2300      	movs	r3, #0
 8007a00:	603b      	str	r3, [r7, #0]
 8007a02:	4b09      	ldr	r3, [pc, #36]	; (8007a28 <HAL_MspInit+0x4c>)
 8007a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a06:	4a08      	ldr	r2, [pc, #32]	; (8007a28 <HAL_MspInit+0x4c>)
 8007a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8007a0e:	4b06      	ldr	r3, [pc, #24]	; (8007a28 <HAL_MspInit+0x4c>)
 8007a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a16:	603b      	str	r3, [r7, #0]
 8007a18:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8007a1a:	2007      	movs	r0, #7
 8007a1c:	f002 fcf2 	bl	800a404 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007a20:	bf00      	nop
 8007a22:	3708      	adds	r7, #8
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	40023800 	.word	0x40023800

08007a2c <LL_DMA_EnableStream>:
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8007a36:	4a0c      	ldr	r2, [pc, #48]	; (8007a68 <LL_DMA_EnableStream+0x3c>)
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4413      	add	r3, r2
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4908      	ldr	r1, [pc, #32]	; (8007a68 <LL_DMA_EnableStream+0x3c>)
 8007a48:	683a      	ldr	r2, [r7, #0]
 8007a4a:	440a      	add	r2, r1
 8007a4c:	7812      	ldrb	r2, [r2, #0]
 8007a4e:	4611      	mov	r1, r2
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	440a      	add	r2, r1
 8007a54:	f043 0301 	orr.w	r3, r3, #1
 8007a58:	6013      	str	r3, [r2, #0]
}
 8007a5a:	bf00      	nop
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop
 8007a68:	08010c08 	.word	0x08010c08

08007a6c <LL_DMA_DisableStream>:
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8007a76:	4a0c      	ldr	r2, [pc, #48]	; (8007aa8 <LL_DMA_DisableStream+0x3c>)
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	461a      	mov	r2, r3
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4413      	add	r3, r2
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4908      	ldr	r1, [pc, #32]	; (8007aa8 <LL_DMA_DisableStream+0x3c>)
 8007a88:	683a      	ldr	r2, [r7, #0]
 8007a8a:	440a      	add	r2, r1
 8007a8c:	7812      	ldrb	r2, [r2, #0]
 8007a8e:	4611      	mov	r1, r2
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	440a      	add	r2, r1
 8007a94:	f023 0301 	bic.w	r3, r3, #1
 8007a98:	6013      	str	r3, [r2, #0]
}
 8007a9a:	bf00      	nop
 8007a9c:	370c      	adds	r7, #12
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	08010c08 	.word	0x08010c08

08007aac <LL_DMA_IsActiveFlag_TC3>:
  * @rmtoll LISR  TCIF3    LL_DMA_IsActiveFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3));
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007abc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ac0:	bf0c      	ite	eq
 8007ac2:	2301      	moveq	r3, #1
 8007ac4:	2300      	movne	r3, #0
 8007ac6:	b2db      	uxtb	r3, r3
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <LL_DMA_ClearFlag_TC3>:
  * @rmtoll LIFCR  CTCIF3    LL_DMA_ClearFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF3);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007ae2:	609a      	str	r2, [r3, #8]
}
 8007ae4:	bf00      	nop
 8007ae6:	370c      	adds	r7, #12
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <LL_TIM_ClearFlag_CC1>:
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f06f 0202 	mvn.w	r2, #2
 8007afe:	611a      	str	r2, [r3, #16]
}
 8007b00:	bf00      	nop
 8007b02:	370c      	adds	r7, #12
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr

08007b0c <LL_TIM_IsActiveFlag_CC1>:
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b083      	sub	sp, #12
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	691b      	ldr	r3, [r3, #16]
 8007b18:	f003 0302 	and.w	r3, r3, #2
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d101      	bne.n	8007b24 <LL_TIM_IsActiveFlag_CC1+0x18>
 8007b20:	2301      	movs	r3, #1
 8007b22:	e000      	b.n	8007b26 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr

08007b32 <LL_USART_IsActiveFlag_RXNE>:
{
 8007b32:	b480      	push	{r7}
 8007b34:	b083      	sub	sp, #12
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f003 0320 	and.w	r3, r3, #32
 8007b42:	2b20      	cmp	r3, #32
 8007b44:	bf0c      	ite	eq
 8007b46:	2301      	moveq	r3, #1
 8007b48:	2300      	movne	r3, #0
 8007b4a:	b2db      	uxtb	r3, r3
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <LL_USART_ClearFlag_RXNE>:
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f06f 0220 	mvn.w	r2, #32
 8007b66:	601a      	str	r2, [r3, #0]
}
 8007b68:	bf00      	nop
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <LL_USART_EnableDMAReq_RX>:
{
 8007b74:	b480      	push	{r7}
 8007b76:	b089      	sub	sp, #36	; 0x24
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	3314      	adds	r3, #20
 8007b80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	e853 3f00 	ldrex	r3, [r3]
 8007b88:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b90:	61fb      	str	r3, [r7, #28]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	3314      	adds	r3, #20
 8007b96:	69fa      	ldr	r2, [r7, #28]
 8007b98:	61ba      	str	r2, [r7, #24]
 8007b9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9c:	6979      	ldr	r1, [r7, #20]
 8007b9e:	69ba      	ldr	r2, [r7, #24]
 8007ba0:	e841 2300 	strex	r3, r2, [r1]
 8007ba4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d1e7      	bne.n	8007b7c <LL_USART_EnableDMAReq_RX+0x8>
}
 8007bac:	bf00      	nop
 8007bae:	bf00      	nop
 8007bb0:	3724      	adds	r7, #36	; 0x24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr

08007bba <LL_USART_DisableDMAReq_RX>:
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b089      	sub	sp, #36	; 0x24
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	3314      	adds	r3, #20
 8007bc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	e853 3f00 	ldrex	r3, [r3]
 8007bce:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bd6:	61fb      	str	r3, [r7, #28]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	3314      	adds	r3, #20
 8007bdc:	69fa      	ldr	r2, [r7, #28]
 8007bde:	61ba      	str	r2, [r7, #24]
 8007be0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be2:	6979      	ldr	r1, [r7, #20]
 8007be4:	69ba      	ldr	r2, [r7, #24]
 8007be6:	e841 2300 	strex	r3, r2, [r1]
 8007bea:	613b      	str	r3, [r7, #16]
   return(result);
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d1e7      	bne.n	8007bc2 <LL_USART_DisableDMAReq_RX+0x8>
}
 8007bf2:	bf00      	nop
 8007bf4:	bf00      	nop
 8007bf6:	3724      	adds	r7, #36	; 0x24
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <LL_GPIO_TogglePin>:
{
 8007c00:	b480      	push	{r7}
 8007c02:	b085      	sub	sp, #20
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	4013      	ands	r3, r2
 8007c16:	041a      	lsls	r2, r3, #16
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	43d9      	mvns	r1, r3
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	400b      	ands	r3, r1
 8007c20:	431a      	orrs	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	619a      	str	r2, [r3, #24]
}
 8007c26:	bf00      	nop
 8007c28:	3714      	adds	r7, #20
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr

08007c32 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007c32:	b480      	push	{r7}
 8007c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007c36:	e7fe      	b.n	8007c36 <NMI_Handler+0x4>

08007c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007c3c:	e7fe      	b.n	8007c3c <HardFault_Handler+0x4>

08007c3e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007c3e:	b480      	push	{r7}
 8007c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007c42:	e7fe      	b.n	8007c42 <MemManage_Handler+0x4>

08007c44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007c44:	b480      	push	{r7}
 8007c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007c48:	e7fe      	b.n	8007c48 <BusFault_Handler+0x4>

08007c4a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007c4a:	b480      	push	{r7}
 8007c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007c4e:	e7fe      	b.n	8007c4e <UsageFault_Handler+0x4>

08007c50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007c50:	b480      	push	{r7}
 8007c52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007c54:	bf00      	nop
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr

08007c5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007c5e:	b480      	push	{r7}
 8007c60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007c62:	bf00      	nop
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007c70:	bf00      	nop
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr

08007c7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007c7e:	f001 fc0b 	bl	8009498 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007c82:	bf00      	nop
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8007c86:	b480      	push	{r7}
 8007c88:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Stream1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8007c8a:	bf00      	nop
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC3(DMA1)) {
 8007c98:	4807      	ldr	r0, [pc, #28]	; (8007cb8 <DMA1_Stream3_IRQHandler+0x24>)
 8007c9a:	f7ff ff07 	bl	8007aac <LL_DMA_IsActiveFlag_TC3>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d006      	beq.n	8007cb2 <DMA1_Stream3_IRQHandler+0x1e>
		LL_DMA_ClearFlag_TC3(DMA1);
 8007ca4:	4804      	ldr	r0, [pc, #16]	; (8007cb8 <DMA1_Stream3_IRQHandler+0x24>)
 8007ca6:	f7ff ff15 	bl	8007ad4 <LL_DMA_ClearFlag_TC3>
		LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_3);
 8007caa:	2103      	movs	r1, #3
 8007cac:	4802      	ldr	r0, [pc, #8]	; (8007cb8 <DMA1_Stream3_IRQHandler+0x24>)
 8007cae:	f7ff fedd 	bl	8007a6c <LL_DMA_DisableStream>
  /* USER CODE END DMA1_Stream3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8007cb2:	bf00      	nop
 8007cb4:	bd80      	pop	{r7, pc}
 8007cb6:	bf00      	nop
 8007cb8:	40026000 	.word	0x40026000

08007cbc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8007cc0:	4802      	ldr	r0, [pc, #8]	; (8007ccc <DMA1_Stream5_IRQHandler+0x10>)
 8007cc2:	f002 fd79 	bl	800a7b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8007cc6:	bf00      	nop
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	20001408 	.word	0x20001408

08007cd0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8007cd4:	4802      	ldr	r0, [pc, #8]	; (8007ce0 <DMA1_Stream6_IRQHandler+0x10>)
 8007cd6:	f002 fd6f 	bl	800a7b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8007cda:	bf00      	nop
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	20001468 	.word	0x20001468

08007ce4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
	if((READ_REG(hcan1.Instance->RF0R) & CAN_RF0R_FMP0) != RESET){
 8007cea:	4b17      	ldr	r3, [pc, #92]	; (8007d48 <CAN1_RX0_IRQHandler+0x64>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	f003 0303 	and.w	r3, r3, #3
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d01f      	beq.n	8007d38 <CAN1_RX0_IRQHandler+0x54>
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxMSG, RxData);
 8007cf8:	4b14      	ldr	r3, [pc, #80]	; (8007d4c <CAN1_RX0_IRQHandler+0x68>)
 8007cfa:	4a15      	ldr	r2, [pc, #84]	; (8007d50 <CAN1_RX0_IRQHandler+0x6c>)
 8007cfc:	2100      	movs	r1, #0
 8007cfe:	4812      	ldr	r0, [pc, #72]	; (8007d48 <CAN1_RX0_IRQHandler+0x64>)
 8007d00:	f001 ff3e 	bl	8009b80 <HAL_CAN_GetRxMessage>
		if(RxMSG.StdId == CAN_CURRENT_W_ID){
 8007d04:	4b12      	ldr	r3, [pc, #72]	; (8007d50 <CAN1_RX0_IRQHandler+0x6c>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2b05      	cmp	r3, #5
 8007d0a:	d115      	bne.n	8007d38 <CAN1_RX0_IRQHandler+0x54>
			uint16_t velocity_tmp;
			velocity_tmp = RxData[1] << 8 | RxData[0];
 8007d0c:	4b0f      	ldr	r3, [pc, #60]	; (8007d4c <CAN1_RX0_IRQHandler+0x68>)
 8007d0e:	785b      	ldrb	r3, [r3, #1]
 8007d10:	021b      	lsls	r3, r3, #8
 8007d12:	b21a      	sxth	r2, r3
 8007d14:	4b0d      	ldr	r3, [pc, #52]	; (8007d4c <CAN1_RX0_IRQHandler+0x68>)
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	b21b      	sxth	r3, r3
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	b21b      	sxth	r3, r3
 8007d1e:	80fb      	strh	r3, [r7, #6]
			V_current = velocity_tmp*CAN_RX_GAIN;
 8007d20:	88fb      	ldrh	r3, [r7, #6]
 8007d22:	ee07 3a90 	vmov	s15, r3
 8007d26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d2a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8007d54 <CAN1_RX0_IRQHandler+0x70>
 8007d2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d32:	4b09      	ldr	r3, [pc, #36]	; (8007d58 <CAN1_RX0_IRQHandler+0x74>)
 8007d34:	edc3 7a00 	vstr	s15, [r3]
		}
	}
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8007d38:	4803      	ldr	r0, [pc, #12]	; (8007d48 <CAN1_RX0_IRQHandler+0x64>)
 8007d3a:	f002 f859 	bl	8009df0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8007d3e:	bf00      	nop
 8007d40:	3708      	adds	r7, #8
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	200001e4 	.word	0x200001e4
 8007d4c:	2000034c 	.word	0x2000034c
 8007d50:	20000328 	.word	0x20000328
 8007d54:	3c23d70a 	.word	0x3c23d70a
 8007d58:	20000358 	.word	0x20000358

08007d5c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8007d60:	4802      	ldr	r0, [pc, #8]	; (8007d6c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8007d62:	f003 fd7a 	bl	800b85a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8007d66:	bf00      	nop
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	200012a8 	.word	0x200012a8

08007d70 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	TimerInterrupt_1ms();
 8007d74:	f7fa fcfe 	bl	8002774 <TimerInterrupt_1ms>
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8007d78:	bf00      	nop
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007d80:	4802      	ldr	r0, [pc, #8]	; (8007d8c <USART2_IRQHandler+0x10>)
 8007d82:	f004 fd1b 	bl	800c7bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007d86:	bf00      	nop
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	200013c4 	.word	0x200013c4

08007d90 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */
	if(LL_USART_IsActiveFlag_RXNE(USART3)){
 8007d94:	4817      	ldr	r0, [pc, #92]	; (8007df4 <USART3_IRQHandler+0x64>)
 8007d96:	f7ff fecc 	bl	8007b32 <LL_USART_IsActiveFlag_RXNE>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d027      	beq.n	8007df0 <USART3_IRQHandler+0x60>
		LL_GPIO_TogglePin(GPIOA, LD2_Pin);			// for initial check the GPS data transmit
 8007da0:	2120      	movs	r1, #32
 8007da2:	4815      	ldr	r0, [pc, #84]	; (8007df8 <USART3_IRQHandler+0x68>)
 8007da4:	f7ff ff2c 	bl	8007c00 <LL_GPIO_TogglePin>
		LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_1);
 8007da8:	2101      	movs	r1, #1
 8007daa:	4814      	ldr	r0, [pc, #80]	; (8007dfc <USART3_IRQHandler+0x6c>)
 8007dac:	f7ff fe3e 	bl	8007a2c <LL_DMA_EnableStream>
		LL_USART_EnableDMAReq_RX(USART3);
 8007db0:	4810      	ldr	r0, [pc, #64]	; (8007df4 <USART3_IRQHandler+0x64>)
 8007db2:	f7ff fedf 	bl	8007b74 <LL_USART_EnableDMAReq_RX>
		LL_USART_ClearFlag_RXNE(USART3);
 8007db6:	480f      	ldr	r0, [pc, #60]	; (8007df4 <USART3_IRQHandler+0x64>)
 8007db8:	f7ff fece 	bl	8007b58 <LL_USART_ClearFlag_RXNE>
		static uint8_t check_dma = 0;
		check_dma++;
 8007dbc:	4b10      	ldr	r3, [pc, #64]	; (8007e00 <USART3_IRQHandler+0x70>)
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	3301      	adds	r3, #1
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	4b0e      	ldr	r3, [pc, #56]	; (8007e00 <USART3_IRQHandler+0x70>)
 8007dc6:	701a      	strb	r2, [r3, #0]
		if(check_dma >= sizeof(gpsdata)){
 8007dc8:	4b0d      	ldr	r3, [pc, #52]	; (8007e00 <USART3_IRQHandler+0x70>)
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	2b23      	cmp	r3, #35	; 0x23
 8007dce:	d90c      	bls.n	8007dea <USART3_IRQHandler+0x5a>
			LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_1);
 8007dd0:	2101      	movs	r1, #1
 8007dd2:	480a      	ldr	r0, [pc, #40]	; (8007dfc <USART3_IRQHandler+0x6c>)
 8007dd4:	f7ff fe4a 	bl	8007a6c <LL_DMA_DisableStream>
			LL_USART_DisableDMAReq_RX(USART3);
 8007dd8:	4806      	ldr	r0, [pc, #24]	; (8007df4 <USART3_IRQHandler+0x64>)
 8007dda:	f7ff feee 	bl	8007bba <LL_USART_DisableDMAReq_RX>
			check_dma = 0;
 8007dde:	4b08      	ldr	r3, [pc, #32]	; (8007e00 <USART3_IRQHandler+0x70>)
 8007de0:	2200      	movs	r2, #0
 8007de2:	701a      	strb	r2, [r3, #0]
			update_gps = 1;
 8007de4:	4b07      	ldr	r3, [pc, #28]	; (8007e04 <USART3_IRQHandler+0x74>)
 8007de6:	2201      	movs	r2, #1
 8007de8:	701a      	strb	r2, [r3, #0]
		}
			LL_USART_DisableDMAReq_RX(USART3);
 8007dea:	4802      	ldr	r0, [pc, #8]	; (8007df4 <USART3_IRQHandler+0x64>)
 8007dec:	f7ff fee5 	bl	8007bba <LL_USART_DisableDMAReq_RX>
	}
  /* USER CODE END USART3_IRQn 1 */
}
 8007df0:	bf00      	nop
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	40004800 	.word	0x40004800
 8007df8:	40020000 	.word	0x40020000
 8007dfc:	40026000 	.word	0x40026000
 8007e00:	20001258 	.word	0x20001258
 8007e04:	20000380 	.word	0x20000380

08007e08 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8007e0c:	4802      	ldr	r0, [pc, #8]	; (8007e18 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8007e0e:	f003 fd24 	bl	800b85a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8007e12:	bf00      	nop
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	200012f0 	.word	0x200012f0

08007e1c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8007e20:	4802      	ldr	r0, [pc, #8]	; (8007e2c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8007e22:	f003 fd1a 	bl	800b85a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8007e26:	bf00      	nop
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	20001338 	.word	0x20001338

08007e30 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */
	if (LL_TIM_IsActiveFlag_CC1(TIM8) != RESET) {
 8007e34:	4805      	ldr	r0, [pc, #20]	; (8007e4c <TIM8_CC_IRQHandler+0x1c>)
 8007e36:	f7ff fe69 	bl	8007b0c <LL_TIM_IsActiveFlag_CC1>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d002      	beq.n	8007e46 <TIM8_CC_IRQHandler+0x16>
		LL_TIM_ClearFlag_CC1(TIM8);
 8007e40:	4802      	ldr	r0, [pc, #8]	; (8007e4c <TIM8_CC_IRQHandler+0x1c>)
 8007e42:	f7ff fe55 	bl	8007af0 <LL_TIM_ClearFlag_CC1>
	}
  /* USER CODE END TIM8_CC_IRQn 0 */
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8007e46:	bf00      	nop
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	40010400 	.word	0x40010400

08007e50 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	RxD0Interrupt();
 8007e54:	f7fa fcc0 	bl	80027d8 <RxD0Interrupt>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8007e58:	bf00      	nop
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	af00      	add	r7, sp, #0
	return 1;
 8007e60:	2301      	movs	r3, #1
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <_kill>:

int _kill(int pid, int sig)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8007e76:	f008 fb1d 	bl	80104b4 <__errno>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2216      	movs	r2, #22
 8007e7e:	601a      	str	r2, [r3, #0]
	return -1;
 8007e80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3708      	adds	r7, #8
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <_exit>:

void _exit (int status)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8007e94:	f04f 31ff 	mov.w	r1, #4294967295
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f7ff ffe7 	bl	8007e6c <_kill>
	while (1) {}		/* Make sure we hang here */
 8007e9e:	e7fe      	b.n	8007e9e <_exit+0x12>

08007ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007ea8:	4a14      	ldr	r2, [pc, #80]	; (8007efc <_sbrk+0x5c>)
 8007eaa:	4b15      	ldr	r3, [pc, #84]	; (8007f00 <_sbrk+0x60>)
 8007eac:	1ad3      	subs	r3, r2, r3
 8007eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007eb4:	4b13      	ldr	r3, [pc, #76]	; (8007f04 <_sbrk+0x64>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d102      	bne.n	8007ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007ebc:	4b11      	ldr	r3, [pc, #68]	; (8007f04 <_sbrk+0x64>)
 8007ebe:	4a12      	ldr	r2, [pc, #72]	; (8007f08 <_sbrk+0x68>)
 8007ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007ec2:	4b10      	ldr	r3, [pc, #64]	; (8007f04 <_sbrk+0x64>)
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4413      	add	r3, r2
 8007eca:	693a      	ldr	r2, [r7, #16]
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d207      	bcs.n	8007ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007ed0:	f008 faf0 	bl	80104b4 <__errno>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	220c      	movs	r2, #12
 8007ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007eda:	f04f 33ff 	mov.w	r3, #4294967295
 8007ede:	e009      	b.n	8007ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007ee0:	4b08      	ldr	r3, [pc, #32]	; (8007f04 <_sbrk+0x64>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007ee6:	4b07      	ldr	r3, [pc, #28]	; (8007f04 <_sbrk+0x64>)
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	4413      	add	r3, r2
 8007eee:	4a05      	ldr	r2, [pc, #20]	; (8007f04 <_sbrk+0x64>)
 8007ef0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3718      	adds	r7, #24
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	20020000 	.word	0x20020000
 8007f00:	00000400 	.word	0x00000400
 8007f04:	2000125c 	.word	0x2000125c
 8007f08:	200014e0 	.word	0x200014e0

08007f0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007f10:	4b06      	ldr	r3, [pc, #24]	; (8007f2c <SystemInit+0x20>)
 8007f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f16:	4a05      	ldr	r2, [pc, #20]	; (8007f2c <SystemInit+0x20>)
 8007f18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007f20:	bf00      	nop
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr
 8007f2a:	bf00      	nop
 8007f2c:	e000ed00 	.word	0xe000ed00

08007f30 <__NVIC_GetPriorityGrouping>:
{
 8007f30:	b480      	push	{r7}
 8007f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007f34:	4b04      	ldr	r3, [pc, #16]	; (8007f48 <__NVIC_GetPriorityGrouping+0x18>)
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	0a1b      	lsrs	r3, r3, #8
 8007f3a:	f003 0307 	and.w	r3, r3, #7
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr
 8007f48:	e000ed00 	.word	0xe000ed00

08007f4c <__NVIC_EnableIRQ>:
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	4603      	mov	r3, r0
 8007f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	db0b      	blt.n	8007f76 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007f5e:	79fb      	ldrb	r3, [r7, #7]
 8007f60:	f003 021f 	and.w	r2, r3, #31
 8007f64:	4907      	ldr	r1, [pc, #28]	; (8007f84 <__NVIC_EnableIRQ+0x38>)
 8007f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f6a:	095b      	lsrs	r3, r3, #5
 8007f6c:	2001      	movs	r0, #1
 8007f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8007f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	e000e100 	.word	0xe000e100

08007f88 <__NVIC_SetPriority>:
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	4603      	mov	r3, r0
 8007f90:	6039      	str	r1, [r7, #0]
 8007f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	db0a      	blt.n	8007fb2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	b2da      	uxtb	r2, r3
 8007fa0:	490c      	ldr	r1, [pc, #48]	; (8007fd4 <__NVIC_SetPriority+0x4c>)
 8007fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fa6:	0112      	lsls	r2, r2, #4
 8007fa8:	b2d2      	uxtb	r2, r2
 8007faa:	440b      	add	r3, r1
 8007fac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007fb0:	e00a      	b.n	8007fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	b2da      	uxtb	r2, r3
 8007fb6:	4908      	ldr	r1, [pc, #32]	; (8007fd8 <__NVIC_SetPriority+0x50>)
 8007fb8:	79fb      	ldrb	r3, [r7, #7]
 8007fba:	f003 030f 	and.w	r3, r3, #15
 8007fbe:	3b04      	subs	r3, #4
 8007fc0:	0112      	lsls	r2, r2, #4
 8007fc2:	b2d2      	uxtb	r2, r2
 8007fc4:	440b      	add	r3, r1
 8007fc6:	761a      	strb	r2, [r3, #24]
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr
 8007fd4:	e000e100 	.word	0xe000e100
 8007fd8:	e000ed00 	.word	0xe000ed00

08007fdc <NVIC_EncodePriority>:
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b089      	sub	sp, #36	; 0x24
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	60f8      	str	r0, [r7, #12]
 8007fe4:	60b9      	str	r1, [r7, #8]
 8007fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f003 0307 	and.w	r3, r3, #7
 8007fee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	f1c3 0307 	rsb	r3, r3, #7
 8007ff6:	2b04      	cmp	r3, #4
 8007ff8:	bf28      	it	cs
 8007ffa:	2304      	movcs	r3, #4
 8007ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	3304      	adds	r3, #4
 8008002:	2b06      	cmp	r3, #6
 8008004:	d902      	bls.n	800800c <NVIC_EncodePriority+0x30>
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	3b03      	subs	r3, #3
 800800a:	e000      	b.n	800800e <NVIC_EncodePriority+0x32>
 800800c:	2300      	movs	r3, #0
 800800e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008010:	f04f 32ff 	mov.w	r2, #4294967295
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	fa02 f303 	lsl.w	r3, r2, r3
 800801a:	43da      	mvns	r2, r3
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	401a      	ands	r2, r3
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008024:	f04f 31ff 	mov.w	r1, #4294967295
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	fa01 f303 	lsl.w	r3, r1, r3
 800802e:	43d9      	mvns	r1, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008034:	4313      	orrs	r3, r2
}
 8008036:	4618      	mov	r0, r3
 8008038:	3724      	adds	r7, #36	; 0x24
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr
	...

08008044 <LL_AHB1_GRP1_EnableClock>:
{
 8008044:	b480      	push	{r7}
 8008046:	b085      	sub	sp, #20
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800804c:	4b08      	ldr	r3, [pc, #32]	; (8008070 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800804e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008050:	4907      	ldr	r1, [pc, #28]	; (8008070 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4313      	orrs	r3, r2
 8008056:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008058:	4b05      	ldr	r3, [pc, #20]	; (8008070 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800805a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4013      	ands	r3, r2
 8008060:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008062:	68fb      	ldr	r3, [r7, #12]
}
 8008064:	bf00      	nop
 8008066:	3714      	adds	r7, #20
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr
 8008070:	40023800 	.word	0x40023800

08008074 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008074:	b480      	push	{r7}
 8008076:	b085      	sub	sp, #20
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800807c:	4b08      	ldr	r3, [pc, #32]	; (80080a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800807e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008080:	4907      	ldr	r1, [pc, #28]	; (80080a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4313      	orrs	r3, r2
 8008086:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8008088:	4b05      	ldr	r3, [pc, #20]	; (80080a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800808a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	4013      	ands	r3, r2
 8008090:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008092:	68fb      	ldr	r3, [r7, #12]
}
 8008094:	bf00      	nop
 8008096:	3714      	adds	r7, #20
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr
 80080a0:	40023800 	.word	0x40023800

080080a4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b085      	sub	sp, #20
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80080ac:	4b08      	ldr	r3, [pc, #32]	; (80080d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80080ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080b0:	4907      	ldr	r1, [pc, #28]	; (80080d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80080b8:	4b05      	ldr	r3, [pc, #20]	; (80080d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80080ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4013      	ands	r3, r2
 80080c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80080c2:	68fb      	ldr	r3, [r7, #12]
}
 80080c4:	bf00      	nop
 80080c6:	3714      	adds	r7, #20
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr
 80080d0:	40023800 	.word	0x40023800

080080d4 <LL_TIM_DisableARRPreload>:
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	601a      	str	r2, [r3, #0]
}
 80080e8:	bf00      	nop
 80080ea:	370c      	adds	r7, #12
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <LL_TIM_CC_DisableChannel>:
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a1a      	ldr	r2, [r3, #32]
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	43db      	mvns	r3, r3
 8008106:	401a      	ands	r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	621a      	str	r2, [r3, #32]
}
 800810c:	bf00      	nop
 800810e:	370c      	adds	r7, #12
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <LL_TIM_OC_DisableFast>:
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d01c      	beq.n	8008162 <LL_TIM_OC_DisableFast+0x4a>
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	2b04      	cmp	r3, #4
 800812c:	d017      	beq.n	800815e <LL_TIM_OC_DisableFast+0x46>
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	2b10      	cmp	r3, #16
 8008132:	d012      	beq.n	800815a <LL_TIM_OC_DisableFast+0x42>
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	2b40      	cmp	r3, #64	; 0x40
 8008138:	d00d      	beq.n	8008156 <LL_TIM_OC_DisableFast+0x3e>
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008140:	d007      	beq.n	8008152 <LL_TIM_OC_DisableFast+0x3a>
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008148:	d101      	bne.n	800814e <LL_TIM_OC_DisableFast+0x36>
 800814a:	2305      	movs	r3, #5
 800814c:	e00a      	b.n	8008164 <LL_TIM_OC_DisableFast+0x4c>
 800814e:	2306      	movs	r3, #6
 8008150:	e008      	b.n	8008164 <LL_TIM_OC_DisableFast+0x4c>
 8008152:	2304      	movs	r3, #4
 8008154:	e006      	b.n	8008164 <LL_TIM_OC_DisableFast+0x4c>
 8008156:	2303      	movs	r3, #3
 8008158:	e004      	b.n	8008164 <LL_TIM_OC_DisableFast+0x4c>
 800815a:	2302      	movs	r3, #2
 800815c:	e002      	b.n	8008164 <LL_TIM_OC_DisableFast+0x4c>
 800815e:	2301      	movs	r3, #1
 8008160:	e000      	b.n	8008164 <LL_TIM_OC_DisableFast+0x4c>
 8008162:	2300      	movs	r3, #0
 8008164:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	3318      	adds	r3, #24
 800816a:	4619      	mov	r1, r3
 800816c:	7bfb      	ldrb	r3, [r7, #15]
 800816e:	4a0b      	ldr	r2, [pc, #44]	; (800819c <LL_TIM_OC_DisableFast+0x84>)
 8008170:	5cd3      	ldrb	r3, [r2, r3]
 8008172:	440b      	add	r3, r1
 8008174:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	7bfb      	ldrb	r3, [r7, #15]
 800817c:	4908      	ldr	r1, [pc, #32]	; (80081a0 <LL_TIM_OC_DisableFast+0x88>)
 800817e:	5ccb      	ldrb	r3, [r1, r3]
 8008180:	4619      	mov	r1, r3
 8008182:	2304      	movs	r3, #4
 8008184:	408b      	lsls	r3, r1
 8008186:	43db      	mvns	r3, r3
 8008188:	401a      	ands	r2, r3
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	601a      	str	r2, [r3, #0]
}
 800818e:	bf00      	nop
 8008190:	3714      	adds	r7, #20
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	08010c28 	.word	0x08010c28
 80081a0:	08010c30 	.word	0x08010c30

080081a4 <LL_TIM_IC_SetActiveInput>:
{
 80081a4:	b480      	push	{r7}
 80081a6:	b087      	sub	sp, #28
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	d01c      	beq.n	80081f0 <LL_TIM_IC_SetActiveInput+0x4c>
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	2b04      	cmp	r3, #4
 80081ba:	d017      	beq.n	80081ec <LL_TIM_IC_SetActiveInput+0x48>
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	2b10      	cmp	r3, #16
 80081c0:	d012      	beq.n	80081e8 <LL_TIM_IC_SetActiveInput+0x44>
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	2b40      	cmp	r3, #64	; 0x40
 80081c6:	d00d      	beq.n	80081e4 <LL_TIM_IC_SetActiveInput+0x40>
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081ce:	d007      	beq.n	80081e0 <LL_TIM_IC_SetActiveInput+0x3c>
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081d6:	d101      	bne.n	80081dc <LL_TIM_IC_SetActiveInput+0x38>
 80081d8:	2305      	movs	r3, #5
 80081da:	e00a      	b.n	80081f2 <LL_TIM_IC_SetActiveInput+0x4e>
 80081dc:	2306      	movs	r3, #6
 80081de:	e008      	b.n	80081f2 <LL_TIM_IC_SetActiveInput+0x4e>
 80081e0:	2304      	movs	r3, #4
 80081e2:	e006      	b.n	80081f2 <LL_TIM_IC_SetActiveInput+0x4e>
 80081e4:	2303      	movs	r3, #3
 80081e6:	e004      	b.n	80081f2 <LL_TIM_IC_SetActiveInput+0x4e>
 80081e8:	2302      	movs	r3, #2
 80081ea:	e002      	b.n	80081f2 <LL_TIM_IC_SetActiveInput+0x4e>
 80081ec:	2301      	movs	r3, #1
 80081ee:	e000      	b.n	80081f2 <LL_TIM_IC_SetActiveInput+0x4e>
 80081f0:	2300      	movs	r3, #0
 80081f2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	3318      	adds	r3, #24
 80081f8:	4619      	mov	r1, r3
 80081fa:	7dfb      	ldrb	r3, [r7, #23]
 80081fc:	4a0e      	ldr	r2, [pc, #56]	; (8008238 <LL_TIM_IC_SetActiveInput+0x94>)
 80081fe:	5cd3      	ldrb	r3, [r2, r3]
 8008200:	440b      	add	r3, r1
 8008202:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	7dfb      	ldrb	r3, [r7, #23]
 800820a:	490c      	ldr	r1, [pc, #48]	; (800823c <LL_TIM_IC_SetActiveInput+0x98>)
 800820c:	5ccb      	ldrb	r3, [r1, r3]
 800820e:	4619      	mov	r1, r3
 8008210:	2303      	movs	r3, #3
 8008212:	408b      	lsls	r3, r1
 8008214:	43db      	mvns	r3, r3
 8008216:	401a      	ands	r2, r3
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	0c1b      	lsrs	r3, r3, #16
 800821c:	7df9      	ldrb	r1, [r7, #23]
 800821e:	4807      	ldr	r0, [pc, #28]	; (800823c <LL_TIM_IC_SetActiveInput+0x98>)
 8008220:	5c41      	ldrb	r1, [r0, r1]
 8008222:	408b      	lsls	r3, r1
 8008224:	431a      	orrs	r2, r3
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	601a      	str	r2, [r3, #0]
}
 800822a:	bf00      	nop
 800822c:	371c      	adds	r7, #28
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr
 8008236:	bf00      	nop
 8008238:	08010c28 	.word	0x08010c28
 800823c:	08010c38 	.word	0x08010c38

08008240 <LL_TIM_IC_SetPrescaler>:
{
 8008240:	b480      	push	{r7}
 8008242:	b087      	sub	sp, #28
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	2b01      	cmp	r3, #1
 8008250:	d01c      	beq.n	800828c <LL_TIM_IC_SetPrescaler+0x4c>
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	2b04      	cmp	r3, #4
 8008256:	d017      	beq.n	8008288 <LL_TIM_IC_SetPrescaler+0x48>
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	2b10      	cmp	r3, #16
 800825c:	d012      	beq.n	8008284 <LL_TIM_IC_SetPrescaler+0x44>
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	2b40      	cmp	r3, #64	; 0x40
 8008262:	d00d      	beq.n	8008280 <LL_TIM_IC_SetPrescaler+0x40>
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800826a:	d007      	beq.n	800827c <LL_TIM_IC_SetPrescaler+0x3c>
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008272:	d101      	bne.n	8008278 <LL_TIM_IC_SetPrescaler+0x38>
 8008274:	2305      	movs	r3, #5
 8008276:	e00a      	b.n	800828e <LL_TIM_IC_SetPrescaler+0x4e>
 8008278:	2306      	movs	r3, #6
 800827a:	e008      	b.n	800828e <LL_TIM_IC_SetPrescaler+0x4e>
 800827c:	2304      	movs	r3, #4
 800827e:	e006      	b.n	800828e <LL_TIM_IC_SetPrescaler+0x4e>
 8008280:	2303      	movs	r3, #3
 8008282:	e004      	b.n	800828e <LL_TIM_IC_SetPrescaler+0x4e>
 8008284:	2302      	movs	r3, #2
 8008286:	e002      	b.n	800828e <LL_TIM_IC_SetPrescaler+0x4e>
 8008288:	2301      	movs	r3, #1
 800828a:	e000      	b.n	800828e <LL_TIM_IC_SetPrescaler+0x4e>
 800828c:	2300      	movs	r3, #0
 800828e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	3318      	adds	r3, #24
 8008294:	4619      	mov	r1, r3
 8008296:	7dfb      	ldrb	r3, [r7, #23]
 8008298:	4a0e      	ldr	r2, [pc, #56]	; (80082d4 <LL_TIM_IC_SetPrescaler+0x94>)
 800829a:	5cd3      	ldrb	r3, [r2, r3]
 800829c:	440b      	add	r3, r1
 800829e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	7dfb      	ldrb	r3, [r7, #23]
 80082a6:	490c      	ldr	r1, [pc, #48]	; (80082d8 <LL_TIM_IC_SetPrescaler+0x98>)
 80082a8:	5ccb      	ldrb	r3, [r1, r3]
 80082aa:	4619      	mov	r1, r3
 80082ac:	230c      	movs	r3, #12
 80082ae:	408b      	lsls	r3, r1
 80082b0:	43db      	mvns	r3, r3
 80082b2:	401a      	ands	r2, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	0c1b      	lsrs	r3, r3, #16
 80082b8:	7df9      	ldrb	r1, [r7, #23]
 80082ba:	4807      	ldr	r0, [pc, #28]	; (80082d8 <LL_TIM_IC_SetPrescaler+0x98>)
 80082bc:	5c41      	ldrb	r1, [r0, r1]
 80082be:	408b      	lsls	r3, r1
 80082c0:	431a      	orrs	r2, r3
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	601a      	str	r2, [r3, #0]
}
 80082c6:	bf00      	nop
 80082c8:	371c      	adds	r7, #28
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	08010c28 	.word	0x08010c28
 80082d8:	08010c38 	.word	0x08010c38

080082dc <LL_TIM_IC_SetFilter>:
{
 80082dc:	b480      	push	{r7}
 80082de:	b087      	sub	sp, #28
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	60f8      	str	r0, [r7, #12]
 80082e4:	60b9      	str	r1, [r7, #8]
 80082e6:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d01c      	beq.n	8008328 <LL_TIM_IC_SetFilter+0x4c>
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	2b04      	cmp	r3, #4
 80082f2:	d017      	beq.n	8008324 <LL_TIM_IC_SetFilter+0x48>
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	2b10      	cmp	r3, #16
 80082f8:	d012      	beq.n	8008320 <LL_TIM_IC_SetFilter+0x44>
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	2b40      	cmp	r3, #64	; 0x40
 80082fe:	d00d      	beq.n	800831c <LL_TIM_IC_SetFilter+0x40>
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008306:	d007      	beq.n	8008318 <LL_TIM_IC_SetFilter+0x3c>
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800830e:	d101      	bne.n	8008314 <LL_TIM_IC_SetFilter+0x38>
 8008310:	2305      	movs	r3, #5
 8008312:	e00a      	b.n	800832a <LL_TIM_IC_SetFilter+0x4e>
 8008314:	2306      	movs	r3, #6
 8008316:	e008      	b.n	800832a <LL_TIM_IC_SetFilter+0x4e>
 8008318:	2304      	movs	r3, #4
 800831a:	e006      	b.n	800832a <LL_TIM_IC_SetFilter+0x4e>
 800831c:	2303      	movs	r3, #3
 800831e:	e004      	b.n	800832a <LL_TIM_IC_SetFilter+0x4e>
 8008320:	2302      	movs	r3, #2
 8008322:	e002      	b.n	800832a <LL_TIM_IC_SetFilter+0x4e>
 8008324:	2301      	movs	r3, #1
 8008326:	e000      	b.n	800832a <LL_TIM_IC_SetFilter+0x4e>
 8008328:	2300      	movs	r3, #0
 800832a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	3318      	adds	r3, #24
 8008330:	4619      	mov	r1, r3
 8008332:	7dfb      	ldrb	r3, [r7, #23]
 8008334:	4a0e      	ldr	r2, [pc, #56]	; (8008370 <LL_TIM_IC_SetFilter+0x94>)
 8008336:	5cd3      	ldrb	r3, [r2, r3]
 8008338:	440b      	add	r3, r1
 800833a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	7dfb      	ldrb	r3, [r7, #23]
 8008342:	490c      	ldr	r1, [pc, #48]	; (8008374 <LL_TIM_IC_SetFilter+0x98>)
 8008344:	5ccb      	ldrb	r3, [r1, r3]
 8008346:	4619      	mov	r1, r3
 8008348:	23f0      	movs	r3, #240	; 0xf0
 800834a:	408b      	lsls	r3, r1
 800834c:	43db      	mvns	r3, r3
 800834e:	401a      	ands	r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	0c1b      	lsrs	r3, r3, #16
 8008354:	7df9      	ldrb	r1, [r7, #23]
 8008356:	4807      	ldr	r0, [pc, #28]	; (8008374 <LL_TIM_IC_SetFilter+0x98>)
 8008358:	5c41      	ldrb	r1, [r0, r1]
 800835a:	408b      	lsls	r3, r1
 800835c:	431a      	orrs	r2, r3
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	601a      	str	r2, [r3, #0]
}
 8008362:	bf00      	nop
 8008364:	371c      	adds	r7, #28
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr
 800836e:	bf00      	nop
 8008370:	08010c28 	.word	0x08010c28
 8008374:	08010c38 	.word	0x08010c38

08008378 <LL_TIM_IC_SetPolarity>:
{
 8008378:	b480      	push	{r7}
 800837a:	b087      	sub	sp, #28
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	60b9      	str	r1, [r7, #8]
 8008382:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	2b01      	cmp	r3, #1
 8008388:	d01c      	beq.n	80083c4 <LL_TIM_IC_SetPolarity+0x4c>
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	2b04      	cmp	r3, #4
 800838e:	d017      	beq.n	80083c0 <LL_TIM_IC_SetPolarity+0x48>
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	2b10      	cmp	r3, #16
 8008394:	d012      	beq.n	80083bc <LL_TIM_IC_SetPolarity+0x44>
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	2b40      	cmp	r3, #64	; 0x40
 800839a:	d00d      	beq.n	80083b8 <LL_TIM_IC_SetPolarity+0x40>
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083a2:	d007      	beq.n	80083b4 <LL_TIM_IC_SetPolarity+0x3c>
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083aa:	d101      	bne.n	80083b0 <LL_TIM_IC_SetPolarity+0x38>
 80083ac:	2305      	movs	r3, #5
 80083ae:	e00a      	b.n	80083c6 <LL_TIM_IC_SetPolarity+0x4e>
 80083b0:	2306      	movs	r3, #6
 80083b2:	e008      	b.n	80083c6 <LL_TIM_IC_SetPolarity+0x4e>
 80083b4:	2304      	movs	r3, #4
 80083b6:	e006      	b.n	80083c6 <LL_TIM_IC_SetPolarity+0x4e>
 80083b8:	2303      	movs	r3, #3
 80083ba:	e004      	b.n	80083c6 <LL_TIM_IC_SetPolarity+0x4e>
 80083bc:	2302      	movs	r3, #2
 80083be:	e002      	b.n	80083c6 <LL_TIM_IC_SetPolarity+0x4e>
 80083c0:	2301      	movs	r3, #1
 80083c2:	e000      	b.n	80083c6 <LL_TIM_IC_SetPolarity+0x4e>
 80083c4:	2300      	movs	r3, #0
 80083c6:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6a1a      	ldr	r2, [r3, #32]
 80083cc:	7dfb      	ldrb	r3, [r7, #23]
 80083ce:	490b      	ldr	r1, [pc, #44]	; (80083fc <LL_TIM_IC_SetPolarity+0x84>)
 80083d0:	5ccb      	ldrb	r3, [r1, r3]
 80083d2:	4619      	mov	r1, r3
 80083d4:	230a      	movs	r3, #10
 80083d6:	408b      	lsls	r3, r1
 80083d8:	43db      	mvns	r3, r3
 80083da:	401a      	ands	r2, r3
 80083dc:	7dfb      	ldrb	r3, [r7, #23]
 80083de:	4907      	ldr	r1, [pc, #28]	; (80083fc <LL_TIM_IC_SetPolarity+0x84>)
 80083e0:	5ccb      	ldrb	r3, [r1, r3]
 80083e2:	4619      	mov	r1, r3
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	408b      	lsls	r3, r1
 80083e8:	431a      	orrs	r2, r3
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	621a      	str	r2, [r3, #32]
}
 80083ee:	bf00      	nop
 80083f0:	371c      	adds	r7, #28
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
 80083fa:	bf00      	nop
 80083fc:	08010c40 	.word	0x08010c40

08008400 <LL_TIM_SetClockSource>:
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008412:	f023 0307 	bic.w	r3, r3, #7
 8008416:	683a      	ldr	r2, [r7, #0]
 8008418:	431a      	orrs	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	609a      	str	r2, [r3, #8]
}
 800841e:	bf00      	nop
 8008420:	370c      	adds	r7, #12
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr

0800842a <LL_TIM_SetTriggerOutput>:
{
 800842a:	b480      	push	{r7}
 800842c:	b083      	sub	sp, #12
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
 8008432:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	431a      	orrs	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	605a      	str	r2, [r3, #4]
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <LL_TIM_SetSlaveMode>:
{
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f023 0207 	bic.w	r2, r3, #7
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	431a      	orrs	r2, r3
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	609a      	str	r2, [r3, #8]
}
 800846a:	bf00      	nop
 800846c:	370c      	adds	r7, #12
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr

08008476 <LL_TIM_SetTriggerInput>:
{
 8008476:	b480      	push	{r7}
 8008478:	b083      	sub	sp, #12
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
 800847e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	431a      	orrs	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	609a      	str	r2, [r3, #8]
}
 8008490:	bf00      	nop
 8008492:	370c      	adds	r7, #12
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr

0800849c <LL_TIM_DisableMasterSlaveMode>:
{
 800849c:	b480      	push	{r7}
 800849e:	b083      	sub	sp, #12
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	609a      	str	r2, [r3, #8]
}
 80084b0:	bf00      	nop
 80084b2:	370c      	adds	r7, #12
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr

080084bc <LL_TIM_DisableIT_TRIG>:
  * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	60da      	str	r2, [r3, #12]
}
 80084d0:	bf00      	nop
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <LL_TIM_DisableDMAReq_TRIG>:
  * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
{
 80084dc:	b480      	push	{r7}
 80084de:	b083      	sub	sp, #12
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	60da      	str	r2, [r3, #12]
}
 80084f0:	bf00      	nop
 80084f2:	370c      	adds	r7, #12
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <MX_TIM2_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b094      	sub	sp, #80	; 0x50
 8008500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8008502:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008506:	2200      	movs	r2, #0
 8008508:	601a      	str	r2, [r3, #0]
 800850a:	605a      	str	r2, [r3, #4]
 800850c:	609a      	str	r2, [r3, #8]
 800850e:	60da      	str	r2, [r3, #12]
 8008510:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8008512:	f107 031c 	add.w	r3, r7, #28
 8008516:	2220      	movs	r2, #32
 8008518:	2100      	movs	r1, #0
 800851a:	4618      	mov	r0, r3
 800851c:	f008 f802 	bl	8010524 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008520:	1d3b      	adds	r3, r7, #4
 8008522:	2200      	movs	r2, #0
 8008524:	601a      	str	r2, [r3, #0]
 8008526:	605a      	str	r2, [r3, #4]
 8008528:	609a      	str	r2, [r3, #8]
 800852a:	60da      	str	r2, [r3, #12]
 800852c:	611a      	str	r2, [r3, #16]
 800852e:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8008530:	2001      	movs	r0, #1
 8008532:	f7ff fd9f 	bl	8008074 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8008536:	f7ff fcfb 	bl	8007f30 <__NVIC_GetPriorityGrouping>
 800853a:	4603      	mov	r3, r0
 800853c:	2200      	movs	r2, #0
 800853e:	2100      	movs	r1, #0
 8008540:	4618      	mov	r0, r3
 8008542:	f7ff fd4b 	bl	8007fdc <NVIC_EncodePriority>
 8008546:	4603      	mov	r3, r0
 8008548:	4619      	mov	r1, r3
 800854a:	201c      	movs	r0, #28
 800854c:	f7ff fd1c 	bl	8007f88 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8008550:	201c      	movs	r0, #28
 8008552:	f7ff fcfb 	bl	8007f4c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8008556:	2300      	movs	r3, #0
 8008558:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800855a:	2300      	movs	r3, #0
 800855c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4294967295;
 800855e:	f04f 33ff 	mov.w	r3, #4294967295
 8008562:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8008564:	2300      	movs	r3, #0
 8008566:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8008568:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800856c:	4619      	mov	r1, r3
 800856e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8008572:	f005 ff21 	bl	800e3b8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8008576:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800857a:	f7ff fdab 	bl	80080d4 <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 800857e:	2300      	movs	r3, #0
 8008580:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8008582:	2300      	movs	r3, #0
 8008584:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8008586:	2300      	movs	r3, #0
 8008588:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 800858a:	2300      	movs	r3, #0
 800858c:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800858e:	2300      	movs	r3, #0
 8008590:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8008592:	f107 031c 	add.w	r3, r7, #28
 8008596:	461a      	mov	r2, r3
 8008598:	2101      	movs	r1, #1
 800859a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800859e:	f005 ffa5 	bl	800e4ec <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 80085a2:	2101      	movs	r1, #1
 80085a4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80085a8:	f7ff fdb6 	bl	8008118 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80085ac:	2100      	movs	r1, #0
 80085ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80085b2:	f7ff ff3a 	bl	800842a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80085b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80085ba:	f7ff ff6f 	bl	800849c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80085be:	2001      	movs	r0, #1
 80085c0:	f7ff fd40 	bl	8008044 <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80085c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80085ca:	2302      	movs	r3, #2
 80085cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80085ce:	2300      	movs	r3, #0
 80085d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80085d2:	2300      	movs	r3, #0
 80085d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80085d6:	2300      	movs	r3, #0
 80085d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80085da:	2301      	movs	r3, #1
 80085dc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80085de:	1d3b      	adds	r3, r7, #4
 80085e0:	4619      	mov	r1, r3
 80085e2:	4803      	ldr	r0, [pc, #12]	; (80085f0 <MX_TIM2_Init+0xf4>)
 80085e4:	f005 fc8a 	bl	800defc <LL_GPIO_Init>

}
 80085e8:	bf00      	nop
 80085ea:	3750      	adds	r7, #80	; 0x50
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}
 80085f0:	40020000 	.word	0x40020000

080085f4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b08a      	sub	sp, #40	; 0x28
 80085f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80085fa:	f107 0320 	add.w	r3, r7, #32
 80085fe:	2200      	movs	r2, #0
 8008600:	601a      	str	r2, [r3, #0]
 8008602:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008604:	1d3b      	adds	r3, r7, #4
 8008606:	2200      	movs	r2, #0
 8008608:	601a      	str	r2, [r3, #0]
 800860a:	605a      	str	r2, [r3, #4]
 800860c:	609a      	str	r2, [r3, #8]
 800860e:	60da      	str	r2, [r3, #12]
 8008610:	611a      	str	r2, [r3, #16]
 8008612:	615a      	str	r2, [r3, #20]
 8008614:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8008616:	4b20      	ldr	r3, [pc, #128]	; (8008698 <MX_TIM5_Init+0xa4>)
 8008618:	4a20      	ldr	r2, [pc, #128]	; (800869c <MX_TIM5_Init+0xa8>)
 800861a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800861c:	4b1e      	ldr	r3, [pc, #120]	; (8008698 <MX_TIM5_Init+0xa4>)
 800861e:	2200      	movs	r2, #0
 8008620:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008622:	4b1d      	ldr	r3, [pc, #116]	; (8008698 <MX_TIM5_Init+0xa4>)
 8008624:	2200      	movs	r2, #0
 8008626:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8008628:	4b1b      	ldr	r3, [pc, #108]	; (8008698 <MX_TIM5_Init+0xa4>)
 800862a:	f04f 32ff 	mov.w	r2, #4294967295
 800862e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008630:	4b19      	ldr	r3, [pc, #100]	; (8008698 <MX_TIM5_Init+0xa4>)
 8008632:	2200      	movs	r2, #0
 8008634:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008636:	4b18      	ldr	r3, [pc, #96]	; (8008698 <MX_TIM5_Init+0xa4>)
 8008638:	2200      	movs	r2, #0
 800863a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800863c:	4816      	ldr	r0, [pc, #88]	; (8008698 <MX_TIM5_Init+0xa4>)
 800863e:	f003 f8bd 	bl	800b7bc <HAL_TIM_OC_Init>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d001      	beq.n	800864c <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8008648:	f7fc fcba 	bl	8004fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800864c:	2300      	movs	r3, #0
 800864e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008650:	2300      	movs	r3, #0
 8008652:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008654:	f107 0320 	add.w	r3, r7, #32
 8008658:	4619      	mov	r1, r3
 800865a:	480f      	ldr	r0, [pc, #60]	; (8008698 <MX_TIM5_Init+0xa4>)
 800865c:	f003 fe3c 	bl	800c2d8 <HAL_TIMEx_MasterConfigSynchronization>
 8008660:	4603      	mov	r3, r0
 8008662:	2b00      	cmp	r3, #0
 8008664:	d001      	beq.n	800866a <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8008666:	f7fc fcab 	bl	8004fc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800866a:	2300      	movs	r3, #0
 800866c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800866e:	2300      	movs	r3, #0
 8008670:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008672:	2300      	movs	r3, #0
 8008674:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008676:	2300      	movs	r3, #0
 8008678:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800867a:	1d3b      	adds	r3, r7, #4
 800867c:	2200      	movs	r2, #0
 800867e:	4619      	mov	r1, r3
 8008680:	4805      	ldr	r0, [pc, #20]	; (8008698 <MX_TIM5_Init+0xa4>)
 8008682:	f003 f9f3 	bl	800ba6c <HAL_TIM_OC_ConfigChannel>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d001      	beq.n	8008690 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 800868c:	f7fc fc98 	bl	8004fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8008690:	bf00      	nop
 8008692:	3728      	adds	r7, #40	; 0x28
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}
 8008698:	20001260 	.word	0x20001260
 800869c:	40000c00 	.word	0x40000c00

080086a0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b08c      	sub	sp, #48	; 0x30
 80086a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80086a6:	f107 031c 	add.w	r3, r7, #28
 80086aa:	2200      	movs	r2, #0
 80086ac:	601a      	str	r2, [r3, #0]
 80086ae:	605a      	str	r2, [r3, #4]
 80086b0:	609a      	str	r2, [r3, #8]
 80086b2:	60da      	str	r2, [r3, #12]
 80086b4:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086b6:	1d3b      	adds	r3, r7, #4
 80086b8:	2200      	movs	r2, #0
 80086ba:	601a      	str	r2, [r3, #0]
 80086bc:	605a      	str	r2, [r3, #4]
 80086be:	609a      	str	r2, [r3, #8]
 80086c0:	60da      	str	r2, [r3, #12]
 80086c2:	611a      	str	r2, [r3, #16]
 80086c4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 80086c6:	2002      	movs	r0, #2
 80086c8:	f7ff fcec 	bl	80080a4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80086cc:	2004      	movs	r0, #4
 80086ce:	f7ff fcb9 	bl	8008044 <LL_AHB1_GRP1_EnableClock>
  /**TIM8 GPIO Configuration
  PC7   ------> TIM8_CH2
  PC8   ------> TIM8_CH3
  PC9   ------> TIM8_CH4
  */
  GPIO_InitStruct.Pin = RX_1_Pin|RX_2_Pin|RX_3_Pin;
 80086d2:	f44f 7360 	mov.w	r3, #896	; 0x380
 80086d6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80086d8:	2302      	movs	r3, #2
 80086da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80086dc:	2300      	movs	r3, #0
 80086de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80086e0:	2300      	movs	r3, #0
 80086e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80086e4:	2301      	movs	r3, #1
 80086e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 80086e8:	2303      	movs	r3, #3
 80086ea:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80086ec:	1d3b      	adds	r3, r7, #4
 80086ee:	4619      	mov	r1, r3
 80086f0:	4863      	ldr	r0, [pc, #396]	; (8008880 <MX_TIM8_Init+0x1e0>)
 80086f2:	f005 fc03 	bl	800defc <LL_GPIO_Init>

  /* TIM8 interrupt Init */
  NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80086f6:	f7ff fc1b 	bl	8007f30 <__NVIC_GetPriorityGrouping>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2200      	movs	r2, #0
 80086fe:	2100      	movs	r1, #0
 8008700:	4618      	mov	r0, r3
 8008702:	f7ff fc6b 	bl	8007fdc <NVIC_EncodePriority>
 8008706:	4603      	mov	r3, r0
 8008708:	4619      	mov	r1, r3
 800870a:	202b      	movs	r0, #43	; 0x2b
 800870c:	f7ff fc3c 	bl	8007f88 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8008710:	202b      	movs	r0, #43	; 0x2b
 8008712:	f7ff fc1b 	bl	8007f4c <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8008716:	f7ff fc0b 	bl	8007f30 <__NVIC_GetPriorityGrouping>
 800871a:	4603      	mov	r3, r0
 800871c:	2200      	movs	r2, #0
 800871e:	2100      	movs	r1, #0
 8008720:	4618      	mov	r0, r3
 8008722:	f7ff fc5b 	bl	8007fdc <NVIC_EncodePriority>
 8008726:	4603      	mov	r3, r0
 8008728:	4619      	mov	r1, r3
 800872a:	202d      	movs	r0, #45	; 0x2d
 800872c:	f7ff fc2c 	bl	8007f88 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8008730:	202d      	movs	r0, #45	; 0x2d
 8008732:	f7ff fc0b 	bl	8007f4c <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM8_CC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8008736:	f7ff fbfb 	bl	8007f30 <__NVIC_GetPriorityGrouping>
 800873a:	4603      	mov	r3, r0
 800873c:	2200      	movs	r2, #0
 800873e:	2100      	movs	r1, #0
 8008740:	4618      	mov	r0, r3
 8008742:	f7ff fc4b 	bl	8007fdc <NVIC_EncodePriority>
 8008746:	4603      	mov	r3, r0
 8008748:	4619      	mov	r1, r3
 800874a:	202e      	movs	r0, #46	; 0x2e
 800874c:	f7ff fc1c 	bl	8007f88 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_CC_IRQn);
 8008750:	202e      	movs	r0, #46	; 0x2e
 8008752:	f7ff fbfb 	bl	8007f4c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  TIM_InitStruct.Prescaler = 179;
 8008756:	23b3      	movs	r3, #179	; 0xb3
 8008758:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800875a:	2300      	movs	r3, #0
 800875c:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 0xFFFF;
 800875e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008762:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8008764:	2300      	movs	r3, #0
 8008766:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.RepetitionCounter = 0;
 8008768:	2300      	movs	r3, #0
 800876a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 800876c:	f107 031c 	add.w	r3, r7, #28
 8008770:	4619      	mov	r1, r3
 8008772:	4844      	ldr	r0, [pc, #272]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008774:	f005 fe20 	bl	800e3b8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8008778:	4842      	ldr	r0, [pc, #264]	; (8008884 <MX_TIM8_Init+0x1e4>)
 800877a:	f7ff fcab 	bl	80080d4 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM8, LL_TIM_CLOCKSOURCE_INTERNAL);
 800877e:	2100      	movs	r1, #0
 8008780:	4840      	ldr	r0, [pc, #256]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008782:	f7ff fe3d 	bl	8008400 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerInput(TIM8, LL_TIM_TS_TI2FP2);
 8008786:	2160      	movs	r1, #96	; 0x60
 8008788:	483e      	ldr	r0, [pc, #248]	; (8008884 <MX_TIM8_Init+0x1e4>)
 800878a:	f7ff fe74 	bl	8008476 <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM8, LL_TIM_SLAVEMODE_RESET);
 800878e:	2104      	movs	r1, #4
 8008790:	483c      	ldr	r0, [pc, #240]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008792:	f7ff fe5d 	bl	8008450 <LL_TIM_SetSlaveMode>
  LL_TIM_CC_DisableChannel(TIM8, LL_TIM_CHANNEL_CH2);
 8008796:	2110      	movs	r1, #16
 8008798:	483a      	ldr	r0, [pc, #232]	; (8008884 <MX_TIM8_Init+0x1e4>)
 800879a:	f7ff fcab 	bl	80080f4 <LL_TIM_CC_DisableChannel>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1_N4);
 800879e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80087a2:	2110      	movs	r1, #16
 80087a4:	4837      	ldr	r0, [pc, #220]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087a6:	f7ff fd99 	bl	80082dc <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 80087aa:	2200      	movs	r2, #0
 80087ac:	2110      	movs	r1, #16
 80087ae:	4835      	ldr	r0, [pc, #212]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087b0:	f7ff fde2 	bl	8008378 <LL_TIM_IC_SetPolarity>
  LL_TIM_DisableIT_TRIG(TIM8);
 80087b4:	4833      	ldr	r0, [pc, #204]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087b6:	f7ff fe81 	bl	80084bc <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM8);
 80087ba:	4832      	ldr	r0, [pc, #200]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087bc:	f7ff fe8e 	bl	80084dc <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_INDIRECTTI);
 80087c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80087c4:	2101      	movs	r1, #1
 80087c6:	482f      	ldr	r0, [pc, #188]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087c8:	f7ff fcec 	bl	80081a4 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 80087cc:	2200      	movs	r2, #0
 80087ce:	2101      	movs	r1, #1
 80087d0:	482c      	ldr	r0, [pc, #176]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087d2:	f7ff fd35 	bl	8008240 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1_N4);
 80087d6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80087da:	2101      	movs	r1, #1
 80087dc:	4829      	ldr	r0, [pc, #164]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087de:	f7ff fd7d 	bl	80082dc <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_FALLING);
 80087e2:	2202      	movs	r2, #2
 80087e4:	2101      	movs	r1, #1
 80087e6:	4827      	ldr	r0, [pc, #156]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087e8:	f7ff fdc6 	bl	8008378 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80087ec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80087f0:	2110      	movs	r1, #16
 80087f2:	4824      	ldr	r0, [pc, #144]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087f4:	f7ff fcd6 	bl	80081a4 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 80087f8:	2200      	movs	r2, #0
 80087fa:	2110      	movs	r1, #16
 80087fc:	4821      	ldr	r0, [pc, #132]	; (8008884 <MX_TIM8_Init+0x1e4>)
 80087fe:	f7ff fd1f 	bl	8008240 <LL_TIM_IC_SetPrescaler>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8008802:	2100      	movs	r1, #0
 8008804:	481f      	ldr	r0, [pc, #124]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008806:	f7ff fe10 	bl	800842a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 800880a:	481e      	ldr	r0, [pc, #120]	; (8008884 <MX_TIM8_Init+0x1e4>)
 800880c:	f7ff fe46 	bl	800849c <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8008810:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008814:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008818:	481a      	ldr	r0, [pc, #104]	; (8008884 <MX_TIM8_Init+0x1e4>)
 800881a:	f7ff fcc3 	bl	80081a4 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_ICPSC_DIV1);
 800881e:	2200      	movs	r2, #0
 8008820:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008824:	4817      	ldr	r0, [pc, #92]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008826:	f7ff fd0b 	bl	8008240 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_IC_FILTER_FDIV1_N4);
 800882a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800882e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008832:	4814      	ldr	r0, [pc, #80]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008834:	f7ff fd52 	bl	80082dc <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_IC_POLARITY_FALLING);
 8008838:	2202      	movs	r2, #2
 800883a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800883e:	4811      	ldr	r0, [pc, #68]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008840:	f7ff fd9a 	bl	8008378 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8008844:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008848:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800884c:	480d      	ldr	r0, [pc, #52]	; (8008884 <MX_TIM8_Init+0x1e4>)
 800884e:	f7ff fca9 	bl	80081a4 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_ICPSC_DIV1);
 8008852:	2200      	movs	r2, #0
 8008854:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008858:	480a      	ldr	r0, [pc, #40]	; (8008884 <MX_TIM8_Init+0x1e4>)
 800885a:	f7ff fcf1 	bl	8008240 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_IC_FILTER_FDIV1_N4);
 800885e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008862:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008866:	4807      	ldr	r0, [pc, #28]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008868:	f7ff fd38 	bl	80082dc <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_IC_POLARITY_FALLING);
 800886c:	2202      	movs	r2, #2
 800886e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008872:	4804      	ldr	r0, [pc, #16]	; (8008884 <MX_TIM8_Init+0x1e4>)
 8008874:	f7ff fd80 	bl	8008378 <LL_TIM_IC_SetPolarity>
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8008878:	bf00      	nop
 800887a:	3730      	adds	r7, #48	; 0x30
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	40020800 	.word	0x40020800
 8008884:	40010400 	.word	0x40010400

08008888 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800888c:	4b0e      	ldr	r3, [pc, #56]	; (80088c8 <MX_TIM11_Init+0x40>)
 800888e:	4a0f      	ldr	r2, [pc, #60]	; (80088cc <MX_TIM11_Init+0x44>)
 8008890:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 29;
 8008892:	4b0d      	ldr	r3, [pc, #52]	; (80088c8 <MX_TIM11_Init+0x40>)
 8008894:	221d      	movs	r2, #29
 8008896:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008898:	4b0b      	ldr	r3, [pc, #44]	; (80088c8 <MX_TIM11_Init+0x40>)
 800889a:	2200      	movs	r2, #0
 800889c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 60000;
 800889e:	4b0a      	ldr	r3, [pc, #40]	; (80088c8 <MX_TIM11_Init+0x40>)
 80088a0:	f64e 2260 	movw	r2, #60000	; 0xea60
 80088a4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088a6:	4b08      	ldr	r3, [pc, #32]	; (80088c8 <MX_TIM11_Init+0x40>)
 80088a8:	2200      	movs	r2, #0
 80088aa:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80088ac:	4b06      	ldr	r3, [pc, #24]	; (80088c8 <MX_TIM11_Init+0x40>)
 80088ae:	2200      	movs	r2, #0
 80088b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80088b2:	4805      	ldr	r0, [pc, #20]	; (80088c8 <MX_TIM11_Init+0x40>)
 80088b4:	f002 fec2 	bl	800b63c <HAL_TIM_Base_Init>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d001      	beq.n	80088c2 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80088be:	f7fc fb7f 	bl	8004fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80088c2:	bf00      	nop
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	200012a8 	.word	0x200012a8
 80088cc:	40014800 	.word	0x40014800

080088d0 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80088d6:	463b      	mov	r3, r7
 80088d8:	2200      	movs	r2, #0
 80088da:	601a      	str	r2, [r3, #0]
 80088dc:	605a      	str	r2, [r3, #4]
 80088de:	609a      	str	r2, [r3, #8]
 80088e0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80088e2:	4b16      	ldr	r3, [pc, #88]	; (800893c <MX_TIM12_Init+0x6c>)
 80088e4:	4a16      	ldr	r2, [pc, #88]	; (8008940 <MX_TIM12_Init+0x70>)
 80088e6:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 49;
 80088e8:	4b14      	ldr	r3, [pc, #80]	; (800893c <MX_TIM12_Init+0x6c>)
 80088ea:	2231      	movs	r2, #49	; 0x31
 80088ec:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088ee:	4b13      	ldr	r3, [pc, #76]	; (800893c <MX_TIM12_Init+0x6c>)
 80088f0:	2200      	movs	r2, #0
 80088f2:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 60000;
 80088f4:	4b11      	ldr	r3, [pc, #68]	; (800893c <MX_TIM12_Init+0x6c>)
 80088f6:	f64e 2260 	movw	r2, #60000	; 0xea60
 80088fa:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088fc:	4b0f      	ldr	r3, [pc, #60]	; (800893c <MX_TIM12_Init+0x6c>)
 80088fe:	2200      	movs	r2, #0
 8008900:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008902:	4b0e      	ldr	r3, [pc, #56]	; (800893c <MX_TIM12_Init+0x6c>)
 8008904:	2200      	movs	r2, #0
 8008906:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8008908:	480c      	ldr	r0, [pc, #48]	; (800893c <MX_TIM12_Init+0x6c>)
 800890a:	f002 fe97 	bl	800b63c <HAL_TIM_Base_Init>
 800890e:	4603      	mov	r3, r0
 8008910:	2b00      	cmp	r3, #0
 8008912:	d001      	beq.n	8008918 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8008914:	f7fc fb54 	bl	8004fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008918:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800891c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800891e:	463b      	mov	r3, r7
 8008920:	4619      	mov	r1, r3
 8008922:	4806      	ldr	r0, [pc, #24]	; (800893c <MX_TIM12_Init+0x6c>)
 8008924:	f003 f8fe 	bl	800bb24 <HAL_TIM_ConfigClockSource>
 8008928:	4603      	mov	r3, r0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d001      	beq.n	8008932 <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 800892e:	f7fc fb47 	bl	8004fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8008932:	bf00      	nop
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
 800893a:	bf00      	nop
 800893c:	200012f0 	.word	0x200012f0
 8008940:	40001800 	.word	0x40001800

08008944 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8008948:	4b0e      	ldr	r3, [pc, #56]	; (8008984 <MX_TIM14_Init+0x40>)
 800894a:	4a0f      	ldr	r2, [pc, #60]	; (8008988 <MX_TIM14_Init+0x44>)
 800894c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 14;
 800894e:	4b0d      	ldr	r3, [pc, #52]	; (8008984 <MX_TIM14_Init+0x40>)
 8008950:	220e      	movs	r2, #14
 8008952:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008954:	4b0b      	ldr	r3, [pc, #44]	; (8008984 <MX_TIM14_Init+0x40>)
 8008956:	2200      	movs	r2, #0
 8008958:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 60000;
 800895a:	4b0a      	ldr	r3, [pc, #40]	; (8008984 <MX_TIM14_Init+0x40>)
 800895c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8008960:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008962:	4b08      	ldr	r3, [pc, #32]	; (8008984 <MX_TIM14_Init+0x40>)
 8008964:	2200      	movs	r2, #0
 8008966:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008968:	4b06      	ldr	r3, [pc, #24]	; (8008984 <MX_TIM14_Init+0x40>)
 800896a:	2200      	movs	r2, #0
 800896c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800896e:	4805      	ldr	r0, [pc, #20]	; (8008984 <MX_TIM14_Init+0x40>)
 8008970:	f002 fe64 	bl	800b63c <HAL_TIM_Base_Init>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d001      	beq.n	800897e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800897a:	f7fc fb21 	bl	8004fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800897e:	bf00      	nop
 8008980:	bd80      	pop	{r7, pc}
 8008982:	bf00      	nop
 8008984:	20001338 	.word	0x20001338
 8008988:	40002000 	.word	0x40002000

0800898c <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 800898c:	b480      	push	{r7}
 800898e:	b085      	sub	sp, #20
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM5)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a0b      	ldr	r2, [pc, #44]	; (80089c8 <HAL_TIM_OC_MspInit+0x3c>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d10d      	bne.n	80089ba <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800899e:	2300      	movs	r3, #0
 80089a0:	60fb      	str	r3, [r7, #12]
 80089a2:	4b0a      	ldr	r3, [pc, #40]	; (80089cc <HAL_TIM_OC_MspInit+0x40>)
 80089a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089a6:	4a09      	ldr	r2, [pc, #36]	; (80089cc <HAL_TIM_OC_MspInit+0x40>)
 80089a8:	f043 0308 	orr.w	r3, r3, #8
 80089ac:	6413      	str	r3, [r2, #64]	; 0x40
 80089ae:	4b07      	ldr	r3, [pc, #28]	; (80089cc <HAL_TIM_OC_MspInit+0x40>)
 80089b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089b2:	f003 0308 	and.w	r3, r3, #8
 80089b6:	60fb      	str	r3, [r7, #12]
 80089b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80089ba:	bf00      	nop
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	40000c00 	.word	0x40000c00
 80089cc:	40023800 	.word	0x40023800

080089d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b086      	sub	sp, #24
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4a2a      	ldr	r2, [pc, #168]	; (8008a88 <HAL_TIM_Base_MspInit+0xb8>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d116      	bne.n	8008a10 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80089e2:	2300      	movs	r3, #0
 80089e4:	617b      	str	r3, [r7, #20]
 80089e6:	4b29      	ldr	r3, [pc, #164]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 80089e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089ea:	4a28      	ldr	r2, [pc, #160]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 80089ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80089f0:	6453      	str	r3, [r2, #68]	; 0x44
 80089f2:	4b26      	ldr	r3, [pc, #152]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 80089f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80089fa:	617b      	str	r3, [r7, #20]
 80089fc:	697b      	ldr	r3, [r7, #20]

    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80089fe:	2200      	movs	r2, #0
 8008a00:	2100      	movs	r1, #0
 8008a02:	201a      	movs	r0, #26
 8008a04:	f001 fd09 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8008a08:	201a      	movs	r0, #26
 8008a0a:	f001 fd22 	bl	800a452 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8008a0e:	e036      	b.n	8008a7e <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM12)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a1e      	ldr	r2, [pc, #120]	; (8008a90 <HAL_TIM_Base_MspInit+0xc0>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d116      	bne.n	8008a48 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	613b      	str	r3, [r7, #16]
 8008a1e:	4b1b      	ldr	r3, [pc, #108]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 8008a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a22:	4a1a      	ldr	r2, [pc, #104]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 8008a24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a28:	6413      	str	r3, [r2, #64]	; 0x40
 8008a2a:	4b18      	ldr	r3, [pc, #96]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 8008a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a32:	613b      	str	r3, [r7, #16]
 8008a34:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8008a36:	2200      	movs	r2, #0
 8008a38:	2100      	movs	r1, #0
 8008a3a:	202b      	movs	r0, #43	; 0x2b
 8008a3c:	f001 fced 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8008a40:	202b      	movs	r0, #43	; 0x2b
 8008a42:	f001 fd06 	bl	800a452 <HAL_NVIC_EnableIRQ>
}
 8008a46:	e01a      	b.n	8008a7e <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM14)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a11      	ldr	r2, [pc, #68]	; (8008a94 <HAL_TIM_Base_MspInit+0xc4>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d115      	bne.n	8008a7e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8008a52:	2300      	movs	r3, #0
 8008a54:	60fb      	str	r3, [r7, #12]
 8008a56:	4b0d      	ldr	r3, [pc, #52]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 8008a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5a:	4a0c      	ldr	r2, [pc, #48]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 8008a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a60:	6413      	str	r3, [r2, #64]	; 0x40
 8008a62:	4b0a      	ldr	r3, [pc, #40]	; (8008a8c <HAL_TIM_Base_MspInit+0xbc>)
 8008a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a6a:	60fb      	str	r3, [r7, #12]
 8008a6c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8008a6e:	2200      	movs	r2, #0
 8008a70:	2100      	movs	r1, #0
 8008a72:	202d      	movs	r0, #45	; 0x2d
 8008a74:	f001 fcd1 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8008a78:	202d      	movs	r0, #45	; 0x2d
 8008a7a:	f001 fcea 	bl	800a452 <HAL_NVIC_EnableIRQ>
}
 8008a7e:	bf00      	nop
 8008a80:	3718      	adds	r7, #24
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	40014800 	.word	0x40014800
 8008a8c:	40023800 	.word	0x40023800
 8008a90:	40001800 	.word	0x40001800
 8008a94:	40002000 	.word	0x40002000

08008a98 <__NVIC_GetPriorityGrouping>:
{
 8008a98:	b480      	push	{r7}
 8008a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008a9c:	4b04      	ldr	r3, [pc, #16]	; (8008ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8008a9e:	68db      	ldr	r3, [r3, #12]
 8008aa0:	0a1b      	lsrs	r3, r3, #8
 8008aa2:	f003 0307 	and.w	r3, r3, #7
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr
 8008ab0:	e000ed00 	.word	0xe000ed00

08008ab4 <__NVIC_EnableIRQ>:
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	4603      	mov	r3, r0
 8008abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	db0b      	blt.n	8008ade <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008ac6:	79fb      	ldrb	r3, [r7, #7]
 8008ac8:	f003 021f 	and.w	r2, r3, #31
 8008acc:	4907      	ldr	r1, [pc, #28]	; (8008aec <__NVIC_EnableIRQ+0x38>)
 8008ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ad2:	095b      	lsrs	r3, r3, #5
 8008ad4:	2001      	movs	r0, #1
 8008ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8008ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008ade:	bf00      	nop
 8008ae0:	370c      	adds	r7, #12
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr
 8008aea:	bf00      	nop
 8008aec:	e000e100 	.word	0xe000e100

08008af0 <__NVIC_SetPriority>:
{
 8008af0:	b480      	push	{r7}
 8008af2:	b083      	sub	sp, #12
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	4603      	mov	r3, r0
 8008af8:	6039      	str	r1, [r7, #0]
 8008afa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	db0a      	blt.n	8008b1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	b2da      	uxtb	r2, r3
 8008b08:	490c      	ldr	r1, [pc, #48]	; (8008b3c <__NVIC_SetPriority+0x4c>)
 8008b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b0e:	0112      	lsls	r2, r2, #4
 8008b10:	b2d2      	uxtb	r2, r2
 8008b12:	440b      	add	r3, r1
 8008b14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008b18:	e00a      	b.n	8008b30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	b2da      	uxtb	r2, r3
 8008b1e:	4908      	ldr	r1, [pc, #32]	; (8008b40 <__NVIC_SetPriority+0x50>)
 8008b20:	79fb      	ldrb	r3, [r7, #7]
 8008b22:	f003 030f 	and.w	r3, r3, #15
 8008b26:	3b04      	subs	r3, #4
 8008b28:	0112      	lsls	r2, r2, #4
 8008b2a:	b2d2      	uxtb	r2, r2
 8008b2c:	440b      	add	r3, r1
 8008b2e:	761a      	strb	r2, [r3, #24]
}
 8008b30:	bf00      	nop
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr
 8008b3c:	e000e100 	.word	0xe000e100
 8008b40:	e000ed00 	.word	0xe000ed00

08008b44 <NVIC_EncodePriority>:
{
 8008b44:	b480      	push	{r7}
 8008b46:	b089      	sub	sp, #36	; 0x24
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f003 0307 	and.w	r3, r3, #7
 8008b56:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	f1c3 0307 	rsb	r3, r3, #7
 8008b5e:	2b04      	cmp	r3, #4
 8008b60:	bf28      	it	cs
 8008b62:	2304      	movcs	r3, #4
 8008b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	3304      	adds	r3, #4
 8008b6a:	2b06      	cmp	r3, #6
 8008b6c:	d902      	bls.n	8008b74 <NVIC_EncodePriority+0x30>
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	3b03      	subs	r3, #3
 8008b72:	e000      	b.n	8008b76 <NVIC_EncodePriority+0x32>
 8008b74:	2300      	movs	r3, #0
 8008b76:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008b78:	f04f 32ff 	mov.w	r2, #4294967295
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b82:	43da      	mvns	r2, r3
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	401a      	ands	r2, r3
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	fa01 f303 	lsl.w	r3, r1, r3
 8008b96:	43d9      	mvns	r1, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008b9c:	4313      	orrs	r3, r2
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3724      	adds	r7, #36	; 0x24
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr
	...

08008bac <LL_DMA_SetDataTransferDirection>:
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8008bb8:	4a0d      	ldr	r2, [pc, #52]	; (8008bf0 <LL_DMA_SetDataTransferDirection+0x44>)
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	4413      	add	r3, r2
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008bcc:	4908      	ldr	r1, [pc, #32]	; (8008bf0 <LL_DMA_SetDataTransferDirection+0x44>)
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	440b      	add	r3, r1
 8008bd2:	781b      	ldrb	r3, [r3, #0]
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	440b      	add	r3, r1
 8008bda:	4619      	mov	r1, r3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	600b      	str	r3, [r1, #0]
}
 8008be2:	bf00      	nop
 8008be4:	3714      	adds	r7, #20
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	08010c48 	.word	0x08010c48

08008bf4 <LL_DMA_SetMode>:
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8008c00:	4a0d      	ldr	r2, [pc, #52]	; (8008c38 <LL_DMA_SetMode+0x44>)
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	4413      	add	r3, r2
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	461a      	mov	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 8008c14:	4908      	ldr	r1, [pc, #32]	; (8008c38 <LL_DMA_SetMode+0x44>)
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	440b      	add	r3, r1
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	440b      	add	r3, r1
 8008c22:	4619      	mov	r1, r3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	600b      	str	r3, [r1, #0]
}
 8008c2a:	bf00      	nop
 8008c2c:	3714      	adds	r7, #20
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	08010c48 	.word	0x08010c48

08008c3c <LL_DMA_SetPeriphIncMode>:
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b085      	sub	sp, #20
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8008c48:	4a0d      	ldr	r2, [pc, #52]	; (8008c80 <LL_DMA_SetPeriphIncMode+0x44>)
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	461a      	mov	r2, r3
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	4413      	add	r3, r2
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008c5c:	4908      	ldr	r1, [pc, #32]	; (8008c80 <LL_DMA_SetPeriphIncMode+0x44>)
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	440b      	add	r3, r1
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	4619      	mov	r1, r3
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	440b      	add	r3, r1
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	600b      	str	r3, [r1, #0]
}
 8008c72:	bf00      	nop
 8008c74:	3714      	adds	r7, #20
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop
 8008c80:	08010c48 	.word	0x08010c48

08008c84 <LL_DMA_SetMemoryIncMode>:
{
 8008c84:	b480      	push	{r7}
 8008c86:	b085      	sub	sp, #20
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8008c90:	4a0d      	ldr	r2, [pc, #52]	; (8008cc8 <LL_DMA_SetMemoryIncMode+0x44>)
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	4413      	add	r3, r2
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	461a      	mov	r2, r3
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008ca4:	4908      	ldr	r1, [pc, #32]	; (8008cc8 <LL_DMA_SetMemoryIncMode+0x44>)
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	440b      	add	r3, r1
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	4619      	mov	r1, r3
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	440b      	add	r3, r1
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	600b      	str	r3, [r1, #0]
}
 8008cba:	bf00      	nop
 8008cbc:	3714      	adds	r7, #20
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr
 8008cc6:	bf00      	nop
 8008cc8:	08010c48 	.word	0x08010c48

08008ccc <LL_DMA_SetPeriphSize>:
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b085      	sub	sp, #20
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8008cd8:	4a0d      	ldr	r2, [pc, #52]	; (8008d10 <LL_DMA_SetPeriphSize+0x44>)
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	4413      	add	r3, r2
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	4413      	add	r3, r2
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8008cec:	4908      	ldr	r1, [pc, #32]	; (8008d10 <LL_DMA_SetPeriphSize+0x44>)
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	440b      	add	r3, r1
 8008cf2:	781b      	ldrb	r3, [r3, #0]
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	440b      	add	r3, r1
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	600b      	str	r3, [r1, #0]
}
 8008d02:	bf00      	nop
 8008d04:	3714      	adds	r7, #20
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr
 8008d0e:	bf00      	nop
 8008d10:	08010c48 	.word	0x08010c48

08008d14 <LL_DMA_SetMemorySize>:
{
 8008d14:	b480      	push	{r7}
 8008d16:	b085      	sub	sp, #20
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8008d20:	4a0d      	ldr	r2, [pc, #52]	; (8008d58 <LL_DMA_SetMemorySize+0x44>)
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	4413      	add	r3, r2
 8008d26:	781b      	ldrb	r3, [r3, #0]
 8008d28:	461a      	mov	r2, r3
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8008d34:	4908      	ldr	r1, [pc, #32]	; (8008d58 <LL_DMA_SetMemorySize+0x44>)
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	440b      	add	r3, r1
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	440b      	add	r3, r1
 8008d42:	4619      	mov	r1, r3
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	600b      	str	r3, [r1, #0]
}
 8008d4a:	bf00      	nop
 8008d4c:	3714      	adds	r7, #20
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop
 8008d58:	08010c48 	.word	0x08010c48

08008d5c <LL_DMA_SetStreamPriorityLevel>:
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b085      	sub	sp, #20
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8008d68:	4a0d      	ldr	r2, [pc, #52]	; (8008da0 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	461a      	mov	r2, r3
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	4413      	add	r3, r2
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008d7c:	4908      	ldr	r1, [pc, #32]	; (8008da0 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	440b      	add	r3, r1
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	4619      	mov	r1, r3
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	440b      	add	r3, r1
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	600b      	str	r3, [r1, #0]
}
 8008d92:	bf00      	nop
 8008d94:	3714      	adds	r7, #20
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr
 8008d9e:	bf00      	nop
 8008da0:	08010c48 	.word	0x08010c48

08008da4 <LL_DMA_SetChannelSelection>:
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	60b9      	str	r1, [r7, #8]
 8008dae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8008db0:	4a0d      	ldr	r2, [pc, #52]	; (8008de8 <LL_DMA_SetChannelSelection+0x44>)
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	4413      	add	r3, r2
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	461a      	mov	r2, r3
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8008dc4:	4908      	ldr	r1, [pc, #32]	; (8008de8 <LL_DMA_SetChannelSelection+0x44>)
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	440b      	add	r3, r1
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	4619      	mov	r1, r3
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	440b      	add	r3, r1
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	600b      	str	r3, [r1, #0]
}
 8008dda:	bf00      	nop
 8008ddc:	3714      	adds	r7, #20
 8008dde:	46bd      	mov	sp, r7
 8008de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop
 8008de8:	08010c48 	.word	0x08010c48

08008dec <LL_DMA_DisableFifoMode>:
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8008df6:	4a0c      	ldr	r2, [pc, #48]	; (8008e28 <LL_DMA_DisableFifoMode+0x3c>)
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	4413      	add	r3, r2
 8008dfc:	781b      	ldrb	r3, [r3, #0]
 8008dfe:	461a      	mov	r2, r3
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4413      	add	r3, r2
 8008e04:	695b      	ldr	r3, [r3, #20]
 8008e06:	4908      	ldr	r1, [pc, #32]	; (8008e28 <LL_DMA_DisableFifoMode+0x3c>)
 8008e08:	683a      	ldr	r2, [r7, #0]
 8008e0a:	440a      	add	r2, r1
 8008e0c:	7812      	ldrb	r2, [r2, #0]
 8008e0e:	4611      	mov	r1, r2
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	440a      	add	r2, r1
 8008e14:	f023 0304 	bic.w	r3, r3, #4
 8008e18:	6153      	str	r3, [r2, #20]
}
 8008e1a:	bf00      	nop
 8008e1c:	370c      	adds	r7, #12
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	08010c48 	.word	0x08010c48

08008e2c <LL_AHB1_GRP1_EnableClock>:
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b085      	sub	sp, #20
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8008e34:	4b08      	ldr	r3, [pc, #32]	; (8008e58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008e36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e38:	4907      	ldr	r1, [pc, #28]	; (8008e58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008e40:	4b05      	ldr	r3, [pc, #20]	; (8008e58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008e42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4013      	ands	r3, r2
 8008e48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
}
 8008e4c:	bf00      	nop
 8008e4e:	3714      	adds	r7, #20
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr
 8008e58:	40023800 	.word	0x40023800

08008e5c <LL_APB1_GRP1_EnableClock>:
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8008e64:	4b08      	ldr	r3, [pc, #32]	; (8008e88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008e66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e68:	4907      	ldr	r1, [pc, #28]	; (8008e88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8008e70:	4b05      	ldr	r3, [pc, #20]	; (8008e88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008e72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4013      	ands	r3, r2
 8008e78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
}
 8008e7c:	bf00      	nop
 8008e7e:	3714      	adds	r7, #20
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr
 8008e88:	40023800 	.word	0x40023800

08008e8c <LL_USART_Enable>:
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	68db      	ldr	r3, [r3, #12]
 8008e98:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	60da      	str	r2, [r3, #12]
}
 8008ea0:	bf00      	nop
 8008ea2:	370c      	adds	r7, #12
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <LL_USART_ConfigAsyncMode>:
{
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	695b      	ldr	r3, [r3, #20]
 8008ec4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	615a      	str	r2, [r3, #20]
}
 8008ecc:	bf00      	nop
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b08e      	sub	sp, #56	; 0x38
 8008edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8008ede:	f107 031c 	add.w	r3, r7, #28
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	601a      	str	r2, [r3, #0]
 8008ee6:	605a      	str	r2, [r3, #4]
 8008ee8:	609a      	str	r2, [r3, #8]
 8008eea:	60da      	str	r2, [r3, #12]
 8008eec:	611a      	str	r2, [r3, #16]
 8008eee:	615a      	str	r2, [r3, #20]
 8008ef0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ef2:	1d3b      	adds	r3, r7, #4
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	601a      	str	r2, [r3, #0]
 8008ef8:	605a      	str	r2, [r3, #4]
 8008efa:	609a      	str	r2, [r3, #8]
 8008efc:	60da      	str	r2, [r3, #12]
 8008efe:	611a      	str	r2, [r3, #16]
 8008f00:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8008f02:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8008f06:	f7ff ffa9 	bl	8008e5c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8008f0a:	2001      	movs	r0, #1
 8008f0c:	f7ff ff8e 	bl	8008e2c <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PA0-WKUP   ------> UART4_TX
  PA1   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = Mx_TX_Pin|LL_GPIO_PIN_1;
 8008f10:	2303      	movs	r3, #3
 8008f12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008f14:	2302      	movs	r3, #2
 8008f16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8008f18:	2303      	movs	r3, #3
 8008f1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008f20:	2300      	movs	r3, #0
 8008f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8008f24:	2308      	movs	r3, #8
 8008f26:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f28:	1d3b      	adds	r3, r7, #4
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	4818      	ldr	r0, [pc, #96]	; (8008f90 <MX_UART4_Init+0xb8>)
 8008f2e:	f004 ffe5 	bl	800defc <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8008f32:	f7ff fdb1 	bl	8008a98 <__NVIC_GetPriorityGrouping>
 8008f36:	4603      	mov	r3, r0
 8008f38:	2200      	movs	r2, #0
 8008f3a:	2100      	movs	r1, #0
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f7ff fe01 	bl	8008b44 <NVIC_EncodePriority>
 8008f42:	4603      	mov	r3, r0
 8008f44:	4619      	mov	r1, r3
 8008f46:	2034      	movs	r0, #52	; 0x34
 8008f48:	f7ff fdd2 	bl	8008af0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8008f4c:	2034      	movs	r0, #52	; 0x34
 8008f4e:	f7ff fdb1 	bl	8008ab4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 1000000;
 8008f52:	4b10      	ldr	r3, [pc, #64]	; (8008f94 <MX_UART4_Init+0xbc>)
 8008f54:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8008f56:	2300      	movs	r3, #0
 8008f58:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8008f62:	230c      	movs	r3, #12
 8008f64:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8008f66:	2300      	movs	r3, #0
 8008f68:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8008f6e:	f107 031c 	add.w	r3, r7, #28
 8008f72:	4619      	mov	r1, r3
 8008f74:	4808      	ldr	r0, [pc, #32]	; (8008f98 <MX_UART4_Init+0xc0>)
 8008f76:	f005 ff05 	bl	800ed84 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8008f7a:	4807      	ldr	r0, [pc, #28]	; (8008f98 <MX_UART4_Init+0xc0>)
 8008f7c:	f7ff ff96 	bl	8008eac <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8008f80:	4805      	ldr	r0, [pc, #20]	; (8008f98 <MX_UART4_Init+0xc0>)
 8008f82:	f7ff ff83 	bl	8008e8c <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8008f86:	bf00      	nop
 8008f88:	3738      	adds	r7, #56	; 0x38
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}
 8008f8e:	bf00      	nop
 8008f90:	40020000 	.word	0x40020000
 8008f94:	000f4240 	.word	0x000f4240
 8008f98:	40004c00 	.word	0x40004c00

08008f9c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8008fa0:	4b11      	ldr	r3, [pc, #68]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fa2:	4a12      	ldr	r2, [pc, #72]	; (8008fec <MX_UART5_Init+0x50>)
 8008fa4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8008fa6:	4b10      	ldr	r3, [pc, #64]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fa8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008fac:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8008fae:	4b0e      	ldr	r3, [pc, #56]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8008fb4:	4b0c      	ldr	r3, [pc, #48]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8008fba:	4b0b      	ldr	r3, [pc, #44]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8008fc0:	4b09      	ldr	r3, [pc, #36]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fc2:	220c      	movs	r2, #12
 8008fc4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008fc6:	4b08      	ldr	r3, [pc, #32]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fc8:	2200      	movs	r2, #0
 8008fca:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8008fcc:	4b06      	ldr	r3, [pc, #24]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fce:	2200      	movs	r2, #0
 8008fd0:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart5) != HAL_OK)
 8008fd2:	4805      	ldr	r0, [pc, #20]	; (8008fe8 <MX_UART5_Init+0x4c>)
 8008fd4:	f003 fa5d 	bl	800c492 <HAL_HalfDuplex_Init>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d001      	beq.n	8008fe2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8008fde:	f7fb ffef 	bl	8004fc0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8008fe2:	bf00      	nop
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	20001380 	.word	0x20001380
 8008fec:	40005000 	.word	0x40005000

08008ff0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008ff4:	4b11      	ldr	r3, [pc, #68]	; (800903c <MX_USART2_UART_Init+0x4c>)
 8008ff6:	4a12      	ldr	r2, [pc, #72]	; (8009040 <MX_USART2_UART_Init+0x50>)
 8008ff8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008ffa:	4b10      	ldr	r3, [pc, #64]	; (800903c <MX_USART2_UART_Init+0x4c>)
 8008ffc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009000:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009002:	4b0e      	ldr	r3, [pc, #56]	; (800903c <MX_USART2_UART_Init+0x4c>)
 8009004:	2200      	movs	r2, #0
 8009006:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009008:	4b0c      	ldr	r3, [pc, #48]	; (800903c <MX_USART2_UART_Init+0x4c>)
 800900a:	2200      	movs	r2, #0
 800900c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800900e:	4b0b      	ldr	r3, [pc, #44]	; (800903c <MX_USART2_UART_Init+0x4c>)
 8009010:	2200      	movs	r2, #0
 8009012:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009014:	4b09      	ldr	r3, [pc, #36]	; (800903c <MX_USART2_UART_Init+0x4c>)
 8009016:	220c      	movs	r2, #12
 8009018:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800901a:	4b08      	ldr	r3, [pc, #32]	; (800903c <MX_USART2_UART_Init+0x4c>)
 800901c:	2200      	movs	r2, #0
 800901e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009020:	4b06      	ldr	r3, [pc, #24]	; (800903c <MX_USART2_UART_Init+0x4c>)
 8009022:	2200      	movs	r2, #0
 8009024:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009026:	4805      	ldr	r0, [pc, #20]	; (800903c <MX_USART2_UART_Init+0x4c>)
 8009028:	f003 f9e6 	bl	800c3f8 <HAL_UART_Init>
 800902c:	4603      	mov	r3, r0
 800902e:	2b00      	cmp	r3, #0
 8009030:	d001      	beq.n	8009036 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8009032:	f7fb ffc5 	bl	8004fc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8009036:	bf00      	nop
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	200013c4 	.word	0x200013c4
 8009040:	40004400 	.word	0x40004400

08009044 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b08e      	sub	sp, #56	; 0x38
 8009048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800904a:	f107 031c 	add.w	r3, r7, #28
 800904e:	2200      	movs	r2, #0
 8009050:	601a      	str	r2, [r3, #0]
 8009052:	605a      	str	r2, [r3, #4]
 8009054:	609a      	str	r2, [r3, #8]
 8009056:	60da      	str	r2, [r3, #12]
 8009058:	611a      	str	r2, [r3, #16]
 800905a:	615a      	str	r2, [r3, #20]
 800905c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800905e:	1d3b      	adds	r3, r7, #4
 8009060:	2200      	movs	r2, #0
 8009062:	601a      	str	r2, [r3, #0]
 8009064:	605a      	str	r2, [r3, #4]
 8009066:	609a      	str	r2, [r3, #8]
 8009068:	60da      	str	r2, [r3, #12]
 800906a:	611a      	str	r2, [r3, #16]
 800906c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800906e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8009072:	f7ff fef3 	bl	8008e5c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8009076:	2004      	movs	r0, #4
 8009078:	f7ff fed8 	bl	8008e2c <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PC10   ------> USART3_TX
  PC11   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 800907c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009080:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8009082:	2302      	movs	r3, #2
 8009084:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8009086:	2303      	movs	r3, #3
 8009088:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800908a:	2300      	movs	r3, #0
 800908c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800908e:	2301      	movs	r3, #1
 8009090:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8009092:	2307      	movs	r3, #7
 8009094:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009096:	1d3b      	adds	r3, r7, #4
 8009098:	4619      	mov	r1, r3
 800909a:	4847      	ldr	r0, [pc, #284]	; (80091b8 <MX_USART3_UART_Init+0x174>)
 800909c:	f004 ff2e 	bl	800defc <LL_GPIO_Init>

  /* USART3 DMA Init */

  /* USART3_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_3, LL_DMA_CHANNEL_4);
 80090a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80090a4:	2103      	movs	r1, #3
 80090a6:	4845      	ldr	r0, [pc, #276]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090a8:	f7ff fe7c 	bl	8008da4 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80090ac:	2240      	movs	r2, #64	; 0x40
 80090ae:	2103      	movs	r1, #3
 80090b0:	4842      	ldr	r0, [pc, #264]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090b2:	f7ff fd7b 	bl	8008bac <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_3, LL_DMA_PRIORITY_LOW);
 80090b6:	2200      	movs	r2, #0
 80090b8:	2103      	movs	r1, #3
 80090ba:	4840      	ldr	r0, [pc, #256]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090bc:	f7ff fe4e 	bl	8008d5c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_3, LL_DMA_MODE_NORMAL);
 80090c0:	2200      	movs	r2, #0
 80090c2:	2103      	movs	r1, #3
 80090c4:	483d      	ldr	r0, [pc, #244]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090c6:	f7ff fd95 	bl	8008bf4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_3, LL_DMA_PERIPH_NOINCREMENT);
 80090ca:	2200      	movs	r2, #0
 80090cc:	2103      	movs	r1, #3
 80090ce:	483b      	ldr	r0, [pc, #236]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090d0:	f7ff fdb4 	bl	8008c3c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_3, LL_DMA_MEMORY_INCREMENT);
 80090d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80090d8:	2103      	movs	r1, #3
 80090da:	4838      	ldr	r0, [pc, #224]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090dc:	f7ff fdd2 	bl	8008c84 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_3, LL_DMA_PDATAALIGN_BYTE);
 80090e0:	2200      	movs	r2, #0
 80090e2:	2103      	movs	r1, #3
 80090e4:	4835      	ldr	r0, [pc, #212]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090e6:	f7ff fdf1 	bl	8008ccc <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_3, LL_DMA_MDATAALIGN_BYTE);
 80090ea:	2200      	movs	r2, #0
 80090ec:	2103      	movs	r1, #3
 80090ee:	4833      	ldr	r0, [pc, #204]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090f0:	f7ff fe10 	bl	8008d14 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_3);
 80090f4:	2103      	movs	r1, #3
 80090f6:	4831      	ldr	r0, [pc, #196]	; (80091bc <MX_USART3_UART_Init+0x178>)
 80090f8:	f7ff fe78 	bl	8008dec <LL_DMA_DisableFifoMode>

  /* USART3_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_1, LL_DMA_CHANNEL_4);
 80090fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009100:	2101      	movs	r1, #1
 8009102:	482e      	ldr	r0, [pc, #184]	; (80091bc <MX_USART3_UART_Init+0x178>)
 8009104:	f7ff fe4e 	bl	8008da4 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8009108:	2200      	movs	r2, #0
 800910a:	2101      	movs	r1, #1
 800910c:	482b      	ldr	r0, [pc, #172]	; (80091bc <MX_USART3_UART_Init+0x178>)
 800910e:	f7ff fd4d 	bl	8008bac <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_1, LL_DMA_PRIORITY_LOW);
 8009112:	2200      	movs	r2, #0
 8009114:	2101      	movs	r1, #1
 8009116:	4829      	ldr	r0, [pc, #164]	; (80091bc <MX_USART3_UART_Init+0x178>)
 8009118:	f7ff fe20 	bl	8008d5c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MODE_CIRCULAR);
 800911c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009120:	2101      	movs	r1, #1
 8009122:	4826      	ldr	r0, [pc, #152]	; (80091bc <MX_USART3_UART_Init+0x178>)
 8009124:	f7ff fd66 	bl	8008bf4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 8009128:	2200      	movs	r2, #0
 800912a:	2101      	movs	r1, #1
 800912c:	4823      	ldr	r0, [pc, #140]	; (80091bc <MX_USART3_UART_Init+0x178>)
 800912e:	f7ff fd85 	bl	8008c3c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 8009132:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009136:	2101      	movs	r1, #1
 8009138:	4820      	ldr	r0, [pc, #128]	; (80091bc <MX_USART3_UART_Init+0x178>)
 800913a:	f7ff fda3 	bl	8008c84 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_BYTE);
 800913e:	2200      	movs	r2, #0
 8009140:	2101      	movs	r1, #1
 8009142:	481e      	ldr	r0, [pc, #120]	; (80091bc <MX_USART3_UART_Init+0x178>)
 8009144:	f7ff fdc2 	bl	8008ccc <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_BYTE);
 8009148:	2200      	movs	r2, #0
 800914a:	2101      	movs	r1, #1
 800914c:	481b      	ldr	r0, [pc, #108]	; (80091bc <MX_USART3_UART_Init+0x178>)
 800914e:	f7ff fde1 	bl	8008d14 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_1);
 8009152:	2101      	movs	r1, #1
 8009154:	4819      	ldr	r0, [pc, #100]	; (80091bc <MX_USART3_UART_Init+0x178>)
 8009156:	f7ff fe49 	bl	8008dec <LL_DMA_DisableFifoMode>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800915a:	f7ff fc9d 	bl	8008a98 <__NVIC_GetPriorityGrouping>
 800915e:	4603      	mov	r3, r0
 8009160:	2200      	movs	r2, #0
 8009162:	2100      	movs	r1, #0
 8009164:	4618      	mov	r0, r3
 8009166:	f7ff fced 	bl	8008b44 <NVIC_EncodePriority>
 800916a:	4603      	mov	r3, r0
 800916c:	4619      	mov	r1, r3
 800916e:	2027      	movs	r0, #39	; 0x27
 8009170:	f7ff fcbe 	bl	8008af0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8009174:	2027      	movs	r0, #39	; 0x27
 8009176:	f7ff fc9d 	bl	8008ab4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 19200;
 800917a:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 800917e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8009180:	2300      	movs	r3, #0
 8009182:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8009184:	2300      	movs	r3, #0
 8009186:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8009188:	2300      	movs	r3, #0
 800918a:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800918c:	230c      	movs	r3, #12
 800918e:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8009190:	2300      	movs	r3, #0
 8009192:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8009194:	2300      	movs	r3, #0
 8009196:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8009198:	f107 031c 	add.w	r3, r7, #28
 800919c:	4619      	mov	r1, r3
 800919e:	4808      	ldr	r0, [pc, #32]	; (80091c0 <MX_USART3_UART_Init+0x17c>)
 80091a0:	f005 fdf0 	bl	800ed84 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 80091a4:	4806      	ldr	r0, [pc, #24]	; (80091c0 <MX_USART3_UART_Init+0x17c>)
 80091a6:	f7ff fe81 	bl	8008eac <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 80091aa:	4805      	ldr	r0, [pc, #20]	; (80091c0 <MX_USART3_UART_Init+0x17c>)
 80091ac:	f7ff fe6e 	bl	8008e8c <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80091b0:	bf00      	nop
 80091b2:	3738      	adds	r7, #56	; 0x38
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	40020800 	.word	0x40020800
 80091bc:	40026000 	.word	0x40026000
 80091c0:	40004800 	.word	0x40004800

080091c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b08c      	sub	sp, #48	; 0x30
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091cc:	f107 031c 	add.w	r3, r7, #28
 80091d0:	2200      	movs	r2, #0
 80091d2:	601a      	str	r2, [r3, #0]
 80091d4:	605a      	str	r2, [r3, #4]
 80091d6:	609a      	str	r2, [r3, #8]
 80091d8:	60da      	str	r2, [r3, #12]
 80091da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a66      	ldr	r2, [pc, #408]	; (800937c <HAL_UART_MspInit+0x1b8>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d12d      	bne.n	8009242 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80091e6:	2300      	movs	r3, #0
 80091e8:	61bb      	str	r3, [r7, #24]
 80091ea:	4b65      	ldr	r3, [pc, #404]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 80091ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ee:	4a64      	ldr	r2, [pc, #400]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 80091f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091f4:	6413      	str	r3, [r2, #64]	; 0x40
 80091f6:	4b62      	ldr	r3, [pc, #392]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 80091f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80091fe:	61bb      	str	r3, [r7, #24]
 8009200:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009202:	2300      	movs	r3, #0
 8009204:	617b      	str	r3, [r7, #20]
 8009206:	4b5e      	ldr	r3, [pc, #376]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 8009208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800920a:	4a5d      	ldr	r2, [pc, #372]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 800920c:	f043 0304 	orr.w	r3, r3, #4
 8009210:	6313      	str	r3, [r2, #48]	; 0x30
 8009212:	4b5b      	ldr	r3, [pc, #364]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 8009214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009216:	f003 0304 	and.w	r3, r3, #4
 800921a:	617b      	str	r3, [r7, #20]
 800921c:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800921e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009222:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009224:	2312      	movs	r3, #18
 8009226:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009228:	2301      	movs	r3, #1
 800922a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800922c:	2303      	movs	r3, #3
 800922e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8009230:	2308      	movs	r3, #8
 8009232:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009234:	f107 031c 	add.w	r3, r7, #28
 8009238:	4619      	mov	r1, r3
 800923a:	4852      	ldr	r0, [pc, #328]	; (8009384 <HAL_UART_MspInit+0x1c0>)
 800923c:	f001 fd26 	bl	800ac8c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8009240:	e097      	b.n	8009372 <HAL_UART_MspInit+0x1ae>
  else if(uartHandle->Instance==USART2)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a50      	ldr	r2, [pc, #320]	; (8009388 <HAL_UART_MspInit+0x1c4>)
 8009248:	4293      	cmp	r3, r2
 800924a:	f040 8092 	bne.w	8009372 <HAL_UART_MspInit+0x1ae>
    __HAL_RCC_USART2_CLK_ENABLE();
 800924e:	2300      	movs	r3, #0
 8009250:	613b      	str	r3, [r7, #16]
 8009252:	4b4b      	ldr	r3, [pc, #300]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 8009254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009256:	4a4a      	ldr	r2, [pc, #296]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 8009258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800925c:	6413      	str	r3, [r2, #64]	; 0x40
 800925e:	4b48      	ldr	r3, [pc, #288]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 8009260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009266:	613b      	str	r3, [r7, #16]
 8009268:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800926a:	2300      	movs	r3, #0
 800926c:	60fb      	str	r3, [r7, #12]
 800926e:	4b44      	ldr	r3, [pc, #272]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 8009270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009272:	4a43      	ldr	r2, [pc, #268]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 8009274:	f043 0301 	orr.w	r3, r3, #1
 8009278:	6313      	str	r3, [r2, #48]	; 0x30
 800927a:	4b41      	ldr	r3, [pc, #260]	; (8009380 <HAL_UART_MspInit+0x1bc>)
 800927c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800927e:	f003 0301 	and.w	r3, r3, #1
 8009282:	60fb      	str	r3, [r7, #12]
 8009284:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8009286:	230c      	movs	r3, #12
 8009288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800928a:	2302      	movs	r3, #2
 800928c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800928e:	2301      	movs	r3, #1
 8009290:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009292:	2303      	movs	r3, #3
 8009294:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009296:	2307      	movs	r3, #7
 8009298:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800929a:	f107 031c 	add.w	r3, r7, #28
 800929e:	4619      	mov	r1, r3
 80092a0:	483a      	ldr	r0, [pc, #232]	; (800938c <HAL_UART_MspInit+0x1c8>)
 80092a2:	f001 fcf3 	bl	800ac8c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80092a6:	4b3a      	ldr	r3, [pc, #232]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092a8:	4a3a      	ldr	r2, [pc, #232]	; (8009394 <HAL_UART_MspInit+0x1d0>)
 80092aa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80092ac:	4b38      	ldr	r3, [pc, #224]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80092b2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80092b4:	4b36      	ldr	r3, [pc, #216]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092b6:	2200      	movs	r2, #0
 80092b8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80092ba:	4b35      	ldr	r3, [pc, #212]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092bc:	2200      	movs	r2, #0
 80092be:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80092c0:	4b33      	ldr	r3, [pc, #204]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80092c6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80092c8:	4b31      	ldr	r3, [pc, #196]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092ca:	2200      	movs	r2, #0
 80092cc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80092ce:	4b30      	ldr	r3, [pc, #192]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092d0:	2200      	movs	r2, #0
 80092d2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80092d4:	4b2e      	ldr	r3, [pc, #184]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092d6:	2200      	movs	r2, #0
 80092d8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80092da:	4b2d      	ldr	r3, [pc, #180]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092dc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80092e0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80092e2:	4b2b      	ldr	r3, [pc, #172]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092e4:	2200      	movs	r2, #0
 80092e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80092e8:	4829      	ldr	r0, [pc, #164]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092ea:	f001 f8cd 	bl	800a488 <HAL_DMA_Init>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d001      	beq.n	80092f8 <HAL_UART_MspInit+0x134>
      Error_Handler();
 80092f4:	f7fb fe64 	bl	8004fc0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	4a25      	ldr	r2, [pc, #148]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 80092fc:	639a      	str	r2, [r3, #56]	; 0x38
 80092fe:	4a24      	ldr	r2, [pc, #144]	; (8009390 <HAL_UART_MspInit+0x1cc>)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8009304:	4b24      	ldr	r3, [pc, #144]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 8009306:	4a25      	ldr	r2, [pc, #148]	; (800939c <HAL_UART_MspInit+0x1d8>)
 8009308:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800930a:	4b23      	ldr	r3, [pc, #140]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 800930c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009310:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009312:	4b21      	ldr	r3, [pc, #132]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 8009314:	2240      	movs	r2, #64	; 0x40
 8009316:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009318:	4b1f      	ldr	r3, [pc, #124]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 800931a:	2200      	movs	r2, #0
 800931c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800931e:	4b1e      	ldr	r3, [pc, #120]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 8009320:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009324:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009326:	4b1c      	ldr	r3, [pc, #112]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 8009328:	2200      	movs	r2, #0
 800932a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800932c:	4b1a      	ldr	r3, [pc, #104]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 800932e:	2200      	movs	r2, #0
 8009330:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8009332:	4b19      	ldr	r3, [pc, #100]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 8009334:	2200      	movs	r2, #0
 8009336:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8009338:	4b17      	ldr	r3, [pc, #92]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 800933a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800933e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009340:	4b15      	ldr	r3, [pc, #84]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 8009342:	2200      	movs	r2, #0
 8009344:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8009346:	4814      	ldr	r0, [pc, #80]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 8009348:	f001 f89e 	bl	800a488 <HAL_DMA_Init>
 800934c:	4603      	mov	r3, r0
 800934e:	2b00      	cmp	r3, #0
 8009350:	d001      	beq.n	8009356 <HAL_UART_MspInit+0x192>
      Error_Handler();
 8009352:	f7fb fe35 	bl	8004fc0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	4a0f      	ldr	r2, [pc, #60]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 800935a:	635a      	str	r2, [r3, #52]	; 0x34
 800935c:	4a0e      	ldr	r2, [pc, #56]	; (8009398 <HAL_UART_MspInit+0x1d4>)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8009362:	2200      	movs	r2, #0
 8009364:	2100      	movs	r1, #0
 8009366:	2026      	movs	r0, #38	; 0x26
 8009368:	f001 f857 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800936c:	2026      	movs	r0, #38	; 0x26
 800936e:	f001 f870 	bl	800a452 <HAL_NVIC_EnableIRQ>
}
 8009372:	bf00      	nop
 8009374:	3730      	adds	r7, #48	; 0x30
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
 800937a:	bf00      	nop
 800937c:	40005000 	.word	0x40005000
 8009380:	40023800 	.word	0x40023800
 8009384:	40020800 	.word	0x40020800
 8009388:	40004400 	.word	0x40004400
 800938c:	40020000 	.word	0x40020000
 8009390:	20001408 	.word	0x20001408
 8009394:	40026088 	.word	0x40026088
 8009398:	20001468 	.word	0x20001468
 800939c:	400260a0 	.word	0x400260a0

080093a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80093a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80093d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80093a4:	480d      	ldr	r0, [pc, #52]	; (80093dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80093a6:	490e      	ldr	r1, [pc, #56]	; (80093e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80093a8:	4a0e      	ldr	r2, [pc, #56]	; (80093e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80093aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80093ac:	e002      	b.n	80093b4 <LoopCopyDataInit>

080093ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80093ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80093b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80093b2:	3304      	adds	r3, #4

080093b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80093b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80093b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80093b8:	d3f9      	bcc.n	80093ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80093ba:	4a0b      	ldr	r2, [pc, #44]	; (80093e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80093bc:	4c0b      	ldr	r4, [pc, #44]	; (80093ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80093be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80093c0:	e001      	b.n	80093c6 <LoopFillZerobss>

080093c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80093c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80093c4:	3204      	adds	r2, #4

080093c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80093c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80093c8:	d3fb      	bcc.n	80093c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80093ca:	f7fe fd9f 	bl	8007f0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80093ce:	f007 f877 	bl	80104c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80093d2:	f7fb f881 	bl	80044d8 <main>
  bx  lr    
 80093d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80093d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80093dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80093e0:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 80093e4:	080110f4 	.word	0x080110f4
  ldr r2, =_sbss
 80093e8:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 80093ec:	200014dc 	.word	0x200014dc

080093f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80093f0:	e7fe      	b.n	80093f0 <ADC_IRQHandler>
	...

080093f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80093f8:	4b0e      	ldr	r3, [pc, #56]	; (8009434 <HAL_Init+0x40>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a0d      	ldr	r2, [pc, #52]	; (8009434 <HAL_Init+0x40>)
 80093fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009402:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009404:	4b0b      	ldr	r3, [pc, #44]	; (8009434 <HAL_Init+0x40>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a0a      	ldr	r2, [pc, #40]	; (8009434 <HAL_Init+0x40>)
 800940a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800940e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009410:	4b08      	ldr	r3, [pc, #32]	; (8009434 <HAL_Init+0x40>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a07      	ldr	r2, [pc, #28]	; (8009434 <HAL_Init+0x40>)
 8009416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800941a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800941c:	2003      	movs	r0, #3
 800941e:	f000 fff1 	bl	800a404 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009422:	2000      	movs	r0, #0
 8009424:	f000 f808 	bl	8009438 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009428:	f7fe fad8 	bl	80079dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800942c:	2300      	movs	r3, #0
}
 800942e:	4618      	mov	r0, r3
 8009430:	bd80      	pop	{r7, pc}
 8009432:	bf00      	nop
 8009434:	40023c00 	.word	0x40023c00

08009438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009440:	4b12      	ldr	r3, [pc, #72]	; (800948c <HAL_InitTick+0x54>)
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	4b12      	ldr	r3, [pc, #72]	; (8009490 <HAL_InitTick+0x58>)
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	4619      	mov	r1, r3
 800944a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800944e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009452:	fbb2 f3f3 	udiv	r3, r2, r3
 8009456:	4618      	mov	r0, r3
 8009458:	f001 f809 	bl	800a46e <HAL_SYSTICK_Config>
 800945c:	4603      	mov	r3, r0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d001      	beq.n	8009466 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009462:	2301      	movs	r3, #1
 8009464:	e00e      	b.n	8009484 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2b0f      	cmp	r3, #15
 800946a:	d80a      	bhi.n	8009482 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800946c:	2200      	movs	r2, #0
 800946e:	6879      	ldr	r1, [r7, #4]
 8009470:	f04f 30ff 	mov.w	r0, #4294967295
 8009474:	f000 ffd1 	bl	800a41a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009478:	4a06      	ldr	r2, [pc, #24]	; (8009494 <HAL_InitTick+0x5c>)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800947e:	2300      	movs	r3, #0
 8009480:	e000      	b.n	8009484 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009482:	2301      	movs	r3, #1
}
 8009484:	4618      	mov	r0, r3
 8009486:	3708      	adds	r7, #8
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}
 800948c:	20000034 	.word	0x20000034
 8009490:	2000003c 	.word	0x2000003c
 8009494:	20000038 	.word	0x20000038

08009498 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009498:	b480      	push	{r7}
 800949a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800949c:	4b06      	ldr	r3, [pc, #24]	; (80094b8 <HAL_IncTick+0x20>)
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	461a      	mov	r2, r3
 80094a2:	4b06      	ldr	r3, [pc, #24]	; (80094bc <HAL_IncTick+0x24>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4413      	add	r3, r2
 80094a8:	4a04      	ldr	r2, [pc, #16]	; (80094bc <HAL_IncTick+0x24>)
 80094aa:	6013      	str	r3, [r2, #0]
}
 80094ac:	bf00      	nop
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr
 80094b6:	bf00      	nop
 80094b8:	2000003c 	.word	0x2000003c
 80094bc:	200014c8 	.word	0x200014c8

080094c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80094c0:	b480      	push	{r7}
 80094c2:	af00      	add	r7, sp, #0
  return uwTick;
 80094c4:	4b03      	ldr	r3, [pc, #12]	; (80094d4 <HAL_GetTick+0x14>)
 80094c6:	681b      	ldr	r3, [r3, #0]
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	200014c8 	.word	0x200014c8

080094d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b084      	sub	sp, #16
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80094e0:	f7ff ffee 	bl	80094c0 <HAL_GetTick>
 80094e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f0:	d005      	beq.n	80094fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80094f2:	4b0a      	ldr	r3, [pc, #40]	; (800951c <HAL_Delay+0x44>)
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	461a      	mov	r2, r3
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	4413      	add	r3, r2
 80094fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80094fe:	bf00      	nop
 8009500:	f7ff ffde 	bl	80094c0 <HAL_GetTick>
 8009504:	4602      	mov	r2, r0
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	1ad3      	subs	r3, r2, r3
 800950a:	68fa      	ldr	r2, [r7, #12]
 800950c:	429a      	cmp	r2, r3
 800950e:	d8f7      	bhi.n	8009500 <HAL_Delay+0x28>
  {
  }
}
 8009510:	bf00      	nop
 8009512:	bf00      	nop
 8009514:	3710      	adds	r7, #16
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	2000003c 	.word	0x2000003c

08009520 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b084      	sub	sp, #16
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d101      	bne.n	8009532 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	e0ed      	b.n	800970e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009538:	b2db      	uxtb	r3, r3
 800953a:	2b00      	cmp	r3, #0
 800953c:	d102      	bne.n	8009544 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f7f9 fc66 	bl	8002e10 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f042 0201 	orr.w	r2, r2, #1
 8009552:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009554:	f7ff ffb4 	bl	80094c0 <HAL_GetTick>
 8009558:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800955a:	e012      	b.n	8009582 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800955c:	f7ff ffb0 	bl	80094c0 <HAL_GetTick>
 8009560:	4602      	mov	r2, r0
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	1ad3      	subs	r3, r2, r3
 8009566:	2b0a      	cmp	r3, #10
 8009568:	d90b      	bls.n	8009582 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800956e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2205      	movs	r2, #5
 800957a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	e0c5      	b.n	800970e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	f003 0301 	and.w	r3, r3, #1
 800958c:	2b00      	cmp	r3, #0
 800958e:	d0e5      	beq.n	800955c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f022 0202 	bic.w	r2, r2, #2
 800959e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80095a0:	f7ff ff8e 	bl	80094c0 <HAL_GetTick>
 80095a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80095a6:	e012      	b.n	80095ce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80095a8:	f7ff ff8a 	bl	80094c0 <HAL_GetTick>
 80095ac:	4602      	mov	r2, r0
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	1ad3      	subs	r3, r2, r3
 80095b2:	2b0a      	cmp	r3, #10
 80095b4:	d90b      	bls.n	80095ce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2205      	movs	r2, #5
 80095c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80095ca:	2301      	movs	r3, #1
 80095cc:	e09f      	b.n	800970e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	685b      	ldr	r3, [r3, #4]
 80095d4:	f003 0302 	and.w	r3, r3, #2
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d1e5      	bne.n	80095a8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	7e1b      	ldrb	r3, [r3, #24]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d108      	bne.n	80095f6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	e007      	b.n	8009606 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	681a      	ldr	r2, [r3, #0]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009604:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	7e5b      	ldrb	r3, [r3, #25]
 800960a:	2b01      	cmp	r3, #1
 800960c:	d108      	bne.n	8009620 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	681a      	ldr	r2, [r3, #0]
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800961c:	601a      	str	r2, [r3, #0]
 800961e:	e007      	b.n	8009630 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	681a      	ldr	r2, [r3, #0]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800962e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	7e9b      	ldrb	r3, [r3, #26]
 8009634:	2b01      	cmp	r3, #1
 8009636:	d108      	bne.n	800964a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	681a      	ldr	r2, [r3, #0]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f042 0220 	orr.w	r2, r2, #32
 8009646:	601a      	str	r2, [r3, #0]
 8009648:	e007      	b.n	800965a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f022 0220 	bic.w	r2, r2, #32
 8009658:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	7edb      	ldrb	r3, [r3, #27]
 800965e:	2b01      	cmp	r3, #1
 8009660:	d108      	bne.n	8009674 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681a      	ldr	r2, [r3, #0]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f022 0210 	bic.w	r2, r2, #16
 8009670:	601a      	str	r2, [r3, #0]
 8009672:	e007      	b.n	8009684 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f042 0210 	orr.w	r2, r2, #16
 8009682:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	7f1b      	ldrb	r3, [r3, #28]
 8009688:	2b01      	cmp	r3, #1
 800968a:	d108      	bne.n	800969e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f042 0208 	orr.w	r2, r2, #8
 800969a:	601a      	str	r2, [r3, #0]
 800969c:	e007      	b.n	80096ae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f022 0208 	bic.w	r2, r2, #8
 80096ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	7f5b      	ldrb	r3, [r3, #29]
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d108      	bne.n	80096c8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f042 0204 	orr.w	r2, r2, #4
 80096c4:	601a      	str	r2, [r3, #0]
 80096c6:	e007      	b.n	80096d8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681a      	ldr	r2, [r3, #0]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f022 0204 	bic.w	r2, r2, #4
 80096d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	689a      	ldr	r2, [r3, #8]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	68db      	ldr	r3, [r3, #12]
 80096e0:	431a      	orrs	r2, r3
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	691b      	ldr	r3, [r3, #16]
 80096e6:	431a      	orrs	r2, r3
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	695b      	ldr	r3, [r3, #20]
 80096ec:	ea42 0103 	orr.w	r1, r2, r3
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	1e5a      	subs	r2, r3, #1
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	430a      	orrs	r2, r1
 80096fc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2200      	movs	r2, #0
 8009702:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2201      	movs	r2, #1
 8009708:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
	...

08009718 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8009718:	b480      	push	{r7}
 800971a:	b087      	sub	sp, #28
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800972e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8009730:	7cfb      	ldrb	r3, [r7, #19]
 8009732:	2b01      	cmp	r3, #1
 8009734:	d003      	beq.n	800973e <HAL_CAN_ConfigFilter+0x26>
 8009736:	7cfb      	ldrb	r3, [r7, #19]
 8009738:	2b02      	cmp	r3, #2
 800973a:	f040 80be 	bne.w	80098ba <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800973e:	4b65      	ldr	r3, [pc, #404]	; (80098d4 <HAL_CAN_ConfigFilter+0x1bc>)
 8009740:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009748:	f043 0201 	orr.w	r2, r3, #1
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009758:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800976c:	021b      	lsls	r3, r3, #8
 800976e:	431a      	orrs	r2, r3
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	695b      	ldr	r3, [r3, #20]
 800977a:	f003 031f 	and.w	r3, r3, #31
 800977e:	2201      	movs	r2, #1
 8009780:	fa02 f303 	lsl.w	r3, r2, r3
 8009784:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	43db      	mvns	r3, r3
 8009790:	401a      	ands	r2, r3
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	69db      	ldr	r3, [r3, #28]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d123      	bne.n	80097e8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	43db      	mvns	r3, r3
 80097aa:	401a      	ands	r2, r3
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	68db      	ldr	r3, [r3, #12]
 80097b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80097be:	683a      	ldr	r2, [r7, #0]
 80097c0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80097c2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	3248      	adds	r2, #72	; 0x48
 80097c8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80097dc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80097de:	6979      	ldr	r1, [r7, #20]
 80097e0:	3348      	adds	r3, #72	; 0x48
 80097e2:	00db      	lsls	r3, r3, #3
 80097e4:	440b      	add	r3, r1
 80097e6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	69db      	ldr	r3, [r3, #28]
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d122      	bne.n	8009836 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	431a      	orrs	r2, r3
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800980c:	683a      	ldr	r2, [r7, #0]
 800980e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009810:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	3248      	adds	r2, #72	; 0x48
 8009816:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	68db      	ldr	r3, [r3, #12]
 8009824:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800982a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800982c:	6979      	ldr	r1, [r7, #20]
 800982e:	3348      	adds	r3, #72	; 0x48
 8009830:	00db      	lsls	r3, r3, #3
 8009832:	440b      	add	r3, r1
 8009834:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	699b      	ldr	r3, [r3, #24]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d109      	bne.n	8009852 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	43db      	mvns	r3, r3
 8009848:	401a      	ands	r2, r3
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8009850:	e007      	b.n	8009862 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8009852:	697b      	ldr	r3, [r7, #20]
 8009854:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	431a      	orrs	r2, r3
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	691b      	ldr	r3, [r3, #16]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d109      	bne.n	800987e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	43db      	mvns	r3, r3
 8009874:	401a      	ands	r2, r3
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800987c:	e007      	b.n	800988e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	431a      	orrs	r2, r3
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	6a1b      	ldr	r3, [r3, #32]
 8009892:	2b01      	cmp	r3, #1
 8009894:	d107      	bne.n	80098a6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	431a      	orrs	r2, r3
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80098ac:	f023 0201 	bic.w	r2, r3, #1
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80098b6:	2300      	movs	r3, #0
 80098b8:	e006      	b.n	80098c8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098be:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80098c6:	2301      	movs	r3, #1
  }
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	371c      	adds	r7, #28
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr
 80098d4:	40006400 	.word	0x40006400

080098d8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b084      	sub	sp, #16
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	2b01      	cmp	r3, #1
 80098ea:	d12e      	bne.n	800994a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2202      	movs	r2, #2
 80098f0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f022 0201 	bic.w	r2, r2, #1
 8009902:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009904:	f7ff fddc 	bl	80094c0 <HAL_GetTick>
 8009908:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800990a:	e012      	b.n	8009932 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800990c:	f7ff fdd8 	bl	80094c0 <HAL_GetTick>
 8009910:	4602      	mov	r2, r0
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	1ad3      	subs	r3, r2, r3
 8009916:	2b0a      	cmp	r3, #10
 8009918:	d90b      	bls.n	8009932 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800991e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2205      	movs	r2, #5
 800992a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	e012      	b.n	8009958 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	f003 0301 	and.w	r3, r3, #1
 800993c:	2b00      	cmp	r3, #0
 800993e:	d1e5      	bne.n	800990c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8009946:	2300      	movs	r3, #0
 8009948:	e006      	b.n	8009958 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800994e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009956:	2301      	movs	r3, #1
  }
}
 8009958:	4618      	mov	r0, r3
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8009960:	b480      	push	{r7}
 8009962:	b089      	sub	sp, #36	; 0x24
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	607a      	str	r2, [r7, #4]
 800996c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009974:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800997e:	7ffb      	ldrb	r3, [r7, #31]
 8009980:	2b01      	cmp	r3, #1
 8009982:	d003      	beq.n	800998c <HAL_CAN_AddTxMessage+0x2c>
 8009984:	7ffb      	ldrb	r3, [r7, #31]
 8009986:	2b02      	cmp	r3, #2
 8009988:	f040 80b8 	bne.w	8009afc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800998c:	69bb      	ldr	r3, [r7, #24]
 800998e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009992:	2b00      	cmp	r3, #0
 8009994:	d10a      	bne.n	80099ac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009996:	69bb      	ldr	r3, [r7, #24]
 8009998:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800999c:	2b00      	cmp	r3, #0
 800999e:	d105      	bne.n	80099ac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80099a0:	69bb      	ldr	r3, [r7, #24]
 80099a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	f000 80a0 	beq.w	8009aec <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80099ac:	69bb      	ldr	r3, [r7, #24]
 80099ae:	0e1b      	lsrs	r3, r3, #24
 80099b0:	f003 0303 	and.w	r3, r3, #3
 80099b4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	2b02      	cmp	r3, #2
 80099ba:	d907      	bls.n	80099cc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80099c8:	2301      	movs	r3, #1
 80099ca:	e09e      	b.n	8009b0a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80099cc:	2201      	movs	r2, #1
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	409a      	lsls	r2, r3
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	689b      	ldr	r3, [r3, #8]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d10d      	bne.n	80099fa <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80099e8:	68f9      	ldr	r1, [r7, #12]
 80099ea:	6809      	ldr	r1, [r1, #0]
 80099ec:	431a      	orrs	r2, r3
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	3318      	adds	r3, #24
 80099f2:	011b      	lsls	r3, r3, #4
 80099f4:	440b      	add	r3, r1
 80099f6:	601a      	str	r2, [r3, #0]
 80099f8:	e00f      	b.n	8009a1a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	685b      	ldr	r3, [r3, #4]
 80099fe:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009a04:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009a0a:	68f9      	ldr	r1, [r7, #12]
 8009a0c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8009a0e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	3318      	adds	r3, #24
 8009a14:	011b      	lsls	r3, r3, #4
 8009a16:	440b      	add	r3, r1
 8009a18:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	6819      	ldr	r1, [r3, #0]
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	691a      	ldr	r2, [r3, #16]
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	3318      	adds	r3, #24
 8009a26:	011b      	lsls	r3, r3, #4
 8009a28:	440b      	add	r3, r1
 8009a2a:	3304      	adds	r3, #4
 8009a2c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	7d1b      	ldrb	r3, [r3, #20]
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d111      	bne.n	8009a5a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	3318      	adds	r3, #24
 8009a3e:	011b      	lsls	r3, r3, #4
 8009a40:	4413      	add	r3, r2
 8009a42:	3304      	adds	r3, #4
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	68fa      	ldr	r2, [r7, #12]
 8009a48:	6811      	ldr	r1, [r2, #0]
 8009a4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	3318      	adds	r3, #24
 8009a52:	011b      	lsls	r3, r3, #4
 8009a54:	440b      	add	r3, r1
 8009a56:	3304      	adds	r3, #4
 8009a58:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	3307      	adds	r3, #7
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	061a      	lsls	r2, r3, #24
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	3306      	adds	r3, #6
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	041b      	lsls	r3, r3, #16
 8009a6a:	431a      	orrs	r2, r3
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	3305      	adds	r3, #5
 8009a70:	781b      	ldrb	r3, [r3, #0]
 8009a72:	021b      	lsls	r3, r3, #8
 8009a74:	4313      	orrs	r3, r2
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	3204      	adds	r2, #4
 8009a7a:	7812      	ldrb	r2, [r2, #0]
 8009a7c:	4610      	mov	r0, r2
 8009a7e:	68fa      	ldr	r2, [r7, #12]
 8009a80:	6811      	ldr	r1, [r2, #0]
 8009a82:	ea43 0200 	orr.w	r2, r3, r0
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	011b      	lsls	r3, r3, #4
 8009a8a:	440b      	add	r3, r1
 8009a8c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8009a90:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	3303      	adds	r3, #3
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	061a      	lsls	r2, r3, #24
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	3302      	adds	r3, #2
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	041b      	lsls	r3, r3, #16
 8009aa2:	431a      	orrs	r2, r3
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	021b      	lsls	r3, r3, #8
 8009aac:	4313      	orrs	r3, r2
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	7812      	ldrb	r2, [r2, #0]
 8009ab2:	4610      	mov	r0, r2
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	6811      	ldr	r1, [r2, #0]
 8009ab8:	ea43 0200 	orr.w	r2, r3, r0
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	011b      	lsls	r3, r3, #4
 8009ac0:	440b      	add	r3, r1
 8009ac2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8009ac6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681a      	ldr	r2, [r3, #0]
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	3318      	adds	r3, #24
 8009ad0:	011b      	lsls	r3, r3, #4
 8009ad2:	4413      	add	r3, r2
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	68fa      	ldr	r2, [r7, #12]
 8009ad8:	6811      	ldr	r1, [r2, #0]
 8009ada:	f043 0201 	orr.w	r2, r3, #1
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	3318      	adds	r3, #24
 8009ae2:	011b      	lsls	r3, r3, #4
 8009ae4:	440b      	add	r3, r1
 8009ae6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	e00e      	b.n	8009b0a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009af0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8009af8:	2301      	movs	r3, #1
 8009afa:	e006      	b.n	8009b0a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b00:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009b08:	2301      	movs	r3, #1
  }
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3724      	adds	r7, #36	; 0x24
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b14:	4770      	bx	lr

08009b16 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8009b16:	b480      	push	{r7}
 8009b18:	b085      	sub	sp, #20
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009b28:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8009b2a:	7afb      	ldrb	r3, [r7, #11]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	d002      	beq.n	8009b36 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8009b30:	7afb      	ldrb	r3, [r7, #11]
 8009b32:	2b02      	cmp	r3, #2
 8009b34:	d11d      	bne.n	8009b72 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d002      	beq.n	8009b4a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	3301      	adds	r3, #1
 8009b48:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d002      	beq.n	8009b5e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d002      	beq.n	8009b72 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	3301      	adds	r3, #1
 8009b70:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8009b72:	68fb      	ldr	r3, [r7, #12]
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3714      	adds	r7, #20
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr

08009b80 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009b80:	b480      	push	{r7}
 8009b82:	b087      	sub	sp, #28
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	607a      	str	r2, [r7, #4]
 8009b8c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009b94:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8009b96:	7dfb      	ldrb	r3, [r7, #23]
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d003      	beq.n	8009ba4 <HAL_CAN_GetRxMessage+0x24>
 8009b9c:	7dfb      	ldrb	r3, [r7, #23]
 8009b9e:	2b02      	cmp	r3, #2
 8009ba0:	f040 80f3 	bne.w	8009d8a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d10e      	bne.n	8009bc8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	f003 0303 	and.w	r3, r3, #3
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d116      	bne.n	8009be6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bbc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	e0e7      	b.n	8009d98 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	f003 0303 	and.w	r3, r3, #3
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d107      	bne.n	8009be6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bda:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009be2:	2301      	movs	r3, #1
 8009be4:	e0d8      	b.n	8009d98 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681a      	ldr	r2, [r3, #0]
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	331b      	adds	r3, #27
 8009bee:	011b      	lsls	r3, r3, #4
 8009bf0:	4413      	add	r3, r2
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f003 0204 	and.w	r2, r3, #4
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	689b      	ldr	r3, [r3, #8]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d10c      	bne.n	8009c1e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	331b      	adds	r3, #27
 8009c0c:	011b      	lsls	r3, r3, #4
 8009c0e:	4413      	add	r3, r2
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	0d5b      	lsrs	r3, r3, #21
 8009c14:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	601a      	str	r2, [r3, #0]
 8009c1c:	e00b      	b.n	8009c36 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	331b      	adds	r3, #27
 8009c26:	011b      	lsls	r3, r3, #4
 8009c28:	4413      	add	r3, r2
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	08db      	lsrs	r3, r3, #3
 8009c2e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	331b      	adds	r3, #27
 8009c3e:	011b      	lsls	r3, r3, #4
 8009c40:	4413      	add	r3, r2
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f003 0202 	and.w	r2, r3, #2
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	331b      	adds	r3, #27
 8009c54:	011b      	lsls	r3, r3, #4
 8009c56:	4413      	add	r3, r2
 8009c58:	3304      	adds	r3, #4
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f003 020f 	and.w	r2, r3, #15
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	331b      	adds	r3, #27
 8009c6c:	011b      	lsls	r3, r3, #4
 8009c6e:	4413      	add	r3, r2
 8009c70:	3304      	adds	r3, #4
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	0a1b      	lsrs	r3, r3, #8
 8009c76:	b2da      	uxtb	r2, r3
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	331b      	adds	r3, #27
 8009c84:	011b      	lsls	r3, r3, #4
 8009c86:	4413      	add	r3, r2
 8009c88:	3304      	adds	r3, #4
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	0c1b      	lsrs	r3, r3, #16
 8009c8e:	b29a      	uxth	r2, r3
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	011b      	lsls	r3, r3, #4
 8009c9c:	4413      	add	r3, r2
 8009c9e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	b2da      	uxtb	r2, r3
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681a      	ldr	r2, [r3, #0]
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	011b      	lsls	r3, r3, #4
 8009cb2:	4413      	add	r3, r2
 8009cb4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	0a1a      	lsrs	r2, r3, #8
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	3301      	adds	r3, #1
 8009cc0:	b2d2      	uxtb	r2, r2
 8009cc2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	011b      	lsls	r3, r3, #4
 8009ccc:	4413      	add	r3, r2
 8009cce:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	0c1a      	lsrs	r2, r3, #16
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	3302      	adds	r3, #2
 8009cda:	b2d2      	uxtb	r2, r2
 8009cdc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681a      	ldr	r2, [r3, #0]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	011b      	lsls	r3, r3, #4
 8009ce6:	4413      	add	r3, r2
 8009ce8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	0e1a      	lsrs	r2, r3, #24
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	3303      	adds	r3, #3
 8009cf4:	b2d2      	uxtb	r2, r2
 8009cf6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	011b      	lsls	r3, r3, #4
 8009d00:	4413      	add	r3, r2
 8009d02:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009d06:	681a      	ldr	r2, [r3, #0]
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	3304      	adds	r3, #4
 8009d0c:	b2d2      	uxtb	r2, r2
 8009d0e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681a      	ldr	r2, [r3, #0]
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	011b      	lsls	r3, r3, #4
 8009d18:	4413      	add	r3, r2
 8009d1a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	0a1a      	lsrs	r2, r3, #8
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	3305      	adds	r3, #5
 8009d26:	b2d2      	uxtb	r2, r2
 8009d28:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681a      	ldr	r2, [r3, #0]
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	011b      	lsls	r3, r3, #4
 8009d32:	4413      	add	r3, r2
 8009d34:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	0c1a      	lsrs	r2, r3, #16
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	3306      	adds	r3, #6
 8009d40:	b2d2      	uxtb	r2, r2
 8009d42:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681a      	ldr	r2, [r3, #0]
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	011b      	lsls	r3, r3, #4
 8009d4c:	4413      	add	r3, r2
 8009d4e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	0e1a      	lsrs	r2, r3, #24
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	3307      	adds	r3, #7
 8009d5a:	b2d2      	uxtb	r2, r2
 8009d5c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d108      	bne.n	8009d76 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	68da      	ldr	r2, [r3, #12]
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f042 0220 	orr.w	r2, r2, #32
 8009d72:	60da      	str	r2, [r3, #12]
 8009d74:	e007      	b.n	8009d86 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	691a      	ldr	r2, [r3, #16]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f042 0220 	orr.w	r2, r2, #32
 8009d84:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8009d86:	2300      	movs	r3, #0
 8009d88:	e006      	b.n	8009d98 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d8e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009d96:	2301      	movs	r3, #1
  }
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	371c      	adds	r7, #28
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da2:	4770      	bx	lr

08009da4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009db4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009db6:	7bfb      	ldrb	r3, [r7, #15]
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d002      	beq.n	8009dc2 <HAL_CAN_ActivateNotification+0x1e>
 8009dbc:	7bfb      	ldrb	r3, [r7, #15]
 8009dbe:	2b02      	cmp	r3, #2
 8009dc0:	d109      	bne.n	8009dd6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	6959      	ldr	r1, [r3, #20]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	683a      	ldr	r2, [r7, #0]
 8009dce:	430a      	orrs	r2, r1
 8009dd0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	e006      	b.n	8009de4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dda:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009de2:	2301      	movs	r3, #1
  }
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3714      	adds	r7, #20
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr

08009df0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b08a      	sub	sp, #40	; 0x28
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	695b      	ldr	r3, [r3, #20]
 8009e02:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	689b      	ldr	r3, [r3, #8]
 8009e12:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	68db      	ldr	r3, [r3, #12]
 8009e1a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	691b      	ldr	r3, [r3, #16]
 8009e22:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	699b      	ldr	r3, [r3, #24]
 8009e2a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8009e2c:	6a3b      	ldr	r3, [r7, #32]
 8009e2e:	f003 0301 	and.w	r3, r3, #1
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d07c      	beq.n	8009f30 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8009e36:	69bb      	ldr	r3, [r7, #24]
 8009e38:	f003 0301 	and.w	r3, r3, #1
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d023      	beq.n	8009e88 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	2201      	movs	r2, #1
 8009e46:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8009e48:	69bb      	ldr	r3, [r7, #24]
 8009e4a:	f003 0302 	and.w	r3, r3, #2
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d003      	beq.n	8009e5a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 f983 	bl	800a15e <HAL_CAN_TxMailbox0CompleteCallback>
 8009e58:	e016      	b.n	8009e88 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8009e5a:	69bb      	ldr	r3, [r7, #24]
 8009e5c:	f003 0304 	and.w	r3, r3, #4
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d004      	beq.n	8009e6e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8009e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e66:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8009e6c:	e00c      	b.n	8009e88 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8009e6e:	69bb      	ldr	r3, [r7, #24]
 8009e70:	f003 0308 	and.w	r3, r3, #8
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d004      	beq.n	8009e82 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8009e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8009e80:	e002      	b.n	8009e88 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f000 f989 	bl	800a19a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d024      	beq.n	8009edc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e9a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d003      	beq.n	8009eae <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 f963 	bl	800a172 <HAL_CAN_TxMailbox1CompleteCallback>
 8009eac:	e016      	b.n	8009edc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8009eae:	69bb      	ldr	r3, [r7, #24]
 8009eb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d004      	beq.n	8009ec2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8009eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009ebe:	627b      	str	r3, [r7, #36]	; 0x24
 8009ec0:	e00c      	b.n	8009edc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8009ec2:	69bb      	ldr	r3, [r7, #24]
 8009ec4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d004      	beq.n	8009ed6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8009ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ece:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009ed2:	627b      	str	r3, [r7, #36]	; 0x24
 8009ed4:	e002      	b.n	8009edc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 f969 	bl	800a1ae <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8009edc:	69bb      	ldr	r3, [r7, #24]
 8009ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d024      	beq.n	8009f30 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009eee:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8009ef0:	69bb      	ldr	r3, [r7, #24]
 8009ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d003      	beq.n	8009f02 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f000 f943 	bl	800a186 <HAL_CAN_TxMailbox2CompleteCallback>
 8009f00:	e016      	b.n	8009f30 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8009f02:	69bb      	ldr	r3, [r7, #24]
 8009f04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d004      	beq.n	8009f16 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8009f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f12:	627b      	str	r3, [r7, #36]	; 0x24
 8009f14:	e00c      	b.n	8009f30 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8009f16:	69bb      	ldr	r3, [r7, #24]
 8009f18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d004      	beq.n	8009f2a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8009f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f26:	627b      	str	r3, [r7, #36]	; 0x24
 8009f28:	e002      	b.n	8009f30 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f000 f949 	bl	800a1c2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8009f30:	6a3b      	ldr	r3, [r7, #32]
 8009f32:	f003 0308 	and.w	r3, r3, #8
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d00c      	beq.n	8009f54 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	f003 0310 	and.w	r3, r3, #16
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d007      	beq.n	8009f54 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8009f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009f4a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	2210      	movs	r2, #16
 8009f52:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8009f54:	6a3b      	ldr	r3, [r7, #32]
 8009f56:	f003 0304 	and.w	r3, r3, #4
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d00b      	beq.n	8009f76 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	f003 0308 	and.w	r3, r3, #8
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d006      	beq.n	8009f76 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2208      	movs	r2, #8
 8009f6e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f000 f93a 	bl	800a1ea <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8009f76:	6a3b      	ldr	r3, [r7, #32]
 8009f78:	f003 0302 	and.w	r3, r3, #2
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d009      	beq.n	8009f94 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	68db      	ldr	r3, [r3, #12]
 8009f86:	f003 0303 	and.w	r3, r3, #3
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d002      	beq.n	8009f94 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 f921 	bl	800a1d6 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8009f94:	6a3b      	ldr	r3, [r7, #32]
 8009f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d00c      	beq.n	8009fb8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	f003 0310 	and.w	r3, r3, #16
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d007      	beq.n	8009fb8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009faa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009fae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2210      	movs	r2, #16
 8009fb6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8009fb8:	6a3b      	ldr	r3, [r7, #32]
 8009fba:	f003 0320 	and.w	r3, r3, #32
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d00b      	beq.n	8009fda <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8009fc2:	693b      	ldr	r3, [r7, #16]
 8009fc4:	f003 0308 	and.w	r3, r3, #8
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d006      	beq.n	8009fda <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	2208      	movs	r2, #8
 8009fd2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f000 f91c 	bl	800a212 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8009fda:	6a3b      	ldr	r3, [r7, #32]
 8009fdc:	f003 0310 	and.w	r3, r3, #16
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d009      	beq.n	8009ff8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	691b      	ldr	r3, [r3, #16]
 8009fea:	f003 0303 	and.w	r3, r3, #3
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d002      	beq.n	8009ff8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 f903 	bl	800a1fe <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8009ff8:	6a3b      	ldr	r3, [r7, #32]
 8009ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d00b      	beq.n	800a01a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800a002:	69fb      	ldr	r3, [r7, #28]
 800a004:	f003 0310 	and.w	r3, r3, #16
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d006      	beq.n	800a01a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	2210      	movs	r2, #16
 800a012:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 f906 	bl	800a226 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800a01a:	6a3b      	ldr	r3, [r7, #32]
 800a01c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d00b      	beq.n	800a03c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800a024:	69fb      	ldr	r3, [r7, #28]
 800a026:	f003 0308 	and.w	r3, r3, #8
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d006      	beq.n	800a03c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	2208      	movs	r2, #8
 800a034:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 f8ff 	bl	800a23a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800a03c:	6a3b      	ldr	r3, [r7, #32]
 800a03e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a042:	2b00      	cmp	r3, #0
 800a044:	d07b      	beq.n	800a13e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800a046:	69fb      	ldr	r3, [r7, #28]
 800a048:	f003 0304 	and.w	r3, r3, #4
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d072      	beq.n	800a136 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a050:	6a3b      	ldr	r3, [r7, #32]
 800a052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a056:	2b00      	cmp	r3, #0
 800a058:	d008      	beq.n	800a06c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a060:	2b00      	cmp	r3, #0
 800a062:	d003      	beq.n	800a06c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800a064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a066:	f043 0301 	orr.w	r3, r3, #1
 800a06a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a06c:	6a3b      	ldr	r3, [r7, #32]
 800a06e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a072:	2b00      	cmp	r3, #0
 800a074:	d008      	beq.n	800a088 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d003      	beq.n	800a088 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800a080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a082:	f043 0302 	orr.w	r3, r3, #2
 800a086:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a088:	6a3b      	ldr	r3, [r7, #32]
 800a08a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d008      	beq.n	800a0a4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d003      	beq.n	800a0a4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800a09c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a09e:	f043 0304 	orr.w	r3, r3, #4
 800a0a2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a0a4:	6a3b      	ldr	r3, [r7, #32]
 800a0a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d043      	beq.n	800a136 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d03e      	beq.n	800a136 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a0be:	2b60      	cmp	r3, #96	; 0x60
 800a0c0:	d02b      	beq.n	800a11a <HAL_CAN_IRQHandler+0x32a>
 800a0c2:	2b60      	cmp	r3, #96	; 0x60
 800a0c4:	d82e      	bhi.n	800a124 <HAL_CAN_IRQHandler+0x334>
 800a0c6:	2b50      	cmp	r3, #80	; 0x50
 800a0c8:	d022      	beq.n	800a110 <HAL_CAN_IRQHandler+0x320>
 800a0ca:	2b50      	cmp	r3, #80	; 0x50
 800a0cc:	d82a      	bhi.n	800a124 <HAL_CAN_IRQHandler+0x334>
 800a0ce:	2b40      	cmp	r3, #64	; 0x40
 800a0d0:	d019      	beq.n	800a106 <HAL_CAN_IRQHandler+0x316>
 800a0d2:	2b40      	cmp	r3, #64	; 0x40
 800a0d4:	d826      	bhi.n	800a124 <HAL_CAN_IRQHandler+0x334>
 800a0d6:	2b30      	cmp	r3, #48	; 0x30
 800a0d8:	d010      	beq.n	800a0fc <HAL_CAN_IRQHandler+0x30c>
 800a0da:	2b30      	cmp	r3, #48	; 0x30
 800a0dc:	d822      	bhi.n	800a124 <HAL_CAN_IRQHandler+0x334>
 800a0de:	2b10      	cmp	r3, #16
 800a0e0:	d002      	beq.n	800a0e8 <HAL_CAN_IRQHandler+0x2f8>
 800a0e2:	2b20      	cmp	r3, #32
 800a0e4:	d005      	beq.n	800a0f2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800a0e6:	e01d      	b.n	800a124 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800a0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ea:	f043 0308 	orr.w	r3, r3, #8
 800a0ee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a0f0:	e019      	b.n	800a126 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800a0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f4:	f043 0310 	orr.w	r3, r3, #16
 800a0f8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a0fa:	e014      	b.n	800a126 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800a0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0fe:	f043 0320 	orr.w	r3, r3, #32
 800a102:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a104:	e00f      	b.n	800a126 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800a106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a10c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a10e:	e00a      	b.n	800a126 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800a110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a112:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a116:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a118:	e005      	b.n	800a126 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800a11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a11c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a120:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a122:	e000      	b.n	800a126 <HAL_CAN_IRQHandler+0x336>
            break;
 800a124:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	699a      	ldr	r2, [r3, #24]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a134:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	2204      	movs	r2, #4
 800a13c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800a13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a140:	2b00      	cmp	r3, #0
 800a142:	d008      	beq.n	800a156 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a14a:	431a      	orrs	r2, r3
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f000 f87c 	bl	800a24e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800a156:	bf00      	nop
 800a158:	3728      	adds	r7, #40	; 0x28
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}

0800a15e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a15e:	b480      	push	{r7}
 800a160:	b083      	sub	sp, #12
 800a162:	af00      	add	r7, sp, #0
 800a164:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800a166:	bf00      	nop
 800a168:	370c      	adds	r7, #12
 800a16a:	46bd      	mov	sp, r7
 800a16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a170:	4770      	bx	lr

0800a172 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a172:	b480      	push	{r7}
 800a174:	b083      	sub	sp, #12
 800a176:	af00      	add	r7, sp, #0
 800a178:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800a17a:	bf00      	nop
 800a17c:	370c      	adds	r7, #12
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr

0800a186 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a186:	b480      	push	{r7}
 800a188:	b083      	sub	sp, #12
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800a18e:	bf00      	nop
 800a190:	370c      	adds	r7, #12
 800a192:	46bd      	mov	sp, r7
 800a194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a198:	4770      	bx	lr

0800a19a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a19a:	b480      	push	{r7}
 800a19c:	b083      	sub	sp, #12
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800a1a2:	bf00      	nop
 800a1a4:	370c      	adds	r7, #12
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ac:	4770      	bx	lr

0800a1ae <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a1ae:	b480      	push	{r7}
 800a1b0:	b083      	sub	sp, #12
 800a1b2:	af00      	add	r7, sp, #0
 800a1b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800a1b6:	bf00      	nop
 800a1b8:	370c      	adds	r7, #12
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr

0800a1c2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a1c2:	b480      	push	{r7}
 800a1c4:	b083      	sub	sp, #12
 800a1c6:	af00      	add	r7, sp, #0
 800a1c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800a1ca:	bf00      	nop
 800a1cc:	370c      	adds	r7, #12
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr

0800a1d6 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800a1d6:	b480      	push	{r7}
 800a1d8:	b083      	sub	sp, #12
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800a1de:	bf00      	nop
 800a1e0:	370c      	adds	r7, #12
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr

0800a1ea <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800a1ea:	b480      	push	{r7}
 800a1ec:	b083      	sub	sp, #12
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800a1f2:	bf00      	nop
 800a1f4:	370c      	adds	r7, #12
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr

0800a1fe <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800a1fe:	b480      	push	{r7}
 800a200:	b083      	sub	sp, #12
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800a206:	bf00      	nop
 800a208:	370c      	adds	r7, #12
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr

0800a212 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800a212:	b480      	push	{r7}
 800a214:	b083      	sub	sp, #12
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800a21a:	bf00      	nop
 800a21c:	370c      	adds	r7, #12
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr

0800a226 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800a226:	b480      	push	{r7}
 800a228:	b083      	sub	sp, #12
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800a22e:	bf00      	nop
 800a230:	370c      	adds	r7, #12
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr

0800a23a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b083      	sub	sp, #12
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800a242:	bf00      	nop
 800a244:	370c      	adds	r7, #12
 800a246:	46bd      	mov	sp, r7
 800a248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24c:	4770      	bx	lr

0800a24e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800a24e:	b480      	push	{r7}
 800a250:	b083      	sub	sp, #12
 800a252:	af00      	add	r7, sp, #0
 800a254:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800a256:	bf00      	nop
 800a258:	370c      	adds	r7, #12
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr
	...

0800a264 <__NVIC_SetPriorityGrouping>:
{
 800a264:	b480      	push	{r7}
 800a266:	b085      	sub	sp, #20
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f003 0307 	and.w	r3, r3, #7
 800a272:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a274:	4b0c      	ldr	r3, [pc, #48]	; (800a2a8 <__NVIC_SetPriorityGrouping+0x44>)
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a27a:	68ba      	ldr	r2, [r7, #8]
 800a27c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a280:	4013      	ands	r3, r2
 800a282:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a28c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a290:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a296:	4a04      	ldr	r2, [pc, #16]	; (800a2a8 <__NVIC_SetPriorityGrouping+0x44>)
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	60d3      	str	r3, [r2, #12]
}
 800a29c:	bf00      	nop
 800a29e:	3714      	adds	r7, #20
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr
 800a2a8:	e000ed00 	.word	0xe000ed00

0800a2ac <__NVIC_GetPriorityGrouping>:
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a2b0:	4b04      	ldr	r3, [pc, #16]	; (800a2c4 <__NVIC_GetPriorityGrouping+0x18>)
 800a2b2:	68db      	ldr	r3, [r3, #12]
 800a2b4:	0a1b      	lsrs	r3, r3, #8
 800a2b6:	f003 0307 	and.w	r3, r3, #7
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr
 800a2c4:	e000ed00 	.word	0xe000ed00

0800a2c8 <__NVIC_EnableIRQ>:
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b083      	sub	sp, #12
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a2d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	db0b      	blt.n	800a2f2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	f003 021f 	and.w	r2, r3, #31
 800a2e0:	4907      	ldr	r1, [pc, #28]	; (800a300 <__NVIC_EnableIRQ+0x38>)
 800a2e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2e6:	095b      	lsrs	r3, r3, #5
 800a2e8:	2001      	movs	r0, #1
 800a2ea:	fa00 f202 	lsl.w	r2, r0, r2
 800a2ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a2f2:	bf00      	nop
 800a2f4:	370c      	adds	r7, #12
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	e000e100 	.word	0xe000e100

0800a304 <__NVIC_SetPriority>:
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
 800a30a:	4603      	mov	r3, r0
 800a30c:	6039      	str	r1, [r7, #0]
 800a30e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a314:	2b00      	cmp	r3, #0
 800a316:	db0a      	blt.n	800a32e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	b2da      	uxtb	r2, r3
 800a31c:	490c      	ldr	r1, [pc, #48]	; (800a350 <__NVIC_SetPriority+0x4c>)
 800a31e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a322:	0112      	lsls	r2, r2, #4
 800a324:	b2d2      	uxtb	r2, r2
 800a326:	440b      	add	r3, r1
 800a328:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a32c:	e00a      	b.n	800a344 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	b2da      	uxtb	r2, r3
 800a332:	4908      	ldr	r1, [pc, #32]	; (800a354 <__NVIC_SetPriority+0x50>)
 800a334:	79fb      	ldrb	r3, [r7, #7]
 800a336:	f003 030f 	and.w	r3, r3, #15
 800a33a:	3b04      	subs	r3, #4
 800a33c:	0112      	lsls	r2, r2, #4
 800a33e:	b2d2      	uxtb	r2, r2
 800a340:	440b      	add	r3, r1
 800a342:	761a      	strb	r2, [r3, #24]
}
 800a344:	bf00      	nop
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr
 800a350:	e000e100 	.word	0xe000e100
 800a354:	e000ed00 	.word	0xe000ed00

0800a358 <NVIC_EncodePriority>:
{
 800a358:	b480      	push	{r7}
 800a35a:	b089      	sub	sp, #36	; 0x24
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	60f8      	str	r0, [r7, #12]
 800a360:	60b9      	str	r1, [r7, #8]
 800a362:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f003 0307 	and.w	r3, r3, #7
 800a36a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a36c:	69fb      	ldr	r3, [r7, #28]
 800a36e:	f1c3 0307 	rsb	r3, r3, #7
 800a372:	2b04      	cmp	r3, #4
 800a374:	bf28      	it	cs
 800a376:	2304      	movcs	r3, #4
 800a378:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a37a:	69fb      	ldr	r3, [r7, #28]
 800a37c:	3304      	adds	r3, #4
 800a37e:	2b06      	cmp	r3, #6
 800a380:	d902      	bls.n	800a388 <NVIC_EncodePriority+0x30>
 800a382:	69fb      	ldr	r3, [r7, #28]
 800a384:	3b03      	subs	r3, #3
 800a386:	e000      	b.n	800a38a <NVIC_EncodePriority+0x32>
 800a388:	2300      	movs	r3, #0
 800a38a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a38c:	f04f 32ff 	mov.w	r2, #4294967295
 800a390:	69bb      	ldr	r3, [r7, #24]
 800a392:	fa02 f303 	lsl.w	r3, r2, r3
 800a396:	43da      	mvns	r2, r3
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	401a      	ands	r2, r3
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a3a0:	f04f 31ff 	mov.w	r1, #4294967295
 800a3a4:	697b      	ldr	r3, [r7, #20]
 800a3a6:	fa01 f303 	lsl.w	r3, r1, r3
 800a3aa:	43d9      	mvns	r1, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a3b0:	4313      	orrs	r3, r2
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3724      	adds	r7, #36	; 0x24
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr
	...

0800a3c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b082      	sub	sp, #8
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a3d0:	d301      	bcc.n	800a3d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	e00f      	b.n	800a3f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a3d6:	4a0a      	ldr	r2, [pc, #40]	; (800a400 <SysTick_Config+0x40>)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a3de:	210f      	movs	r1, #15
 800a3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e4:	f7ff ff8e 	bl	800a304 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a3e8:	4b05      	ldr	r3, [pc, #20]	; (800a400 <SysTick_Config+0x40>)
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a3ee:	4b04      	ldr	r3, [pc, #16]	; (800a400 <SysTick_Config+0x40>)
 800a3f0:	2207      	movs	r2, #7
 800a3f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a3f4:	2300      	movs	r3, #0
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	e000e010 	.word	0xe000e010

0800a404 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f7ff ff29 	bl	800a264 <__NVIC_SetPriorityGrouping>
}
 800a412:	bf00      	nop
 800a414:	3708      	adds	r7, #8
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}

0800a41a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a41a:	b580      	push	{r7, lr}
 800a41c:	b086      	sub	sp, #24
 800a41e:	af00      	add	r7, sp, #0
 800a420:	4603      	mov	r3, r0
 800a422:	60b9      	str	r1, [r7, #8]
 800a424:	607a      	str	r2, [r7, #4]
 800a426:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a428:	2300      	movs	r3, #0
 800a42a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a42c:	f7ff ff3e 	bl	800a2ac <__NVIC_GetPriorityGrouping>
 800a430:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a432:	687a      	ldr	r2, [r7, #4]
 800a434:	68b9      	ldr	r1, [r7, #8]
 800a436:	6978      	ldr	r0, [r7, #20]
 800a438:	f7ff ff8e 	bl	800a358 <NVIC_EncodePriority>
 800a43c:	4602      	mov	r2, r0
 800a43e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a442:	4611      	mov	r1, r2
 800a444:	4618      	mov	r0, r3
 800a446:	f7ff ff5d 	bl	800a304 <__NVIC_SetPriority>
}
 800a44a:	bf00      	nop
 800a44c:	3718      	adds	r7, #24
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}

0800a452 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a452:	b580      	push	{r7, lr}
 800a454:	b082      	sub	sp, #8
 800a456:	af00      	add	r7, sp, #0
 800a458:	4603      	mov	r3, r0
 800a45a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a45c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a460:	4618      	mov	r0, r3
 800a462:	f7ff ff31 	bl	800a2c8 <__NVIC_EnableIRQ>
}
 800a466:	bf00      	nop
 800a468:	3708      	adds	r7, #8
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}

0800a46e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a46e:	b580      	push	{r7, lr}
 800a470:	b082      	sub	sp, #8
 800a472:	af00      	add	r7, sp, #0
 800a474:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f7ff ffa2 	bl	800a3c0 <SysTick_Config>
 800a47c:	4603      	mov	r3, r0
}
 800a47e:	4618      	mov	r0, r3
 800a480:	3708      	adds	r7, #8
 800a482:	46bd      	mov	sp, r7
 800a484:	bd80      	pop	{r7, pc}
	...

0800a488 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a490:	2300      	movs	r3, #0
 800a492:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a494:	f7ff f814 	bl	80094c0 <HAL_GetTick>
 800a498:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d101      	bne.n	800a4a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	e099      	b.n	800a5d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2202      	movs	r2, #2
 800a4a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f022 0201 	bic.w	r2, r2, #1
 800a4c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a4c4:	e00f      	b.n	800a4e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a4c6:	f7fe fffb 	bl	80094c0 <HAL_GetTick>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	1ad3      	subs	r3, r2, r3
 800a4d0:	2b05      	cmp	r3, #5
 800a4d2:	d908      	bls.n	800a4e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2220      	movs	r2, #32
 800a4d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2203      	movs	r2, #3
 800a4de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a4e2:	2303      	movs	r3, #3
 800a4e4:	e078      	b.n	800a5d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f003 0301 	and.w	r3, r3, #1
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d1e8      	bne.n	800a4c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a4fc:	697a      	ldr	r2, [r7, #20]
 800a4fe:	4b38      	ldr	r3, [pc, #224]	; (800a5e0 <HAL_DMA_Init+0x158>)
 800a500:	4013      	ands	r3, r2
 800a502:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	685a      	ldr	r2, [r3, #4]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	689b      	ldr	r3, [r3, #8]
 800a50c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a512:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	691b      	ldr	r3, [r3, #16]
 800a518:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a51e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	699b      	ldr	r3, [r3, #24]
 800a524:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a52a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6a1b      	ldr	r3, [r3, #32]
 800a530:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a532:	697a      	ldr	r2, [r7, #20]
 800a534:	4313      	orrs	r3, r2
 800a536:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a53c:	2b04      	cmp	r3, #4
 800a53e:	d107      	bne.n	800a550 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a548:	4313      	orrs	r3, r2
 800a54a:	697a      	ldr	r2, [r7, #20]
 800a54c:	4313      	orrs	r3, r2
 800a54e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	697a      	ldr	r2, [r7, #20]
 800a556:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	695b      	ldr	r3, [r3, #20]
 800a55e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	f023 0307 	bic.w	r3, r3, #7
 800a566:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a56c:	697a      	ldr	r2, [r7, #20]
 800a56e:	4313      	orrs	r3, r2
 800a570:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a576:	2b04      	cmp	r3, #4
 800a578:	d117      	bne.n	800a5aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a57e:	697a      	ldr	r2, [r7, #20]
 800a580:	4313      	orrs	r3, r2
 800a582:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00e      	beq.n	800a5aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f000 fb01 	bl	800ab94 <DMA_CheckFifoParam>
 800a592:	4603      	mov	r3, r0
 800a594:	2b00      	cmp	r3, #0
 800a596:	d008      	beq.n	800a5aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2240      	movs	r2, #64	; 0x40
 800a59c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e016      	b.n	800a5d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	697a      	ldr	r2, [r7, #20]
 800a5b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f000 fab8 	bl	800ab28 <DMA_CalcBaseAndBitshift>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5c0:	223f      	movs	r2, #63	; 0x3f
 800a5c2:	409a      	lsls	r2, r3
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2201      	movs	r2, #1
 800a5d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a5d6:	2300      	movs	r3, #0
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3718      	adds	r7, #24
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}
 800a5e0:	f010803f 	.word	0xf010803f

0800a5e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b086      	sub	sp, #24
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	60f8      	str	r0, [r7, #12]
 800a5ec:	60b9      	str	r1, [r7, #8]
 800a5ee:	607a      	str	r2, [r7, #4]
 800a5f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a602:	2b01      	cmp	r3, #1
 800a604:	d101      	bne.n	800a60a <HAL_DMA_Start_IT+0x26>
 800a606:	2302      	movs	r3, #2
 800a608:	e040      	b.n	800a68c <HAL_DMA_Start_IT+0xa8>
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2201      	movs	r2, #1
 800a60e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a618:	b2db      	uxtb	r3, r3
 800a61a:	2b01      	cmp	r3, #1
 800a61c:	d12f      	bne.n	800a67e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2202      	movs	r2, #2
 800a622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	2200      	movs	r2, #0
 800a62a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	68b9      	ldr	r1, [r7, #8]
 800a632:	68f8      	ldr	r0, [r7, #12]
 800a634:	f000 fa4a 	bl	800aacc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a63c:	223f      	movs	r2, #63	; 0x3f
 800a63e:	409a      	lsls	r2, r3
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f042 0216 	orr.w	r2, r2, #22
 800a652:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d007      	beq.n	800a66c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f042 0208 	orr.w	r2, r2, #8
 800a66a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f042 0201 	orr.w	r2, r2, #1
 800a67a:	601a      	str	r2, [r3, #0]
 800a67c:	e005      	b.n	800a68a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2200      	movs	r2, #0
 800a682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a686:	2302      	movs	r3, #2
 800a688:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a68a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3718      	adds	r7, #24
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800a6a2:	f7fe ff0d 	bl	80094c0 <HAL_GetTick>
 800a6a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a6ae:	b2db      	uxtb	r3, r3
 800a6b0:	2b02      	cmp	r3, #2
 800a6b2:	d008      	beq.n	800a6c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2280      	movs	r2, #128	; 0x80
 800a6b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e052      	b.n	800a76c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	681a      	ldr	r2, [r3, #0]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f022 0216 	bic.w	r2, r2, #22
 800a6d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	695a      	ldr	r2, [r3, #20]
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a6e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d103      	bne.n	800a6f6 <HAL_DMA_Abort+0x62>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d007      	beq.n	800a706 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	681a      	ldr	r2, [r3, #0]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f022 0208 	bic.w	r2, r2, #8
 800a704:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f022 0201 	bic.w	r2, r2, #1
 800a714:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a716:	e013      	b.n	800a740 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a718:	f7fe fed2 	bl	80094c0 <HAL_GetTick>
 800a71c:	4602      	mov	r2, r0
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	1ad3      	subs	r3, r2, r3
 800a722:	2b05      	cmp	r3, #5
 800a724:	d90c      	bls.n	800a740 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2220      	movs	r2, #32
 800a72a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2203      	movs	r2, #3
 800a730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800a73c:	2303      	movs	r3, #3
 800a73e:	e015      	b.n	800a76c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f003 0301 	and.w	r3, r3, #1
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d1e4      	bne.n	800a718 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a752:	223f      	movs	r2, #63	; 0x3f
 800a754:	409a      	lsls	r2, r3
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2201      	movs	r2, #1
 800a75e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2200      	movs	r2, #0
 800a766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800a76a:	2300      	movs	r3, #0
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3710      	adds	r7, #16
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a782:	b2db      	uxtb	r3, r3
 800a784:	2b02      	cmp	r3, #2
 800a786:	d004      	beq.n	800a792 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2280      	movs	r2, #128	; 0x80
 800a78c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a78e:	2301      	movs	r3, #1
 800a790:	e00c      	b.n	800a7ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2205      	movs	r2, #5
 800a796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	681a      	ldr	r2, [r3, #0]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f022 0201 	bic.w	r2, r2, #1
 800a7a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a7aa:	2300      	movs	r3, #0
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	370c      	adds	r7, #12
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr

0800a7b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b086      	sub	sp, #24
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a7c4:	4b8e      	ldr	r3, [pc, #568]	; (800aa00 <HAL_DMA_IRQHandler+0x248>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	4a8e      	ldr	r2, [pc, #568]	; (800aa04 <HAL_DMA_IRQHandler+0x24c>)
 800a7ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a7ce:	0a9b      	lsrs	r3, r3, #10
 800a7d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7e2:	2208      	movs	r2, #8
 800a7e4:	409a      	lsls	r2, r3
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	4013      	ands	r3, r2
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d01a      	beq.n	800a824 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f003 0304 	and.w	r3, r3, #4
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d013      	beq.n	800a824 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	681a      	ldr	r2, [r3, #0]
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f022 0204 	bic.w	r2, r2, #4
 800a80a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a810:	2208      	movs	r2, #8
 800a812:	409a      	lsls	r2, r3
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a81c:	f043 0201 	orr.w	r2, r3, #1
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a828:	2201      	movs	r2, #1
 800a82a:	409a      	lsls	r2, r3
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	4013      	ands	r3, r2
 800a830:	2b00      	cmp	r3, #0
 800a832:	d012      	beq.n	800a85a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	695b      	ldr	r3, [r3, #20]
 800a83a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d00b      	beq.n	800a85a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a846:	2201      	movs	r2, #1
 800a848:	409a      	lsls	r2, r3
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a852:	f043 0202 	orr.w	r2, r3, #2
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a85e:	2204      	movs	r2, #4
 800a860:	409a      	lsls	r2, r3
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	4013      	ands	r3, r2
 800a866:	2b00      	cmp	r3, #0
 800a868:	d012      	beq.n	800a890 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f003 0302 	and.w	r3, r3, #2
 800a874:	2b00      	cmp	r3, #0
 800a876:	d00b      	beq.n	800a890 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a87c:	2204      	movs	r2, #4
 800a87e:	409a      	lsls	r2, r3
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a888:	f043 0204 	orr.w	r2, r3, #4
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a894:	2210      	movs	r2, #16
 800a896:	409a      	lsls	r2, r3
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	4013      	ands	r3, r2
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d043      	beq.n	800a928 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f003 0308 	and.w	r3, r3, #8
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d03c      	beq.n	800a928 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8b2:	2210      	movs	r2, #16
 800a8b4:	409a      	lsls	r2, r3
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d018      	beq.n	800a8fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d108      	bne.n	800a8e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d024      	beq.n	800a928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	4798      	blx	r3
 800a8e6:	e01f      	b.n	800a928 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d01b      	beq.n	800a928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	4798      	blx	r3
 800a8f8:	e016      	b.n	800a928 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a904:	2b00      	cmp	r3, #0
 800a906:	d107      	bne.n	800a918 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	681a      	ldr	r2, [r3, #0]
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f022 0208 	bic.w	r2, r2, #8
 800a916:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d003      	beq.n	800a928 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a92c:	2220      	movs	r2, #32
 800a92e:	409a      	lsls	r2, r3
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	4013      	ands	r3, r2
 800a934:	2b00      	cmp	r3, #0
 800a936:	f000 808f 	beq.w	800aa58 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	f003 0310 	and.w	r3, r3, #16
 800a944:	2b00      	cmp	r3, #0
 800a946:	f000 8087 	beq.w	800aa58 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a94e:	2220      	movs	r2, #32
 800a950:	409a      	lsls	r2, r3
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a95c:	b2db      	uxtb	r3, r3
 800a95e:	2b05      	cmp	r3, #5
 800a960:	d136      	bne.n	800a9d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	681a      	ldr	r2, [r3, #0]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	f022 0216 	bic.w	r2, r2, #22
 800a970:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	695a      	ldr	r2, [r3, #20]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a980:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a986:	2b00      	cmp	r3, #0
 800a988:	d103      	bne.n	800a992 <HAL_DMA_IRQHandler+0x1da>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d007      	beq.n	800a9a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f022 0208 	bic.w	r2, r2, #8
 800a9a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9a6:	223f      	movs	r2, #63	; 0x3f
 800a9a8:	409a      	lsls	r2, r3
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d07e      	beq.n	800aac4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	4798      	blx	r3
        }
        return;
 800a9ce:	e079      	b.n	800aac4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d01d      	beq.n	800aa1a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10d      	bne.n	800aa08 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d031      	beq.n	800aa58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	4798      	blx	r3
 800a9fc:	e02c      	b.n	800aa58 <HAL_DMA_IRQHandler+0x2a0>
 800a9fe:	bf00      	nop
 800aa00:	20000034 	.word	0x20000034
 800aa04:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d023      	beq.n	800aa58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	4798      	blx	r3
 800aa18:	e01e      	b.n	800aa58 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d10f      	bne.n	800aa48 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f022 0210 	bic.w	r2, r2, #16
 800aa36:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d003      	beq.n	800aa58 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d032      	beq.n	800aac6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa64:	f003 0301 	and.w	r3, r3, #1
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d022      	beq.n	800aab2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2205      	movs	r2, #5
 800aa70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f022 0201 	bic.w	r2, r2, #1
 800aa82:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	3301      	adds	r3, #1
 800aa88:	60bb      	str	r3, [r7, #8]
 800aa8a:	697a      	ldr	r2, [r7, #20]
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	d307      	bcc.n	800aaa0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f003 0301 	and.w	r3, r3, #1
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d1f2      	bne.n	800aa84 <HAL_DMA_IRQHandler+0x2cc>
 800aa9e:	e000      	b.n	800aaa2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 800aaa0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2201      	movs	r2, #1
 800aaa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2200      	movs	r2, #0
 800aaae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d005      	beq.n	800aac6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	4798      	blx	r3
 800aac2:	e000      	b.n	800aac6 <HAL_DMA_IRQHandler+0x30e>
        return;
 800aac4:	bf00      	nop
    }
  }
}
 800aac6:	3718      	adds	r7, #24
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800aacc:	b480      	push	{r7}
 800aace:	b085      	sub	sp, #20
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	60f8      	str	r0, [r7, #12]
 800aad4:	60b9      	str	r1, [r7, #8]
 800aad6:	607a      	str	r2, [r7, #4]
 800aad8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800aae8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	683a      	ldr	r2, [r7, #0]
 800aaf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	2b40      	cmp	r3, #64	; 0x40
 800aaf8:	d108      	bne.n	800ab0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	687a      	ldr	r2, [r7, #4]
 800ab00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	68ba      	ldr	r2, [r7, #8]
 800ab08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800ab0a:	e007      	b.n	800ab1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	68ba      	ldr	r2, [r7, #8]
 800ab12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	687a      	ldr	r2, [r7, #4]
 800ab1a:	60da      	str	r2, [r3, #12]
}
 800ab1c:	bf00      	nop
 800ab1e:	3714      	adds	r7, #20
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr

0800ab28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	3b10      	subs	r3, #16
 800ab38:	4a14      	ldr	r2, [pc, #80]	; (800ab8c <DMA_CalcBaseAndBitshift+0x64>)
 800ab3a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab3e:	091b      	lsrs	r3, r3, #4
 800ab40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ab42:	4a13      	ldr	r2, [pc, #76]	; (800ab90 <DMA_CalcBaseAndBitshift+0x68>)
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	4413      	add	r3, r2
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	2b03      	cmp	r3, #3
 800ab54:	d909      	bls.n	800ab6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ab5e:	f023 0303 	bic.w	r3, r3, #3
 800ab62:	1d1a      	adds	r2, r3, #4
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	659a      	str	r2, [r3, #88]	; 0x58
 800ab68:	e007      	b.n	800ab7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ab72:	f023 0303 	bic.w	r3, r3, #3
 800ab76:	687a      	ldr	r2, [r7, #4]
 800ab78:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3714      	adds	r7, #20
 800ab82:	46bd      	mov	sp, r7
 800ab84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab88:	4770      	bx	lr
 800ab8a:	bf00      	nop
 800ab8c:	aaaaaaab 	.word	0xaaaaaaab
 800ab90:	08010c50 	.word	0x08010c50

0800ab94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aba4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	699b      	ldr	r3, [r3, #24]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d11f      	bne.n	800abee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	2b03      	cmp	r3, #3
 800abb2:	d856      	bhi.n	800ac62 <DMA_CheckFifoParam+0xce>
 800abb4:	a201      	add	r2, pc, #4	; (adr r2, 800abbc <DMA_CheckFifoParam+0x28>)
 800abb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abba:	bf00      	nop
 800abbc:	0800abcd 	.word	0x0800abcd
 800abc0:	0800abdf 	.word	0x0800abdf
 800abc4:	0800abcd 	.word	0x0800abcd
 800abc8:	0800ac63 	.word	0x0800ac63
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d046      	beq.n	800ac66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800abd8:	2301      	movs	r3, #1
 800abda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800abdc:	e043      	b.n	800ac66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abe2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800abe6:	d140      	bne.n	800ac6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800abe8:	2301      	movs	r3, #1
 800abea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800abec:	e03d      	b.n	800ac6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	699b      	ldr	r3, [r3, #24]
 800abf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abf6:	d121      	bne.n	800ac3c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	2b03      	cmp	r3, #3
 800abfc:	d837      	bhi.n	800ac6e <DMA_CheckFifoParam+0xda>
 800abfe:	a201      	add	r2, pc, #4	; (adr r2, 800ac04 <DMA_CheckFifoParam+0x70>)
 800ac00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac04:	0800ac15 	.word	0x0800ac15
 800ac08:	0800ac1b 	.word	0x0800ac1b
 800ac0c:	0800ac15 	.word	0x0800ac15
 800ac10:	0800ac2d 	.word	0x0800ac2d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800ac14:	2301      	movs	r3, #1
 800ac16:	73fb      	strb	r3, [r7, #15]
      break;
 800ac18:	e030      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d025      	beq.n	800ac72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800ac26:	2301      	movs	r3, #1
 800ac28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ac2a:	e022      	b.n	800ac72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ac34:	d11f      	bne.n	800ac76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800ac36:	2301      	movs	r3, #1
 800ac38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ac3a:	e01c      	b.n	800ac76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	d903      	bls.n	800ac4a <DMA_CheckFifoParam+0xb6>
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	2b03      	cmp	r3, #3
 800ac46:	d003      	beq.n	800ac50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ac48:	e018      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	73fb      	strb	r3, [r7, #15]
      break;
 800ac4e:	e015      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d00e      	beq.n	800ac7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	73fb      	strb	r3, [r7, #15]
      break;
 800ac60:	e00b      	b.n	800ac7a <DMA_CheckFifoParam+0xe6>
      break;
 800ac62:	bf00      	nop
 800ac64:	e00a      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
      break;
 800ac66:	bf00      	nop
 800ac68:	e008      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
      break;
 800ac6a:	bf00      	nop
 800ac6c:	e006      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
      break;
 800ac6e:	bf00      	nop
 800ac70:	e004      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
      break;
 800ac72:	bf00      	nop
 800ac74:	e002      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
      break;   
 800ac76:	bf00      	nop
 800ac78:	e000      	b.n	800ac7c <DMA_CheckFifoParam+0xe8>
      break;
 800ac7a:	bf00      	nop
    }
  } 
  
  return status; 
 800ac7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3714      	adds	r7, #20
 800ac82:	46bd      	mov	sp, r7
 800ac84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac88:	4770      	bx	lr
 800ac8a:	bf00      	nop

0800ac8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b089      	sub	sp, #36	; 0x24
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800ac96:	2300      	movs	r3, #0
 800ac98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800aca2:	2300      	movs	r3, #0
 800aca4:	61fb      	str	r3, [r7, #28]
 800aca6:	e165      	b.n	800af74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800aca8:	2201      	movs	r2, #1
 800acaa:	69fb      	ldr	r3, [r7, #28]
 800acac:	fa02 f303 	lsl.w	r3, r2, r3
 800acb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	697a      	ldr	r2, [r7, #20]
 800acb8:	4013      	ands	r3, r2
 800acba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800acbc:	693a      	ldr	r2, [r7, #16]
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	429a      	cmp	r2, r3
 800acc2:	f040 8154 	bne.w	800af6e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	685b      	ldr	r3, [r3, #4]
 800acca:	f003 0303 	and.w	r3, r3, #3
 800acce:	2b01      	cmp	r3, #1
 800acd0:	d005      	beq.n	800acde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800acda:	2b02      	cmp	r3, #2
 800acdc:	d130      	bne.n	800ad40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	689b      	ldr	r3, [r3, #8]
 800ace2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ace4:	69fb      	ldr	r3, [r7, #28]
 800ace6:	005b      	lsls	r3, r3, #1
 800ace8:	2203      	movs	r2, #3
 800acea:	fa02 f303 	lsl.w	r3, r2, r3
 800acee:	43db      	mvns	r3, r3
 800acf0:	69ba      	ldr	r2, [r7, #24]
 800acf2:	4013      	ands	r3, r2
 800acf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	68da      	ldr	r2, [r3, #12]
 800acfa:	69fb      	ldr	r3, [r7, #28]
 800acfc:	005b      	lsls	r3, r3, #1
 800acfe:	fa02 f303 	lsl.w	r3, r2, r3
 800ad02:	69ba      	ldr	r2, [r7, #24]
 800ad04:	4313      	orrs	r3, r2
 800ad06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	69ba      	ldr	r2, [r7, #24]
 800ad0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ad14:	2201      	movs	r2, #1
 800ad16:	69fb      	ldr	r3, [r7, #28]
 800ad18:	fa02 f303 	lsl.w	r3, r2, r3
 800ad1c:	43db      	mvns	r3, r3
 800ad1e:	69ba      	ldr	r2, [r7, #24]
 800ad20:	4013      	ands	r3, r2
 800ad22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	091b      	lsrs	r3, r3, #4
 800ad2a:	f003 0201 	and.w	r2, r3, #1
 800ad2e:	69fb      	ldr	r3, [r7, #28]
 800ad30:	fa02 f303 	lsl.w	r3, r2, r3
 800ad34:	69ba      	ldr	r2, [r7, #24]
 800ad36:	4313      	orrs	r3, r2
 800ad38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	69ba      	ldr	r2, [r7, #24]
 800ad3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	f003 0303 	and.w	r3, r3, #3
 800ad48:	2b03      	cmp	r3, #3
 800ad4a:	d017      	beq.n	800ad7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	68db      	ldr	r3, [r3, #12]
 800ad50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ad52:	69fb      	ldr	r3, [r7, #28]
 800ad54:	005b      	lsls	r3, r3, #1
 800ad56:	2203      	movs	r2, #3
 800ad58:	fa02 f303 	lsl.w	r3, r2, r3
 800ad5c:	43db      	mvns	r3, r3
 800ad5e:	69ba      	ldr	r2, [r7, #24]
 800ad60:	4013      	ands	r3, r2
 800ad62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	689a      	ldr	r2, [r3, #8]
 800ad68:	69fb      	ldr	r3, [r7, #28]
 800ad6a:	005b      	lsls	r3, r3, #1
 800ad6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad70:	69ba      	ldr	r2, [r7, #24]
 800ad72:	4313      	orrs	r3, r2
 800ad74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	69ba      	ldr	r2, [r7, #24]
 800ad7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	f003 0303 	and.w	r3, r3, #3
 800ad84:	2b02      	cmp	r3, #2
 800ad86:	d123      	bne.n	800add0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ad88:	69fb      	ldr	r3, [r7, #28]
 800ad8a:	08da      	lsrs	r2, r3, #3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	3208      	adds	r2, #8
 800ad90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ad96:	69fb      	ldr	r3, [r7, #28]
 800ad98:	f003 0307 	and.w	r3, r3, #7
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	220f      	movs	r2, #15
 800ada0:	fa02 f303 	lsl.w	r3, r2, r3
 800ada4:	43db      	mvns	r3, r3
 800ada6:	69ba      	ldr	r2, [r7, #24]
 800ada8:	4013      	ands	r3, r2
 800adaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	691a      	ldr	r2, [r3, #16]
 800adb0:	69fb      	ldr	r3, [r7, #28]
 800adb2:	f003 0307 	and.w	r3, r3, #7
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	fa02 f303 	lsl.w	r3, r2, r3
 800adbc:	69ba      	ldr	r2, [r7, #24]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800adc2:	69fb      	ldr	r3, [r7, #28]
 800adc4:	08da      	lsrs	r2, r3, #3
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	3208      	adds	r2, #8
 800adca:	69b9      	ldr	r1, [r7, #24]
 800adcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800add6:	69fb      	ldr	r3, [r7, #28]
 800add8:	005b      	lsls	r3, r3, #1
 800adda:	2203      	movs	r2, #3
 800addc:	fa02 f303 	lsl.w	r3, r2, r3
 800ade0:	43db      	mvns	r3, r3
 800ade2:	69ba      	ldr	r2, [r7, #24]
 800ade4:	4013      	ands	r3, r2
 800ade6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	f003 0203 	and.w	r2, r3, #3
 800adf0:	69fb      	ldr	r3, [r7, #28]
 800adf2:	005b      	lsls	r3, r3, #1
 800adf4:	fa02 f303 	lsl.w	r3, r2, r3
 800adf8:	69ba      	ldr	r2, [r7, #24]
 800adfa:	4313      	orrs	r3, r2
 800adfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	69ba      	ldr	r2, [r7, #24]
 800ae02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	f000 80ae 	beq.w	800af6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ae12:	2300      	movs	r3, #0
 800ae14:	60fb      	str	r3, [r7, #12]
 800ae16:	4b5d      	ldr	r3, [pc, #372]	; (800af8c <HAL_GPIO_Init+0x300>)
 800ae18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae1a:	4a5c      	ldr	r2, [pc, #368]	; (800af8c <HAL_GPIO_Init+0x300>)
 800ae1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ae20:	6453      	str	r3, [r2, #68]	; 0x44
 800ae22:	4b5a      	ldr	r3, [pc, #360]	; (800af8c <HAL_GPIO_Init+0x300>)
 800ae24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae2a:	60fb      	str	r3, [r7, #12]
 800ae2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ae2e:	4a58      	ldr	r2, [pc, #352]	; (800af90 <HAL_GPIO_Init+0x304>)
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	089b      	lsrs	r3, r3, #2
 800ae34:	3302      	adds	r3, #2
 800ae36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ae3c:	69fb      	ldr	r3, [r7, #28]
 800ae3e:	f003 0303 	and.w	r3, r3, #3
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	220f      	movs	r2, #15
 800ae46:	fa02 f303 	lsl.w	r3, r2, r3
 800ae4a:	43db      	mvns	r3, r3
 800ae4c:	69ba      	ldr	r2, [r7, #24]
 800ae4e:	4013      	ands	r3, r2
 800ae50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4a4f      	ldr	r2, [pc, #316]	; (800af94 <HAL_GPIO_Init+0x308>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d025      	beq.n	800aea6 <HAL_GPIO_Init+0x21a>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a4e      	ldr	r2, [pc, #312]	; (800af98 <HAL_GPIO_Init+0x30c>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d01f      	beq.n	800aea2 <HAL_GPIO_Init+0x216>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a4d      	ldr	r2, [pc, #308]	; (800af9c <HAL_GPIO_Init+0x310>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d019      	beq.n	800ae9e <HAL_GPIO_Init+0x212>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a4c      	ldr	r2, [pc, #304]	; (800afa0 <HAL_GPIO_Init+0x314>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d013      	beq.n	800ae9a <HAL_GPIO_Init+0x20e>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a4b      	ldr	r2, [pc, #300]	; (800afa4 <HAL_GPIO_Init+0x318>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d00d      	beq.n	800ae96 <HAL_GPIO_Init+0x20a>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a4a      	ldr	r2, [pc, #296]	; (800afa8 <HAL_GPIO_Init+0x31c>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d007      	beq.n	800ae92 <HAL_GPIO_Init+0x206>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a49      	ldr	r2, [pc, #292]	; (800afac <HAL_GPIO_Init+0x320>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d101      	bne.n	800ae8e <HAL_GPIO_Init+0x202>
 800ae8a:	2306      	movs	r3, #6
 800ae8c:	e00c      	b.n	800aea8 <HAL_GPIO_Init+0x21c>
 800ae8e:	2307      	movs	r3, #7
 800ae90:	e00a      	b.n	800aea8 <HAL_GPIO_Init+0x21c>
 800ae92:	2305      	movs	r3, #5
 800ae94:	e008      	b.n	800aea8 <HAL_GPIO_Init+0x21c>
 800ae96:	2304      	movs	r3, #4
 800ae98:	e006      	b.n	800aea8 <HAL_GPIO_Init+0x21c>
 800ae9a:	2303      	movs	r3, #3
 800ae9c:	e004      	b.n	800aea8 <HAL_GPIO_Init+0x21c>
 800ae9e:	2302      	movs	r3, #2
 800aea0:	e002      	b.n	800aea8 <HAL_GPIO_Init+0x21c>
 800aea2:	2301      	movs	r3, #1
 800aea4:	e000      	b.n	800aea8 <HAL_GPIO_Init+0x21c>
 800aea6:	2300      	movs	r3, #0
 800aea8:	69fa      	ldr	r2, [r7, #28]
 800aeaa:	f002 0203 	and.w	r2, r2, #3
 800aeae:	0092      	lsls	r2, r2, #2
 800aeb0:	4093      	lsls	r3, r2
 800aeb2:	69ba      	ldr	r2, [r7, #24]
 800aeb4:	4313      	orrs	r3, r2
 800aeb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800aeb8:	4935      	ldr	r1, [pc, #212]	; (800af90 <HAL_GPIO_Init+0x304>)
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	089b      	lsrs	r3, r3, #2
 800aebe:	3302      	adds	r3, #2
 800aec0:	69ba      	ldr	r2, [r7, #24]
 800aec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800aec6:	4b3a      	ldr	r3, [pc, #232]	; (800afb0 <HAL_GPIO_Init+0x324>)
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800aecc:	693b      	ldr	r3, [r7, #16]
 800aece:	43db      	mvns	r3, r3
 800aed0:	69ba      	ldr	r2, [r7, #24]
 800aed2:	4013      	ands	r3, r2
 800aed4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d003      	beq.n	800aeea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800aee2:	69ba      	ldr	r2, [r7, #24]
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	4313      	orrs	r3, r2
 800aee8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800aeea:	4a31      	ldr	r2, [pc, #196]	; (800afb0 <HAL_GPIO_Init+0x324>)
 800aeec:	69bb      	ldr	r3, [r7, #24]
 800aeee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800aef0:	4b2f      	ldr	r3, [pc, #188]	; (800afb0 <HAL_GPIO_Init+0x324>)
 800aef2:	68db      	ldr	r3, [r3, #12]
 800aef4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	43db      	mvns	r3, r3
 800aefa:	69ba      	ldr	r2, [r7, #24]
 800aefc:	4013      	ands	r3, r2
 800aefe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d003      	beq.n	800af14 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800af0c:	69ba      	ldr	r2, [r7, #24]
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	4313      	orrs	r3, r2
 800af12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800af14:	4a26      	ldr	r2, [pc, #152]	; (800afb0 <HAL_GPIO_Init+0x324>)
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800af1a:	4b25      	ldr	r3, [pc, #148]	; (800afb0 <HAL_GPIO_Init+0x324>)
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	43db      	mvns	r3, r3
 800af24:	69ba      	ldr	r2, [r7, #24]
 800af26:	4013      	ands	r3, r2
 800af28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	685b      	ldr	r3, [r3, #4]
 800af2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af32:	2b00      	cmp	r3, #0
 800af34:	d003      	beq.n	800af3e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800af36:	69ba      	ldr	r2, [r7, #24]
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	4313      	orrs	r3, r2
 800af3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800af3e:	4a1c      	ldr	r2, [pc, #112]	; (800afb0 <HAL_GPIO_Init+0x324>)
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800af44:	4b1a      	ldr	r3, [pc, #104]	; (800afb0 <HAL_GPIO_Init+0x324>)
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	43db      	mvns	r3, r3
 800af4e:	69ba      	ldr	r2, [r7, #24]
 800af50:	4013      	ands	r3, r2
 800af52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	685b      	ldr	r3, [r3, #4]
 800af58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d003      	beq.n	800af68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800af60:	69ba      	ldr	r2, [r7, #24]
 800af62:	693b      	ldr	r3, [r7, #16]
 800af64:	4313      	orrs	r3, r2
 800af66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800af68:	4a11      	ldr	r2, [pc, #68]	; (800afb0 <HAL_GPIO_Init+0x324>)
 800af6a:	69bb      	ldr	r3, [r7, #24]
 800af6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800af6e:	69fb      	ldr	r3, [r7, #28]
 800af70:	3301      	adds	r3, #1
 800af72:	61fb      	str	r3, [r7, #28]
 800af74:	69fb      	ldr	r3, [r7, #28]
 800af76:	2b0f      	cmp	r3, #15
 800af78:	f67f ae96 	bls.w	800aca8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800af7c:	bf00      	nop
 800af7e:	bf00      	nop
 800af80:	3724      	adds	r7, #36	; 0x24
 800af82:	46bd      	mov	sp, r7
 800af84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af88:	4770      	bx	lr
 800af8a:	bf00      	nop
 800af8c:	40023800 	.word	0x40023800
 800af90:	40013800 	.word	0x40013800
 800af94:	40020000 	.word	0x40020000
 800af98:	40020400 	.word	0x40020400
 800af9c:	40020800 	.word	0x40020800
 800afa0:	40020c00 	.word	0x40020c00
 800afa4:	40021000 	.word	0x40021000
 800afa8:	40021400 	.word	0x40021400
 800afac:	40021800 	.word	0x40021800
 800afb0:	40013c00 	.word	0x40013c00

0800afb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	460b      	mov	r3, r1
 800afbe:	807b      	strh	r3, [r7, #2]
 800afc0:	4613      	mov	r3, r2
 800afc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800afc4:	787b      	ldrb	r3, [r7, #1]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d003      	beq.n	800afd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800afca:	887a      	ldrh	r2, [r7, #2]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800afd0:	e003      	b.n	800afda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800afd2:	887b      	ldrh	r3, [r7, #2]
 800afd4:	041a      	lsls	r2, r3, #16
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	619a      	str	r2, [r3, #24]
}
 800afda:	bf00      	nop
 800afdc:	370c      	adds	r7, #12
 800afde:	46bd      	mov	sp, r7
 800afe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe4:	4770      	bx	lr
	...

0800afe8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800afe8:	b480      	push	{r7}
 800afea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800afec:	4b03      	ldr	r3, [pc, #12]	; (800affc <HAL_RCC_GetHCLKFreq+0x14>)
 800afee:	681b      	ldr	r3, [r3, #0]
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	20000034 	.word	0x20000034

0800b000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b004:	f7ff fff0 	bl	800afe8 <HAL_RCC_GetHCLKFreq>
 800b008:	4602      	mov	r2, r0
 800b00a:	4b05      	ldr	r3, [pc, #20]	; (800b020 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b00c:	689b      	ldr	r3, [r3, #8]
 800b00e:	0a9b      	lsrs	r3, r3, #10
 800b010:	f003 0307 	and.w	r3, r3, #7
 800b014:	4903      	ldr	r1, [pc, #12]	; (800b024 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b016:	5ccb      	ldrb	r3, [r1, r3]
 800b018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	bd80      	pop	{r7, pc}
 800b020:	40023800 	.word	0x40023800
 800b024:	08010c20 	.word	0x08010c20

0800b028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b02c:	f7ff ffdc 	bl	800afe8 <HAL_RCC_GetHCLKFreq>
 800b030:	4602      	mov	r2, r0
 800b032:	4b05      	ldr	r3, [pc, #20]	; (800b048 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b034:	689b      	ldr	r3, [r3, #8]
 800b036:	0b5b      	lsrs	r3, r3, #13
 800b038:	f003 0307 	and.w	r3, r3, #7
 800b03c:	4903      	ldr	r1, [pc, #12]	; (800b04c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b03e:	5ccb      	ldrb	r3, [r1, r3]
 800b040:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b044:	4618      	mov	r0, r3
 800b046:	bd80      	pop	{r7, pc}
 800b048:	40023800 	.word	0x40023800
 800b04c:	08010c20 	.word	0x08010c20

0800b050 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b082      	sub	sp, #8
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d101      	bne.n	800b062 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b05e:	2301      	movs	r3, #1
 800b060:	e07b      	b.n	800b15a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b066:	2b00      	cmp	r3, #0
 800b068:	d108      	bne.n	800b07c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b072:	d009      	beq.n	800b088 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2200      	movs	r2, #0
 800b078:	61da      	str	r2, [r3, #28]
 800b07a:	e005      	b.n	800b088 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2200      	movs	r2, #0
 800b086:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2200      	movs	r2, #0
 800b08c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b094:	b2db      	uxtb	r3, r3
 800b096:	2b00      	cmp	r3, #0
 800b098:	d106      	bne.n	800b0a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2200      	movs	r2, #0
 800b09e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f7fc fc52 	bl	800794c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2202      	movs	r2, #2
 800b0ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	681a      	ldr	r2, [r3, #0]
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b0be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	685b      	ldr	r3, [r3, #4]
 800b0c4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b0d0:	431a      	orrs	r2, r3
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	68db      	ldr	r3, [r3, #12]
 800b0d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b0da:	431a      	orrs	r2, r3
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	691b      	ldr	r3, [r3, #16]
 800b0e0:	f003 0302 	and.w	r3, r3, #2
 800b0e4:	431a      	orrs	r2, r3
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	695b      	ldr	r3, [r3, #20]
 800b0ea:	f003 0301 	and.w	r3, r3, #1
 800b0ee:	431a      	orrs	r2, r3
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	699b      	ldr	r3, [r3, #24]
 800b0f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b0f8:	431a      	orrs	r2, r3
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	69db      	ldr	r3, [r3, #28]
 800b0fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b102:	431a      	orrs	r2, r3
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6a1b      	ldr	r3, [r3, #32]
 800b108:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b10c:	ea42 0103 	orr.w	r1, r2, r3
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b114:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	430a      	orrs	r2, r1
 800b11e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	699b      	ldr	r3, [r3, #24]
 800b124:	0c1b      	lsrs	r3, r3, #16
 800b126:	f003 0104 	and.w	r1, r3, #4
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b12e:	f003 0210 	and.w	r2, r3, #16
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	430a      	orrs	r2, r1
 800b138:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	69da      	ldr	r2, [r3, #28]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b148:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2200      	movs	r2, #0
 800b14e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2201      	movs	r2, #1
 800b154:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b158:	2300      	movs	r3, #0
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	3708      	adds	r7, #8
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}

0800b162 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b162:	b580      	push	{r7, lr}
 800b164:	b08c      	sub	sp, #48	; 0x30
 800b166:	af00      	add	r7, sp, #0
 800b168:	60f8      	str	r0, [r7, #12]
 800b16a:	60b9      	str	r1, [r7, #8]
 800b16c:	607a      	str	r2, [r7, #4]
 800b16e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b170:	2301      	movs	r3, #1
 800b172:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b174:	2300      	movs	r3, #0
 800b176:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b180:	2b01      	cmp	r3, #1
 800b182:	d101      	bne.n	800b188 <HAL_SPI_TransmitReceive+0x26>
 800b184:	2302      	movs	r3, #2
 800b186:	e18a      	b.n	800b49e <HAL_SPI_TransmitReceive+0x33c>
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	2201      	movs	r2, #1
 800b18c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b190:	f7fe f996 	bl	80094c0 <HAL_GetTick>
 800b194:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b19c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	685b      	ldr	r3, [r3, #4]
 800b1a4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b1a6:	887b      	ldrh	r3, [r7, #2]
 800b1a8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b1aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b1ae:	2b01      	cmp	r3, #1
 800b1b0:	d00f      	beq.n	800b1d2 <HAL_SPI_TransmitReceive+0x70>
 800b1b2:	69fb      	ldr	r3, [r7, #28]
 800b1b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b1b8:	d107      	bne.n	800b1ca <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	689b      	ldr	r3, [r3, #8]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d103      	bne.n	800b1ca <HAL_SPI_TransmitReceive+0x68>
 800b1c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b1c6:	2b04      	cmp	r3, #4
 800b1c8:	d003      	beq.n	800b1d2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b1ca:	2302      	movs	r3, #2
 800b1cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b1d0:	e15b      	b.n	800b48a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d005      	beq.n	800b1e4 <HAL_SPI_TransmitReceive+0x82>
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d002      	beq.n	800b1e4 <HAL_SPI_TransmitReceive+0x82>
 800b1de:	887b      	ldrh	r3, [r7, #2]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d103      	bne.n	800b1ec <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b1ea:	e14e      	b.n	800b48a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	2b04      	cmp	r3, #4
 800b1f6:	d003      	beq.n	800b200 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2205      	movs	r2, #5
 800b1fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2200      	movs	r2, #0
 800b204:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	887a      	ldrh	r2, [r7, #2]
 800b210:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	887a      	ldrh	r2, [r7, #2]
 800b216:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	68ba      	ldr	r2, [r7, #8]
 800b21c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	887a      	ldrh	r2, [r7, #2]
 800b222:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	887a      	ldrh	r2, [r7, #2]
 800b228:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2200      	movs	r2, #0
 800b22e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2200      	movs	r2, #0
 800b234:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b240:	2b40      	cmp	r3, #64	; 0x40
 800b242:	d007      	beq.n	800b254 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	681a      	ldr	r2, [r3, #0]
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b252:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	68db      	ldr	r3, [r3, #12]
 800b258:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b25c:	d178      	bne.n	800b350 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	685b      	ldr	r3, [r3, #4]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d002      	beq.n	800b26c <HAL_SPI_TransmitReceive+0x10a>
 800b266:	8b7b      	ldrh	r3, [r7, #26]
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d166      	bne.n	800b33a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b270:	881a      	ldrh	r2, [r3, #0]
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b27c:	1c9a      	adds	r2, r3, #2
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b286:	b29b      	uxth	r3, r3
 800b288:	3b01      	subs	r3, #1
 800b28a:	b29a      	uxth	r2, r3
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b290:	e053      	b.n	800b33a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	f003 0302 	and.w	r3, r3, #2
 800b29c:	2b02      	cmp	r3, #2
 800b29e:	d11b      	bne.n	800b2d8 <HAL_SPI_TransmitReceive+0x176>
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d016      	beq.n	800b2d8 <HAL_SPI_TransmitReceive+0x176>
 800b2aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2ac:	2b01      	cmp	r3, #1
 800b2ae:	d113      	bne.n	800b2d8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2b4:	881a      	ldrh	r2, [r3, #0]
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2c0:	1c9a      	adds	r2, r3, #2
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b2ca:	b29b      	uxth	r3, r3
 800b2cc:	3b01      	subs	r3, #1
 800b2ce:	b29a      	uxth	r2, r3
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	689b      	ldr	r3, [r3, #8]
 800b2de:	f003 0301 	and.w	r3, r3, #1
 800b2e2:	2b01      	cmp	r3, #1
 800b2e4:	d119      	bne.n	800b31a <HAL_SPI_TransmitReceive+0x1b8>
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d014      	beq.n	800b31a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	68da      	ldr	r2, [r3, #12]
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2fa:	b292      	uxth	r2, r2
 800b2fc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b302:	1c9a      	adds	r2, r3, #2
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	3b01      	subs	r3, #1
 800b310:	b29a      	uxth	r2, r3
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b316:	2301      	movs	r3, #1
 800b318:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b31a:	f7fe f8d1 	bl	80094c0 <HAL_GetTick>
 800b31e:	4602      	mov	r2, r0
 800b320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b322:	1ad3      	subs	r3, r2, r3
 800b324:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b326:	429a      	cmp	r2, r3
 800b328:	d807      	bhi.n	800b33a <HAL_SPI_TransmitReceive+0x1d8>
 800b32a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b32c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b330:	d003      	beq.n	800b33a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b332:	2303      	movs	r3, #3
 800b334:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b338:	e0a7      	b.n	800b48a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b33e:	b29b      	uxth	r3, r3
 800b340:	2b00      	cmp	r3, #0
 800b342:	d1a6      	bne.n	800b292 <HAL_SPI_TransmitReceive+0x130>
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b348:	b29b      	uxth	r3, r3
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d1a1      	bne.n	800b292 <HAL_SPI_TransmitReceive+0x130>
 800b34e:	e07c      	b.n	800b44a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	685b      	ldr	r3, [r3, #4]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d002      	beq.n	800b35e <HAL_SPI_TransmitReceive+0x1fc>
 800b358:	8b7b      	ldrh	r3, [r7, #26]
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d16b      	bne.n	800b436 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	330c      	adds	r3, #12
 800b368:	7812      	ldrb	r2, [r2, #0]
 800b36a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b370:	1c5a      	adds	r2, r3, #1
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b37a:	b29b      	uxth	r3, r3
 800b37c:	3b01      	subs	r3, #1
 800b37e:	b29a      	uxth	r2, r3
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b384:	e057      	b.n	800b436 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	689b      	ldr	r3, [r3, #8]
 800b38c:	f003 0302 	and.w	r3, r3, #2
 800b390:	2b02      	cmp	r3, #2
 800b392:	d11c      	bne.n	800b3ce <HAL_SPI_TransmitReceive+0x26c>
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b398:	b29b      	uxth	r3, r3
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d017      	beq.n	800b3ce <HAL_SPI_TransmitReceive+0x26c>
 800b39e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d114      	bne.n	800b3ce <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	330c      	adds	r3, #12
 800b3ae:	7812      	ldrb	r2, [r2, #0]
 800b3b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3b6:	1c5a      	adds	r2, r3, #1
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b3c0:	b29b      	uxth	r3, r3
 800b3c2:	3b01      	subs	r3, #1
 800b3c4:	b29a      	uxth	r2, r3
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	689b      	ldr	r3, [r3, #8]
 800b3d4:	f003 0301 	and.w	r3, r3, #1
 800b3d8:	2b01      	cmp	r3, #1
 800b3da:	d119      	bne.n	800b410 <HAL_SPI_TransmitReceive+0x2ae>
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d014      	beq.n	800b410 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	68da      	ldr	r2, [r3, #12]
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3f0:	b2d2      	uxtb	r2, r2
 800b3f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3f8:	1c5a      	adds	r2, r3, #1
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b402:	b29b      	uxth	r3, r3
 800b404:	3b01      	subs	r3, #1
 800b406:	b29a      	uxth	r2, r3
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b40c:	2301      	movs	r3, #1
 800b40e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b410:	f7fe f856 	bl	80094c0 <HAL_GetTick>
 800b414:	4602      	mov	r2, r0
 800b416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b418:	1ad3      	subs	r3, r2, r3
 800b41a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b41c:	429a      	cmp	r2, r3
 800b41e:	d803      	bhi.n	800b428 <HAL_SPI_TransmitReceive+0x2c6>
 800b420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b422:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b426:	d102      	bne.n	800b42e <HAL_SPI_TransmitReceive+0x2cc>
 800b428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d103      	bne.n	800b436 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b42e:	2303      	movs	r3, #3
 800b430:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b434:	e029      	b.n	800b48a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b43a:	b29b      	uxth	r3, r3
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d1a2      	bne.n	800b386 <HAL_SPI_TransmitReceive+0x224>
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b444:	b29b      	uxth	r3, r3
 800b446:	2b00      	cmp	r3, #0
 800b448:	d19d      	bne.n	800b386 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b44a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b44c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b44e:	68f8      	ldr	r0, [r7, #12]
 800b450:	f000 f8b2 	bl	800b5b8 <SPI_EndRxTxTransaction>
 800b454:	4603      	mov	r3, r0
 800b456:	2b00      	cmp	r3, #0
 800b458:	d006      	beq.n	800b468 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b45a:	2301      	movs	r3, #1
 800b45c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2220      	movs	r2, #32
 800b464:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b466:	e010      	b.n	800b48a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	689b      	ldr	r3, [r3, #8]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d10b      	bne.n	800b488 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b470:	2300      	movs	r3, #0
 800b472:	617b      	str	r3, [r7, #20]
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	68db      	ldr	r3, [r3, #12]
 800b47a:	617b      	str	r3, [r7, #20]
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	689b      	ldr	r3, [r3, #8]
 800b482:	617b      	str	r3, [r7, #20]
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	e000      	b.n	800b48a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b488:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	2201      	movs	r2, #1
 800b48e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2200      	movs	r2, #0
 800b496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b49a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3730      	adds	r7, #48	; 0x30
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
	...

0800b4a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b088      	sub	sp, #32
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	60f8      	str	r0, [r7, #12]
 800b4b0:	60b9      	str	r1, [r7, #8]
 800b4b2:	603b      	str	r3, [r7, #0]
 800b4b4:	4613      	mov	r3, r2
 800b4b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b4b8:	f7fe f802 	bl	80094c0 <HAL_GetTick>
 800b4bc:	4602      	mov	r2, r0
 800b4be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4c0:	1a9b      	subs	r3, r3, r2
 800b4c2:	683a      	ldr	r2, [r7, #0]
 800b4c4:	4413      	add	r3, r2
 800b4c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b4c8:	f7fd fffa 	bl	80094c0 <HAL_GetTick>
 800b4cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b4ce:	4b39      	ldr	r3, [pc, #228]	; (800b5b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	015b      	lsls	r3, r3, #5
 800b4d4:	0d1b      	lsrs	r3, r3, #20
 800b4d6:	69fa      	ldr	r2, [r7, #28]
 800b4d8:	fb02 f303 	mul.w	r3, r2, r3
 800b4dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b4de:	e054      	b.n	800b58a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4e6:	d050      	beq.n	800b58a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b4e8:	f7fd ffea 	bl	80094c0 <HAL_GetTick>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	69bb      	ldr	r3, [r7, #24]
 800b4f0:	1ad3      	subs	r3, r2, r3
 800b4f2:	69fa      	ldr	r2, [r7, #28]
 800b4f4:	429a      	cmp	r2, r3
 800b4f6:	d902      	bls.n	800b4fe <SPI_WaitFlagStateUntilTimeout+0x56>
 800b4f8:	69fb      	ldr	r3, [r7, #28]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d13d      	bne.n	800b57a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	685a      	ldr	r2, [r3, #4]
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b50c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	685b      	ldr	r3, [r3, #4]
 800b512:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b516:	d111      	bne.n	800b53c <SPI_WaitFlagStateUntilTimeout+0x94>
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	689b      	ldr	r3, [r3, #8]
 800b51c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b520:	d004      	beq.n	800b52c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b52a:	d107      	bne.n	800b53c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	681a      	ldr	r2, [r3, #0]
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b53a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b540:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b544:	d10f      	bne.n	800b566 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	681a      	ldr	r2, [r3, #0]
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b554:	601a      	str	r2, [r3, #0]
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	681a      	ldr	r2, [r3, #0]
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b564:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2201      	movs	r2, #1
 800b56a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2200      	movs	r2, #0
 800b572:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b576:	2303      	movs	r3, #3
 800b578:	e017      	b.n	800b5aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d101      	bne.n	800b584 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b580:	2300      	movs	r3, #0
 800b582:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	3b01      	subs	r3, #1
 800b588:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	689a      	ldr	r2, [r3, #8]
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	4013      	ands	r3, r2
 800b594:	68ba      	ldr	r2, [r7, #8]
 800b596:	429a      	cmp	r2, r3
 800b598:	bf0c      	ite	eq
 800b59a:	2301      	moveq	r3, #1
 800b59c:	2300      	movne	r3, #0
 800b59e:	b2db      	uxtb	r3, r3
 800b5a0:	461a      	mov	r2, r3
 800b5a2:	79fb      	ldrb	r3, [r7, #7]
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d19b      	bne.n	800b4e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b5a8:	2300      	movs	r3, #0
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3720      	adds	r7, #32
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}
 800b5b2:	bf00      	nop
 800b5b4:	20000034 	.word	0x20000034

0800b5b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b088      	sub	sp, #32
 800b5bc:	af02      	add	r7, sp, #8
 800b5be:	60f8      	str	r0, [r7, #12]
 800b5c0:	60b9      	str	r1, [r7, #8]
 800b5c2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b5c4:	4b1b      	ldr	r3, [pc, #108]	; (800b634 <SPI_EndRxTxTransaction+0x7c>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4a1b      	ldr	r2, [pc, #108]	; (800b638 <SPI_EndRxTxTransaction+0x80>)
 800b5ca:	fba2 2303 	umull	r2, r3, r2, r3
 800b5ce:	0d5b      	lsrs	r3, r3, #21
 800b5d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b5d4:	fb02 f303 	mul.w	r3, r2, r3
 800b5d8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b5e2:	d112      	bne.n	800b60a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	9300      	str	r3, [sp, #0]
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	2180      	movs	r1, #128	; 0x80
 800b5ee:	68f8      	ldr	r0, [r7, #12]
 800b5f0:	f7ff ff5a 	bl	800b4a8 <SPI_WaitFlagStateUntilTimeout>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d016      	beq.n	800b628 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5fe:	f043 0220 	orr.w	r2, r3, #32
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b606:	2303      	movs	r3, #3
 800b608:	e00f      	b.n	800b62a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d00a      	beq.n	800b626 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	3b01      	subs	r3, #1
 800b614:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	689b      	ldr	r3, [r3, #8]
 800b61c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b620:	2b80      	cmp	r3, #128	; 0x80
 800b622:	d0f2      	beq.n	800b60a <SPI_EndRxTxTransaction+0x52>
 800b624:	e000      	b.n	800b628 <SPI_EndRxTxTransaction+0x70>
        break;
 800b626:	bf00      	nop
  }

  return HAL_OK;
 800b628:	2300      	movs	r3, #0
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3718      	adds	r7, #24
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
 800b632:	bf00      	nop
 800b634:	20000034 	.word	0x20000034
 800b638:	165e9f81 	.word	0x165e9f81

0800b63c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b082      	sub	sp, #8
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d101      	bne.n	800b64e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b64a:	2301      	movs	r3, #1
 800b64c:	e041      	b.n	800b6d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b654:	b2db      	uxtb	r3, r3
 800b656:	2b00      	cmp	r3, #0
 800b658:	d106      	bne.n	800b668 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2200      	movs	r2, #0
 800b65e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f7fd f9b4 	bl	80089d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2202      	movs	r2, #2
 800b66c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	3304      	adds	r3, #4
 800b678:	4619      	mov	r1, r3
 800b67a:	4610      	mov	r0, r2
 800b67c:	f000 fb42 	bl	800bd04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2201      	movs	r2, #1
 800b684:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2201      	movs	r2, #1
 800b68c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2201      	movs	r2, #1
 800b694:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2201      	movs	r2, #1
 800b69c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b6d0:	2300      	movs	r3, #0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3708      	adds	r7, #8
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
	...

0800b6dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b085      	sub	sp, #20
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6ea:	b2db      	uxtb	r3, r3
 800b6ec:	2b01      	cmp	r3, #1
 800b6ee:	d001      	beq.n	800b6f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e04e      	b.n	800b792 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2202      	movs	r2, #2
 800b6f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	68da      	ldr	r2, [r3, #12]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f042 0201 	orr.w	r2, r2, #1
 800b70a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a23      	ldr	r2, [pc, #140]	; (800b7a0 <HAL_TIM_Base_Start_IT+0xc4>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d022      	beq.n	800b75c <HAL_TIM_Base_Start_IT+0x80>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b71e:	d01d      	beq.n	800b75c <HAL_TIM_Base_Start_IT+0x80>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	4a1f      	ldr	r2, [pc, #124]	; (800b7a4 <HAL_TIM_Base_Start_IT+0xc8>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d018      	beq.n	800b75c <HAL_TIM_Base_Start_IT+0x80>
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	4a1e      	ldr	r2, [pc, #120]	; (800b7a8 <HAL_TIM_Base_Start_IT+0xcc>)
 800b730:	4293      	cmp	r3, r2
 800b732:	d013      	beq.n	800b75c <HAL_TIM_Base_Start_IT+0x80>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4a1c      	ldr	r2, [pc, #112]	; (800b7ac <HAL_TIM_Base_Start_IT+0xd0>)
 800b73a:	4293      	cmp	r3, r2
 800b73c:	d00e      	beq.n	800b75c <HAL_TIM_Base_Start_IT+0x80>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	4a1b      	ldr	r2, [pc, #108]	; (800b7b0 <HAL_TIM_Base_Start_IT+0xd4>)
 800b744:	4293      	cmp	r3, r2
 800b746:	d009      	beq.n	800b75c <HAL_TIM_Base_Start_IT+0x80>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	4a19      	ldr	r2, [pc, #100]	; (800b7b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d004      	beq.n	800b75c <HAL_TIM_Base_Start_IT+0x80>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	4a18      	ldr	r2, [pc, #96]	; (800b7b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d111      	bne.n	800b780 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	689b      	ldr	r3, [r3, #8]
 800b762:	f003 0307 	and.w	r3, r3, #7
 800b766:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	2b06      	cmp	r3, #6
 800b76c:	d010      	beq.n	800b790 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	681a      	ldr	r2, [r3, #0]
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f042 0201 	orr.w	r2, r2, #1
 800b77c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b77e:	e007      	b.n	800b790 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	681a      	ldr	r2, [r3, #0]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f042 0201 	orr.w	r2, r2, #1
 800b78e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b790:	2300      	movs	r3, #0
}
 800b792:	4618      	mov	r0, r3
 800b794:	3714      	adds	r7, #20
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr
 800b79e:	bf00      	nop
 800b7a0:	40010000 	.word	0x40010000
 800b7a4:	40000400 	.word	0x40000400
 800b7a8:	40000800 	.word	0x40000800
 800b7ac:	40000c00 	.word	0x40000c00
 800b7b0:	40010400 	.word	0x40010400
 800b7b4:	40014000 	.word	0x40014000
 800b7b8:	40001800 	.word	0x40001800

0800b7bc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b082      	sub	sp, #8
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d101      	bne.n	800b7ce <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	e041      	b.n	800b852 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b7d4:	b2db      	uxtb	r3, r3
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d106      	bne.n	800b7e8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2200      	movs	r2, #0
 800b7de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f7fd f8d2 	bl	800898c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2202      	movs	r2, #2
 800b7ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681a      	ldr	r2, [r3, #0]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	3304      	adds	r3, #4
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	4610      	mov	r0, r2
 800b7fc:	f000 fa82 	bl	800bd04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2201      	movs	r2, #1
 800b804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2201      	movs	r2, #1
 800b80c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2201      	movs	r2, #1
 800b814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2201      	movs	r2, #1
 800b81c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2201      	movs	r2, #1
 800b824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2201      	movs	r2, #1
 800b82c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2201      	movs	r2, #1
 800b834:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2201      	movs	r2, #1
 800b83c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2201      	movs	r2, #1
 800b844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2201      	movs	r2, #1
 800b84c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b850:	2300      	movs	r3, #0
}
 800b852:	4618      	mov	r0, r3
 800b854:	3708      	adds	r7, #8
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b082      	sub	sp, #8
 800b85e:	af00      	add	r7, sp, #0
 800b860:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	691b      	ldr	r3, [r3, #16]
 800b868:	f003 0302 	and.w	r3, r3, #2
 800b86c:	2b02      	cmp	r3, #2
 800b86e:	d122      	bne.n	800b8b6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	68db      	ldr	r3, [r3, #12]
 800b876:	f003 0302 	and.w	r3, r3, #2
 800b87a:	2b02      	cmp	r3, #2
 800b87c:	d11b      	bne.n	800b8b6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f06f 0202 	mvn.w	r2, #2
 800b886:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2201      	movs	r2, #1
 800b88c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	699b      	ldr	r3, [r3, #24]
 800b894:	f003 0303 	and.w	r3, r3, #3
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d003      	beq.n	800b8a4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f000 fa12 	bl	800bcc6 <HAL_TIM_IC_CaptureCallback>
 800b8a2:	e005      	b.n	800b8b0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 fa04 	bl	800bcb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f000 fa15 	bl	800bcda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	691b      	ldr	r3, [r3, #16]
 800b8bc:	f003 0304 	and.w	r3, r3, #4
 800b8c0:	2b04      	cmp	r3, #4
 800b8c2:	d122      	bne.n	800b90a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	68db      	ldr	r3, [r3, #12]
 800b8ca:	f003 0304 	and.w	r3, r3, #4
 800b8ce:	2b04      	cmp	r3, #4
 800b8d0:	d11b      	bne.n	800b90a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f06f 0204 	mvn.w	r2, #4
 800b8da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2202      	movs	r2, #2
 800b8e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	699b      	ldr	r3, [r3, #24]
 800b8e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d003      	beq.n	800b8f8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b8f0:	6878      	ldr	r0, [r7, #4]
 800b8f2:	f000 f9e8 	bl	800bcc6 <HAL_TIM_IC_CaptureCallback>
 800b8f6:	e005      	b.n	800b904 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 f9da 	bl	800bcb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8fe:	6878      	ldr	r0, [r7, #4]
 800b900:	f000 f9eb 	bl	800bcda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2200      	movs	r2, #0
 800b908:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	691b      	ldr	r3, [r3, #16]
 800b910:	f003 0308 	and.w	r3, r3, #8
 800b914:	2b08      	cmp	r3, #8
 800b916:	d122      	bne.n	800b95e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	68db      	ldr	r3, [r3, #12]
 800b91e:	f003 0308 	and.w	r3, r3, #8
 800b922:	2b08      	cmp	r3, #8
 800b924:	d11b      	bne.n	800b95e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f06f 0208 	mvn.w	r2, #8
 800b92e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2204      	movs	r2, #4
 800b934:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	69db      	ldr	r3, [r3, #28]
 800b93c:	f003 0303 	and.w	r3, r3, #3
 800b940:	2b00      	cmp	r3, #0
 800b942:	d003      	beq.n	800b94c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f000 f9be 	bl	800bcc6 <HAL_TIM_IC_CaptureCallback>
 800b94a:	e005      	b.n	800b958 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 f9b0 	bl	800bcb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f000 f9c1 	bl	800bcda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2200      	movs	r2, #0
 800b95c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	691b      	ldr	r3, [r3, #16]
 800b964:	f003 0310 	and.w	r3, r3, #16
 800b968:	2b10      	cmp	r3, #16
 800b96a:	d122      	bne.n	800b9b2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68db      	ldr	r3, [r3, #12]
 800b972:	f003 0310 	and.w	r3, r3, #16
 800b976:	2b10      	cmp	r3, #16
 800b978:	d11b      	bne.n	800b9b2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f06f 0210 	mvn.w	r2, #16
 800b982:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2208      	movs	r2, #8
 800b988:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	69db      	ldr	r3, [r3, #28]
 800b990:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b994:	2b00      	cmp	r3, #0
 800b996:	d003      	beq.n	800b9a0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 f994 	bl	800bcc6 <HAL_TIM_IC_CaptureCallback>
 800b99e:	e005      	b.n	800b9ac <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f000 f986 	bl	800bcb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f000 f997 	bl	800bcda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	691b      	ldr	r3, [r3, #16]
 800b9b8:	f003 0301 	and.w	r3, r3, #1
 800b9bc:	2b01      	cmp	r3, #1
 800b9be:	d10e      	bne.n	800b9de <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	68db      	ldr	r3, [r3, #12]
 800b9c6:	f003 0301 	and.w	r3, r3, #1
 800b9ca:	2b01      	cmp	r3, #1
 800b9cc:	d107      	bne.n	800b9de <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f06f 0201 	mvn.w	r2, #1
 800b9d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f7f9 fa8b 	bl	8004ef4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	691b      	ldr	r3, [r3, #16]
 800b9e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9e8:	2b80      	cmp	r3, #128	; 0x80
 800b9ea:	d10e      	bne.n	800ba0a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	68db      	ldr	r3, [r3, #12]
 800b9f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9f6:	2b80      	cmp	r3, #128	; 0x80
 800b9f8:	d107      	bne.n	800ba0a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ba02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	f000 fced 	bl	800c3e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	691b      	ldr	r3, [r3, #16]
 800ba10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba14:	2b40      	cmp	r3, #64	; 0x40
 800ba16:	d10e      	bne.n	800ba36 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	68db      	ldr	r3, [r3, #12]
 800ba1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba22:	2b40      	cmp	r3, #64	; 0x40
 800ba24:	d107      	bne.n	800ba36 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ba2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f000 f95c 	bl	800bcee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	691b      	ldr	r3, [r3, #16]
 800ba3c:	f003 0320 	and.w	r3, r3, #32
 800ba40:	2b20      	cmp	r3, #32
 800ba42:	d10e      	bne.n	800ba62 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	68db      	ldr	r3, [r3, #12]
 800ba4a:	f003 0320 	and.w	r3, r3, #32
 800ba4e:	2b20      	cmp	r3, #32
 800ba50:	d107      	bne.n	800ba62 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f06f 0220 	mvn.w	r2, #32
 800ba5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f000 fcb7 	bl	800c3d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ba62:	bf00      	nop
 800ba64:	3708      	adds	r7, #8
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}
	...

0800ba6c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b086      	sub	sp, #24
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	60f8      	str	r0, [r7, #12]
 800ba74:	60b9      	str	r1, [r7, #8]
 800ba76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba78:	2300      	movs	r3, #0
 800ba7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba82:	2b01      	cmp	r3, #1
 800ba84:	d101      	bne.n	800ba8a <HAL_TIM_OC_ConfigChannel+0x1e>
 800ba86:	2302      	movs	r3, #2
 800ba88:	e048      	b.n	800bb1c <HAL_TIM_OC_ConfigChannel+0xb0>
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	2201      	movs	r2, #1
 800ba8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2b0c      	cmp	r3, #12
 800ba96:	d839      	bhi.n	800bb0c <HAL_TIM_OC_ConfigChannel+0xa0>
 800ba98:	a201      	add	r2, pc, #4	; (adr r2, 800baa0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800ba9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba9e:	bf00      	nop
 800baa0:	0800bad5 	.word	0x0800bad5
 800baa4:	0800bb0d 	.word	0x0800bb0d
 800baa8:	0800bb0d 	.word	0x0800bb0d
 800baac:	0800bb0d 	.word	0x0800bb0d
 800bab0:	0800bae3 	.word	0x0800bae3
 800bab4:	0800bb0d 	.word	0x0800bb0d
 800bab8:	0800bb0d 	.word	0x0800bb0d
 800babc:	0800bb0d 	.word	0x0800bb0d
 800bac0:	0800baf1 	.word	0x0800baf1
 800bac4:	0800bb0d 	.word	0x0800bb0d
 800bac8:	0800bb0d 	.word	0x0800bb0d
 800bacc:	0800bb0d 	.word	0x0800bb0d
 800bad0:	0800baff 	.word	0x0800baff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	68b9      	ldr	r1, [r7, #8]
 800bada:	4618      	mov	r0, r3
 800badc:	f000 f9b2 	bl	800be44 <TIM_OC1_SetConfig>
      break;
 800bae0:	e017      	b.n	800bb12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	68b9      	ldr	r1, [r7, #8]
 800bae8:	4618      	mov	r0, r3
 800baea:	f000 fa1b 	bl	800bf24 <TIM_OC2_SetConfig>
      break;
 800baee:	e010      	b.n	800bb12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	68b9      	ldr	r1, [r7, #8]
 800baf6:	4618      	mov	r0, r3
 800baf8:	f000 fa8a 	bl	800c010 <TIM_OC3_SetConfig>
      break;
 800bafc:	e009      	b.n	800bb12 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	68b9      	ldr	r1, [r7, #8]
 800bb04:	4618      	mov	r0, r3
 800bb06:	f000 faf7 	bl	800c0f8 <TIM_OC4_SetConfig>
      break;
 800bb0a:	e002      	b.n	800bb12 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	75fb      	strb	r3, [r7, #23]
      break;
 800bb10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	2200      	movs	r2, #0
 800bb16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800bb1a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3718      	adds	r7, #24
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b084      	sub	sp, #16
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb38:	2b01      	cmp	r3, #1
 800bb3a:	d101      	bne.n	800bb40 <HAL_TIM_ConfigClockSource+0x1c>
 800bb3c:	2302      	movs	r3, #2
 800bb3e:	e0b4      	b.n	800bcaa <HAL_TIM_ConfigClockSource+0x186>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2201      	movs	r2, #1
 800bb44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2202      	movs	r2, #2
 800bb4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	689b      	ldr	r3, [r3, #8]
 800bb56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bb5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bb66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	68ba      	ldr	r2, [r7, #8]
 800bb6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bb78:	d03e      	beq.n	800bbf8 <HAL_TIM_ConfigClockSource+0xd4>
 800bb7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bb7e:	f200 8087 	bhi.w	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
 800bb82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb86:	f000 8086 	beq.w	800bc96 <HAL_TIM_ConfigClockSource+0x172>
 800bb8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb8e:	d87f      	bhi.n	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
 800bb90:	2b70      	cmp	r3, #112	; 0x70
 800bb92:	d01a      	beq.n	800bbca <HAL_TIM_ConfigClockSource+0xa6>
 800bb94:	2b70      	cmp	r3, #112	; 0x70
 800bb96:	d87b      	bhi.n	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
 800bb98:	2b60      	cmp	r3, #96	; 0x60
 800bb9a:	d050      	beq.n	800bc3e <HAL_TIM_ConfigClockSource+0x11a>
 800bb9c:	2b60      	cmp	r3, #96	; 0x60
 800bb9e:	d877      	bhi.n	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
 800bba0:	2b50      	cmp	r3, #80	; 0x50
 800bba2:	d03c      	beq.n	800bc1e <HAL_TIM_ConfigClockSource+0xfa>
 800bba4:	2b50      	cmp	r3, #80	; 0x50
 800bba6:	d873      	bhi.n	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
 800bba8:	2b40      	cmp	r3, #64	; 0x40
 800bbaa:	d058      	beq.n	800bc5e <HAL_TIM_ConfigClockSource+0x13a>
 800bbac:	2b40      	cmp	r3, #64	; 0x40
 800bbae:	d86f      	bhi.n	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
 800bbb0:	2b30      	cmp	r3, #48	; 0x30
 800bbb2:	d064      	beq.n	800bc7e <HAL_TIM_ConfigClockSource+0x15a>
 800bbb4:	2b30      	cmp	r3, #48	; 0x30
 800bbb6:	d86b      	bhi.n	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
 800bbb8:	2b20      	cmp	r3, #32
 800bbba:	d060      	beq.n	800bc7e <HAL_TIM_ConfigClockSource+0x15a>
 800bbbc:	2b20      	cmp	r3, #32
 800bbbe:	d867      	bhi.n	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d05c      	beq.n	800bc7e <HAL_TIM_ConfigClockSource+0x15a>
 800bbc4:	2b10      	cmp	r3, #16
 800bbc6:	d05a      	beq.n	800bc7e <HAL_TIM_ConfigClockSource+0x15a>
 800bbc8:	e062      	b.n	800bc90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6818      	ldr	r0, [r3, #0]
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	6899      	ldr	r1, [r3, #8]
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	685a      	ldr	r2, [r3, #4]
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	68db      	ldr	r3, [r3, #12]
 800bbda:	f000 fb5d 	bl	800c298 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bbec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	68ba      	ldr	r2, [r7, #8]
 800bbf4:	609a      	str	r2, [r3, #8]
      break;
 800bbf6:	e04f      	b.n	800bc98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6818      	ldr	r0, [r3, #0]
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	6899      	ldr	r1, [r3, #8]
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	685a      	ldr	r2, [r3, #4]
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	68db      	ldr	r3, [r3, #12]
 800bc08:	f000 fb46 	bl	800c298 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	689a      	ldr	r2, [r3, #8]
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bc1a:	609a      	str	r2, [r3, #8]
      break;
 800bc1c:	e03c      	b.n	800bc98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6818      	ldr	r0, [r3, #0]
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	6859      	ldr	r1, [r3, #4]
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	68db      	ldr	r3, [r3, #12]
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	f000 faba 	bl	800c1a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	2150      	movs	r1, #80	; 0x50
 800bc36:	4618      	mov	r0, r3
 800bc38:	f000 fb13 	bl	800c262 <TIM_ITRx_SetConfig>
      break;
 800bc3c:	e02c      	b.n	800bc98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6818      	ldr	r0, [r3, #0]
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	6859      	ldr	r1, [r3, #4]
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	68db      	ldr	r3, [r3, #12]
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	f000 fad9 	bl	800c202 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	2160      	movs	r1, #96	; 0x60
 800bc56:	4618      	mov	r0, r3
 800bc58:	f000 fb03 	bl	800c262 <TIM_ITRx_SetConfig>
      break;
 800bc5c:	e01c      	b.n	800bc98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6818      	ldr	r0, [r3, #0]
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	6859      	ldr	r1, [r3, #4]
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	68db      	ldr	r3, [r3, #12]
 800bc6a:	461a      	mov	r2, r3
 800bc6c:	f000 fa9a 	bl	800c1a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2140      	movs	r1, #64	; 0x40
 800bc76:	4618      	mov	r0, r3
 800bc78:	f000 faf3 	bl	800c262 <TIM_ITRx_SetConfig>
      break;
 800bc7c:	e00c      	b.n	800bc98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681a      	ldr	r2, [r3, #0]
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	4619      	mov	r1, r3
 800bc88:	4610      	mov	r0, r2
 800bc8a:	f000 faea 	bl	800c262 <TIM_ITRx_SetConfig>
      break;
 800bc8e:	e003      	b.n	800bc98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bc90:	2301      	movs	r3, #1
 800bc92:	73fb      	strb	r3, [r7, #15]
      break;
 800bc94:	e000      	b.n	800bc98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bc96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2201      	movs	r2, #1
 800bc9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2200      	movs	r2, #0
 800bca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800bca8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	3710      	adds	r7, #16
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}

0800bcb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bcb2:	b480      	push	{r7}
 800bcb4:	b083      	sub	sp, #12
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bcba:	bf00      	nop
 800bcbc:	370c      	adds	r7, #12
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc4:	4770      	bx	lr

0800bcc6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bcc6:	b480      	push	{r7}
 800bcc8:	b083      	sub	sp, #12
 800bcca:	af00      	add	r7, sp, #0
 800bccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bcce:	bf00      	nop
 800bcd0:	370c      	adds	r7, #12
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd8:	4770      	bx	lr

0800bcda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bcda:	b480      	push	{r7}
 800bcdc:	b083      	sub	sp, #12
 800bcde:	af00      	add	r7, sp, #0
 800bce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bce2:	bf00      	nop
 800bce4:	370c      	adds	r7, #12
 800bce6:	46bd      	mov	sp, r7
 800bce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcec:	4770      	bx	lr

0800bcee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bcee:	b480      	push	{r7}
 800bcf0:	b083      	sub	sp, #12
 800bcf2:	af00      	add	r7, sp, #0
 800bcf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bcf6:	bf00      	nop
 800bcf8:	370c      	adds	r7, #12
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd00:	4770      	bx	lr
	...

0800bd04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b085      	sub	sp, #20
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	4a40      	ldr	r2, [pc, #256]	; (800be18 <TIM_Base_SetConfig+0x114>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d013      	beq.n	800bd44 <TIM_Base_SetConfig+0x40>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd22:	d00f      	beq.n	800bd44 <TIM_Base_SetConfig+0x40>
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	4a3d      	ldr	r2, [pc, #244]	; (800be1c <TIM_Base_SetConfig+0x118>)
 800bd28:	4293      	cmp	r3, r2
 800bd2a:	d00b      	beq.n	800bd44 <TIM_Base_SetConfig+0x40>
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	4a3c      	ldr	r2, [pc, #240]	; (800be20 <TIM_Base_SetConfig+0x11c>)
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d007      	beq.n	800bd44 <TIM_Base_SetConfig+0x40>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	4a3b      	ldr	r2, [pc, #236]	; (800be24 <TIM_Base_SetConfig+0x120>)
 800bd38:	4293      	cmp	r3, r2
 800bd3a:	d003      	beq.n	800bd44 <TIM_Base_SetConfig+0x40>
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	4a3a      	ldr	r2, [pc, #232]	; (800be28 <TIM_Base_SetConfig+0x124>)
 800bd40:	4293      	cmp	r3, r2
 800bd42:	d108      	bne.n	800bd56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bd4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	685b      	ldr	r3, [r3, #4]
 800bd50:	68fa      	ldr	r2, [r7, #12]
 800bd52:	4313      	orrs	r3, r2
 800bd54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	4a2f      	ldr	r2, [pc, #188]	; (800be18 <TIM_Base_SetConfig+0x114>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d02b      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd64:	d027      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4a2c      	ldr	r2, [pc, #176]	; (800be1c <TIM_Base_SetConfig+0x118>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d023      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	4a2b      	ldr	r2, [pc, #172]	; (800be20 <TIM_Base_SetConfig+0x11c>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d01f      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	4a2a      	ldr	r2, [pc, #168]	; (800be24 <TIM_Base_SetConfig+0x120>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d01b      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	4a29      	ldr	r2, [pc, #164]	; (800be28 <TIM_Base_SetConfig+0x124>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d017      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	4a28      	ldr	r2, [pc, #160]	; (800be2c <TIM_Base_SetConfig+0x128>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d013      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	4a27      	ldr	r2, [pc, #156]	; (800be30 <TIM_Base_SetConfig+0x12c>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d00f      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	4a26      	ldr	r2, [pc, #152]	; (800be34 <TIM_Base_SetConfig+0x130>)
 800bd9a:	4293      	cmp	r3, r2
 800bd9c:	d00b      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	4a25      	ldr	r2, [pc, #148]	; (800be38 <TIM_Base_SetConfig+0x134>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d007      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	4a24      	ldr	r2, [pc, #144]	; (800be3c <TIM_Base_SetConfig+0x138>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d003      	beq.n	800bdb6 <TIM_Base_SetConfig+0xb2>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	4a23      	ldr	r2, [pc, #140]	; (800be40 <TIM_Base_SetConfig+0x13c>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d108      	bne.n	800bdc8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bdbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	68db      	ldr	r3, [r3, #12]
 800bdc2:	68fa      	ldr	r2, [r7, #12]
 800bdc4:	4313      	orrs	r3, r2
 800bdc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	695b      	ldr	r3, [r3, #20]
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	68fa      	ldr	r2, [r7, #12]
 800bdda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	689a      	ldr	r2, [r3, #8]
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	681a      	ldr	r2, [r3, #0]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	4a0a      	ldr	r2, [pc, #40]	; (800be18 <TIM_Base_SetConfig+0x114>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d003      	beq.n	800bdfc <TIM_Base_SetConfig+0xf8>
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	4a0c      	ldr	r2, [pc, #48]	; (800be28 <TIM_Base_SetConfig+0x124>)
 800bdf8:	4293      	cmp	r3, r2
 800bdfa:	d103      	bne.n	800be04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	691a      	ldr	r2, [r3, #16]
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2201      	movs	r2, #1
 800be08:	615a      	str	r2, [r3, #20]
}
 800be0a:	bf00      	nop
 800be0c:	3714      	adds	r7, #20
 800be0e:	46bd      	mov	sp, r7
 800be10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be14:	4770      	bx	lr
 800be16:	bf00      	nop
 800be18:	40010000 	.word	0x40010000
 800be1c:	40000400 	.word	0x40000400
 800be20:	40000800 	.word	0x40000800
 800be24:	40000c00 	.word	0x40000c00
 800be28:	40010400 	.word	0x40010400
 800be2c:	40014000 	.word	0x40014000
 800be30:	40014400 	.word	0x40014400
 800be34:	40014800 	.word	0x40014800
 800be38:	40001800 	.word	0x40001800
 800be3c:	40001c00 	.word	0x40001c00
 800be40:	40002000 	.word	0x40002000

0800be44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800be44:	b480      	push	{r7}
 800be46:	b087      	sub	sp, #28
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	6a1b      	ldr	r3, [r3, #32]
 800be52:	f023 0201 	bic.w	r2, r3, #1
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6a1b      	ldr	r3, [r3, #32]
 800be5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	685b      	ldr	r3, [r3, #4]
 800be64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	699b      	ldr	r3, [r3, #24]
 800be6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	f023 0303 	bic.w	r3, r3, #3
 800be7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	68fa      	ldr	r2, [r7, #12]
 800be82:	4313      	orrs	r3, r2
 800be84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800be86:	697b      	ldr	r3, [r7, #20]
 800be88:	f023 0302 	bic.w	r3, r3, #2
 800be8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	689b      	ldr	r3, [r3, #8]
 800be92:	697a      	ldr	r2, [r7, #20]
 800be94:	4313      	orrs	r3, r2
 800be96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	4a20      	ldr	r2, [pc, #128]	; (800bf1c <TIM_OC1_SetConfig+0xd8>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d003      	beq.n	800bea8 <TIM_OC1_SetConfig+0x64>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	4a1f      	ldr	r2, [pc, #124]	; (800bf20 <TIM_OC1_SetConfig+0xdc>)
 800bea4:	4293      	cmp	r3, r2
 800bea6:	d10c      	bne.n	800bec2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bea8:	697b      	ldr	r3, [r7, #20]
 800beaa:	f023 0308 	bic.w	r3, r3, #8
 800beae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	68db      	ldr	r3, [r3, #12]
 800beb4:	697a      	ldr	r2, [r7, #20]
 800beb6:	4313      	orrs	r3, r2
 800beb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	f023 0304 	bic.w	r3, r3, #4
 800bec0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	4a15      	ldr	r2, [pc, #84]	; (800bf1c <TIM_OC1_SetConfig+0xd8>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d003      	beq.n	800bed2 <TIM_OC1_SetConfig+0x8e>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	4a14      	ldr	r2, [pc, #80]	; (800bf20 <TIM_OC1_SetConfig+0xdc>)
 800bece:	4293      	cmp	r3, r2
 800bed0:	d111      	bne.n	800bef6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bed2:	693b      	ldr	r3, [r7, #16]
 800bed4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bed8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bee0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	695b      	ldr	r3, [r3, #20]
 800bee6:	693a      	ldr	r2, [r7, #16]
 800bee8:	4313      	orrs	r3, r2
 800beea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	699b      	ldr	r3, [r3, #24]
 800bef0:	693a      	ldr	r2, [r7, #16]
 800bef2:	4313      	orrs	r3, r2
 800bef4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	693a      	ldr	r2, [r7, #16]
 800befa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	68fa      	ldr	r2, [r7, #12]
 800bf00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	685a      	ldr	r2, [r3, #4]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	697a      	ldr	r2, [r7, #20]
 800bf0e:	621a      	str	r2, [r3, #32]
}
 800bf10:	bf00      	nop
 800bf12:	371c      	adds	r7, #28
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr
 800bf1c:	40010000 	.word	0x40010000
 800bf20:	40010400 	.word	0x40010400

0800bf24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b087      	sub	sp, #28
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6a1b      	ldr	r3, [r3, #32]
 800bf32:	f023 0210 	bic.w	r2, r3, #16
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6a1b      	ldr	r3, [r3, #32]
 800bf3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	699b      	ldr	r3, [r3, #24]
 800bf4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bf52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bf5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	021b      	lsls	r3, r3, #8
 800bf62:	68fa      	ldr	r2, [r7, #12]
 800bf64:	4313      	orrs	r3, r2
 800bf66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bf68:	697b      	ldr	r3, [r7, #20]
 800bf6a:	f023 0320 	bic.w	r3, r3, #32
 800bf6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	689b      	ldr	r3, [r3, #8]
 800bf74:	011b      	lsls	r3, r3, #4
 800bf76:	697a      	ldr	r2, [r7, #20]
 800bf78:	4313      	orrs	r3, r2
 800bf7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	4a22      	ldr	r2, [pc, #136]	; (800c008 <TIM_OC2_SetConfig+0xe4>)
 800bf80:	4293      	cmp	r3, r2
 800bf82:	d003      	beq.n	800bf8c <TIM_OC2_SetConfig+0x68>
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	4a21      	ldr	r2, [pc, #132]	; (800c00c <TIM_OC2_SetConfig+0xe8>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	d10d      	bne.n	800bfa8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	68db      	ldr	r3, [r3, #12]
 800bf98:	011b      	lsls	r3, r3, #4
 800bf9a:	697a      	ldr	r2, [r7, #20]
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bfa0:	697b      	ldr	r3, [r7, #20]
 800bfa2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bfa6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	4a17      	ldr	r2, [pc, #92]	; (800c008 <TIM_OC2_SetConfig+0xe4>)
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d003      	beq.n	800bfb8 <TIM_OC2_SetConfig+0x94>
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	4a16      	ldr	r2, [pc, #88]	; (800c00c <TIM_OC2_SetConfig+0xe8>)
 800bfb4:	4293      	cmp	r3, r2
 800bfb6:	d113      	bne.n	800bfe0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bfbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bfc0:	693b      	ldr	r3, [r7, #16]
 800bfc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bfc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	695b      	ldr	r3, [r3, #20]
 800bfcc:	009b      	lsls	r3, r3, #2
 800bfce:	693a      	ldr	r2, [r7, #16]
 800bfd0:	4313      	orrs	r3, r2
 800bfd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	699b      	ldr	r3, [r3, #24]
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	693a      	ldr	r2, [r7, #16]
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	693a      	ldr	r2, [r7, #16]
 800bfe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	68fa      	ldr	r2, [r7, #12]
 800bfea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	685a      	ldr	r2, [r3, #4]
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	697a      	ldr	r2, [r7, #20]
 800bff8:	621a      	str	r2, [r3, #32]
}
 800bffa:	bf00      	nop
 800bffc:	371c      	adds	r7, #28
 800bffe:	46bd      	mov	sp, r7
 800c000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c004:	4770      	bx	lr
 800c006:	bf00      	nop
 800c008:	40010000 	.word	0x40010000
 800c00c:	40010400 	.word	0x40010400

0800c010 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c010:	b480      	push	{r7}
 800c012:	b087      	sub	sp, #28
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
 800c018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6a1b      	ldr	r3, [r3, #32]
 800c01e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6a1b      	ldr	r3, [r3, #32]
 800c02a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	685b      	ldr	r3, [r3, #4]
 800c030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	69db      	ldr	r3, [r3, #28]
 800c036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c03e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f023 0303 	bic.w	r3, r3, #3
 800c046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	68fa      	ldr	r2, [r7, #12]
 800c04e:	4313      	orrs	r3, r2
 800c050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	689b      	ldr	r3, [r3, #8]
 800c05e:	021b      	lsls	r3, r3, #8
 800c060:	697a      	ldr	r2, [r7, #20]
 800c062:	4313      	orrs	r3, r2
 800c064:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	4a21      	ldr	r2, [pc, #132]	; (800c0f0 <TIM_OC3_SetConfig+0xe0>)
 800c06a:	4293      	cmp	r3, r2
 800c06c:	d003      	beq.n	800c076 <TIM_OC3_SetConfig+0x66>
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	4a20      	ldr	r2, [pc, #128]	; (800c0f4 <TIM_OC3_SetConfig+0xe4>)
 800c072:	4293      	cmp	r3, r2
 800c074:	d10d      	bne.n	800c092 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c076:	697b      	ldr	r3, [r7, #20]
 800c078:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c07c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	021b      	lsls	r3, r3, #8
 800c084:	697a      	ldr	r2, [r7, #20]
 800c086:	4313      	orrs	r3, r2
 800c088:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c08a:	697b      	ldr	r3, [r7, #20]
 800c08c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c090:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	4a16      	ldr	r2, [pc, #88]	; (800c0f0 <TIM_OC3_SetConfig+0xe0>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d003      	beq.n	800c0a2 <TIM_OC3_SetConfig+0x92>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	4a15      	ldr	r2, [pc, #84]	; (800c0f4 <TIM_OC3_SetConfig+0xe4>)
 800c09e:	4293      	cmp	r3, r2
 800c0a0:	d113      	bne.n	800c0ca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c0a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c0aa:	693b      	ldr	r3, [r7, #16]
 800c0ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c0b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	695b      	ldr	r3, [r3, #20]
 800c0b6:	011b      	lsls	r3, r3, #4
 800c0b8:	693a      	ldr	r2, [r7, #16]
 800c0ba:	4313      	orrs	r3, r2
 800c0bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	699b      	ldr	r3, [r3, #24]
 800c0c2:	011b      	lsls	r3, r3, #4
 800c0c4:	693a      	ldr	r2, [r7, #16]
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	693a      	ldr	r2, [r7, #16]
 800c0ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	68fa      	ldr	r2, [r7, #12]
 800c0d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	685a      	ldr	r2, [r3, #4]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	697a      	ldr	r2, [r7, #20]
 800c0e2:	621a      	str	r2, [r3, #32]
}
 800c0e4:	bf00      	nop
 800c0e6:	371c      	adds	r7, #28
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ee:	4770      	bx	lr
 800c0f0:	40010000 	.word	0x40010000
 800c0f4:	40010400 	.word	0x40010400

0800c0f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c0f8:	b480      	push	{r7}
 800c0fa:	b087      	sub	sp, #28
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6a1b      	ldr	r3, [r3, #32]
 800c106:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6a1b      	ldr	r3, [r3, #32]
 800c112:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	685b      	ldr	r3, [r3, #4]
 800c118:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	69db      	ldr	r3, [r3, #28]
 800c11e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c12e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c130:	683b      	ldr	r3, [r7, #0]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	021b      	lsls	r3, r3, #8
 800c136:	68fa      	ldr	r2, [r7, #12]
 800c138:	4313      	orrs	r3, r2
 800c13a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c13c:	693b      	ldr	r3, [r7, #16]
 800c13e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c142:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	689b      	ldr	r3, [r3, #8]
 800c148:	031b      	lsls	r3, r3, #12
 800c14a:	693a      	ldr	r2, [r7, #16]
 800c14c:	4313      	orrs	r3, r2
 800c14e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	4a12      	ldr	r2, [pc, #72]	; (800c19c <TIM_OC4_SetConfig+0xa4>)
 800c154:	4293      	cmp	r3, r2
 800c156:	d003      	beq.n	800c160 <TIM_OC4_SetConfig+0x68>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	4a11      	ldr	r2, [pc, #68]	; (800c1a0 <TIM_OC4_SetConfig+0xa8>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d109      	bne.n	800c174 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c160:	697b      	ldr	r3, [r7, #20]
 800c162:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c166:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	695b      	ldr	r3, [r3, #20]
 800c16c:	019b      	lsls	r3, r3, #6
 800c16e:	697a      	ldr	r2, [r7, #20]
 800c170:	4313      	orrs	r3, r2
 800c172:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	697a      	ldr	r2, [r7, #20]
 800c178:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	68fa      	ldr	r2, [r7, #12]
 800c17e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	685a      	ldr	r2, [r3, #4]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	693a      	ldr	r2, [r7, #16]
 800c18c:	621a      	str	r2, [r3, #32]
}
 800c18e:	bf00      	nop
 800c190:	371c      	adds	r7, #28
 800c192:	46bd      	mov	sp, r7
 800c194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c198:	4770      	bx	lr
 800c19a:	bf00      	nop
 800c19c:	40010000 	.word	0x40010000
 800c1a0:	40010400 	.word	0x40010400

0800c1a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b087      	sub	sp, #28
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	60f8      	str	r0, [r7, #12]
 800c1ac:	60b9      	str	r1, [r7, #8]
 800c1ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	6a1b      	ldr	r3, [r3, #32]
 800c1b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	6a1b      	ldr	r3, [r3, #32]
 800c1ba:	f023 0201 	bic.w	r2, r3, #1
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	699b      	ldr	r3, [r3, #24]
 800c1c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c1ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	011b      	lsls	r3, r3, #4
 800c1d4:	693a      	ldr	r2, [r7, #16]
 800c1d6:	4313      	orrs	r3, r2
 800c1d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c1da:	697b      	ldr	r3, [r7, #20]
 800c1dc:	f023 030a 	bic.w	r3, r3, #10
 800c1e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c1e2:	697a      	ldr	r2, [r7, #20]
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	693a      	ldr	r2, [r7, #16]
 800c1ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	697a      	ldr	r2, [r7, #20]
 800c1f4:	621a      	str	r2, [r3, #32]
}
 800c1f6:	bf00      	nop
 800c1f8:	371c      	adds	r7, #28
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c200:	4770      	bx	lr

0800c202 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c202:	b480      	push	{r7}
 800c204:	b087      	sub	sp, #28
 800c206:	af00      	add	r7, sp, #0
 800c208:	60f8      	str	r0, [r7, #12]
 800c20a:	60b9      	str	r1, [r7, #8]
 800c20c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	6a1b      	ldr	r3, [r3, #32]
 800c212:	f023 0210 	bic.w	r2, r3, #16
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	699b      	ldr	r3, [r3, #24]
 800c21e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	6a1b      	ldr	r3, [r3, #32]
 800c224:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c22c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	031b      	lsls	r3, r3, #12
 800c232:	697a      	ldr	r2, [r7, #20]
 800c234:	4313      	orrs	r3, r2
 800c236:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c23e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c240:	68bb      	ldr	r3, [r7, #8]
 800c242:	011b      	lsls	r3, r3, #4
 800c244:	693a      	ldr	r2, [r7, #16]
 800c246:	4313      	orrs	r3, r2
 800c248:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	697a      	ldr	r2, [r7, #20]
 800c24e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	693a      	ldr	r2, [r7, #16]
 800c254:	621a      	str	r2, [r3, #32]
}
 800c256:	bf00      	nop
 800c258:	371c      	adds	r7, #28
 800c25a:	46bd      	mov	sp, r7
 800c25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c260:	4770      	bx	lr

0800c262 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c262:	b480      	push	{r7}
 800c264:	b085      	sub	sp, #20
 800c266:	af00      	add	r7, sp, #0
 800c268:	6078      	str	r0, [r7, #4]
 800c26a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	689b      	ldr	r3, [r3, #8]
 800c270:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c278:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c27a:	683a      	ldr	r2, [r7, #0]
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	4313      	orrs	r3, r2
 800c280:	f043 0307 	orr.w	r3, r3, #7
 800c284:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	68fa      	ldr	r2, [r7, #12]
 800c28a:	609a      	str	r2, [r3, #8]
}
 800c28c:	bf00      	nop
 800c28e:	3714      	adds	r7, #20
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr

0800c298 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c298:	b480      	push	{r7}
 800c29a:	b087      	sub	sp, #28
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	60f8      	str	r0, [r7, #12]
 800c2a0:	60b9      	str	r1, [r7, #8]
 800c2a2:	607a      	str	r2, [r7, #4]
 800c2a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	689b      	ldr	r3, [r3, #8]
 800c2aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c2ac:	697b      	ldr	r3, [r7, #20]
 800c2ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c2b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	021a      	lsls	r2, r3, #8
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	431a      	orrs	r2, r3
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	697a      	ldr	r2, [r7, #20]
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	697a      	ldr	r2, [r7, #20]
 800c2ca:	609a      	str	r2, [r3, #8]
}
 800c2cc:	bf00      	nop
 800c2ce:	371c      	adds	r7, #28
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr

0800c2d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b085      	sub	sp, #20
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
 800c2e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c2e8:	2b01      	cmp	r3, #1
 800c2ea:	d101      	bne.n	800c2f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c2ec:	2302      	movs	r3, #2
 800c2ee:	e05a      	b.n	800c3a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2202      	movs	r2, #2
 800c2fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	685b      	ldr	r3, [r3, #4]
 800c306:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	689b      	ldr	r3, [r3, #8]
 800c30e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c316:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	68fa      	ldr	r2, [r7, #12]
 800c31e:	4313      	orrs	r3, r2
 800c320:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	68fa      	ldr	r2, [r7, #12]
 800c328:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4a21      	ldr	r2, [pc, #132]	; (800c3b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c330:	4293      	cmp	r3, r2
 800c332:	d022      	beq.n	800c37a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c33c:	d01d      	beq.n	800c37a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a1d      	ldr	r2, [pc, #116]	; (800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d018      	beq.n	800c37a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4a1b      	ldr	r2, [pc, #108]	; (800c3bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c34e:	4293      	cmp	r3, r2
 800c350:	d013      	beq.n	800c37a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4a1a      	ldr	r2, [pc, #104]	; (800c3c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d00e      	beq.n	800c37a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	4a18      	ldr	r2, [pc, #96]	; (800c3c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c362:	4293      	cmp	r3, r2
 800c364:	d009      	beq.n	800c37a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	4a17      	ldr	r2, [pc, #92]	; (800c3c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c36c:	4293      	cmp	r3, r2
 800c36e:	d004      	beq.n	800c37a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	4a15      	ldr	r2, [pc, #84]	; (800c3cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c376:	4293      	cmp	r3, r2
 800c378:	d10c      	bne.n	800c394 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c380:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	685b      	ldr	r3, [r3, #4]
 800c386:	68ba      	ldr	r2, [r7, #8]
 800c388:	4313      	orrs	r3, r2
 800c38a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	68ba      	ldr	r2, [r7, #8]
 800c392:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	2201      	movs	r2, #1
 800c398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2200      	movs	r2, #0
 800c3a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c3a4:	2300      	movs	r3, #0
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	3714      	adds	r7, #20
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr
 800c3b2:	bf00      	nop
 800c3b4:	40010000 	.word	0x40010000
 800c3b8:	40000400 	.word	0x40000400
 800c3bc:	40000800 	.word	0x40000800
 800c3c0:	40000c00 	.word	0x40000c00
 800c3c4:	40010400 	.word	0x40010400
 800c3c8:	40014000 	.word	0x40014000
 800c3cc:	40001800 	.word	0x40001800

0800c3d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c3d0:	b480      	push	{r7}
 800c3d2:	b083      	sub	sp, #12
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c3d8:	bf00      	nop
 800c3da:	370c      	adds	r7, #12
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e2:	4770      	bx	lr

0800c3e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b083      	sub	sp, #12
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c3ec:	bf00      	nop
 800c3ee:	370c      	adds	r7, #12
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f6:	4770      	bx	lr

0800c3f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b082      	sub	sp, #8
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d101      	bne.n	800c40a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c406:	2301      	movs	r3, #1
 800c408:	e03f      	b.n	800c48a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c410:	b2db      	uxtb	r3, r3
 800c412:	2b00      	cmp	r3, #0
 800c414:	d106      	bne.n	800c424 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	2200      	movs	r2, #0
 800c41a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c41e:	6878      	ldr	r0, [r7, #4]
 800c420:	f7fc fed0 	bl	80091c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	2224      	movs	r2, #36	; 0x24
 800c428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	68da      	ldr	r2, [r3, #12]
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c43a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f001 f8cb 	bl	800d5d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	691a      	ldr	r2, [r3, #16]
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c450:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	695a      	ldr	r2, [r3, #20]
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c460:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	68da      	ldr	r2, [r3, #12]
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c470:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2200      	movs	r2, #0
 800c476:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2220      	movs	r2, #32
 800c47c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2220      	movs	r2, #32
 800c484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c488:	2300      	movs	r3, #0
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3708      	adds	r7, #8
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}

0800c492 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800c492:	b580      	push	{r7, lr}
 800c494:	b082      	sub	sp, #8
 800c496:	af00      	add	r7, sp, #0
 800c498:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d101      	bne.n	800c4a4 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e047      	b.n	800c534 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4aa:	b2db      	uxtb	r3, r3
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d106      	bne.n	800c4be <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c4b8:	6878      	ldr	r0, [r7, #4]
 800c4ba:	f7fc fe83 	bl	80091c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2224      	movs	r2, #36	; 0x24
 800c4c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	68da      	ldr	r2, [r3, #12]
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c4d4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f001 f87e 	bl	800d5d8 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	691a      	ldr	r2, [r3, #16]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c4ea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	695a      	ldr	r2, [r3, #20]
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800c4fa:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	695a      	ldr	r2, [r3, #20]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f042 0208 	orr.w	r2, r2, #8
 800c50a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	68da      	ldr	r2, [r3, #12]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c51a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2200      	movs	r2, #0
 800c520:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2220      	movs	r2, #32
 800c526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2220      	movs	r2, #32
 800c52e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c532:	2300      	movs	r3, #0
}
 800c534:	4618      	mov	r0, r3
 800c536:	3708      	adds	r7, #8
 800c538:	46bd      	mov	sp, r7
 800c53a:	bd80      	pop	{r7, pc}

0800c53c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b08a      	sub	sp, #40	; 0x28
 800c540:	af02      	add	r7, sp, #8
 800c542:	60f8      	str	r0, [r7, #12]
 800c544:	60b9      	str	r1, [r7, #8]
 800c546:	603b      	str	r3, [r7, #0]
 800c548:	4613      	mov	r3, r2
 800c54a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800c54c:	2300      	movs	r3, #0
 800c54e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c556:	b2db      	uxtb	r3, r3
 800c558:	2b20      	cmp	r3, #32
 800c55a:	d17c      	bne.n	800c656 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d002      	beq.n	800c568 <HAL_UART_Transmit+0x2c>
 800c562:	88fb      	ldrh	r3, [r7, #6]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d101      	bne.n	800c56c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800c568:	2301      	movs	r3, #1
 800c56a:	e075      	b.n	800c658 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c572:	2b01      	cmp	r3, #1
 800c574:	d101      	bne.n	800c57a <HAL_UART_Transmit+0x3e>
 800c576:	2302      	movs	r3, #2
 800c578:	e06e      	b.n	800c658 <HAL_UART_Transmit+0x11c>
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	2201      	movs	r2, #1
 800c57e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	2200      	movs	r2, #0
 800c586:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	2221      	movs	r2, #33	; 0x21
 800c58c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c590:	f7fc ff96 	bl	80094c0 <HAL_GetTick>
 800c594:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	88fa      	ldrh	r2, [r7, #6]
 800c59a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	88fa      	ldrh	r2, [r7, #6]
 800c5a0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c5aa:	d108      	bne.n	800c5be <HAL_UART_Transmit+0x82>
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	691b      	ldr	r3, [r3, #16]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d104      	bne.n	800c5be <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	61bb      	str	r3, [r7, #24]
 800c5bc:	e003      	b.n	800c5c6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800c5ce:	e02a      	b.n	800c626 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	9300      	str	r3, [sp, #0]
 800c5d4:	697b      	ldr	r3, [r7, #20]
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	2180      	movs	r1, #128	; 0x80
 800c5da:	68f8      	ldr	r0, [r7, #12]
 800c5dc:	f000 fd2d 	bl	800d03a <UART_WaitOnFlagUntilTimeout>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d001      	beq.n	800c5ea <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800c5e6:	2303      	movs	r3, #3
 800c5e8:	e036      	b.n	800c658 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800c5ea:	69fb      	ldr	r3, [r7, #28]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d10b      	bne.n	800c608 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	881b      	ldrh	r3, [r3, #0]
 800c5f4:	461a      	mov	r2, r3
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c5fe:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800c600:	69bb      	ldr	r3, [r7, #24]
 800c602:	3302      	adds	r3, #2
 800c604:	61bb      	str	r3, [r7, #24]
 800c606:	e007      	b.n	800c618 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800c608:	69fb      	ldr	r3, [r7, #28]
 800c60a:	781a      	ldrb	r2, [r3, #0]
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800c612:	69fb      	ldr	r3, [r7, #28]
 800c614:	3301      	adds	r3, #1
 800c616:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c61c:	b29b      	uxth	r3, r3
 800c61e:	3b01      	subs	r3, #1
 800c620:	b29a      	uxth	r2, r3
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c62a:	b29b      	uxth	r3, r3
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d1cf      	bne.n	800c5d0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c630:	683b      	ldr	r3, [r7, #0]
 800c632:	9300      	str	r3, [sp, #0]
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	2200      	movs	r2, #0
 800c638:	2140      	movs	r1, #64	; 0x40
 800c63a:	68f8      	ldr	r0, [r7, #12]
 800c63c:	f000 fcfd 	bl	800d03a <UART_WaitOnFlagUntilTimeout>
 800c640:	4603      	mov	r3, r0
 800c642:	2b00      	cmp	r3, #0
 800c644:	d001      	beq.n	800c64a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800c646:	2303      	movs	r3, #3
 800c648:	e006      	b.n	800c658 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	2220      	movs	r2, #32
 800c64e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800c652:	2300      	movs	r3, #0
 800c654:	e000      	b.n	800c658 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800c656:	2302      	movs	r3, #2
  }
}
 800c658:	4618      	mov	r0, r3
 800c65a:	3720      	adds	r7, #32
 800c65c:	46bd      	mov	sp, r7
 800c65e:	bd80      	pop	{r7, pc}

0800c660 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b08c      	sub	sp, #48	; 0x30
 800c664:	af00      	add	r7, sp, #0
 800c666:	60f8      	str	r0, [r7, #12]
 800c668:	60b9      	str	r1, [r7, #8]
 800c66a:	4613      	mov	r3, r2
 800c66c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c674:	b2db      	uxtb	r3, r3
 800c676:	2b20      	cmp	r3, #32
 800c678:	d165      	bne.n	800c746 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800c67a:	68bb      	ldr	r3, [r7, #8]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d002      	beq.n	800c686 <HAL_UART_Transmit_DMA+0x26>
 800c680:	88fb      	ldrh	r3, [r7, #6]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d101      	bne.n	800c68a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800c686:	2301      	movs	r3, #1
 800c688:	e05e      	b.n	800c748 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c690:	2b01      	cmp	r3, #1
 800c692:	d101      	bne.n	800c698 <HAL_UART_Transmit_DMA+0x38>
 800c694:	2302      	movs	r3, #2
 800c696:	e057      	b.n	800c748 <HAL_UART_Transmit_DMA+0xe8>
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	2201      	movs	r2, #1
 800c69c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800c6a0:	68ba      	ldr	r2, [r7, #8]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	88fa      	ldrh	r2, [r7, #6]
 800c6aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	88fa      	ldrh	r2, [r7, #6]
 800c6b0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	2221      	movs	r2, #33	; 0x21
 800c6bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6c4:	4a22      	ldr	r2, [pc, #136]	; (800c750 <HAL_UART_Transmit_DMA+0xf0>)
 800c6c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6cc:	4a21      	ldr	r2, [pc, #132]	; (800c754 <HAL_UART_Transmit_DMA+0xf4>)
 800c6ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6d4:	4a20      	ldr	r2, [pc, #128]	; (800c758 <HAL_UART_Transmit_DMA+0xf8>)
 800c6d6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6dc:	2200      	movs	r2, #0
 800c6de:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800c6e0:	f107 0308 	add.w	r3, r7, #8
 800c6e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c6ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6ec:	6819      	ldr	r1, [r3, #0]
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	3304      	adds	r3, #4
 800c6f4:	461a      	mov	r2, r3
 800c6f6:	88fb      	ldrh	r3, [r7, #6]
 800c6f8:	f7fd ff74 	bl	800a5e4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c704:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	2200      	movs	r2, #0
 800c70a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	3314      	adds	r3, #20
 800c714:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c716:	69bb      	ldr	r3, [r7, #24]
 800c718:	e853 3f00 	ldrex	r3, [r3]
 800c71c:	617b      	str	r3, [r7, #20]
   return(result);
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c724:	62bb      	str	r3, [r7, #40]	; 0x28
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	3314      	adds	r3, #20
 800c72c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c72e:	627a      	str	r2, [r7, #36]	; 0x24
 800c730:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c732:	6a39      	ldr	r1, [r7, #32]
 800c734:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c736:	e841 2300 	strex	r3, r2, [r1]
 800c73a:	61fb      	str	r3, [r7, #28]
   return(result);
 800c73c:	69fb      	ldr	r3, [r7, #28]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d1e5      	bne.n	800c70e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800c742:	2300      	movs	r3, #0
 800c744:	e000      	b.n	800c748 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800c746:	2302      	movs	r3, #2
  }
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3730      	adds	r7, #48	; 0x30
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}
 800c750:	0800cd95 	.word	0x0800cd95
 800c754:	0800ce2f 	.word	0x0800ce2f
 800c758:	0800cfa7 	.word	0x0800cfa7

0800c75c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b084      	sub	sp, #16
 800c760:	af00      	add	r7, sp, #0
 800c762:	60f8      	str	r0, [r7, #12]
 800c764:	60b9      	str	r1, [r7, #8]
 800c766:	4613      	mov	r3, r2
 800c768:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c770:	b2db      	uxtb	r3, r3
 800c772:	2b20      	cmp	r3, #32
 800c774:	d11d      	bne.n	800c7b2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d002      	beq.n	800c782 <HAL_UART_Receive_DMA+0x26>
 800c77c:	88fb      	ldrh	r3, [r7, #6]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d101      	bne.n	800c786 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800c782:	2301      	movs	r3, #1
 800c784:	e016      	b.n	800c7b4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c78c:	2b01      	cmp	r3, #1
 800c78e:	d101      	bne.n	800c794 <HAL_UART_Receive_DMA+0x38>
 800c790:	2302      	movs	r3, #2
 800c792:	e00f      	b.n	800c7b4 <HAL_UART_Receive_DMA+0x58>
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	2201      	movs	r2, #1
 800c798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	2200      	movs	r2, #0
 800c7a0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c7a2:	88fb      	ldrh	r3, [r7, #6]
 800c7a4:	461a      	mov	r2, r3
 800c7a6:	68b9      	ldr	r1, [r7, #8]
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f000 fcb5 	bl	800d118 <UART_Start_Receive_DMA>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	e000      	b.n	800c7b4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800c7b2:	2302      	movs	r3, #2
  }
}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	3710      	adds	r7, #16
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}

0800c7bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b0ba      	sub	sp, #232	; 0xe8
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	68db      	ldr	r3, [r3, #12]
 800c7d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	695b      	ldr	r3, [r3, #20]
 800c7de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c7ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c7f2:	f003 030f 	and.w	r3, r3, #15
 800c7f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800c7fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d10f      	bne.n	800c822 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c806:	f003 0320 	and.w	r3, r3, #32
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d009      	beq.n	800c822 <HAL_UART_IRQHandler+0x66>
 800c80e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c812:	f003 0320 	and.w	r3, r3, #32
 800c816:	2b00      	cmp	r3, #0
 800c818:	d003      	beq.n	800c822 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f000 fe21 	bl	800d462 <UART_Receive_IT>
      return;
 800c820:	e256      	b.n	800ccd0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800c822:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c826:	2b00      	cmp	r3, #0
 800c828:	f000 80de 	beq.w	800c9e8 <HAL_UART_IRQHandler+0x22c>
 800c82c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c830:	f003 0301 	and.w	r3, r3, #1
 800c834:	2b00      	cmp	r3, #0
 800c836:	d106      	bne.n	800c846 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c83c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c840:	2b00      	cmp	r3, #0
 800c842:	f000 80d1 	beq.w	800c9e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c84a:	f003 0301 	and.w	r3, r3, #1
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d00b      	beq.n	800c86a <HAL_UART_IRQHandler+0xae>
 800c852:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d005      	beq.n	800c86a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c862:	f043 0201 	orr.w	r2, r3, #1
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c86a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c86e:	f003 0304 	and.w	r3, r3, #4
 800c872:	2b00      	cmp	r3, #0
 800c874:	d00b      	beq.n	800c88e <HAL_UART_IRQHandler+0xd2>
 800c876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c87a:	f003 0301 	and.w	r3, r3, #1
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d005      	beq.n	800c88e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c886:	f043 0202 	orr.w	r2, r3, #2
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c88e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c892:	f003 0302 	and.w	r3, r3, #2
 800c896:	2b00      	cmp	r3, #0
 800c898:	d00b      	beq.n	800c8b2 <HAL_UART_IRQHandler+0xf6>
 800c89a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c89e:	f003 0301 	and.w	r3, r3, #1
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d005      	beq.n	800c8b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8aa:	f043 0204 	orr.w	r2, r3, #4
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c8b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c8b6:	f003 0308 	and.w	r3, r3, #8
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d011      	beq.n	800c8e2 <HAL_UART_IRQHandler+0x126>
 800c8be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c8c2:	f003 0320 	and.w	r3, r3, #32
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d105      	bne.n	800c8d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c8ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c8ce:	f003 0301 	and.w	r3, r3, #1
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d005      	beq.n	800c8e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8da:	f043 0208 	orr.w	r2, r3, #8
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	f000 81ed 	beq.w	800ccc6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c8ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c8f0:	f003 0320 	and.w	r3, r3, #32
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d008      	beq.n	800c90a <HAL_UART_IRQHandler+0x14e>
 800c8f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c8fc:	f003 0320 	and.w	r3, r3, #32
 800c900:	2b00      	cmp	r3, #0
 800c902:	d002      	beq.n	800c90a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f000 fdac 	bl	800d462 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	695b      	ldr	r3, [r3, #20]
 800c910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c914:	2b40      	cmp	r3, #64	; 0x40
 800c916:	bf0c      	ite	eq
 800c918:	2301      	moveq	r3, #1
 800c91a:	2300      	movne	r3, #0
 800c91c:	b2db      	uxtb	r3, r3
 800c91e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c926:	f003 0308 	and.w	r3, r3, #8
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d103      	bne.n	800c936 <HAL_UART_IRQHandler+0x17a>
 800c92e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c932:	2b00      	cmp	r3, #0
 800c934:	d04f      	beq.n	800c9d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	f000 fcb4 	bl	800d2a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	695b      	ldr	r3, [r3, #20]
 800c942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c946:	2b40      	cmp	r3, #64	; 0x40
 800c948:	d141      	bne.n	800c9ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	3314      	adds	r3, #20
 800c950:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c954:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c958:	e853 3f00 	ldrex	r3, [r3]
 800c95c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800c960:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c964:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c968:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	3314      	adds	r3, #20
 800c972:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800c976:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800c97a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c97e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800c982:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c986:	e841 2300 	strex	r3, r2, [r1]
 800c98a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800c98e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c992:	2b00      	cmp	r3, #0
 800c994:	d1d9      	bne.n	800c94a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d013      	beq.n	800c9c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9a2:	4a7d      	ldr	r2, [pc, #500]	; (800cb98 <HAL_UART_IRQHandler+0x3dc>)
 800c9a4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	f7fd fee2 	bl	800a774 <HAL_DMA_Abort_IT>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d016      	beq.n	800c9e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9bc:	687a      	ldr	r2, [r7, #4]
 800c9be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c9c0:	4610      	mov	r0, r2
 800c9c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9c4:	e00e      	b.n	800c9e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f000 f99a 	bl	800cd00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9cc:	e00a      	b.n	800c9e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f000 f996 	bl	800cd00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9d4:	e006      	b.n	800c9e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f000 f992 	bl	800cd00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2200      	movs	r2, #0
 800c9e0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800c9e2:	e170      	b.n	800ccc6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9e4:	bf00      	nop
    return;
 800c9e6:	e16e      	b.n	800ccc6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9ec:	2b01      	cmp	r3, #1
 800c9ee:	f040 814a 	bne.w	800cc86 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c9f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c9f6:	f003 0310 	and.w	r3, r3, #16
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	f000 8143 	beq.w	800cc86 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800ca00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ca04:	f003 0310 	and.w	r3, r3, #16
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	f000 813c 	beq.w	800cc86 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ca0e:	2300      	movs	r3, #0
 800ca10:	60bb      	str	r3, [r7, #8]
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	60bb      	str	r3, [r7, #8]
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	685b      	ldr	r3, [r3, #4]
 800ca20:	60bb      	str	r3, [r7, #8]
 800ca22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	695b      	ldr	r3, [r3, #20]
 800ca2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca2e:	2b40      	cmp	r3, #64	; 0x40
 800ca30:	f040 80b4 	bne.w	800cb9c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	685b      	ldr	r3, [r3, #4]
 800ca3c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ca40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	f000 8140 	beq.w	800ccca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ca4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ca52:	429a      	cmp	r2, r3
 800ca54:	f080 8139 	bcs.w	800ccca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ca5e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca64:	69db      	ldr	r3, [r3, #28]
 800ca66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca6a:	f000 8088 	beq.w	800cb7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	330c      	adds	r3, #12
 800ca74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ca7c:	e853 3f00 	ldrex	r3, [r3]
 800ca80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800ca84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ca88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	330c      	adds	r3, #12
 800ca96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800ca9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ca9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caa2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800caa6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800caaa:	e841 2300 	strex	r3, r2, [r1]
 800caae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800cab2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d1d9      	bne.n	800ca6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	3314      	adds	r3, #20
 800cac0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cac2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cac4:	e853 3f00 	ldrex	r3, [r3]
 800cac8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800caca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cacc:	f023 0301 	bic.w	r3, r3, #1
 800cad0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	3314      	adds	r3, #20
 800cada:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800cade:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800cae2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cae4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800cae6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800caea:	e841 2300 	strex	r3, r2, [r1]
 800caee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800caf0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d1e1      	bne.n	800caba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	3314      	adds	r3, #20
 800cafc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cafe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cb00:	e853 3f00 	ldrex	r3, [r3]
 800cb04:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800cb06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cb08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cb0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	3314      	adds	r3, #20
 800cb16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800cb1a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800cb1c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb1e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cb20:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800cb22:	e841 2300 	strex	r3, r2, [r1]
 800cb26:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800cb28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d1e3      	bne.n	800caf6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2220      	movs	r2, #32
 800cb32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	2200      	movs	r2, #0
 800cb3a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	330c      	adds	r3, #12
 800cb42:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb46:	e853 3f00 	ldrex	r3, [r3]
 800cb4a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800cb4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cb4e:	f023 0310 	bic.w	r3, r3, #16
 800cb52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	330c      	adds	r3, #12
 800cb5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800cb60:	65ba      	str	r2, [r7, #88]	; 0x58
 800cb62:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cb66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cb68:	e841 2300 	strex	r3, r2, [r1]
 800cb6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800cb6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d1e3      	bne.n	800cb3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f7fd fd8b 	bl	800a694 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	1ad3      	subs	r3, r2, r3
 800cb8a:	b29b      	uxth	r3, r3
 800cb8c:	4619      	mov	r1, r3
 800cb8e:	6878      	ldr	r0, [r7, #4]
 800cb90:	f000 f8c0 	bl	800cd14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800cb94:	e099      	b.n	800ccca <HAL_UART_IRQHandler+0x50e>
 800cb96:	bf00      	nop
 800cb98:	0800d36b 	.word	0x0800d36b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cba4:	b29b      	uxth	r3, r3
 800cba6:	1ad3      	subs	r3, r2, r3
 800cba8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cbb0:	b29b      	uxth	r3, r3
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	f000 808b 	beq.w	800ccce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800cbb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	f000 8086 	beq.w	800ccce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	330c      	adds	r3, #12
 800cbc8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbcc:	e853 3f00 	ldrex	r3, [r3]
 800cbd0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800cbd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cbd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cbd8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	330c      	adds	r3, #12
 800cbe2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800cbe6:	647a      	str	r2, [r7, #68]	; 0x44
 800cbe8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cbec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cbee:	e841 2300 	strex	r3, r2, [r1]
 800cbf2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800cbf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d1e3      	bne.n	800cbc2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	3314      	adds	r3, #20
 800cc00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc04:	e853 3f00 	ldrex	r3, [r3]
 800cc08:	623b      	str	r3, [r7, #32]
   return(result);
 800cc0a:	6a3b      	ldr	r3, [r7, #32]
 800cc0c:	f023 0301 	bic.w	r3, r3, #1
 800cc10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	3314      	adds	r3, #20
 800cc1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800cc1e:	633a      	str	r2, [r7, #48]	; 0x30
 800cc20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cc24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc26:	e841 2300 	strex	r3, r2, [r1]
 800cc2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cc2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d1e3      	bne.n	800cbfa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	2220      	movs	r2, #32
 800cc36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	330c      	adds	r3, #12
 800cc46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	e853 3f00 	ldrex	r3, [r3]
 800cc4e:	60fb      	str	r3, [r7, #12]
   return(result);
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f023 0310 	bic.w	r3, r3, #16
 800cc56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	330c      	adds	r3, #12
 800cc60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800cc64:	61fa      	str	r2, [r7, #28]
 800cc66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc68:	69b9      	ldr	r1, [r7, #24]
 800cc6a:	69fa      	ldr	r2, [r7, #28]
 800cc6c:	e841 2300 	strex	r3, r2, [r1]
 800cc70:	617b      	str	r3, [r7, #20]
   return(result);
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d1e3      	bne.n	800cc40 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cc78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f000 f848 	bl	800cd14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800cc84:	e023      	b.n	800ccce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800cc86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cc8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d009      	beq.n	800cca6 <HAL_UART_IRQHandler+0x4ea>
 800cc92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cc96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d003      	beq.n	800cca6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 fb77 	bl	800d392 <UART_Transmit_IT>
    return;
 800cca4:	e014      	b.n	800ccd0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800cca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ccaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d00e      	beq.n	800ccd0 <HAL_UART_IRQHandler+0x514>
 800ccb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ccb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d008      	beq.n	800ccd0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f000 fbb7 	bl	800d432 <UART_EndTransmit_IT>
    return;
 800ccc4:	e004      	b.n	800ccd0 <HAL_UART_IRQHandler+0x514>
    return;
 800ccc6:	bf00      	nop
 800ccc8:	e002      	b.n	800ccd0 <HAL_UART_IRQHandler+0x514>
      return;
 800ccca:	bf00      	nop
 800cccc:	e000      	b.n	800ccd0 <HAL_UART_IRQHandler+0x514>
      return;
 800ccce:	bf00      	nop
  }
}
 800ccd0:	37e8      	adds	r7, #232	; 0xe8
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bd80      	pop	{r7, pc}
 800ccd6:	bf00      	nop

0800ccd8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ccd8:	b480      	push	{r7}
 800ccda:	b083      	sub	sp, #12
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800cce0:	bf00      	nop
 800cce2:	370c      	adds	r7, #12
 800cce4:	46bd      	mov	sp, r7
 800cce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccea:	4770      	bx	lr

0800ccec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ccec:	b480      	push	{r7}
 800ccee:	b083      	sub	sp, #12
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800ccf4:	bf00      	nop
 800ccf6:	370c      	adds	r7, #12
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cd00:	b480      	push	{r7}
 800cd02:	b083      	sub	sp, #12
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cd14:	b480      	push	{r7}
 800cd16:	b083      	sub	sp, #12
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
 800cd1c:	460b      	mov	r3, r1
 800cd1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cd20:	bf00      	nop
 800cd22:	370c      	adds	r7, #12
 800cd24:	46bd      	mov	sp, r7
 800cd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2a:	4770      	bx	lr

0800cd2c <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b085      	sub	sp, #20
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800cd34:	2300      	movs	r3, #0
 800cd36:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd3e:	2b01      	cmp	r3, #1
 800cd40:	d101      	bne.n	800cd46 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 800cd42:	2302      	movs	r3, #2
 800cd44:	e020      	b.n	800cd88 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2201      	movs	r2, #1
 800cd4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2224      	movs	r2, #36	; 0x24
 800cd52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	68db      	ldr	r3, [r3, #12]
 800cd5c:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	f023 030c 	bic.w	r3, r3, #12
 800cd64:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	f043 0308 	orr.w	r3, r3, #8
 800cd6c:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	68fa      	ldr	r2, [r7, #12]
 800cd74:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2220      	movs	r2, #32
 800cd7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2200      	movs	r2, #0
 800cd82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cd86:	2300      	movs	r3, #0
}
 800cd88:	4618      	mov	r0, r3
 800cd8a:	3714      	adds	r7, #20
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd92:	4770      	bx	lr

0800cd94 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b090      	sub	sp, #64	; 0x40
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cda0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d137      	bne.n	800ce20 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800cdb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cdb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	3314      	adds	r3, #20
 800cdbc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdc0:	e853 3f00 	ldrex	r3, [r3]
 800cdc4:	623b      	str	r3, [r7, #32]
   return(result);
 800cdc6:	6a3b      	ldr	r3, [r7, #32]
 800cdc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cdcc:	63bb      	str	r3, [r7, #56]	; 0x38
 800cdce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	3314      	adds	r3, #20
 800cdd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdd6:	633a      	str	r2, [r7, #48]	; 0x30
 800cdd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cddc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cdde:	e841 2300 	strex	r3, r2, [r1]
 800cde2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cde4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d1e5      	bne.n	800cdb6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cdea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	330c      	adds	r3, #12
 800cdf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	e853 3f00 	ldrex	r3, [r3]
 800cdf8:	60fb      	str	r3, [r7, #12]
   return(result);
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce00:	637b      	str	r3, [r7, #52]	; 0x34
 800ce02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	330c      	adds	r3, #12
 800ce08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ce0a:	61fa      	str	r2, [r7, #28]
 800ce0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce0e:	69b9      	ldr	r1, [r7, #24]
 800ce10:	69fa      	ldr	r2, [r7, #28]
 800ce12:	e841 2300 	strex	r3, r2, [r1]
 800ce16:	617b      	str	r3, [r7, #20]
   return(result);
 800ce18:	697b      	ldr	r3, [r7, #20]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d1e5      	bne.n	800cdea <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ce1e:	e002      	b.n	800ce26 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ce20:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ce22:	f7f9 fe8b 	bl	8006b3c <HAL_UART_TxCpltCallback>
}
 800ce26:	bf00      	nop
 800ce28:	3740      	adds	r7, #64	; 0x40
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}

0800ce2e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ce2e:	b580      	push	{r7, lr}
 800ce30:	b084      	sub	sp, #16
 800ce32:	af00      	add	r7, sp, #0
 800ce34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce3a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ce3c:	68f8      	ldr	r0, [r7, #12]
 800ce3e:	f7ff ff4b 	bl	800ccd8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ce42:	bf00      	nop
 800ce44:	3710      	adds	r7, #16
 800ce46:	46bd      	mov	sp, r7
 800ce48:	bd80      	pop	{r7, pc}

0800ce4a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ce4a:	b580      	push	{r7, lr}
 800ce4c:	b09c      	sub	sp, #112	; 0x70
 800ce4e:	af00      	add	r7, sp, #0
 800ce50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce56:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d172      	bne.n	800cf4c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800ce66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce68:	2200      	movs	r2, #0
 800ce6a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ce6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	330c      	adds	r3, #12
 800ce72:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce76:	e853 3f00 	ldrex	r3, [r3]
 800ce7a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ce7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ce82:	66bb      	str	r3, [r7, #104]	; 0x68
 800ce84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	330c      	adds	r3, #12
 800ce8a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ce8c:	65ba      	str	r2, [r7, #88]	; 0x58
 800ce8e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce90:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ce92:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ce94:	e841 2300 	strex	r3, r2, [r1]
 800ce98:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ce9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d1e5      	bne.n	800ce6c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cea0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	3314      	adds	r3, #20
 800cea6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceaa:	e853 3f00 	ldrex	r3, [r3]
 800ceae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ceb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ceb2:	f023 0301 	bic.w	r3, r3, #1
 800ceb6:	667b      	str	r3, [r7, #100]	; 0x64
 800ceb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	3314      	adds	r3, #20
 800cebe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800cec0:	647a      	str	r2, [r7, #68]	; 0x44
 800cec2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cec6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cec8:	e841 2300 	strex	r3, r2, [r1]
 800cecc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800cece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d1e5      	bne.n	800cea0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ced4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	3314      	adds	r3, #20
 800ceda:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cedc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cede:	e853 3f00 	ldrex	r3, [r3]
 800cee2:	623b      	str	r3, [r7, #32]
   return(result);
 800cee4:	6a3b      	ldr	r3, [r7, #32]
 800cee6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ceea:	663b      	str	r3, [r7, #96]	; 0x60
 800ceec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	3314      	adds	r3, #20
 800cef2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cef4:	633a      	str	r2, [r7, #48]	; 0x30
 800cef6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cef8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cefa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cefc:	e841 2300 	strex	r3, r2, [r1]
 800cf00:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cf02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d1e5      	bne.n	800ced4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cf08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf0a:	2220      	movs	r2, #32
 800cf0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf14:	2b01      	cmp	r3, #1
 800cf16:	d119      	bne.n	800cf4c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	330c      	adds	r3, #12
 800cf1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf20:	693b      	ldr	r3, [r7, #16]
 800cf22:	e853 3f00 	ldrex	r3, [r3]
 800cf26:	60fb      	str	r3, [r7, #12]
   return(result);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	f023 0310 	bic.w	r3, r3, #16
 800cf2e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cf30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	330c      	adds	r3, #12
 800cf36:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cf38:	61fa      	str	r2, [r7, #28]
 800cf3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf3c:	69b9      	ldr	r1, [r7, #24]
 800cf3e:	69fa      	ldr	r2, [r7, #28]
 800cf40:	e841 2300 	strex	r3, r2, [r1]
 800cf44:	617b      	str	r3, [r7, #20]
   return(result);
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d1e5      	bne.n	800cf18 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf50:	2b01      	cmp	r3, #1
 800cf52:	d106      	bne.n	800cf62 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cf54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf56:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800cf58:	4619      	mov	r1, r3
 800cf5a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800cf5c:	f7ff feda 	bl	800cd14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cf60:	e002      	b.n	800cf68 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800cf62:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800cf64:	f7f9 fdfc 	bl	8006b60 <HAL_UART_RxCpltCallback>
}
 800cf68:	bf00      	nop
 800cf6a:	3770      	adds	r7, #112	; 0x70
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf7c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf82:	2b01      	cmp	r3, #1
 800cf84:	d108      	bne.n	800cf98 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800cf8a:	085b      	lsrs	r3, r3, #1
 800cf8c:	b29b      	uxth	r3, r3
 800cf8e:	4619      	mov	r1, r3
 800cf90:	68f8      	ldr	r0, [r7, #12]
 800cf92:	f7ff febf 	bl	800cd14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cf96:	e002      	b.n	800cf9e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800cf98:	68f8      	ldr	r0, [r7, #12]
 800cf9a:	f7ff fea7 	bl	800ccec <HAL_UART_RxHalfCpltCallback>
}
 800cf9e:	bf00      	nop
 800cfa0:	3710      	adds	r7, #16
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}

0800cfa6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cfa6:	b580      	push	{r7, lr}
 800cfa8:	b084      	sub	sp, #16
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfb6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	695b      	ldr	r3, [r3, #20]
 800cfbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cfc2:	2b80      	cmp	r3, #128	; 0x80
 800cfc4:	bf0c      	ite	eq
 800cfc6:	2301      	moveq	r3, #1
 800cfc8:	2300      	movne	r3, #0
 800cfca:	b2db      	uxtb	r3, r3
 800cfcc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800cfce:	68bb      	ldr	r3, [r7, #8]
 800cfd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cfd4:	b2db      	uxtb	r3, r3
 800cfd6:	2b21      	cmp	r3, #33	; 0x21
 800cfd8:	d108      	bne.n	800cfec <UART_DMAError+0x46>
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d005      	beq.n	800cfec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800cfe6:	68b8      	ldr	r0, [r7, #8]
 800cfe8:	f000 f934 	bl	800d254 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cfec:	68bb      	ldr	r3, [r7, #8]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	695b      	ldr	r3, [r3, #20]
 800cff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cff6:	2b40      	cmp	r3, #64	; 0x40
 800cff8:	bf0c      	ite	eq
 800cffa:	2301      	moveq	r3, #1
 800cffc:	2300      	movne	r3, #0
 800cffe:	b2db      	uxtb	r3, r3
 800d000:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d008:	b2db      	uxtb	r3, r3
 800d00a:	2b22      	cmp	r3, #34	; 0x22
 800d00c:	d108      	bne.n	800d020 <UART_DMAError+0x7a>
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d005      	beq.n	800d020 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	2200      	movs	r2, #0
 800d018:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800d01a:	68b8      	ldr	r0, [r7, #8]
 800d01c:	f000 f942 	bl	800d2a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d020:	68bb      	ldr	r3, [r7, #8]
 800d022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d024:	f043 0210 	orr.w	r2, r3, #16
 800d028:	68bb      	ldr	r3, [r7, #8]
 800d02a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d02c:	68b8      	ldr	r0, [r7, #8]
 800d02e:	f7ff fe67 	bl	800cd00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d032:	bf00      	nop
 800d034:	3710      	adds	r7, #16
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}

0800d03a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800d03a:	b580      	push	{r7, lr}
 800d03c:	b090      	sub	sp, #64	; 0x40
 800d03e:	af00      	add	r7, sp, #0
 800d040:	60f8      	str	r0, [r7, #12]
 800d042:	60b9      	str	r1, [r7, #8]
 800d044:	603b      	str	r3, [r7, #0]
 800d046:	4613      	mov	r3, r2
 800d048:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d04a:	e050      	b.n	800d0ee <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d04c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d04e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d052:	d04c      	beq.n	800d0ee <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800d054:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d056:	2b00      	cmp	r3, #0
 800d058:	d007      	beq.n	800d06a <UART_WaitOnFlagUntilTimeout+0x30>
 800d05a:	f7fc fa31 	bl	80094c0 <HAL_GetTick>
 800d05e:	4602      	mov	r2, r0
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	1ad3      	subs	r3, r2, r3
 800d064:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d066:	429a      	cmp	r2, r3
 800d068:	d241      	bcs.n	800d0ee <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	330c      	adds	r3, #12
 800d070:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d074:	e853 3f00 	ldrex	r3, [r3]
 800d078:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d07c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d080:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	330c      	adds	r3, #12
 800d088:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d08a:	637a      	str	r2, [r7, #52]	; 0x34
 800d08c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d08e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d090:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d092:	e841 2300 	strex	r3, r2, [r1]
 800d096:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d1e5      	bne.n	800d06a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	3314      	adds	r3, #20
 800d0a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0a6:	697b      	ldr	r3, [r7, #20]
 800d0a8:	e853 3f00 	ldrex	r3, [r3]
 800d0ac:	613b      	str	r3, [r7, #16]
   return(result);
 800d0ae:	693b      	ldr	r3, [r7, #16]
 800d0b0:	f023 0301 	bic.w	r3, r3, #1
 800d0b4:	63bb      	str	r3, [r7, #56]	; 0x38
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	3314      	adds	r3, #20
 800d0bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d0be:	623a      	str	r2, [r7, #32]
 800d0c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0c2:	69f9      	ldr	r1, [r7, #28]
 800d0c4:	6a3a      	ldr	r2, [r7, #32]
 800d0c6:	e841 2300 	strex	r3, r2, [r1]
 800d0ca:	61bb      	str	r3, [r7, #24]
   return(result);
 800d0cc:	69bb      	ldr	r3, [r7, #24]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d1e5      	bne.n	800d09e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	2220      	movs	r2, #32
 800d0d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	2220      	movs	r2, #32
 800d0de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800d0ea:	2303      	movs	r3, #3
 800d0ec:	e00f      	b.n	800d10e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	681a      	ldr	r2, [r3, #0]
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	4013      	ands	r3, r2
 800d0f8:	68ba      	ldr	r2, [r7, #8]
 800d0fa:	429a      	cmp	r2, r3
 800d0fc:	bf0c      	ite	eq
 800d0fe:	2301      	moveq	r3, #1
 800d100:	2300      	movne	r3, #0
 800d102:	b2db      	uxtb	r3, r3
 800d104:	461a      	mov	r2, r3
 800d106:	79fb      	ldrb	r3, [r7, #7]
 800d108:	429a      	cmp	r2, r3
 800d10a:	d09f      	beq.n	800d04c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d10c:	2300      	movs	r3, #0
}
 800d10e:	4618      	mov	r0, r3
 800d110:	3740      	adds	r7, #64	; 0x40
 800d112:	46bd      	mov	sp, r7
 800d114:	bd80      	pop	{r7, pc}
	...

0800d118 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b098      	sub	sp, #96	; 0x60
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	60f8      	str	r0, [r7, #12]
 800d120:	60b9      	str	r1, [r7, #8]
 800d122:	4613      	mov	r3, r2
 800d124:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800d126:	68ba      	ldr	r2, [r7, #8]
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	88fa      	ldrh	r2, [r7, #6]
 800d130:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	2200      	movs	r2, #0
 800d136:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	2222      	movs	r2, #34	; 0x22
 800d13c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d144:	4a40      	ldr	r2, [pc, #256]	; (800d248 <UART_Start_Receive_DMA+0x130>)
 800d146:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d14c:	4a3f      	ldr	r2, [pc, #252]	; (800d24c <UART_Start_Receive_DMA+0x134>)
 800d14e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d154:	4a3e      	ldr	r2, [pc, #248]	; (800d250 <UART_Start_Receive_DMA+0x138>)
 800d156:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d15c:	2200      	movs	r2, #0
 800d15e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800d160:	f107 0308 	add.w	r3, r7, #8
 800d164:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	3304      	adds	r3, #4
 800d170:	4619      	mov	r1, r3
 800d172:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d174:	681a      	ldr	r2, [r3, #0]
 800d176:	88fb      	ldrh	r3, [r7, #6]
 800d178:	f7fd fa34 	bl	800a5e4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800d17c:	2300      	movs	r3, #0
 800d17e:	613b      	str	r3, [r7, #16]
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	613b      	str	r3, [r7, #16]
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	685b      	ldr	r3, [r3, #4]
 800d18e:	613b      	str	r3, [r7, #16]
 800d190:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	2200      	movs	r2, #0
 800d196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	691b      	ldr	r3, [r3, #16]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d019      	beq.n	800d1d6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	330c      	adds	r3, #12
 800d1a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1ac:	e853 3f00 	ldrex	r3, [r3]
 800d1b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d1b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d1b8:	65bb      	str	r3, [r7, #88]	; 0x58
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	330c      	adds	r3, #12
 800d1c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d1c2:	64fa      	str	r2, [r7, #76]	; 0x4c
 800d1c4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1c6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d1c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d1ca:	e841 2300 	strex	r3, r2, [r1]
 800d1ce:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800d1d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d1e5      	bne.n	800d1a2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	3314      	adds	r3, #20
 800d1dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1e0:	e853 3f00 	ldrex	r3, [r3]
 800d1e4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d1e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1e8:	f043 0301 	orr.w	r3, r3, #1
 800d1ec:	657b      	str	r3, [r7, #84]	; 0x54
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	3314      	adds	r3, #20
 800d1f4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d1f6:	63ba      	str	r2, [r7, #56]	; 0x38
 800d1f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1fa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d1fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d1fe:	e841 2300 	strex	r3, r2, [r1]
 800d202:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d206:	2b00      	cmp	r3, #0
 800d208:	d1e5      	bne.n	800d1d6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	3314      	adds	r3, #20
 800d210:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d212:	69bb      	ldr	r3, [r7, #24]
 800d214:	e853 3f00 	ldrex	r3, [r3]
 800d218:	617b      	str	r3, [r7, #20]
   return(result);
 800d21a:	697b      	ldr	r3, [r7, #20]
 800d21c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d220:	653b      	str	r3, [r7, #80]	; 0x50
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	3314      	adds	r3, #20
 800d228:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d22a:	627a      	str	r2, [r7, #36]	; 0x24
 800d22c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d22e:	6a39      	ldr	r1, [r7, #32]
 800d230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d232:	e841 2300 	strex	r3, r2, [r1]
 800d236:	61fb      	str	r3, [r7, #28]
   return(result);
 800d238:	69fb      	ldr	r3, [r7, #28]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d1e5      	bne.n	800d20a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800d23e:	2300      	movs	r3, #0
}
 800d240:	4618      	mov	r0, r3
 800d242:	3760      	adds	r7, #96	; 0x60
 800d244:	46bd      	mov	sp, r7
 800d246:	bd80      	pop	{r7, pc}
 800d248:	0800ce4b 	.word	0x0800ce4b
 800d24c:	0800cf71 	.word	0x0800cf71
 800d250:	0800cfa7 	.word	0x0800cfa7

0800d254 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d254:	b480      	push	{r7}
 800d256:	b089      	sub	sp, #36	; 0x24
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	330c      	adds	r3, #12
 800d262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	e853 3f00 	ldrex	r3, [r3]
 800d26a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800d272:	61fb      	str	r3, [r7, #28]
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	330c      	adds	r3, #12
 800d27a:	69fa      	ldr	r2, [r7, #28]
 800d27c:	61ba      	str	r2, [r7, #24]
 800d27e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d280:	6979      	ldr	r1, [r7, #20]
 800d282:	69ba      	ldr	r2, [r7, #24]
 800d284:	e841 2300 	strex	r3, r2, [r1]
 800d288:	613b      	str	r3, [r7, #16]
   return(result);
 800d28a:	693b      	ldr	r3, [r7, #16]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d1e5      	bne.n	800d25c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2220      	movs	r2, #32
 800d294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800d298:	bf00      	nop
 800d29a:	3724      	adds	r7, #36	; 0x24
 800d29c:	46bd      	mov	sp, r7
 800d29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a2:	4770      	bx	lr

0800d2a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d2a4:	b480      	push	{r7}
 800d2a6:	b095      	sub	sp, #84	; 0x54
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	330c      	adds	r3, #12
 800d2b2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2b6:	e853 3f00 	ldrex	r3, [r3]
 800d2ba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d2bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d2c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	330c      	adds	r3, #12
 800d2ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d2cc:	643a      	str	r2, [r7, #64]	; 0x40
 800d2ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2d0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d2d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d2d4:	e841 2300 	strex	r3, r2, [r1]
 800d2d8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d2da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d1e5      	bne.n	800d2ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	3314      	adds	r3, #20
 800d2e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2e8:	6a3b      	ldr	r3, [r7, #32]
 800d2ea:	e853 3f00 	ldrex	r3, [r3]
 800d2ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800d2f0:	69fb      	ldr	r3, [r7, #28]
 800d2f2:	f023 0301 	bic.w	r3, r3, #1
 800d2f6:	64bb      	str	r3, [r7, #72]	; 0x48
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	3314      	adds	r3, #20
 800d2fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d300:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d302:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d304:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d306:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d308:	e841 2300 	strex	r3, r2, [r1]
 800d30c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d310:	2b00      	cmp	r3, #0
 800d312:	d1e5      	bne.n	800d2e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d318:	2b01      	cmp	r3, #1
 800d31a:	d119      	bne.n	800d350 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	330c      	adds	r3, #12
 800d322:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	e853 3f00 	ldrex	r3, [r3]
 800d32a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	f023 0310 	bic.w	r3, r3, #16
 800d332:	647b      	str	r3, [r7, #68]	; 0x44
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	330c      	adds	r3, #12
 800d33a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d33c:	61ba      	str	r2, [r7, #24]
 800d33e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d340:	6979      	ldr	r1, [r7, #20]
 800d342:	69ba      	ldr	r2, [r7, #24]
 800d344:	e841 2300 	strex	r3, r2, [r1]
 800d348:	613b      	str	r3, [r7, #16]
   return(result);
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d1e5      	bne.n	800d31c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	2220      	movs	r2, #32
 800d354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2200      	movs	r2, #0
 800d35c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800d35e:	bf00      	nop
 800d360:	3754      	adds	r7, #84	; 0x54
 800d362:	46bd      	mov	sp, r7
 800d364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d368:	4770      	bx	lr

0800d36a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d36a:	b580      	push	{r7, lr}
 800d36c:	b084      	sub	sp, #16
 800d36e:	af00      	add	r7, sp, #0
 800d370:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d376:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	2200      	movs	r2, #0
 800d37c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	2200      	movs	r2, #0
 800d382:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d384:	68f8      	ldr	r0, [r7, #12]
 800d386:	f7ff fcbb 	bl	800cd00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d38a:	bf00      	nop
 800d38c:	3710      	adds	r7, #16
 800d38e:	46bd      	mov	sp, r7
 800d390:	bd80      	pop	{r7, pc}

0800d392 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d392:	b480      	push	{r7}
 800d394:	b085      	sub	sp, #20
 800d396:	af00      	add	r7, sp, #0
 800d398:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3a0:	b2db      	uxtb	r3, r3
 800d3a2:	2b21      	cmp	r3, #33	; 0x21
 800d3a4:	d13e      	bne.n	800d424 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	689b      	ldr	r3, [r3, #8]
 800d3aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d3ae:	d114      	bne.n	800d3da <UART_Transmit_IT+0x48>
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	691b      	ldr	r3, [r3, #16]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d110      	bne.n	800d3da <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	6a1b      	ldr	r3, [r3, #32]
 800d3bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	881b      	ldrh	r3, [r3, #0]
 800d3c2:	461a      	mov	r2, r3
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d3cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6a1b      	ldr	r3, [r3, #32]
 800d3d2:	1c9a      	adds	r2, r3, #2
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	621a      	str	r2, [r3, #32]
 800d3d8:	e008      	b.n	800d3ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	6a1b      	ldr	r3, [r3, #32]
 800d3de:	1c59      	adds	r1, r3, #1
 800d3e0:	687a      	ldr	r2, [r7, #4]
 800d3e2:	6211      	str	r1, [r2, #32]
 800d3e4:	781a      	ldrb	r2, [r3, #0]
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d3f0:	b29b      	uxth	r3, r3
 800d3f2:	3b01      	subs	r3, #1
 800d3f4:	b29b      	uxth	r3, r3
 800d3f6:	687a      	ldr	r2, [r7, #4]
 800d3f8:	4619      	mov	r1, r3
 800d3fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d10f      	bne.n	800d420 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	68da      	ldr	r2, [r3, #12]
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d40e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	68da      	ldr	r2, [r3, #12]
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d41e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d420:	2300      	movs	r3, #0
 800d422:	e000      	b.n	800d426 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d424:	2302      	movs	r3, #2
  }
}
 800d426:	4618      	mov	r0, r3
 800d428:	3714      	adds	r7, #20
 800d42a:	46bd      	mov	sp, r7
 800d42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d430:	4770      	bx	lr

0800d432 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d432:	b580      	push	{r7, lr}
 800d434:	b082      	sub	sp, #8
 800d436:	af00      	add	r7, sp, #0
 800d438:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	68da      	ldr	r2, [r3, #12]
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d448:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2220      	movs	r2, #32
 800d44e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d452:	6878      	ldr	r0, [r7, #4]
 800d454:	f7f9 fb72 	bl	8006b3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d458:	2300      	movs	r3, #0
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3708      	adds	r7, #8
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d462:	b580      	push	{r7, lr}
 800d464:	b08c      	sub	sp, #48	; 0x30
 800d466:	af00      	add	r7, sp, #0
 800d468:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d470:	b2db      	uxtb	r3, r3
 800d472:	2b22      	cmp	r3, #34	; 0x22
 800d474:	f040 80ab 	bne.w	800d5ce <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	689b      	ldr	r3, [r3, #8]
 800d47c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d480:	d117      	bne.n	800d4b2 <UART_Receive_IT+0x50>
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	691b      	ldr	r3, [r3, #16]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d113      	bne.n	800d4b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800d48a:	2300      	movs	r3, #0
 800d48c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d492:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	685b      	ldr	r3, [r3, #4]
 800d49a:	b29b      	uxth	r3, r3
 800d49c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4a0:	b29a      	uxth	r2, r3
 800d4a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4aa:	1c9a      	adds	r2, r3, #2
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	629a      	str	r2, [r3, #40]	; 0x28
 800d4b0:	e026      	b.n	800d500 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	689b      	ldr	r3, [r3, #8]
 800d4c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d4c4:	d007      	beq.n	800d4d6 <UART_Receive_IT+0x74>
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	689b      	ldr	r3, [r3, #8]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d10a      	bne.n	800d4e4 <UART_Receive_IT+0x82>
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	691b      	ldr	r3, [r3, #16]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d106      	bne.n	800d4e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	685b      	ldr	r3, [r3, #4]
 800d4dc:	b2da      	uxtb	r2, r3
 800d4de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4e0:	701a      	strb	r2, [r3, #0]
 800d4e2:	e008      	b.n	800d4f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	685b      	ldr	r3, [r3, #4]
 800d4ea:	b2db      	uxtb	r3, r3
 800d4ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d4f0:	b2da      	uxtb	r2, r3
 800d4f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4fa:	1c5a      	adds	r2, r3, #1
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d504:	b29b      	uxth	r3, r3
 800d506:	3b01      	subs	r3, #1
 800d508:	b29b      	uxth	r3, r3
 800d50a:	687a      	ldr	r2, [r7, #4]
 800d50c:	4619      	mov	r1, r3
 800d50e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800d510:	2b00      	cmp	r3, #0
 800d512:	d15a      	bne.n	800d5ca <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	68da      	ldr	r2, [r3, #12]
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f022 0220 	bic.w	r2, r2, #32
 800d522:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	68da      	ldr	r2, [r3, #12]
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d532:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	695a      	ldr	r2, [r3, #20]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f022 0201 	bic.w	r2, r2, #1
 800d542:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2220      	movs	r2, #32
 800d548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d550:	2b01      	cmp	r3, #1
 800d552:	d135      	bne.n	800d5c0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2200      	movs	r2, #0
 800d558:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	330c      	adds	r3, #12
 800d560:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d562:	697b      	ldr	r3, [r7, #20]
 800d564:	e853 3f00 	ldrex	r3, [r3]
 800d568:	613b      	str	r3, [r7, #16]
   return(result);
 800d56a:	693b      	ldr	r3, [r7, #16]
 800d56c:	f023 0310 	bic.w	r3, r3, #16
 800d570:	627b      	str	r3, [r7, #36]	; 0x24
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	330c      	adds	r3, #12
 800d578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d57a:	623a      	str	r2, [r7, #32]
 800d57c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d57e:	69f9      	ldr	r1, [r7, #28]
 800d580:	6a3a      	ldr	r2, [r7, #32]
 800d582:	e841 2300 	strex	r3, r2, [r1]
 800d586:	61bb      	str	r3, [r7, #24]
   return(result);
 800d588:	69bb      	ldr	r3, [r7, #24]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d1e5      	bne.n	800d55a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	f003 0310 	and.w	r3, r3, #16
 800d598:	2b10      	cmp	r3, #16
 800d59a:	d10a      	bne.n	800d5b2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d59c:	2300      	movs	r3, #0
 800d59e:	60fb      	str	r3, [r7, #12]
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	60fb      	str	r3, [r7, #12]
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	685b      	ldr	r3, [r3, #4]
 800d5ae:	60fb      	str	r3, [r7, #12]
 800d5b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d5b6:	4619      	mov	r1, r3
 800d5b8:	6878      	ldr	r0, [r7, #4]
 800d5ba:	f7ff fbab 	bl	800cd14 <HAL_UARTEx_RxEventCallback>
 800d5be:	e002      	b.n	800d5c6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f7f9 facd 	bl	8006b60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	e002      	b.n	800d5d0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	e000      	b.n	800d5d0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800d5ce:	2302      	movs	r3, #2
  }
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	3730      	adds	r7, #48	; 0x30
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	bd80      	pop	{r7, pc}

0800d5d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d5d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d5dc:	b0c0      	sub	sp, #256	; 0x100
 800d5de:	af00      	add	r7, sp, #0
 800d5e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d5e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	691b      	ldr	r3, [r3, #16]
 800d5ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800d5f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d5f4:	68d9      	ldr	r1, [r3, #12]
 800d5f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d5fa:	681a      	ldr	r2, [r3, #0]
 800d5fc:	ea40 0301 	orr.w	r3, r0, r1
 800d600:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d606:	689a      	ldr	r2, [r3, #8]
 800d608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d60c:	691b      	ldr	r3, [r3, #16]
 800d60e:	431a      	orrs	r2, r3
 800d610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d614:	695b      	ldr	r3, [r3, #20]
 800d616:	431a      	orrs	r2, r3
 800d618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d61c:	69db      	ldr	r3, [r3, #28]
 800d61e:	4313      	orrs	r3, r2
 800d620:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	68db      	ldr	r3, [r3, #12]
 800d62c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800d630:	f021 010c 	bic.w	r1, r1, #12
 800d634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d638:	681a      	ldr	r2, [r3, #0]
 800d63a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800d63e:	430b      	orrs	r3, r1
 800d640:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	695b      	ldr	r3, [r3, #20]
 800d64a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800d64e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d652:	6999      	ldr	r1, [r3, #24]
 800d654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d658:	681a      	ldr	r2, [r3, #0]
 800d65a:	ea40 0301 	orr.w	r3, r0, r1
 800d65e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d664:	681a      	ldr	r2, [r3, #0]
 800d666:	4b8f      	ldr	r3, [pc, #572]	; (800d8a4 <UART_SetConfig+0x2cc>)
 800d668:	429a      	cmp	r2, r3
 800d66a:	d005      	beq.n	800d678 <UART_SetConfig+0xa0>
 800d66c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d670:	681a      	ldr	r2, [r3, #0]
 800d672:	4b8d      	ldr	r3, [pc, #564]	; (800d8a8 <UART_SetConfig+0x2d0>)
 800d674:	429a      	cmp	r2, r3
 800d676:	d104      	bne.n	800d682 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d678:	f7fd fcd6 	bl	800b028 <HAL_RCC_GetPCLK2Freq>
 800d67c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800d680:	e003      	b.n	800d68a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d682:	f7fd fcbd 	bl	800b000 <HAL_RCC_GetPCLK1Freq>
 800d686:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d68a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d68e:	69db      	ldr	r3, [r3, #28]
 800d690:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d694:	f040 810c 	bne.w	800d8b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d698:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d69c:	2200      	movs	r2, #0
 800d69e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d6a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800d6a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800d6aa:	4622      	mov	r2, r4
 800d6ac:	462b      	mov	r3, r5
 800d6ae:	1891      	adds	r1, r2, r2
 800d6b0:	65b9      	str	r1, [r7, #88]	; 0x58
 800d6b2:	415b      	adcs	r3, r3
 800d6b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d6b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800d6ba:	4621      	mov	r1, r4
 800d6bc:	eb12 0801 	adds.w	r8, r2, r1
 800d6c0:	4629      	mov	r1, r5
 800d6c2:	eb43 0901 	adc.w	r9, r3, r1
 800d6c6:	f04f 0200 	mov.w	r2, #0
 800d6ca:	f04f 0300 	mov.w	r3, #0
 800d6ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d6d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d6d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d6da:	4690      	mov	r8, r2
 800d6dc:	4699      	mov	r9, r3
 800d6de:	4623      	mov	r3, r4
 800d6e0:	eb18 0303 	adds.w	r3, r8, r3
 800d6e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d6e8:	462b      	mov	r3, r5
 800d6ea:	eb49 0303 	adc.w	r3, r9, r3
 800d6ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d6f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d6f6:	685b      	ldr	r3, [r3, #4]
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800d6fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800d702:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800d706:	460b      	mov	r3, r1
 800d708:	18db      	adds	r3, r3, r3
 800d70a:	653b      	str	r3, [r7, #80]	; 0x50
 800d70c:	4613      	mov	r3, r2
 800d70e:	eb42 0303 	adc.w	r3, r2, r3
 800d712:	657b      	str	r3, [r7, #84]	; 0x54
 800d714:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800d718:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800d71c:	f7f3 fa6a 	bl	8000bf4 <__aeabi_uldivmod>
 800d720:	4602      	mov	r2, r0
 800d722:	460b      	mov	r3, r1
 800d724:	4b61      	ldr	r3, [pc, #388]	; (800d8ac <UART_SetConfig+0x2d4>)
 800d726:	fba3 2302 	umull	r2, r3, r3, r2
 800d72a:	095b      	lsrs	r3, r3, #5
 800d72c:	011c      	lsls	r4, r3, #4
 800d72e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d732:	2200      	movs	r2, #0
 800d734:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d738:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800d73c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800d740:	4642      	mov	r2, r8
 800d742:	464b      	mov	r3, r9
 800d744:	1891      	adds	r1, r2, r2
 800d746:	64b9      	str	r1, [r7, #72]	; 0x48
 800d748:	415b      	adcs	r3, r3
 800d74a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d74c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800d750:	4641      	mov	r1, r8
 800d752:	eb12 0a01 	adds.w	sl, r2, r1
 800d756:	4649      	mov	r1, r9
 800d758:	eb43 0b01 	adc.w	fp, r3, r1
 800d75c:	f04f 0200 	mov.w	r2, #0
 800d760:	f04f 0300 	mov.w	r3, #0
 800d764:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d768:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d76c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d770:	4692      	mov	sl, r2
 800d772:	469b      	mov	fp, r3
 800d774:	4643      	mov	r3, r8
 800d776:	eb1a 0303 	adds.w	r3, sl, r3
 800d77a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d77e:	464b      	mov	r3, r9
 800d780:	eb4b 0303 	adc.w	r3, fp, r3
 800d784:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800d788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d78c:	685b      	ldr	r3, [r3, #4]
 800d78e:	2200      	movs	r2, #0
 800d790:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d794:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800d798:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800d79c:	460b      	mov	r3, r1
 800d79e:	18db      	adds	r3, r3, r3
 800d7a0:	643b      	str	r3, [r7, #64]	; 0x40
 800d7a2:	4613      	mov	r3, r2
 800d7a4:	eb42 0303 	adc.w	r3, r2, r3
 800d7a8:	647b      	str	r3, [r7, #68]	; 0x44
 800d7aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d7ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800d7b2:	f7f3 fa1f 	bl	8000bf4 <__aeabi_uldivmod>
 800d7b6:	4602      	mov	r2, r0
 800d7b8:	460b      	mov	r3, r1
 800d7ba:	4611      	mov	r1, r2
 800d7bc:	4b3b      	ldr	r3, [pc, #236]	; (800d8ac <UART_SetConfig+0x2d4>)
 800d7be:	fba3 2301 	umull	r2, r3, r3, r1
 800d7c2:	095b      	lsrs	r3, r3, #5
 800d7c4:	2264      	movs	r2, #100	; 0x64
 800d7c6:	fb02 f303 	mul.w	r3, r2, r3
 800d7ca:	1acb      	subs	r3, r1, r3
 800d7cc:	00db      	lsls	r3, r3, #3
 800d7ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800d7d2:	4b36      	ldr	r3, [pc, #216]	; (800d8ac <UART_SetConfig+0x2d4>)
 800d7d4:	fba3 2302 	umull	r2, r3, r3, r2
 800d7d8:	095b      	lsrs	r3, r3, #5
 800d7da:	005b      	lsls	r3, r3, #1
 800d7dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d7e0:	441c      	add	r4, r3
 800d7e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d7ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800d7f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800d7f4:	4642      	mov	r2, r8
 800d7f6:	464b      	mov	r3, r9
 800d7f8:	1891      	adds	r1, r2, r2
 800d7fa:	63b9      	str	r1, [r7, #56]	; 0x38
 800d7fc:	415b      	adcs	r3, r3
 800d7fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d800:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d804:	4641      	mov	r1, r8
 800d806:	1851      	adds	r1, r2, r1
 800d808:	6339      	str	r1, [r7, #48]	; 0x30
 800d80a:	4649      	mov	r1, r9
 800d80c:	414b      	adcs	r3, r1
 800d80e:	637b      	str	r3, [r7, #52]	; 0x34
 800d810:	f04f 0200 	mov.w	r2, #0
 800d814:	f04f 0300 	mov.w	r3, #0
 800d818:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800d81c:	4659      	mov	r1, fp
 800d81e:	00cb      	lsls	r3, r1, #3
 800d820:	4651      	mov	r1, sl
 800d822:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d826:	4651      	mov	r1, sl
 800d828:	00ca      	lsls	r2, r1, #3
 800d82a:	4610      	mov	r0, r2
 800d82c:	4619      	mov	r1, r3
 800d82e:	4603      	mov	r3, r0
 800d830:	4642      	mov	r2, r8
 800d832:	189b      	adds	r3, r3, r2
 800d834:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d838:	464b      	mov	r3, r9
 800d83a:	460a      	mov	r2, r1
 800d83c:	eb42 0303 	adc.w	r3, r2, r3
 800d840:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d848:	685b      	ldr	r3, [r3, #4]
 800d84a:	2200      	movs	r2, #0
 800d84c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800d850:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800d854:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800d858:	460b      	mov	r3, r1
 800d85a:	18db      	adds	r3, r3, r3
 800d85c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d85e:	4613      	mov	r3, r2
 800d860:	eb42 0303 	adc.w	r3, r2, r3
 800d864:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d866:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d86a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800d86e:	f7f3 f9c1 	bl	8000bf4 <__aeabi_uldivmod>
 800d872:	4602      	mov	r2, r0
 800d874:	460b      	mov	r3, r1
 800d876:	4b0d      	ldr	r3, [pc, #52]	; (800d8ac <UART_SetConfig+0x2d4>)
 800d878:	fba3 1302 	umull	r1, r3, r3, r2
 800d87c:	095b      	lsrs	r3, r3, #5
 800d87e:	2164      	movs	r1, #100	; 0x64
 800d880:	fb01 f303 	mul.w	r3, r1, r3
 800d884:	1ad3      	subs	r3, r2, r3
 800d886:	00db      	lsls	r3, r3, #3
 800d888:	3332      	adds	r3, #50	; 0x32
 800d88a:	4a08      	ldr	r2, [pc, #32]	; (800d8ac <UART_SetConfig+0x2d4>)
 800d88c:	fba2 2303 	umull	r2, r3, r2, r3
 800d890:	095b      	lsrs	r3, r3, #5
 800d892:	f003 0207 	and.w	r2, r3, #7
 800d896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	4422      	add	r2, r4
 800d89e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d8a0:	e105      	b.n	800daae <UART_SetConfig+0x4d6>
 800d8a2:	bf00      	nop
 800d8a4:	40011000 	.word	0x40011000
 800d8a8:	40011400 	.word	0x40011400
 800d8ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d8b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800d8ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800d8be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800d8c2:	4642      	mov	r2, r8
 800d8c4:	464b      	mov	r3, r9
 800d8c6:	1891      	adds	r1, r2, r2
 800d8c8:	6239      	str	r1, [r7, #32]
 800d8ca:	415b      	adcs	r3, r3
 800d8cc:	627b      	str	r3, [r7, #36]	; 0x24
 800d8ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d8d2:	4641      	mov	r1, r8
 800d8d4:	1854      	adds	r4, r2, r1
 800d8d6:	4649      	mov	r1, r9
 800d8d8:	eb43 0501 	adc.w	r5, r3, r1
 800d8dc:	f04f 0200 	mov.w	r2, #0
 800d8e0:	f04f 0300 	mov.w	r3, #0
 800d8e4:	00eb      	lsls	r3, r5, #3
 800d8e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d8ea:	00e2      	lsls	r2, r4, #3
 800d8ec:	4614      	mov	r4, r2
 800d8ee:	461d      	mov	r5, r3
 800d8f0:	4643      	mov	r3, r8
 800d8f2:	18e3      	adds	r3, r4, r3
 800d8f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800d8f8:	464b      	mov	r3, r9
 800d8fa:	eb45 0303 	adc.w	r3, r5, r3
 800d8fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d906:	685b      	ldr	r3, [r3, #4]
 800d908:	2200      	movs	r2, #0
 800d90a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d90e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800d912:	f04f 0200 	mov.w	r2, #0
 800d916:	f04f 0300 	mov.w	r3, #0
 800d91a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800d91e:	4629      	mov	r1, r5
 800d920:	008b      	lsls	r3, r1, #2
 800d922:	4621      	mov	r1, r4
 800d924:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d928:	4621      	mov	r1, r4
 800d92a:	008a      	lsls	r2, r1, #2
 800d92c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800d930:	f7f3 f960 	bl	8000bf4 <__aeabi_uldivmod>
 800d934:	4602      	mov	r2, r0
 800d936:	460b      	mov	r3, r1
 800d938:	4b60      	ldr	r3, [pc, #384]	; (800dabc <UART_SetConfig+0x4e4>)
 800d93a:	fba3 2302 	umull	r2, r3, r3, r2
 800d93e:	095b      	lsrs	r3, r3, #5
 800d940:	011c      	lsls	r4, r3, #4
 800d942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d946:	2200      	movs	r2, #0
 800d948:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800d94c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800d950:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800d954:	4642      	mov	r2, r8
 800d956:	464b      	mov	r3, r9
 800d958:	1891      	adds	r1, r2, r2
 800d95a:	61b9      	str	r1, [r7, #24]
 800d95c:	415b      	adcs	r3, r3
 800d95e:	61fb      	str	r3, [r7, #28]
 800d960:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d964:	4641      	mov	r1, r8
 800d966:	1851      	adds	r1, r2, r1
 800d968:	6139      	str	r1, [r7, #16]
 800d96a:	4649      	mov	r1, r9
 800d96c:	414b      	adcs	r3, r1
 800d96e:	617b      	str	r3, [r7, #20]
 800d970:	f04f 0200 	mov.w	r2, #0
 800d974:	f04f 0300 	mov.w	r3, #0
 800d978:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d97c:	4659      	mov	r1, fp
 800d97e:	00cb      	lsls	r3, r1, #3
 800d980:	4651      	mov	r1, sl
 800d982:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d986:	4651      	mov	r1, sl
 800d988:	00ca      	lsls	r2, r1, #3
 800d98a:	4610      	mov	r0, r2
 800d98c:	4619      	mov	r1, r3
 800d98e:	4603      	mov	r3, r0
 800d990:	4642      	mov	r2, r8
 800d992:	189b      	adds	r3, r3, r2
 800d994:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d998:	464b      	mov	r3, r9
 800d99a:	460a      	mov	r2, r1
 800d99c:	eb42 0303 	adc.w	r3, r2, r3
 800d9a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d9a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d9a8:	685b      	ldr	r3, [r3, #4]
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	67bb      	str	r3, [r7, #120]	; 0x78
 800d9ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 800d9b0:	f04f 0200 	mov.w	r2, #0
 800d9b4:	f04f 0300 	mov.w	r3, #0
 800d9b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800d9bc:	4649      	mov	r1, r9
 800d9be:	008b      	lsls	r3, r1, #2
 800d9c0:	4641      	mov	r1, r8
 800d9c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d9c6:	4641      	mov	r1, r8
 800d9c8:	008a      	lsls	r2, r1, #2
 800d9ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800d9ce:	f7f3 f911 	bl	8000bf4 <__aeabi_uldivmod>
 800d9d2:	4602      	mov	r2, r0
 800d9d4:	460b      	mov	r3, r1
 800d9d6:	4b39      	ldr	r3, [pc, #228]	; (800dabc <UART_SetConfig+0x4e4>)
 800d9d8:	fba3 1302 	umull	r1, r3, r3, r2
 800d9dc:	095b      	lsrs	r3, r3, #5
 800d9de:	2164      	movs	r1, #100	; 0x64
 800d9e0:	fb01 f303 	mul.w	r3, r1, r3
 800d9e4:	1ad3      	subs	r3, r2, r3
 800d9e6:	011b      	lsls	r3, r3, #4
 800d9e8:	3332      	adds	r3, #50	; 0x32
 800d9ea:	4a34      	ldr	r2, [pc, #208]	; (800dabc <UART_SetConfig+0x4e4>)
 800d9ec:	fba2 2303 	umull	r2, r3, r2, r3
 800d9f0:	095b      	lsrs	r3, r3, #5
 800d9f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d9f6:	441c      	add	r4, r3
 800d9f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	673b      	str	r3, [r7, #112]	; 0x70
 800da00:	677a      	str	r2, [r7, #116]	; 0x74
 800da02:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800da06:	4642      	mov	r2, r8
 800da08:	464b      	mov	r3, r9
 800da0a:	1891      	adds	r1, r2, r2
 800da0c:	60b9      	str	r1, [r7, #8]
 800da0e:	415b      	adcs	r3, r3
 800da10:	60fb      	str	r3, [r7, #12]
 800da12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800da16:	4641      	mov	r1, r8
 800da18:	1851      	adds	r1, r2, r1
 800da1a:	6039      	str	r1, [r7, #0]
 800da1c:	4649      	mov	r1, r9
 800da1e:	414b      	adcs	r3, r1
 800da20:	607b      	str	r3, [r7, #4]
 800da22:	f04f 0200 	mov.w	r2, #0
 800da26:	f04f 0300 	mov.w	r3, #0
 800da2a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800da2e:	4659      	mov	r1, fp
 800da30:	00cb      	lsls	r3, r1, #3
 800da32:	4651      	mov	r1, sl
 800da34:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800da38:	4651      	mov	r1, sl
 800da3a:	00ca      	lsls	r2, r1, #3
 800da3c:	4610      	mov	r0, r2
 800da3e:	4619      	mov	r1, r3
 800da40:	4603      	mov	r3, r0
 800da42:	4642      	mov	r2, r8
 800da44:	189b      	adds	r3, r3, r2
 800da46:	66bb      	str	r3, [r7, #104]	; 0x68
 800da48:	464b      	mov	r3, r9
 800da4a:	460a      	mov	r2, r1
 800da4c:	eb42 0303 	adc.w	r3, r2, r3
 800da50:	66fb      	str	r3, [r7, #108]	; 0x6c
 800da52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	2200      	movs	r2, #0
 800da5a:	663b      	str	r3, [r7, #96]	; 0x60
 800da5c:	667a      	str	r2, [r7, #100]	; 0x64
 800da5e:	f04f 0200 	mov.w	r2, #0
 800da62:	f04f 0300 	mov.w	r3, #0
 800da66:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800da6a:	4649      	mov	r1, r9
 800da6c:	008b      	lsls	r3, r1, #2
 800da6e:	4641      	mov	r1, r8
 800da70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800da74:	4641      	mov	r1, r8
 800da76:	008a      	lsls	r2, r1, #2
 800da78:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800da7c:	f7f3 f8ba 	bl	8000bf4 <__aeabi_uldivmod>
 800da80:	4602      	mov	r2, r0
 800da82:	460b      	mov	r3, r1
 800da84:	4b0d      	ldr	r3, [pc, #52]	; (800dabc <UART_SetConfig+0x4e4>)
 800da86:	fba3 1302 	umull	r1, r3, r3, r2
 800da8a:	095b      	lsrs	r3, r3, #5
 800da8c:	2164      	movs	r1, #100	; 0x64
 800da8e:	fb01 f303 	mul.w	r3, r1, r3
 800da92:	1ad3      	subs	r3, r2, r3
 800da94:	011b      	lsls	r3, r3, #4
 800da96:	3332      	adds	r3, #50	; 0x32
 800da98:	4a08      	ldr	r2, [pc, #32]	; (800dabc <UART_SetConfig+0x4e4>)
 800da9a:	fba2 2303 	umull	r2, r3, r2, r3
 800da9e:	095b      	lsrs	r3, r3, #5
 800daa0:	f003 020f 	and.w	r2, r3, #15
 800daa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	4422      	add	r2, r4
 800daac:	609a      	str	r2, [r3, #8]
}
 800daae:	bf00      	nop
 800dab0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800dab4:	46bd      	mov	sp, r7
 800dab6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800daba:	bf00      	nop
 800dabc:	51eb851f 	.word	0x51eb851f

0800dac0 <LL_EXTI_EnableIT_0_31>:
{
 800dac0:	b480      	push	{r7}
 800dac2:	b083      	sub	sp, #12
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800dac8:	4b05      	ldr	r3, [pc, #20]	; (800dae0 <LL_EXTI_EnableIT_0_31+0x20>)
 800daca:	681a      	ldr	r2, [r3, #0]
 800dacc:	4904      	ldr	r1, [pc, #16]	; (800dae0 <LL_EXTI_EnableIT_0_31+0x20>)
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	4313      	orrs	r3, r2
 800dad2:	600b      	str	r3, [r1, #0]
}
 800dad4:	bf00      	nop
 800dad6:	370c      	adds	r7, #12
 800dad8:	46bd      	mov	sp, r7
 800dada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dade:	4770      	bx	lr
 800dae0:	40013c00 	.word	0x40013c00

0800dae4 <LL_EXTI_DisableIT_0_31>:
{
 800dae4:	b480      	push	{r7}
 800dae6:	b083      	sub	sp, #12
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 800daec:	4b06      	ldr	r3, [pc, #24]	; (800db08 <LL_EXTI_DisableIT_0_31+0x24>)
 800daee:	681a      	ldr	r2, [r3, #0]
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	43db      	mvns	r3, r3
 800daf4:	4904      	ldr	r1, [pc, #16]	; (800db08 <LL_EXTI_DisableIT_0_31+0x24>)
 800daf6:	4013      	ands	r3, r2
 800daf8:	600b      	str	r3, [r1, #0]
}
 800dafa:	bf00      	nop
 800dafc:	370c      	adds	r7, #12
 800dafe:	46bd      	mov	sp, r7
 800db00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db04:	4770      	bx	lr
 800db06:	bf00      	nop
 800db08:	40013c00 	.word	0x40013c00

0800db0c <LL_EXTI_EnableEvent_0_31>:
{
 800db0c:	b480      	push	{r7}
 800db0e:	b083      	sub	sp, #12
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 800db14:	4b05      	ldr	r3, [pc, #20]	; (800db2c <LL_EXTI_EnableEvent_0_31+0x20>)
 800db16:	685a      	ldr	r2, [r3, #4]
 800db18:	4904      	ldr	r1, [pc, #16]	; (800db2c <LL_EXTI_EnableEvent_0_31+0x20>)
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	4313      	orrs	r3, r2
 800db1e:	604b      	str	r3, [r1, #4]
}
 800db20:	bf00      	nop
 800db22:	370c      	adds	r7, #12
 800db24:	46bd      	mov	sp, r7
 800db26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db2a:	4770      	bx	lr
 800db2c:	40013c00 	.word	0x40013c00

0800db30 <LL_EXTI_DisableEvent_0_31>:
{
 800db30:	b480      	push	{r7}
 800db32:	b083      	sub	sp, #12
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 800db38:	4b06      	ldr	r3, [pc, #24]	; (800db54 <LL_EXTI_DisableEvent_0_31+0x24>)
 800db3a:	685a      	ldr	r2, [r3, #4]
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	43db      	mvns	r3, r3
 800db40:	4904      	ldr	r1, [pc, #16]	; (800db54 <LL_EXTI_DisableEvent_0_31+0x24>)
 800db42:	4013      	ands	r3, r2
 800db44:	604b      	str	r3, [r1, #4]
}
 800db46:	bf00      	nop
 800db48:	370c      	adds	r7, #12
 800db4a:	46bd      	mov	sp, r7
 800db4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db50:	4770      	bx	lr
 800db52:	bf00      	nop
 800db54:	40013c00 	.word	0x40013c00

0800db58 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800db58:	b480      	push	{r7}
 800db5a:	b083      	sub	sp, #12
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800db60:	4b05      	ldr	r3, [pc, #20]	; (800db78 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800db62:	689a      	ldr	r2, [r3, #8]
 800db64:	4904      	ldr	r1, [pc, #16]	; (800db78 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	4313      	orrs	r3, r2
 800db6a:	608b      	str	r3, [r1, #8]
}
 800db6c:	bf00      	nop
 800db6e:	370c      	adds	r7, #12
 800db70:	46bd      	mov	sp, r7
 800db72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db76:	4770      	bx	lr
 800db78:	40013c00 	.word	0x40013c00

0800db7c <LL_EXTI_DisableRisingTrig_0_31>:
{
 800db7c:	b480      	push	{r7}
 800db7e:	b083      	sub	sp, #12
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800db84:	4b06      	ldr	r3, [pc, #24]	; (800dba0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800db86:	689a      	ldr	r2, [r3, #8]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	43db      	mvns	r3, r3
 800db8c:	4904      	ldr	r1, [pc, #16]	; (800dba0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800db8e:	4013      	ands	r3, r2
 800db90:	608b      	str	r3, [r1, #8]
}
 800db92:	bf00      	nop
 800db94:	370c      	adds	r7, #12
 800db96:	46bd      	mov	sp, r7
 800db98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9c:	4770      	bx	lr
 800db9e:	bf00      	nop
 800dba0:	40013c00 	.word	0x40013c00

0800dba4 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800dba4:	b480      	push	{r7}
 800dba6:	b083      	sub	sp, #12
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800dbac:	4b05      	ldr	r3, [pc, #20]	; (800dbc4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800dbae:	68da      	ldr	r2, [r3, #12]
 800dbb0:	4904      	ldr	r1, [pc, #16]	; (800dbc4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	60cb      	str	r3, [r1, #12]
}
 800dbb8:	bf00      	nop
 800dbba:	370c      	adds	r7, #12
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc2:	4770      	bx	lr
 800dbc4:	40013c00 	.word	0x40013c00

0800dbc8 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b083      	sub	sp, #12
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800dbd0:	4b06      	ldr	r3, [pc, #24]	; (800dbec <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800dbd2:	68da      	ldr	r2, [r3, #12]
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	43db      	mvns	r3, r3
 800dbd8:	4904      	ldr	r1, [pc, #16]	; (800dbec <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800dbda:	4013      	ands	r3, r2
 800dbdc:	60cb      	str	r3, [r1, #12]
}
 800dbde:	bf00      	nop
 800dbe0:	370c      	adds	r7, #12
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe8:	4770      	bx	lr
 800dbea:	bf00      	nop
 800dbec:	40013c00 	.word	0x40013c00

0800dbf0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b084      	sub	sp, #16
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	791b      	ldrb	r3, [r3, #4]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d065      	beq.n	800dcd0 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d06c      	beq.n	800dce6 <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	795b      	ldrb	r3, [r3, #5]
 800dc10:	2b02      	cmp	r3, #2
 800dc12:	d01c      	beq.n	800dc4e <LL_EXTI_Init+0x5e>
 800dc14:	2b02      	cmp	r3, #2
 800dc16:	dc25      	bgt.n	800dc64 <LL_EXTI_Init+0x74>
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d002      	beq.n	800dc22 <LL_EXTI_Init+0x32>
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	d00b      	beq.n	800dc38 <LL_EXTI_Init+0x48>
 800dc20:	e020      	b.n	800dc64 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4618      	mov	r0, r3
 800dc28:	f7ff ff82 	bl	800db30 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	4618      	mov	r0, r3
 800dc32:	f7ff ff45 	bl	800dac0 <LL_EXTI_EnableIT_0_31>
          break;
 800dc36:	e018      	b.n	800dc6a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	f7ff ff51 	bl	800dae4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	4618      	mov	r0, r3
 800dc48:	f7ff ff60 	bl	800db0c <LL_EXTI_EnableEvent_0_31>
          break;
 800dc4c:	e00d      	b.n	800dc6a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	4618      	mov	r0, r3
 800dc54:	f7ff ff34 	bl	800dac0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	f7ff ff55 	bl	800db0c <LL_EXTI_EnableEvent_0_31>
          break;
 800dc62:	e002      	b.n	800dc6a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800dc64:	2301      	movs	r3, #1
 800dc66:	73fb      	strb	r3, [r7, #15]
          break;
 800dc68:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	799b      	ldrb	r3, [r3, #6]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d039      	beq.n	800dce6 <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	799b      	ldrb	r3, [r3, #6]
 800dc76:	2b03      	cmp	r3, #3
 800dc78:	d01c      	beq.n	800dcb4 <LL_EXTI_Init+0xc4>
 800dc7a:	2b03      	cmp	r3, #3
 800dc7c:	dc25      	bgt.n	800dcca <LL_EXTI_Init+0xda>
 800dc7e:	2b01      	cmp	r3, #1
 800dc80:	d002      	beq.n	800dc88 <LL_EXTI_Init+0x98>
 800dc82:	2b02      	cmp	r3, #2
 800dc84:	d00b      	beq.n	800dc9e <LL_EXTI_Init+0xae>
 800dc86:	e020      	b.n	800dcca <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f7ff ff9b 	bl	800dbc8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4618      	mov	r0, r3
 800dc98:	f7ff ff5e 	bl	800db58 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800dc9c:	e024      	b.n	800dce8 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	4618      	mov	r0, r3
 800dca4:	f7ff ff6a 	bl	800db7c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	4618      	mov	r0, r3
 800dcae:	f7ff ff79 	bl	800dba4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800dcb2:	e019      	b.n	800dce8 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	4618      	mov	r0, r3
 800dcba:	f7ff ff4d 	bl	800db58 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f7ff ff6e 	bl	800dba4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800dcc8:	e00e      	b.n	800dce8 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 800dcca:	2301      	movs	r3, #1
 800dccc:	73fb      	strb	r3, [r7, #15]
            break;
 800dcce:	e00b      	b.n	800dce8 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	f7ff ff05 	bl	800dae4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	4618      	mov	r0, r3
 800dce0:	f7ff ff26 	bl	800db30 <LL_EXTI_DisableEvent_0_31>
 800dce4:	e000      	b.n	800dce8 <LL_EXTI_Init+0xf8>
      }
 800dce6:	bf00      	nop
  }
  return status;
 800dce8:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3710      	adds	r7, #16
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}

0800dcf2 <LL_GPIO_SetPinMode>:
{
 800dcf2:	b480      	push	{r7}
 800dcf4:	b089      	sub	sp, #36	; 0x24
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	60f8      	str	r0, [r7, #12]
 800dcfa:	60b9      	str	r1, [r7, #8]
 800dcfc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	681a      	ldr	r2, [r3, #0]
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	fa93 f3a3 	rbit	r3, r3
 800dd0c:	613b      	str	r3, [r7, #16]
  return result;
 800dd0e:	693b      	ldr	r3, [r7, #16]
 800dd10:	fab3 f383 	clz	r3, r3
 800dd14:	b2db      	uxtb	r3, r3
 800dd16:	005b      	lsls	r3, r3, #1
 800dd18:	2103      	movs	r1, #3
 800dd1a:	fa01 f303 	lsl.w	r3, r1, r3
 800dd1e:	43db      	mvns	r3, r3
 800dd20:	401a      	ands	r2, r3
 800dd22:	68bb      	ldr	r3, [r7, #8]
 800dd24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dd26:	69fb      	ldr	r3, [r7, #28]
 800dd28:	fa93 f3a3 	rbit	r3, r3
 800dd2c:	61bb      	str	r3, [r7, #24]
  return result;
 800dd2e:	69bb      	ldr	r3, [r7, #24]
 800dd30:	fab3 f383 	clz	r3, r3
 800dd34:	b2db      	uxtb	r3, r3
 800dd36:	005b      	lsls	r3, r3, #1
 800dd38:	6879      	ldr	r1, [r7, #4]
 800dd3a:	fa01 f303 	lsl.w	r3, r1, r3
 800dd3e:	431a      	orrs	r2, r3
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	601a      	str	r2, [r3, #0]
}
 800dd44:	bf00      	nop
 800dd46:	3724      	adds	r7, #36	; 0x24
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4e:	4770      	bx	lr

0800dd50 <LL_GPIO_SetPinOutputType>:
{
 800dd50:	b480      	push	{r7}
 800dd52:	b085      	sub	sp, #20
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	60f8      	str	r0, [r7, #12]
 800dd58:	60b9      	str	r1, [r7, #8]
 800dd5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	685a      	ldr	r2, [r3, #4]
 800dd60:	68bb      	ldr	r3, [r7, #8]
 800dd62:	43db      	mvns	r3, r3
 800dd64:	401a      	ands	r2, r3
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	6879      	ldr	r1, [r7, #4]
 800dd6a:	fb01 f303 	mul.w	r3, r1, r3
 800dd6e:	431a      	orrs	r2, r3
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	605a      	str	r2, [r3, #4]
}
 800dd74:	bf00      	nop
 800dd76:	3714      	adds	r7, #20
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7e:	4770      	bx	lr

0800dd80 <LL_GPIO_SetPinSpeed>:
{
 800dd80:	b480      	push	{r7}
 800dd82:	b089      	sub	sp, #36	; 0x24
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	60f8      	str	r0, [r7, #12]
 800dd88:	60b9      	str	r1, [r7, #8]
 800dd8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	689a      	ldr	r2, [r3, #8]
 800dd90:	68bb      	ldr	r3, [r7, #8]
 800dd92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	fa93 f3a3 	rbit	r3, r3
 800dd9a:	613b      	str	r3, [r7, #16]
  return result;
 800dd9c:	693b      	ldr	r3, [r7, #16]
 800dd9e:	fab3 f383 	clz	r3, r3
 800dda2:	b2db      	uxtb	r3, r3
 800dda4:	005b      	lsls	r3, r3, #1
 800dda6:	2103      	movs	r1, #3
 800dda8:	fa01 f303 	lsl.w	r3, r1, r3
 800ddac:	43db      	mvns	r3, r3
 800ddae:	401a      	ands	r2, r3
 800ddb0:	68bb      	ldr	r3, [r7, #8]
 800ddb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ddb4:	69fb      	ldr	r3, [r7, #28]
 800ddb6:	fa93 f3a3 	rbit	r3, r3
 800ddba:	61bb      	str	r3, [r7, #24]
  return result;
 800ddbc:	69bb      	ldr	r3, [r7, #24]
 800ddbe:	fab3 f383 	clz	r3, r3
 800ddc2:	b2db      	uxtb	r3, r3
 800ddc4:	005b      	lsls	r3, r3, #1
 800ddc6:	6879      	ldr	r1, [r7, #4]
 800ddc8:	fa01 f303 	lsl.w	r3, r1, r3
 800ddcc:	431a      	orrs	r2, r3
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	609a      	str	r2, [r3, #8]
}
 800ddd2:	bf00      	nop
 800ddd4:	3724      	adds	r7, #36	; 0x24
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dddc:	4770      	bx	lr

0800ddde <LL_GPIO_SetPinPull>:
{
 800ddde:	b480      	push	{r7}
 800dde0:	b089      	sub	sp, #36	; 0x24
 800dde2:	af00      	add	r7, sp, #0
 800dde4:	60f8      	str	r0, [r7, #12]
 800dde6:	60b9      	str	r1, [r7, #8]
 800dde8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	68da      	ldr	r2, [r3, #12]
 800ddee:	68bb      	ldr	r3, [r7, #8]
 800ddf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	fa93 f3a3 	rbit	r3, r3
 800ddf8:	613b      	str	r3, [r7, #16]
  return result;
 800ddfa:	693b      	ldr	r3, [r7, #16]
 800ddfc:	fab3 f383 	clz	r3, r3
 800de00:	b2db      	uxtb	r3, r3
 800de02:	005b      	lsls	r3, r3, #1
 800de04:	2103      	movs	r1, #3
 800de06:	fa01 f303 	lsl.w	r3, r1, r3
 800de0a:	43db      	mvns	r3, r3
 800de0c:	401a      	ands	r2, r3
 800de0e:	68bb      	ldr	r3, [r7, #8]
 800de10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800de12:	69fb      	ldr	r3, [r7, #28]
 800de14:	fa93 f3a3 	rbit	r3, r3
 800de18:	61bb      	str	r3, [r7, #24]
  return result;
 800de1a:	69bb      	ldr	r3, [r7, #24]
 800de1c:	fab3 f383 	clz	r3, r3
 800de20:	b2db      	uxtb	r3, r3
 800de22:	005b      	lsls	r3, r3, #1
 800de24:	6879      	ldr	r1, [r7, #4]
 800de26:	fa01 f303 	lsl.w	r3, r1, r3
 800de2a:	431a      	orrs	r2, r3
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	60da      	str	r2, [r3, #12]
}
 800de30:	bf00      	nop
 800de32:	3724      	adds	r7, #36	; 0x24
 800de34:	46bd      	mov	sp, r7
 800de36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3a:	4770      	bx	lr

0800de3c <LL_GPIO_SetAFPin_0_7>:
{
 800de3c:	b480      	push	{r7}
 800de3e:	b089      	sub	sp, #36	; 0x24
 800de40:	af00      	add	r7, sp, #0
 800de42:	60f8      	str	r0, [r7, #12]
 800de44:	60b9      	str	r1, [r7, #8]
 800de46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	6a1a      	ldr	r2, [r3, #32]
 800de4c:	68bb      	ldr	r3, [r7, #8]
 800de4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800de50:	697b      	ldr	r3, [r7, #20]
 800de52:	fa93 f3a3 	rbit	r3, r3
 800de56:	613b      	str	r3, [r7, #16]
  return result;
 800de58:	693b      	ldr	r3, [r7, #16]
 800de5a:	fab3 f383 	clz	r3, r3
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	009b      	lsls	r3, r3, #2
 800de62:	210f      	movs	r1, #15
 800de64:	fa01 f303 	lsl.w	r3, r1, r3
 800de68:	43db      	mvns	r3, r3
 800de6a:	401a      	ands	r2, r3
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	fa93 f3a3 	rbit	r3, r3
 800de76:	61bb      	str	r3, [r7, #24]
  return result;
 800de78:	69bb      	ldr	r3, [r7, #24]
 800de7a:	fab3 f383 	clz	r3, r3
 800de7e:	b2db      	uxtb	r3, r3
 800de80:	009b      	lsls	r3, r3, #2
 800de82:	6879      	ldr	r1, [r7, #4]
 800de84:	fa01 f303 	lsl.w	r3, r1, r3
 800de88:	431a      	orrs	r2, r3
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	621a      	str	r2, [r3, #32]
}
 800de8e:	bf00      	nop
 800de90:	3724      	adds	r7, #36	; 0x24
 800de92:	46bd      	mov	sp, r7
 800de94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de98:	4770      	bx	lr

0800de9a <LL_GPIO_SetAFPin_8_15>:
{
 800de9a:	b480      	push	{r7}
 800de9c:	b089      	sub	sp, #36	; 0x24
 800de9e:	af00      	add	r7, sp, #0
 800dea0:	60f8      	str	r0, [r7, #12]
 800dea2:	60b9      	str	r1, [r7, #8]
 800dea4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	0a1b      	lsrs	r3, r3, #8
 800deae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	fa93 f3a3 	rbit	r3, r3
 800deb6:	613b      	str	r3, [r7, #16]
  return result;
 800deb8:	693b      	ldr	r3, [r7, #16]
 800deba:	fab3 f383 	clz	r3, r3
 800debe:	b2db      	uxtb	r3, r3
 800dec0:	009b      	lsls	r3, r3, #2
 800dec2:	210f      	movs	r1, #15
 800dec4:	fa01 f303 	lsl.w	r3, r1, r3
 800dec8:	43db      	mvns	r3, r3
 800deca:	401a      	ands	r2, r3
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	0a1b      	lsrs	r3, r3, #8
 800ded0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ded2:	69fb      	ldr	r3, [r7, #28]
 800ded4:	fa93 f3a3 	rbit	r3, r3
 800ded8:	61bb      	str	r3, [r7, #24]
  return result;
 800deda:	69bb      	ldr	r3, [r7, #24]
 800dedc:	fab3 f383 	clz	r3, r3
 800dee0:	b2db      	uxtb	r3, r3
 800dee2:	009b      	lsls	r3, r3, #2
 800dee4:	6879      	ldr	r1, [r7, #4]
 800dee6:	fa01 f303 	lsl.w	r3, r1, r3
 800deea:	431a      	orrs	r2, r3
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	625a      	str	r2, [r3, #36]	; 0x24
}
 800def0:	bf00      	nop
 800def2:	3724      	adds	r7, #36	; 0x24
 800def4:	46bd      	mov	sp, r7
 800def6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defa:	4770      	bx	lr

0800defc <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b088      	sub	sp, #32
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
 800df04:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800df06:	2300      	movs	r3, #0
 800df08:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800df0a:	2300      	movs	r3, #0
 800df0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800df14:	697b      	ldr	r3, [r7, #20]
 800df16:	fa93 f3a3 	rbit	r3, r3
 800df1a:	613b      	str	r3, [r7, #16]
  return result;
 800df1c:	693b      	ldr	r3, [r7, #16]
 800df1e:	fab3 f383 	clz	r3, r3
 800df22:	b2db      	uxtb	r3, r3
 800df24:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800df26:	e050      	b.n	800dfca <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	681a      	ldr	r2, [r3, #0]
 800df2c:	2101      	movs	r1, #1
 800df2e:	69fb      	ldr	r3, [r7, #28]
 800df30:	fa01 f303 	lsl.w	r3, r1, r3
 800df34:	4013      	ands	r3, r2
 800df36:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800df38:	69bb      	ldr	r3, [r7, #24]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d042      	beq.n	800dfc4 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800df3e:	683b      	ldr	r3, [r7, #0]
 800df40:	685b      	ldr	r3, [r3, #4]
 800df42:	2b01      	cmp	r3, #1
 800df44:	d003      	beq.n	800df4e <LL_GPIO_Init+0x52>
 800df46:	683b      	ldr	r3, [r7, #0]
 800df48:	685b      	ldr	r3, [r3, #4]
 800df4a:	2b02      	cmp	r3, #2
 800df4c:	d10d      	bne.n	800df6a <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	689b      	ldr	r3, [r3, #8]
 800df52:	461a      	mov	r2, r3
 800df54:	69b9      	ldr	r1, [r7, #24]
 800df56:	6878      	ldr	r0, [r7, #4]
 800df58:	f7ff ff12 	bl	800dd80 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	68db      	ldr	r3, [r3, #12]
 800df60:	461a      	mov	r2, r3
 800df62:	69b9      	ldr	r1, [r7, #24]
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f7ff fef3 	bl	800dd50 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	691b      	ldr	r3, [r3, #16]
 800df6e:	461a      	mov	r2, r3
 800df70:	69b9      	ldr	r1, [r7, #24]
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f7ff ff33 	bl	800ddde <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	685b      	ldr	r3, [r3, #4]
 800df7c:	2b02      	cmp	r3, #2
 800df7e:	d11a      	bne.n	800dfb6 <LL_GPIO_Init+0xba>
 800df80:	69bb      	ldr	r3, [r7, #24]
 800df82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	fa93 f3a3 	rbit	r3, r3
 800df8a:	60bb      	str	r3, [r7, #8]
  return result;
 800df8c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800df8e:	fab3 f383 	clz	r3, r3
 800df92:	b2db      	uxtb	r3, r3
 800df94:	2b07      	cmp	r3, #7
 800df96:	d807      	bhi.n	800dfa8 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	695b      	ldr	r3, [r3, #20]
 800df9c:	461a      	mov	r2, r3
 800df9e:	69b9      	ldr	r1, [r7, #24]
 800dfa0:	6878      	ldr	r0, [r7, #4]
 800dfa2:	f7ff ff4b 	bl	800de3c <LL_GPIO_SetAFPin_0_7>
 800dfa6:	e006      	b.n	800dfb6 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	695b      	ldr	r3, [r3, #20]
 800dfac:	461a      	mov	r2, r3
 800dfae:	69b9      	ldr	r1, [r7, #24]
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f7ff ff72 	bl	800de9a <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	685b      	ldr	r3, [r3, #4]
 800dfba:	461a      	mov	r2, r3
 800dfbc:	69b9      	ldr	r1, [r7, #24]
 800dfbe:	6878      	ldr	r0, [r7, #4]
 800dfc0:	f7ff fe97 	bl	800dcf2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800dfc4:	69fb      	ldr	r3, [r7, #28]
 800dfc6:	3301      	adds	r3, #1
 800dfc8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	681a      	ldr	r2, [r3, #0]
 800dfce:	69fb      	ldr	r3, [r7, #28]
 800dfd0:	fa22 f303 	lsr.w	r3, r2, r3
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d1a7      	bne.n	800df28 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800dfd8:	2300      	movs	r3, #0
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	3720      	adds	r7, #32
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}
	...

0800dfe4 <LL_RCC_GetSysClkSource>:
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800dfe8:	4b04      	ldr	r3, [pc, #16]	; (800dffc <LL_RCC_GetSysClkSource+0x18>)
 800dfea:	689b      	ldr	r3, [r3, #8]
 800dfec:	f003 030c 	and.w	r3, r3, #12
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	46bd      	mov	sp, r7
 800dff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff8:	4770      	bx	lr
 800dffa:	bf00      	nop
 800dffc:	40023800 	.word	0x40023800

0800e000 <LL_RCC_GetAHBPrescaler>:
{
 800e000:	b480      	push	{r7}
 800e002:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800e004:	4b04      	ldr	r3, [pc, #16]	; (800e018 <LL_RCC_GetAHBPrescaler+0x18>)
 800e006:	689b      	ldr	r3, [r3, #8]
 800e008:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	46bd      	mov	sp, r7
 800e010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e014:	4770      	bx	lr
 800e016:	bf00      	nop
 800e018:	40023800 	.word	0x40023800

0800e01c <LL_RCC_GetAPB1Prescaler>:
{
 800e01c:	b480      	push	{r7}
 800e01e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800e020:	4b04      	ldr	r3, [pc, #16]	; (800e034 <LL_RCC_GetAPB1Prescaler+0x18>)
 800e022:	689b      	ldr	r3, [r3, #8]
 800e024:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800e028:	4618      	mov	r0, r3
 800e02a:	46bd      	mov	sp, r7
 800e02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e030:	4770      	bx	lr
 800e032:	bf00      	nop
 800e034:	40023800 	.word	0x40023800

0800e038 <LL_RCC_GetAPB2Prescaler>:
{
 800e038:	b480      	push	{r7}
 800e03a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800e03c:	4b04      	ldr	r3, [pc, #16]	; (800e050 <LL_RCC_GetAPB2Prescaler+0x18>)
 800e03e:	689b      	ldr	r3, [r3, #8]
 800e040:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800e044:	4618      	mov	r0, r3
 800e046:	46bd      	mov	sp, r7
 800e048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e04c:	4770      	bx	lr
 800e04e:	bf00      	nop
 800e050:	40023800 	.word	0x40023800

0800e054 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800e054:	b480      	push	{r7}
 800e056:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800e058:	4b04      	ldr	r3, [pc, #16]	; (800e06c <LL_RCC_PLL_GetMainSource+0x18>)
 800e05a:	685b      	ldr	r3, [r3, #4]
 800e05c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 800e060:	4618      	mov	r0, r3
 800e062:	46bd      	mov	sp, r7
 800e064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e068:	4770      	bx	lr
 800e06a:	bf00      	nop
 800e06c:	40023800 	.word	0x40023800

0800e070 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800e070:	b480      	push	{r7}
 800e072:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800e074:	4b04      	ldr	r3, [pc, #16]	; (800e088 <LL_RCC_PLL_GetN+0x18>)
 800e076:	685b      	ldr	r3, [r3, #4]
 800e078:	099b      	lsrs	r3, r3, #6
 800e07a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800e07e:	4618      	mov	r0, r3
 800e080:	46bd      	mov	sp, r7
 800e082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e086:	4770      	bx	lr
 800e088:	40023800 	.word	0x40023800

0800e08c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800e08c:	b480      	push	{r7}
 800e08e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800e090:	4b04      	ldr	r3, [pc, #16]	; (800e0a4 <LL_RCC_PLL_GetP+0x18>)
 800e092:	685b      	ldr	r3, [r3, #4]
 800e094:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800e098:	4618      	mov	r0, r3
 800e09a:	46bd      	mov	sp, r7
 800e09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a0:	4770      	bx	lr
 800e0a2:	bf00      	nop
 800e0a4:	40023800 	.word	0x40023800

0800e0a8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800e0a8:	b480      	push	{r7}
 800e0aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800e0ac:	4b04      	ldr	r3, [pc, #16]	; (800e0c0 <LL_RCC_PLL_GetR+0x18>)
 800e0ae:	685b      	ldr	r3, [r3, #4]
 800e0b0:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0bc:	4770      	bx	lr
 800e0be:	bf00      	nop
 800e0c0:	40023800 	.word	0x40023800

0800e0c4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800e0c4:	b480      	push	{r7}
 800e0c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800e0c8:	4b04      	ldr	r3, [pc, #16]	; (800e0dc <LL_RCC_PLL_GetDivider+0x18>)
 800e0ca:	685b      	ldr	r3, [r3, #4]
 800e0cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d8:	4770      	bx	lr
 800e0da:	bf00      	nop
 800e0dc:	40023800 	.word	0x40023800

0800e0e0 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b082      	sub	sp, #8
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800e0e8:	f000 f820 	bl	800e12c <RCC_GetSystemClockFreq>
 800e0ec:	4602      	mov	r2, r0
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	f000 f85c 	bl	800e1b4 <RCC_GetHCLKClockFreq>
 800e0fc:	4602      	mov	r2, r0
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	685b      	ldr	r3, [r3, #4]
 800e106:	4618      	mov	r0, r3
 800e108:	f000 f86a 	bl	800e1e0 <RCC_GetPCLK1ClockFreq>
 800e10c:	4602      	mov	r2, r0
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	685b      	ldr	r3, [r3, #4]
 800e116:	4618      	mov	r0, r3
 800e118:	f000 f876 	bl	800e208 <RCC_GetPCLK2ClockFreq>
 800e11c:	4602      	mov	r2, r0
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	60da      	str	r2, [r3, #12]
}
 800e122:	bf00      	nop
 800e124:	3708      	adds	r7, #8
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}
	...

0800e12c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b082      	sub	sp, #8
 800e130:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800e132:	2300      	movs	r3, #0
 800e134:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800e136:	f7ff ff55 	bl	800dfe4 <LL_RCC_GetSysClkSource>
 800e13a:	4603      	mov	r3, r0
 800e13c:	2b0c      	cmp	r3, #12
 800e13e:	d82d      	bhi.n	800e19c <RCC_GetSystemClockFreq+0x70>
 800e140:	a201      	add	r2, pc, #4	; (adr r2, 800e148 <RCC_GetSystemClockFreq+0x1c>)
 800e142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e146:	bf00      	nop
 800e148:	0800e17d 	.word	0x0800e17d
 800e14c:	0800e19d 	.word	0x0800e19d
 800e150:	0800e19d 	.word	0x0800e19d
 800e154:	0800e19d 	.word	0x0800e19d
 800e158:	0800e183 	.word	0x0800e183
 800e15c:	0800e19d 	.word	0x0800e19d
 800e160:	0800e19d 	.word	0x0800e19d
 800e164:	0800e19d 	.word	0x0800e19d
 800e168:	0800e189 	.word	0x0800e189
 800e16c:	0800e19d 	.word	0x0800e19d
 800e170:	0800e19d 	.word	0x0800e19d
 800e174:	0800e19d 	.word	0x0800e19d
 800e178:	0800e193 	.word	0x0800e193
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800e17c:	4b0b      	ldr	r3, [pc, #44]	; (800e1ac <RCC_GetSystemClockFreq+0x80>)
 800e17e:	607b      	str	r3, [r7, #4]
      break;
 800e180:	e00f      	b.n	800e1a2 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800e182:	4b0b      	ldr	r3, [pc, #44]	; (800e1b0 <RCC_GetSystemClockFreq+0x84>)
 800e184:	607b      	str	r3, [r7, #4]
      break;
 800e186:	e00c      	b.n	800e1a2 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800e188:	2008      	movs	r0, #8
 800e18a:	f000 f851 	bl	800e230 <RCC_PLL_GetFreqDomain_SYS>
 800e18e:	6078      	str	r0, [r7, #4]
      break;
 800e190:	e007      	b.n	800e1a2 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 800e192:	200c      	movs	r0, #12
 800e194:	f000 f84c 	bl	800e230 <RCC_PLL_GetFreqDomain_SYS>
 800e198:	6078      	str	r0, [r7, #4]
      break;
 800e19a:	e002      	b.n	800e1a2 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800e19c:	4b03      	ldr	r3, [pc, #12]	; (800e1ac <RCC_GetSystemClockFreq+0x80>)
 800e19e:	607b      	str	r3, [r7, #4]
      break;
 800e1a0:	bf00      	nop
  }

  return frequency;
 800e1a2:	687b      	ldr	r3, [r7, #4]
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3708      	adds	r7, #8
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}
 800e1ac:	00f42400 	.word	0x00f42400
 800e1b0:	007a1200 	.word	0x007a1200

0800e1b4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b082      	sub	sp, #8
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800e1bc:	f7ff ff20 	bl	800e000 <LL_RCC_GetAHBPrescaler>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	091b      	lsrs	r3, r3, #4
 800e1c4:	f003 030f 	and.w	r3, r3, #15
 800e1c8:	4a04      	ldr	r2, [pc, #16]	; (800e1dc <RCC_GetHCLKClockFreq+0x28>)
 800e1ca:	5cd3      	ldrb	r3, [r2, r3]
 800e1cc:	461a      	mov	r2, r3
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	40d3      	lsrs	r3, r2
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	3708      	adds	r7, #8
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	bd80      	pop	{r7, pc}
 800e1da:	bf00      	nop
 800e1dc:	08010c10 	.word	0x08010c10

0800e1e0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b082      	sub	sp, #8
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800e1e8:	f7ff ff18 	bl	800e01c <LL_RCC_GetAPB1Prescaler>
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	0a9b      	lsrs	r3, r3, #10
 800e1f0:	4a04      	ldr	r2, [pc, #16]	; (800e204 <RCC_GetPCLK1ClockFreq+0x24>)
 800e1f2:	5cd3      	ldrb	r3, [r2, r3]
 800e1f4:	461a      	mov	r2, r3
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	40d3      	lsrs	r3, r2
}
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	3708      	adds	r7, #8
 800e1fe:	46bd      	mov	sp, r7
 800e200:	bd80      	pop	{r7, pc}
 800e202:	bf00      	nop
 800e204:	08010c20 	.word	0x08010c20

0800e208 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800e208:	b580      	push	{r7, lr}
 800e20a:	b082      	sub	sp, #8
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800e210:	f7ff ff12 	bl	800e038 <LL_RCC_GetAPB2Prescaler>
 800e214:	4603      	mov	r3, r0
 800e216:	0b5b      	lsrs	r3, r3, #13
 800e218:	4a04      	ldr	r2, [pc, #16]	; (800e22c <RCC_GetPCLK2ClockFreq+0x24>)
 800e21a:	5cd3      	ldrb	r3, [r2, r3]
 800e21c:	461a      	mov	r2, r3
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	40d3      	lsrs	r3, r2
}
 800e222:	4618      	mov	r0, r3
 800e224:	3708      	adds	r7, #8
 800e226:	46bd      	mov	sp, r7
 800e228:	bd80      	pop	{r7, pc}
 800e22a:	bf00      	nop
 800e22c:	08010c20 	.word	0x08010c20

0800e230 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800e230:	b590      	push	{r4, r7, lr}
 800e232:	b087      	sub	sp, #28
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 800e238:	2300      	movs	r3, #0
 800e23a:	617b      	str	r3, [r7, #20]
 800e23c:	2300      	movs	r3, #0
 800e23e:	60fb      	str	r3, [r7, #12]
 800e240:	2300      	movs	r3, #0
 800e242:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800e244:	f7ff ff06 	bl	800e054 <LL_RCC_PLL_GetMainSource>
 800e248:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d004      	beq.n	800e25a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e256:	d003      	beq.n	800e260 <RCC_PLL_GetFreqDomain_SYS+0x30>
 800e258:	e005      	b.n	800e266 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800e25a:	4b1c      	ldr	r3, [pc, #112]	; (800e2cc <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 800e25c:	617b      	str	r3, [r7, #20]
      break;
 800e25e:	e005      	b.n	800e26c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800e260:	4b1b      	ldr	r3, [pc, #108]	; (800e2d0 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 800e262:	617b      	str	r3, [r7, #20]
      break;
 800e264:	e002      	b.n	800e26c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 800e266:	4b19      	ldr	r3, [pc, #100]	; (800e2cc <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 800e268:	617b      	str	r3, [r7, #20]
      break;
 800e26a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2b08      	cmp	r3, #8
 800e270:	d114      	bne.n	800e29c <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800e272:	f7ff ff27 	bl	800e0c4 <LL_RCC_PLL_GetDivider>
 800e276:	4602      	mov	r2, r0
 800e278:	697b      	ldr	r3, [r7, #20]
 800e27a:	fbb3 f4f2 	udiv	r4, r3, r2
 800e27e:	f7ff fef7 	bl	800e070 <LL_RCC_PLL_GetN>
 800e282:	4603      	mov	r3, r0
 800e284:	fb03 f404 	mul.w	r4, r3, r4
 800e288:	f7ff ff00 	bl	800e08c <LL_RCC_PLL_GetP>
 800e28c:	4603      	mov	r3, r0
 800e28e:	0c1b      	lsrs	r3, r3, #16
 800e290:	3301      	adds	r3, #1
 800e292:	005b      	lsls	r3, r3, #1
 800e294:	fbb4 f3f3 	udiv	r3, r4, r3
 800e298:	613b      	str	r3, [r7, #16]
 800e29a:	e011      	b.n	800e2c0 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800e29c:	f7ff ff12 	bl	800e0c4 <LL_RCC_PLL_GetDivider>
 800e2a0:	4602      	mov	r2, r0
 800e2a2:	697b      	ldr	r3, [r7, #20]
 800e2a4:	fbb3 f4f2 	udiv	r4, r3, r2
 800e2a8:	f7ff fee2 	bl	800e070 <LL_RCC_PLL_GetN>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	fb03 f404 	mul.w	r4, r3, r4
 800e2b2:	f7ff fef9 	bl	800e0a8 <LL_RCC_PLL_GetR>
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	0f1b      	lsrs	r3, r3, #28
 800e2ba:	fbb4 f3f3 	udiv	r3, r4, r3
 800e2be:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800e2c0:	693b      	ldr	r3, [r7, #16]
}
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	371c      	adds	r7, #28
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	bd90      	pop	{r4, r7, pc}
 800e2ca:	bf00      	nop
 800e2cc:	00f42400 	.word	0x00f42400
 800e2d0:	007a1200 	.word	0x007a1200

0800e2d4 <LL_TIM_SetPrescaler>:
{
 800e2d4:	b480      	push	{r7}
 800e2d6:	b083      	sub	sp, #12
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
 800e2dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	683a      	ldr	r2, [r7, #0]
 800e2e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 800e2e4:	bf00      	nop
 800e2e6:	370c      	adds	r7, #12
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ee:	4770      	bx	lr

0800e2f0 <LL_TIM_SetAutoReload>:
{
 800e2f0:	b480      	push	{r7}
 800e2f2:	b083      	sub	sp, #12
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	6078      	str	r0, [r7, #4]
 800e2f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	683a      	ldr	r2, [r7, #0]
 800e2fe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800e300:	bf00      	nop
 800e302:	370c      	adds	r7, #12
 800e304:	46bd      	mov	sp, r7
 800e306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30a:	4770      	bx	lr

0800e30c <LL_TIM_SetRepetitionCounter>:
{
 800e30c:	b480      	push	{r7}
 800e30e:	b083      	sub	sp, #12
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	683a      	ldr	r2, [r7, #0]
 800e31a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800e31c:	bf00      	nop
 800e31e:	370c      	adds	r7, #12
 800e320:	46bd      	mov	sp, r7
 800e322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e326:	4770      	bx	lr

0800e328 <LL_TIM_OC_SetCompareCH1>:
{
 800e328:	b480      	push	{r7}
 800e32a:	b083      	sub	sp, #12
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
 800e330:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	683a      	ldr	r2, [r7, #0]
 800e336:	635a      	str	r2, [r3, #52]	; 0x34
}
 800e338:	bf00      	nop
 800e33a:	370c      	adds	r7, #12
 800e33c:	46bd      	mov	sp, r7
 800e33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e342:	4770      	bx	lr

0800e344 <LL_TIM_OC_SetCompareCH2>:
{
 800e344:	b480      	push	{r7}
 800e346:	b083      	sub	sp, #12
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
 800e34c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	683a      	ldr	r2, [r7, #0]
 800e352:	639a      	str	r2, [r3, #56]	; 0x38
}
 800e354:	bf00      	nop
 800e356:	370c      	adds	r7, #12
 800e358:	46bd      	mov	sp, r7
 800e35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35e:	4770      	bx	lr

0800e360 <LL_TIM_OC_SetCompareCH3>:
{
 800e360:	b480      	push	{r7}
 800e362:	b083      	sub	sp, #12
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
 800e368:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	683a      	ldr	r2, [r7, #0]
 800e36e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800e370:	bf00      	nop
 800e372:	370c      	adds	r7, #12
 800e374:	46bd      	mov	sp, r7
 800e376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37a:	4770      	bx	lr

0800e37c <LL_TIM_OC_SetCompareCH4>:
{
 800e37c:	b480      	push	{r7}
 800e37e:	b083      	sub	sp, #12
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
 800e384:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	683a      	ldr	r2, [r7, #0]
 800e38a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800e38c:	bf00      	nop
 800e38e:	370c      	adds	r7, #12
 800e390:	46bd      	mov	sp, r7
 800e392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e396:	4770      	bx	lr

0800e398 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800e398:	b480      	push	{r7}
 800e39a:	b083      	sub	sp, #12
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	695b      	ldr	r3, [r3, #20]
 800e3a4:	f043 0201 	orr.w	r2, r3, #1
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	615a      	str	r2, [r3, #20]
}
 800e3ac:	bf00      	nop
 800e3ae:	370c      	adds	r7, #12
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b6:	4770      	bx	lr

0800e3b8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	b084      	sub	sp, #16
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	6078      	str	r0, [r7, #4]
 800e3c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	4a3d      	ldr	r2, [pc, #244]	; (800e4c0 <LL_TIM_Init+0x108>)
 800e3cc:	4293      	cmp	r3, r2
 800e3ce:	d013      	beq.n	800e3f8 <LL_TIM_Init+0x40>
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e3d6:	d00f      	beq.n	800e3f8 <LL_TIM_Init+0x40>
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	4a3a      	ldr	r2, [pc, #232]	; (800e4c4 <LL_TIM_Init+0x10c>)
 800e3dc:	4293      	cmp	r3, r2
 800e3de:	d00b      	beq.n	800e3f8 <LL_TIM_Init+0x40>
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	4a39      	ldr	r2, [pc, #228]	; (800e4c8 <LL_TIM_Init+0x110>)
 800e3e4:	4293      	cmp	r3, r2
 800e3e6:	d007      	beq.n	800e3f8 <LL_TIM_Init+0x40>
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	4a38      	ldr	r2, [pc, #224]	; (800e4cc <LL_TIM_Init+0x114>)
 800e3ec:	4293      	cmp	r3, r2
 800e3ee:	d003      	beq.n	800e3f8 <LL_TIM_Init+0x40>
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	4a37      	ldr	r2, [pc, #220]	; (800e4d0 <LL_TIM_Init+0x118>)
 800e3f4:	4293      	cmp	r3, r2
 800e3f6:	d106      	bne.n	800e406 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	685b      	ldr	r3, [r3, #4]
 800e402:	4313      	orrs	r3, r2
 800e404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	4a2d      	ldr	r2, [pc, #180]	; (800e4c0 <LL_TIM_Init+0x108>)
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d02b      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e414:	d027      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	4a2a      	ldr	r2, [pc, #168]	; (800e4c4 <LL_TIM_Init+0x10c>)
 800e41a:	4293      	cmp	r3, r2
 800e41c:	d023      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	4a29      	ldr	r2, [pc, #164]	; (800e4c8 <LL_TIM_Init+0x110>)
 800e422:	4293      	cmp	r3, r2
 800e424:	d01f      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	4a28      	ldr	r2, [pc, #160]	; (800e4cc <LL_TIM_Init+0x114>)
 800e42a:	4293      	cmp	r3, r2
 800e42c:	d01b      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	4a27      	ldr	r2, [pc, #156]	; (800e4d0 <LL_TIM_Init+0x118>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d017      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	4a26      	ldr	r2, [pc, #152]	; (800e4d4 <LL_TIM_Init+0x11c>)
 800e43a:	4293      	cmp	r3, r2
 800e43c:	d013      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	4a25      	ldr	r2, [pc, #148]	; (800e4d8 <LL_TIM_Init+0x120>)
 800e442:	4293      	cmp	r3, r2
 800e444:	d00f      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	4a24      	ldr	r2, [pc, #144]	; (800e4dc <LL_TIM_Init+0x124>)
 800e44a:	4293      	cmp	r3, r2
 800e44c:	d00b      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	4a23      	ldr	r2, [pc, #140]	; (800e4e0 <LL_TIM_Init+0x128>)
 800e452:	4293      	cmp	r3, r2
 800e454:	d007      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	4a22      	ldr	r2, [pc, #136]	; (800e4e4 <LL_TIM_Init+0x12c>)
 800e45a:	4293      	cmp	r3, r2
 800e45c:	d003      	beq.n	800e466 <LL_TIM_Init+0xae>
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	4a21      	ldr	r2, [pc, #132]	; (800e4e8 <LL_TIM_Init+0x130>)
 800e462:	4293      	cmp	r3, r2
 800e464:	d106      	bne.n	800e474 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e46c:	683b      	ldr	r3, [r7, #0]
 800e46e:	68db      	ldr	r3, [r3, #12]
 800e470:	4313      	orrs	r3, r2
 800e472:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	68fa      	ldr	r2, [r7, #12]
 800e478:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	689b      	ldr	r3, [r3, #8]
 800e47e:	4619      	mov	r1, r3
 800e480:	6878      	ldr	r0, [r7, #4]
 800e482:	f7ff ff35 	bl	800e2f0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800e486:	683b      	ldr	r3, [r7, #0]
 800e488:	881b      	ldrh	r3, [r3, #0]
 800e48a:	4619      	mov	r1, r3
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f7ff ff21 	bl	800e2d4 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	4a0a      	ldr	r2, [pc, #40]	; (800e4c0 <LL_TIM_Init+0x108>)
 800e496:	4293      	cmp	r3, r2
 800e498:	d003      	beq.n	800e4a2 <LL_TIM_Init+0xea>
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	4a0c      	ldr	r2, [pc, #48]	; (800e4d0 <LL_TIM_Init+0x118>)
 800e49e:	4293      	cmp	r3, r2
 800e4a0:	d105      	bne.n	800e4ae <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800e4a2:	683b      	ldr	r3, [r7, #0]
 800e4a4:	691b      	ldr	r3, [r3, #16]
 800e4a6:	4619      	mov	r1, r3
 800e4a8:	6878      	ldr	r0, [r7, #4]
 800e4aa:	f7ff ff2f 	bl	800e30c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f7ff ff72 	bl	800e398 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800e4b4:	2300      	movs	r3, #0
}
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	3710      	adds	r7, #16
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	40010000 	.word	0x40010000
 800e4c4:	40000400 	.word	0x40000400
 800e4c8:	40000800 	.word	0x40000800
 800e4cc:	40000c00 	.word	0x40000c00
 800e4d0:	40010400 	.word	0x40010400
 800e4d4:	40014000 	.word	0x40014000
 800e4d8:	40014400 	.word	0x40014400
 800e4dc:	40014800 	.word	0x40014800
 800e4e0:	40001800 	.word	0x40001800
 800e4e4:	40001c00 	.word	0x40001c00
 800e4e8:	40002000 	.word	0x40002000

0800e4ec <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b086      	sub	sp, #24
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	60f8      	str	r0, [r7, #12]
 800e4f4:	60b9      	str	r1, [r7, #8]
 800e4f6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800e4f8:	2301      	movs	r3, #1
 800e4fa:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e502:	d027      	beq.n	800e554 <LL_TIM_OC_Init+0x68>
 800e504:	68bb      	ldr	r3, [r7, #8]
 800e506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e50a:	d82a      	bhi.n	800e562 <LL_TIM_OC_Init+0x76>
 800e50c:	68bb      	ldr	r3, [r7, #8]
 800e50e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e512:	d018      	beq.n	800e546 <LL_TIM_OC_Init+0x5a>
 800e514:	68bb      	ldr	r3, [r7, #8]
 800e516:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e51a:	d822      	bhi.n	800e562 <LL_TIM_OC_Init+0x76>
 800e51c:	68bb      	ldr	r3, [r7, #8]
 800e51e:	2b01      	cmp	r3, #1
 800e520:	d003      	beq.n	800e52a <LL_TIM_OC_Init+0x3e>
 800e522:	68bb      	ldr	r3, [r7, #8]
 800e524:	2b10      	cmp	r3, #16
 800e526:	d007      	beq.n	800e538 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800e528:	e01b      	b.n	800e562 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800e52a:	6879      	ldr	r1, [r7, #4]
 800e52c:	68f8      	ldr	r0, [r7, #12]
 800e52e:	f000 f81f 	bl	800e570 <OC1Config>
 800e532:	4603      	mov	r3, r0
 800e534:	75fb      	strb	r3, [r7, #23]
      break;
 800e536:	e015      	b.n	800e564 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800e538:	6879      	ldr	r1, [r7, #4]
 800e53a:	68f8      	ldr	r0, [r7, #12]
 800e53c:	f000 f884 	bl	800e648 <OC2Config>
 800e540:	4603      	mov	r3, r0
 800e542:	75fb      	strb	r3, [r7, #23]
      break;
 800e544:	e00e      	b.n	800e564 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800e546:	6879      	ldr	r1, [r7, #4]
 800e548:	68f8      	ldr	r0, [r7, #12]
 800e54a:	f000 f8ed 	bl	800e728 <OC3Config>
 800e54e:	4603      	mov	r3, r0
 800e550:	75fb      	strb	r3, [r7, #23]
      break;
 800e552:	e007      	b.n	800e564 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800e554:	6879      	ldr	r1, [r7, #4]
 800e556:	68f8      	ldr	r0, [r7, #12]
 800e558:	f000 f956 	bl	800e808 <OC4Config>
 800e55c:	4603      	mov	r3, r0
 800e55e:	75fb      	strb	r3, [r7, #23]
      break;
 800e560:	e000      	b.n	800e564 <LL_TIM_OC_Init+0x78>
      break;
 800e562:	bf00      	nop
  }

  return result;
 800e564:	7dfb      	ldrb	r3, [r7, #23]
}
 800e566:	4618      	mov	r0, r3
 800e568:	3718      	adds	r7, #24
 800e56a:	46bd      	mov	sp, r7
 800e56c:	bd80      	pop	{r7, pc}
	...

0800e570 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b086      	sub	sp, #24
 800e574:	af00      	add	r7, sp, #0
 800e576:	6078      	str	r0, [r7, #4]
 800e578:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	6a1b      	ldr	r3, [r3, #32]
 800e57e:	f023 0201 	bic.w	r2, r3, #1
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	6a1b      	ldr	r3, [r3, #32]
 800e58a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	685b      	ldr	r3, [r3, #4]
 800e590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	699b      	ldr	r3, [r3, #24]
 800e596:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	f023 0303 	bic.w	r3, r3, #3
 800e59e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e5a6:	683b      	ldr	r3, [r7, #0]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	4313      	orrs	r3, r2
 800e5ac:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800e5ae:	697b      	ldr	r3, [r7, #20]
 800e5b0:	f023 0202 	bic.w	r2, r3, #2
 800e5b4:	683b      	ldr	r3, [r7, #0]
 800e5b6:	691b      	ldr	r3, [r3, #16]
 800e5b8:	4313      	orrs	r3, r2
 800e5ba:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800e5bc:	697b      	ldr	r3, [r7, #20]
 800e5be:	f023 0201 	bic.w	r2, r3, #1
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	685b      	ldr	r3, [r3, #4]
 800e5c6:	4313      	orrs	r3, r2
 800e5c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	4a1c      	ldr	r2, [pc, #112]	; (800e640 <OC1Config+0xd0>)
 800e5ce:	4293      	cmp	r3, r2
 800e5d0:	d003      	beq.n	800e5da <OC1Config+0x6a>
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	4a1b      	ldr	r2, [pc, #108]	; (800e644 <OC1Config+0xd4>)
 800e5d6:	4293      	cmp	r3, r2
 800e5d8:	d11e      	bne.n	800e618 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800e5da:	697b      	ldr	r3, [r7, #20]
 800e5dc:	f023 0208 	bic.w	r2, r3, #8
 800e5e0:	683b      	ldr	r3, [r7, #0]
 800e5e2:	695b      	ldr	r3, [r3, #20]
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	4313      	orrs	r3, r2
 800e5e8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800e5ea:	697b      	ldr	r3, [r7, #20]
 800e5ec:	f023 0204 	bic.w	r2, r3, #4
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	689b      	ldr	r3, [r3, #8]
 800e5f4:	009b      	lsls	r3, r3, #2
 800e5f6:	4313      	orrs	r3, r2
 800e5f8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800e5fa:	693b      	ldr	r3, [r7, #16]
 800e5fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e600:	683b      	ldr	r3, [r7, #0]
 800e602:	699b      	ldr	r3, [r3, #24]
 800e604:	4313      	orrs	r3, r2
 800e606:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800e608:	693b      	ldr	r3, [r7, #16]
 800e60a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800e60e:	683b      	ldr	r3, [r7, #0]
 800e610:	69db      	ldr	r3, [r3, #28]
 800e612:	005b      	lsls	r3, r3, #1
 800e614:	4313      	orrs	r3, r2
 800e616:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	693a      	ldr	r2, [r7, #16]
 800e61c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	68fa      	ldr	r2, [r7, #12]
 800e622:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800e624:	683b      	ldr	r3, [r7, #0]
 800e626:	68db      	ldr	r3, [r3, #12]
 800e628:	4619      	mov	r1, r3
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f7ff fe7c 	bl	800e328 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	697a      	ldr	r2, [r7, #20]
 800e634:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800e636:	2300      	movs	r3, #0
}
 800e638:	4618      	mov	r0, r3
 800e63a:	3718      	adds	r7, #24
 800e63c:	46bd      	mov	sp, r7
 800e63e:	bd80      	pop	{r7, pc}
 800e640:	40010000 	.word	0x40010000
 800e644:	40010400 	.word	0x40010400

0800e648 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b086      	sub	sp, #24
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
 800e650:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	6a1b      	ldr	r3, [r3, #32]
 800e656:	f023 0210 	bic.w	r2, r3, #16
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	6a1b      	ldr	r3, [r3, #32]
 800e662:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	685b      	ldr	r3, [r3, #4]
 800e668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	699b      	ldr	r3, [r3, #24]
 800e66e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e676:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	021b      	lsls	r3, r3, #8
 800e684:	4313      	orrs	r3, r2
 800e686:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	f023 0220 	bic.w	r2, r3, #32
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	691b      	ldr	r3, [r3, #16]
 800e692:	011b      	lsls	r3, r3, #4
 800e694:	4313      	orrs	r3, r2
 800e696:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800e698:	697b      	ldr	r3, [r7, #20]
 800e69a:	f023 0210 	bic.w	r2, r3, #16
 800e69e:	683b      	ldr	r3, [r7, #0]
 800e6a0:	685b      	ldr	r3, [r3, #4]
 800e6a2:	011b      	lsls	r3, r3, #4
 800e6a4:	4313      	orrs	r3, r2
 800e6a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	4a1d      	ldr	r2, [pc, #116]	; (800e720 <OC2Config+0xd8>)
 800e6ac:	4293      	cmp	r3, r2
 800e6ae:	d003      	beq.n	800e6b8 <OC2Config+0x70>
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	4a1c      	ldr	r2, [pc, #112]	; (800e724 <OC2Config+0xdc>)
 800e6b4:	4293      	cmp	r3, r2
 800e6b6:	d11f      	bne.n	800e6f8 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800e6b8:	697b      	ldr	r3, [r7, #20]
 800e6ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	695b      	ldr	r3, [r3, #20]
 800e6c2:	019b      	lsls	r3, r3, #6
 800e6c4:	4313      	orrs	r3, r2
 800e6c6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	689b      	ldr	r3, [r3, #8]
 800e6d2:	019b      	lsls	r3, r3, #6
 800e6d4:	4313      	orrs	r3, r2
 800e6d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800e6d8:	693b      	ldr	r3, [r7, #16]
 800e6da:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	699b      	ldr	r3, [r3, #24]
 800e6e2:	009b      	lsls	r3, r3, #2
 800e6e4:	4313      	orrs	r3, r2
 800e6e6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800e6e8:	693b      	ldr	r3, [r7, #16]
 800e6ea:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e6ee:	683b      	ldr	r3, [r7, #0]
 800e6f0:	69db      	ldr	r3, [r3, #28]
 800e6f2:	00db      	lsls	r3, r3, #3
 800e6f4:	4313      	orrs	r3, r2
 800e6f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	693a      	ldr	r2, [r7, #16]
 800e6fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	68fa      	ldr	r2, [r7, #12]
 800e702:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800e704:	683b      	ldr	r3, [r7, #0]
 800e706:	68db      	ldr	r3, [r3, #12]
 800e708:	4619      	mov	r1, r3
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f7ff fe1a 	bl	800e344 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	697a      	ldr	r2, [r7, #20]
 800e714:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800e716:	2300      	movs	r3, #0
}
 800e718:	4618      	mov	r0, r3
 800e71a:	3718      	adds	r7, #24
 800e71c:	46bd      	mov	sp, r7
 800e71e:	bd80      	pop	{r7, pc}
 800e720:	40010000 	.word	0x40010000
 800e724:	40010400 	.word	0x40010400

0800e728 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b086      	sub	sp, #24
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
 800e730:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	6a1b      	ldr	r3, [r3, #32]
 800e736:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	6a1b      	ldr	r3, [r3, #32]
 800e742:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	685b      	ldr	r3, [r3, #4]
 800e748:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	69db      	ldr	r3, [r3, #28]
 800e74e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	f023 0303 	bic.w	r3, r3, #3
 800e756:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	4313      	orrs	r3, r2
 800e764:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800e766:	697b      	ldr	r3, [r7, #20]
 800e768:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800e76c:	683b      	ldr	r3, [r7, #0]
 800e76e:	691b      	ldr	r3, [r3, #16]
 800e770:	021b      	lsls	r3, r3, #8
 800e772:	4313      	orrs	r3, r2
 800e774:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800e776:	697b      	ldr	r3, [r7, #20]
 800e778:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	685b      	ldr	r3, [r3, #4]
 800e780:	021b      	lsls	r3, r3, #8
 800e782:	4313      	orrs	r3, r2
 800e784:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	4a1d      	ldr	r2, [pc, #116]	; (800e800 <OC3Config+0xd8>)
 800e78a:	4293      	cmp	r3, r2
 800e78c:	d003      	beq.n	800e796 <OC3Config+0x6e>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	4a1c      	ldr	r2, [pc, #112]	; (800e804 <OC3Config+0xdc>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d11f      	bne.n	800e7d6 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	695b      	ldr	r3, [r3, #20]
 800e7a0:	029b      	lsls	r3, r3, #10
 800e7a2:	4313      	orrs	r3, r2
 800e7a4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800e7a6:	697b      	ldr	r3, [r7, #20]
 800e7a8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	689b      	ldr	r3, [r3, #8]
 800e7b0:	029b      	lsls	r3, r3, #10
 800e7b2:	4313      	orrs	r3, r2
 800e7b4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800e7b6:	693b      	ldr	r3, [r7, #16]
 800e7b8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e7bc:	683b      	ldr	r3, [r7, #0]
 800e7be:	699b      	ldr	r3, [r3, #24]
 800e7c0:	011b      	lsls	r3, r3, #4
 800e7c2:	4313      	orrs	r3, r2
 800e7c4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800e7c6:	693b      	ldr	r3, [r7, #16]
 800e7c8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	69db      	ldr	r3, [r3, #28]
 800e7d0:	015b      	lsls	r3, r3, #5
 800e7d2:	4313      	orrs	r3, r2
 800e7d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	693a      	ldr	r2, [r7, #16]
 800e7da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	68fa      	ldr	r2, [r7, #12]
 800e7e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	68db      	ldr	r3, [r3, #12]
 800e7e6:	4619      	mov	r1, r3
 800e7e8:	6878      	ldr	r0, [r7, #4]
 800e7ea:	f7ff fdb9 	bl	800e360 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	697a      	ldr	r2, [r7, #20]
 800e7f2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800e7f4:	2300      	movs	r3, #0
}
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	3718      	adds	r7, #24
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	bd80      	pop	{r7, pc}
 800e7fe:	bf00      	nop
 800e800:	40010000 	.word	0x40010000
 800e804:	40010400 	.word	0x40010400

0800e808 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800e808:	b580      	push	{r7, lr}
 800e80a:	b086      	sub	sp, #24
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
 800e810:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	6a1b      	ldr	r3, [r3, #32]
 800e816:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	6a1b      	ldr	r3, [r3, #32]
 800e822:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	685b      	ldr	r3, [r3, #4]
 800e828:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	69db      	ldr	r3, [r3, #28]
 800e82e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e836:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	021b      	lsls	r3, r3, #8
 800e844:	4313      	orrs	r3, r2
 800e846:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800e848:	693b      	ldr	r3, [r7, #16]
 800e84a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	691b      	ldr	r3, [r3, #16]
 800e852:	031b      	lsls	r3, r3, #12
 800e854:	4313      	orrs	r3, r2
 800e856:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800e858:	693b      	ldr	r3, [r7, #16]
 800e85a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e85e:	683b      	ldr	r3, [r7, #0]
 800e860:	685b      	ldr	r3, [r3, #4]
 800e862:	031b      	lsls	r3, r3, #12
 800e864:	4313      	orrs	r3, r2
 800e866:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	4a11      	ldr	r2, [pc, #68]	; (800e8b0 <OC4Config+0xa8>)
 800e86c:	4293      	cmp	r3, r2
 800e86e:	d003      	beq.n	800e878 <OC4Config+0x70>
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	4a10      	ldr	r2, [pc, #64]	; (800e8b4 <OC4Config+0xac>)
 800e874:	4293      	cmp	r3, r2
 800e876:	d107      	bne.n	800e888 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	699b      	ldr	r3, [r3, #24]
 800e882:	019b      	lsls	r3, r3, #6
 800e884:	4313      	orrs	r3, r2
 800e886:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	697a      	ldr	r2, [r7, #20]
 800e88c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	68fa      	ldr	r2, [r7, #12]
 800e892:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800e894:	683b      	ldr	r3, [r7, #0]
 800e896:	68db      	ldr	r3, [r3, #12]
 800e898:	4619      	mov	r1, r3
 800e89a:	6878      	ldr	r0, [r7, #4]
 800e89c:	f7ff fd6e 	bl	800e37c <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	693a      	ldr	r2, [r7, #16]
 800e8a4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800e8a6:	2300      	movs	r3, #0
}
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	3718      	adds	r7, #24
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}
 800e8b0:	40010000 	.word	0x40010000
 800e8b4:	40010400 	.word	0x40010400

0800e8b8 <LL_USART_IsEnabled>:
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	b083      	sub	sp, #12
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	68db      	ldr	r3, [r3, #12]
 800e8c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e8c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e8cc:	bf0c      	ite	eq
 800e8ce:	2301      	moveq	r3, #1
 800e8d0:	2300      	movne	r3, #0
 800e8d2:	b2db      	uxtb	r3, r3
}
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	370c      	adds	r7, #12
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8de:	4770      	bx	lr

0800e8e0 <LL_USART_SetStopBitsLength>:
{
 800e8e0:	b480      	push	{r7}
 800e8e2:	b083      	sub	sp, #12
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
 800e8e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	691b      	ldr	r3, [r3, #16]
 800e8ee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800e8f2:	683b      	ldr	r3, [r7, #0]
 800e8f4:	431a      	orrs	r2, r3
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	611a      	str	r2, [r3, #16]
}
 800e8fa:	bf00      	nop
 800e8fc:	370c      	adds	r7, #12
 800e8fe:	46bd      	mov	sp, r7
 800e900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e904:	4770      	bx	lr

0800e906 <LL_USART_SetHWFlowCtrl>:
{
 800e906:	b480      	push	{r7}
 800e908:	b083      	sub	sp, #12
 800e90a:	af00      	add	r7, sp, #0
 800e90c:	6078      	str	r0, [r7, #4]
 800e90e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	695b      	ldr	r3, [r3, #20]
 800e914:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	431a      	orrs	r2, r3
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	615a      	str	r2, [r3, #20]
}
 800e920:	bf00      	nop
 800e922:	370c      	adds	r7, #12
 800e924:	46bd      	mov	sp, r7
 800e926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92a:	4770      	bx	lr

0800e92c <LL_USART_SetBaudRate>:
{
 800e92c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e930:	b0c0      	sub	sp, #256	; 0x100
 800e932:	af00      	add	r7, sp, #0
 800e934:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800e938:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800e93c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800e940:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800e944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e948:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e94c:	f040 810c 	bne.w	800eb68 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800e950:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e954:	2200      	movs	r2, #0
 800e956:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800e95a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800e95e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800e962:	4622      	mov	r2, r4
 800e964:	462b      	mov	r3, r5
 800e966:	1891      	adds	r1, r2, r2
 800e968:	6639      	str	r1, [r7, #96]	; 0x60
 800e96a:	415b      	adcs	r3, r3
 800e96c:	667b      	str	r3, [r7, #100]	; 0x64
 800e96e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800e972:	4621      	mov	r1, r4
 800e974:	eb12 0801 	adds.w	r8, r2, r1
 800e978:	4629      	mov	r1, r5
 800e97a:	eb43 0901 	adc.w	r9, r3, r1
 800e97e:	f04f 0200 	mov.w	r2, #0
 800e982:	f04f 0300 	mov.w	r3, #0
 800e986:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e98a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e98e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e992:	4690      	mov	r8, r2
 800e994:	4699      	mov	r9, r3
 800e996:	4623      	mov	r3, r4
 800e998:	eb18 0303 	adds.w	r3, r8, r3
 800e99c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800e9a0:	462b      	mov	r3, r5
 800e9a2:	eb49 0303 	adc.w	r3, r9, r3
 800e9a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800e9aa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	469a      	mov	sl, r3
 800e9b2:	4693      	mov	fp, r2
 800e9b4:	eb1a 030a 	adds.w	r3, sl, sl
 800e9b8:	65bb      	str	r3, [r7, #88]	; 0x58
 800e9ba:	eb4b 030b 	adc.w	r3, fp, fp
 800e9be:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e9c0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800e9c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800e9c8:	f7f2 f914 	bl	8000bf4 <__aeabi_uldivmod>
 800e9cc:	4602      	mov	r2, r0
 800e9ce:	460b      	mov	r3, r1
 800e9d0:	4b64      	ldr	r3, [pc, #400]	; (800eb64 <LL_USART_SetBaudRate+0x238>)
 800e9d2:	fba3 2302 	umull	r2, r3, r3, r2
 800e9d6:	095b      	lsrs	r3, r3, #5
 800e9d8:	b29b      	uxth	r3, r3
 800e9da:	011b      	lsls	r3, r3, #4
 800e9dc:	b29c      	uxth	r4, r3
 800e9de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800e9e8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800e9ec:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800e9f0:	4642      	mov	r2, r8
 800e9f2:	464b      	mov	r3, r9
 800e9f4:	1891      	adds	r1, r2, r2
 800e9f6:	6539      	str	r1, [r7, #80]	; 0x50
 800e9f8:	415b      	adcs	r3, r3
 800e9fa:	657b      	str	r3, [r7, #84]	; 0x54
 800e9fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ea00:	4641      	mov	r1, r8
 800ea02:	1851      	adds	r1, r2, r1
 800ea04:	64b9      	str	r1, [r7, #72]	; 0x48
 800ea06:	4649      	mov	r1, r9
 800ea08:	414b      	adcs	r3, r1
 800ea0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ea0c:	f04f 0200 	mov.w	r2, #0
 800ea10:	f04f 0300 	mov.w	r3, #0
 800ea14:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 800ea18:	4659      	mov	r1, fp
 800ea1a:	00cb      	lsls	r3, r1, #3
 800ea1c:	4651      	mov	r1, sl
 800ea1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ea22:	4651      	mov	r1, sl
 800ea24:	00ca      	lsls	r2, r1, #3
 800ea26:	4610      	mov	r0, r2
 800ea28:	4619      	mov	r1, r3
 800ea2a:	4603      	mov	r3, r0
 800ea2c:	4642      	mov	r2, r8
 800ea2e:	189b      	adds	r3, r3, r2
 800ea30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ea34:	464b      	mov	r3, r9
 800ea36:	460a      	mov	r2, r1
 800ea38:	eb42 0303 	adc.w	r3, r2, r3
 800ea3c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ea40:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ea44:	2200      	movs	r2, #0
 800ea46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ea4a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800ea4e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800ea52:	460b      	mov	r3, r1
 800ea54:	18db      	adds	r3, r3, r3
 800ea56:	643b      	str	r3, [r7, #64]	; 0x40
 800ea58:	4613      	mov	r3, r2
 800ea5a:	eb42 0303 	adc.w	r3, r2, r3
 800ea5e:	647b      	str	r3, [r7, #68]	; 0x44
 800ea60:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ea64:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800ea68:	f7f2 f8c4 	bl	8000bf4 <__aeabi_uldivmod>
 800ea6c:	4602      	mov	r2, r0
 800ea6e:	460b      	mov	r3, r1
 800ea70:	4611      	mov	r1, r2
 800ea72:	4b3c      	ldr	r3, [pc, #240]	; (800eb64 <LL_USART_SetBaudRate+0x238>)
 800ea74:	fba3 2301 	umull	r2, r3, r3, r1
 800ea78:	095b      	lsrs	r3, r3, #5
 800ea7a:	2264      	movs	r2, #100	; 0x64
 800ea7c:	fb02 f303 	mul.w	r3, r2, r3
 800ea80:	1acb      	subs	r3, r1, r3
 800ea82:	00db      	lsls	r3, r3, #3
 800ea84:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ea88:	4b36      	ldr	r3, [pc, #216]	; (800eb64 <LL_USART_SetBaudRate+0x238>)
 800ea8a:	fba3 2302 	umull	r2, r3, r3, r2
 800ea8e:	095b      	lsrs	r3, r3, #5
 800ea90:	b29b      	uxth	r3, r3
 800ea92:	005b      	lsls	r3, r3, #1
 800ea94:	b29b      	uxth	r3, r3
 800ea96:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ea9a:	b29b      	uxth	r3, r3
 800ea9c:	4423      	add	r3, r4
 800ea9e:	b29c      	uxth	r4, r3
 800eaa0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800eaaa:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800eaae:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 800eab2:	4642      	mov	r2, r8
 800eab4:	464b      	mov	r3, r9
 800eab6:	1891      	adds	r1, r2, r2
 800eab8:	63b9      	str	r1, [r7, #56]	; 0x38
 800eaba:	415b      	adcs	r3, r3
 800eabc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eabe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800eac2:	4641      	mov	r1, r8
 800eac4:	1851      	adds	r1, r2, r1
 800eac6:	6339      	str	r1, [r7, #48]	; 0x30
 800eac8:	4649      	mov	r1, r9
 800eaca:	414b      	adcs	r3, r1
 800eacc:	637b      	str	r3, [r7, #52]	; 0x34
 800eace:	f04f 0200 	mov.w	r2, #0
 800ead2:	f04f 0300 	mov.w	r3, #0
 800ead6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800eada:	4659      	mov	r1, fp
 800eadc:	00cb      	lsls	r3, r1, #3
 800eade:	4651      	mov	r1, sl
 800eae0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800eae4:	4651      	mov	r1, sl
 800eae6:	00ca      	lsls	r2, r1, #3
 800eae8:	4610      	mov	r0, r2
 800eaea:	4619      	mov	r1, r3
 800eaec:	4603      	mov	r3, r0
 800eaee:	4642      	mov	r2, r8
 800eaf0:	189b      	adds	r3, r3, r2
 800eaf2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800eaf6:	464b      	mov	r3, r9
 800eaf8:	460a      	mov	r2, r1
 800eafa:	eb42 0303 	adc.w	r3, r2, r3
 800eafe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800eb02:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800eb06:	2200      	movs	r2, #0
 800eb08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800eb0c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800eb10:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800eb14:	460b      	mov	r3, r1
 800eb16:	18db      	adds	r3, r3, r3
 800eb18:	62bb      	str	r3, [r7, #40]	; 0x28
 800eb1a:	4613      	mov	r3, r2
 800eb1c:	eb42 0303 	adc.w	r3, r2, r3
 800eb20:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800eb26:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800eb2a:	f7f2 f863 	bl	8000bf4 <__aeabi_uldivmod>
 800eb2e:	4602      	mov	r2, r0
 800eb30:	460b      	mov	r3, r1
 800eb32:	4b0c      	ldr	r3, [pc, #48]	; (800eb64 <LL_USART_SetBaudRate+0x238>)
 800eb34:	fba3 1302 	umull	r1, r3, r3, r2
 800eb38:	095b      	lsrs	r3, r3, #5
 800eb3a:	2164      	movs	r1, #100	; 0x64
 800eb3c:	fb01 f303 	mul.w	r3, r1, r3
 800eb40:	1ad3      	subs	r3, r2, r3
 800eb42:	00db      	lsls	r3, r3, #3
 800eb44:	3332      	adds	r3, #50	; 0x32
 800eb46:	4a07      	ldr	r2, [pc, #28]	; (800eb64 <LL_USART_SetBaudRate+0x238>)
 800eb48:	fba2 2303 	umull	r2, r3, r2, r3
 800eb4c:	095b      	lsrs	r3, r3, #5
 800eb4e:	b29b      	uxth	r3, r3
 800eb50:	f003 0307 	and.w	r3, r3, #7
 800eb54:	b29b      	uxth	r3, r3
 800eb56:	4423      	add	r3, r4
 800eb58:	b29b      	uxth	r3, r3
 800eb5a:	461a      	mov	r2, r3
 800eb5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800eb60:	609a      	str	r2, [r3, #8]
}
 800eb62:	e107      	b.n	800ed74 <LL_USART_SetBaudRate+0x448>
 800eb64:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800eb68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800eb72:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800eb76:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 800eb7a:	4642      	mov	r2, r8
 800eb7c:	464b      	mov	r3, r9
 800eb7e:	1891      	adds	r1, r2, r2
 800eb80:	6239      	str	r1, [r7, #32]
 800eb82:	415b      	adcs	r3, r3
 800eb84:	627b      	str	r3, [r7, #36]	; 0x24
 800eb86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eb8a:	4641      	mov	r1, r8
 800eb8c:	1854      	adds	r4, r2, r1
 800eb8e:	4649      	mov	r1, r9
 800eb90:	eb43 0501 	adc.w	r5, r3, r1
 800eb94:	f04f 0200 	mov.w	r2, #0
 800eb98:	f04f 0300 	mov.w	r3, #0
 800eb9c:	00eb      	lsls	r3, r5, #3
 800eb9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800eba2:	00e2      	lsls	r2, r4, #3
 800eba4:	4614      	mov	r4, r2
 800eba6:	461d      	mov	r5, r3
 800eba8:	4643      	mov	r3, r8
 800ebaa:	18e3      	adds	r3, r4, r3
 800ebac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800ebb0:	464b      	mov	r3, r9
 800ebb2:	eb45 0303 	adc.w	r3, r5, r3
 800ebb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ebba:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ebc4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800ebc8:	f04f 0200 	mov.w	r2, #0
 800ebcc:	f04f 0300 	mov.w	r3, #0
 800ebd0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 800ebd4:	4629      	mov	r1, r5
 800ebd6:	008b      	lsls	r3, r1, #2
 800ebd8:	4621      	mov	r1, r4
 800ebda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ebde:	4621      	mov	r1, r4
 800ebe0:	008a      	lsls	r2, r1, #2
 800ebe2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800ebe6:	f7f2 f805 	bl	8000bf4 <__aeabi_uldivmod>
 800ebea:	4602      	mov	r2, r0
 800ebec:	460b      	mov	r3, r1
 800ebee:	4b64      	ldr	r3, [pc, #400]	; (800ed80 <LL_USART_SetBaudRate+0x454>)
 800ebf0:	fba3 2302 	umull	r2, r3, r3, r2
 800ebf4:	095b      	lsrs	r3, r3, #5
 800ebf6:	b29b      	uxth	r3, r3
 800ebf8:	011b      	lsls	r3, r3, #4
 800ebfa:	b29c      	uxth	r4, r3
 800ebfc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ec00:	2200      	movs	r2, #0
 800ec02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ec06:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ec0a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800ec0e:	4642      	mov	r2, r8
 800ec10:	464b      	mov	r3, r9
 800ec12:	1891      	adds	r1, r2, r2
 800ec14:	61b9      	str	r1, [r7, #24]
 800ec16:	415b      	adcs	r3, r3
 800ec18:	61fb      	str	r3, [r7, #28]
 800ec1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ec1e:	4641      	mov	r1, r8
 800ec20:	1851      	adds	r1, r2, r1
 800ec22:	6139      	str	r1, [r7, #16]
 800ec24:	4649      	mov	r1, r9
 800ec26:	414b      	adcs	r3, r1
 800ec28:	617b      	str	r3, [r7, #20]
 800ec2a:	f04f 0200 	mov.w	r2, #0
 800ec2e:	f04f 0300 	mov.w	r3, #0
 800ec32:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ec36:	4659      	mov	r1, fp
 800ec38:	00cb      	lsls	r3, r1, #3
 800ec3a:	4651      	mov	r1, sl
 800ec3c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ec40:	4651      	mov	r1, sl
 800ec42:	00ca      	lsls	r2, r1, #3
 800ec44:	4610      	mov	r0, r2
 800ec46:	4619      	mov	r1, r3
 800ec48:	4603      	mov	r3, r0
 800ec4a:	4642      	mov	r2, r8
 800ec4c:	189b      	adds	r3, r3, r2
 800ec4e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ec52:	464b      	mov	r3, r9
 800ec54:	460a      	mov	r2, r1
 800ec56:	eb42 0303 	adc.w	r3, r2, r3
 800ec5a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ec5e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ec62:	2200      	movs	r2, #0
 800ec64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ec68:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800ec6c:	f04f 0200 	mov.w	r2, #0
 800ec70:	f04f 0300 	mov.w	r3, #0
 800ec74:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 800ec78:	4649      	mov	r1, r9
 800ec7a:	008b      	lsls	r3, r1, #2
 800ec7c:	4641      	mov	r1, r8
 800ec7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ec82:	4641      	mov	r1, r8
 800ec84:	008a      	lsls	r2, r1, #2
 800ec86:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800ec8a:	f7f1 ffb3 	bl	8000bf4 <__aeabi_uldivmod>
 800ec8e:	4602      	mov	r2, r0
 800ec90:	460b      	mov	r3, r1
 800ec92:	4b3b      	ldr	r3, [pc, #236]	; (800ed80 <LL_USART_SetBaudRate+0x454>)
 800ec94:	fba3 1302 	umull	r1, r3, r3, r2
 800ec98:	095b      	lsrs	r3, r3, #5
 800ec9a:	2164      	movs	r1, #100	; 0x64
 800ec9c:	fb01 f303 	mul.w	r3, r1, r3
 800eca0:	1ad3      	subs	r3, r2, r3
 800eca2:	011b      	lsls	r3, r3, #4
 800eca4:	3332      	adds	r3, #50	; 0x32
 800eca6:	4a36      	ldr	r2, [pc, #216]	; (800ed80 <LL_USART_SetBaudRate+0x454>)
 800eca8:	fba2 2303 	umull	r2, r3, r2, r3
 800ecac:	095b      	lsrs	r3, r3, #5
 800ecae:	b29b      	uxth	r3, r3
 800ecb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ecb4:	b29b      	uxth	r3, r3
 800ecb6:	4423      	add	r3, r4
 800ecb8:	b29c      	uxth	r4, r3
 800ecba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	67bb      	str	r3, [r7, #120]	; 0x78
 800ecc2:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ecc4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800ecc8:	4642      	mov	r2, r8
 800ecca:	464b      	mov	r3, r9
 800eccc:	1891      	adds	r1, r2, r2
 800ecce:	60b9      	str	r1, [r7, #8]
 800ecd0:	415b      	adcs	r3, r3
 800ecd2:	60fb      	str	r3, [r7, #12]
 800ecd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ecd8:	4641      	mov	r1, r8
 800ecda:	1851      	adds	r1, r2, r1
 800ecdc:	6039      	str	r1, [r7, #0]
 800ecde:	4649      	mov	r1, r9
 800ece0:	414b      	adcs	r3, r1
 800ece2:	607b      	str	r3, [r7, #4]
 800ece4:	f04f 0200 	mov.w	r2, #0
 800ece8:	f04f 0300 	mov.w	r3, #0
 800ecec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ecf0:	4659      	mov	r1, fp
 800ecf2:	00cb      	lsls	r3, r1, #3
 800ecf4:	4651      	mov	r1, sl
 800ecf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ecfa:	4651      	mov	r1, sl
 800ecfc:	00ca      	lsls	r2, r1, #3
 800ecfe:	4610      	mov	r0, r2
 800ed00:	4619      	mov	r1, r3
 800ed02:	4603      	mov	r3, r0
 800ed04:	4642      	mov	r2, r8
 800ed06:	189b      	adds	r3, r3, r2
 800ed08:	673b      	str	r3, [r7, #112]	; 0x70
 800ed0a:	464b      	mov	r3, r9
 800ed0c:	460a      	mov	r2, r1
 800ed0e:	eb42 0303 	adc.w	r3, r2, r3
 800ed12:	677b      	str	r3, [r7, #116]	; 0x74
 800ed14:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ed18:	2200      	movs	r2, #0
 800ed1a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ed1c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ed1e:	f04f 0200 	mov.w	r2, #0
 800ed22:	f04f 0300 	mov.w	r3, #0
 800ed26:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 800ed2a:	4649      	mov	r1, r9
 800ed2c:	008b      	lsls	r3, r1, #2
 800ed2e:	4641      	mov	r1, r8
 800ed30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ed34:	4641      	mov	r1, r8
 800ed36:	008a      	lsls	r2, r1, #2
 800ed38:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800ed3c:	f7f1 ff5a 	bl	8000bf4 <__aeabi_uldivmod>
 800ed40:	4602      	mov	r2, r0
 800ed42:	460b      	mov	r3, r1
 800ed44:	4b0e      	ldr	r3, [pc, #56]	; (800ed80 <LL_USART_SetBaudRate+0x454>)
 800ed46:	fba3 1302 	umull	r1, r3, r3, r2
 800ed4a:	095b      	lsrs	r3, r3, #5
 800ed4c:	2164      	movs	r1, #100	; 0x64
 800ed4e:	fb01 f303 	mul.w	r3, r1, r3
 800ed52:	1ad3      	subs	r3, r2, r3
 800ed54:	011b      	lsls	r3, r3, #4
 800ed56:	3332      	adds	r3, #50	; 0x32
 800ed58:	4a09      	ldr	r2, [pc, #36]	; (800ed80 <LL_USART_SetBaudRate+0x454>)
 800ed5a:	fba2 2303 	umull	r2, r3, r2, r3
 800ed5e:	095b      	lsrs	r3, r3, #5
 800ed60:	b29b      	uxth	r3, r3
 800ed62:	f003 030f 	and.w	r3, r3, #15
 800ed66:	b29b      	uxth	r3, r3
 800ed68:	4423      	add	r3, r4
 800ed6a:	b29b      	uxth	r3, r3
 800ed6c:	461a      	mov	r2, r3
 800ed6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ed72:	609a      	str	r2, [r3, #8]
}
 800ed74:	bf00      	nop
 800ed76:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ed80:	51eb851f 	.word	0x51eb851f

0800ed84 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b088      	sub	sp, #32
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
 800ed8c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800ed8e:	2301      	movs	r3, #1
 800ed90:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800ed92:	2300      	movs	r3, #0
 800ed94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800ed96:	6878      	ldr	r0, [r7, #4]
 800ed98:	f7ff fd8e 	bl	800e8b8 <LL_USART_IsEnabled>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d15e      	bne.n	800ee60 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	68db      	ldr	r3, [r3, #12]
 800eda6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800edaa:	f023 030c 	bic.w	r3, r3, #12
 800edae:	683a      	ldr	r2, [r7, #0]
 800edb0:	6851      	ldr	r1, [r2, #4]
 800edb2:	683a      	ldr	r2, [r7, #0]
 800edb4:	68d2      	ldr	r2, [r2, #12]
 800edb6:	4311      	orrs	r1, r2
 800edb8:	683a      	ldr	r2, [r7, #0]
 800edba:	6912      	ldr	r2, [r2, #16]
 800edbc:	4311      	orrs	r1, r2
 800edbe:	683a      	ldr	r2, [r7, #0]
 800edc0:	6992      	ldr	r2, [r2, #24]
 800edc2:	430a      	orrs	r2, r1
 800edc4:	431a      	orrs	r2, r3
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	689b      	ldr	r3, [r3, #8]
 800edce:	4619      	mov	r1, r3
 800edd0:	6878      	ldr	r0, [r7, #4]
 800edd2:	f7ff fd85 	bl	800e8e0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800edd6:	683b      	ldr	r3, [r7, #0]
 800edd8:	695b      	ldr	r3, [r3, #20]
 800edda:	4619      	mov	r1, r3
 800eddc:	6878      	ldr	r0, [r7, #4]
 800edde:	f7ff fd92 	bl	800e906 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800ede2:	f107 0308 	add.w	r3, r7, #8
 800ede6:	4618      	mov	r0, r3
 800ede8:	f7ff f97a 	bl	800e0e0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	4a1f      	ldr	r2, [pc, #124]	; (800ee6c <LL_USART_Init+0xe8>)
 800edf0:	4293      	cmp	r3, r2
 800edf2:	d102      	bne.n	800edfa <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800edf4:	697b      	ldr	r3, [r7, #20]
 800edf6:	61bb      	str	r3, [r7, #24]
 800edf8:	e021      	b.n	800ee3e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	4a1c      	ldr	r2, [pc, #112]	; (800ee70 <LL_USART_Init+0xec>)
 800edfe:	4293      	cmp	r3, r2
 800ee00:	d102      	bne.n	800ee08 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	61bb      	str	r3, [r7, #24]
 800ee06:	e01a      	b.n	800ee3e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	4a1a      	ldr	r2, [pc, #104]	; (800ee74 <LL_USART_Init+0xf0>)
 800ee0c:	4293      	cmp	r3, r2
 800ee0e:	d102      	bne.n	800ee16 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800ee10:	693b      	ldr	r3, [r7, #16]
 800ee12:	61bb      	str	r3, [r7, #24]
 800ee14:	e013      	b.n	800ee3e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	4a17      	ldr	r2, [pc, #92]	; (800ee78 <LL_USART_Init+0xf4>)
 800ee1a:	4293      	cmp	r3, r2
 800ee1c:	d102      	bne.n	800ee24 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800ee1e:	697b      	ldr	r3, [r7, #20]
 800ee20:	61bb      	str	r3, [r7, #24]
 800ee22:	e00c      	b.n	800ee3e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	4a15      	ldr	r2, [pc, #84]	; (800ee7c <LL_USART_Init+0xf8>)
 800ee28:	4293      	cmp	r3, r2
 800ee2a:	d102      	bne.n	800ee32 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800ee2c:	693b      	ldr	r3, [r7, #16]
 800ee2e:	61bb      	str	r3, [r7, #24]
 800ee30:	e005      	b.n	800ee3e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	4a12      	ldr	r2, [pc, #72]	; (800ee80 <LL_USART_Init+0xfc>)
 800ee36:	4293      	cmp	r3, r2
 800ee38:	d101      	bne.n	800ee3e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800ee3a:	693b      	ldr	r3, [r7, #16]
 800ee3c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800ee3e:	69bb      	ldr	r3, [r7, #24]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d00d      	beq.n	800ee60 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d009      	beq.n	800ee60 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	699a      	ldr	r2, [r3, #24]
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	69b9      	ldr	r1, [r7, #24]
 800ee5a:	6878      	ldr	r0, [r7, #4]
 800ee5c:	f7ff fd66 	bl	800e92c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800ee60:	7ffb      	ldrb	r3, [r7, #31]
}
 800ee62:	4618      	mov	r0, r3
 800ee64:	3720      	adds	r7, #32
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}
 800ee6a:	bf00      	nop
 800ee6c:	40011000 	.word	0x40011000
 800ee70:	40004400 	.word	0x40004400
 800ee74:	40004800 	.word	0x40004800
 800ee78:	40011400 	.word	0x40011400
 800ee7c:	40004c00 	.word	0x40004c00
 800ee80:	40005000 	.word	0x40005000

0800ee84 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800ee84:	b480      	push	{r7}
 800ee86:	b083      	sub	sp, #12
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
 800ee8c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800ee8e:	687a      	ldr	r2, [r7, #4]
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee96:	4a07      	ldr	r2, [pc, #28]	; (800eeb4 <LL_InitTick+0x30>)
 800ee98:	3b01      	subs	r3, #1
 800ee9a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800ee9c:	4b05      	ldr	r3, [pc, #20]	; (800eeb4 <LL_InitTick+0x30>)
 800ee9e:	2200      	movs	r2, #0
 800eea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800eea2:	4b04      	ldr	r3, [pc, #16]	; (800eeb4 <LL_InitTick+0x30>)
 800eea4:	2205      	movs	r2, #5
 800eea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800eea8:	bf00      	nop
 800eeaa:	370c      	adds	r7, #12
 800eeac:	46bd      	mov	sp, r7
 800eeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb2:	4770      	bx	lr
 800eeb4:	e000e010 	.word	0xe000e010

0800eeb8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b082      	sub	sp, #8
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800eec0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f7ff ffdd 	bl	800ee84 <LL_InitTick>
}
 800eeca:	bf00      	nop
 800eecc:	3708      	adds	r7, #8
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}
	...

0800eed4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800eed4:	b480      	push	{r7}
 800eed6:	b083      	sub	sp, #12
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800eedc:	4a04      	ldr	r2, [pc, #16]	; (800eef0 <LL_SetSystemCoreClock+0x1c>)
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	6013      	str	r3, [r2, #0]
}
 800eee2:	bf00      	nop
 800eee4:	370c      	adds	r7, #12
 800eee6:	46bd      	mov	sp, r7
 800eee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeec:	4770      	bx	lr
 800eeee:	bf00      	nop
 800eef0:	20000034 	.word	0x20000034

0800eef4 <__cxa_pure_virtual>:
 800eef4:	b508      	push	{r3, lr}
 800eef6:	f000 f80d 	bl	800ef14 <_ZSt9terminatev>

0800eefa <_ZN10__cxxabiv111__terminateEPFvvE>:
 800eefa:	b508      	push	{r3, lr}
 800eefc:	4780      	blx	r0
 800eefe:	f001 fad1 	bl	80104a4 <abort>
	...

0800ef04 <_ZSt13get_terminatev>:
 800ef04:	4b02      	ldr	r3, [pc, #8]	; (800ef10 <_ZSt13get_terminatev+0xc>)
 800ef06:	6818      	ldr	r0, [r3, #0]
 800ef08:	f3bf 8f5b 	dmb	ish
 800ef0c:	4770      	bx	lr
 800ef0e:	bf00      	nop
 800ef10:	20000040 	.word	0x20000040

0800ef14 <_ZSt9terminatev>:
 800ef14:	b508      	push	{r3, lr}
 800ef16:	f7ff fff5 	bl	800ef04 <_ZSt13get_terminatev>
 800ef1a:	f7ff ffee 	bl	800eefa <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800ef20 <atan>:
 800ef20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef24:	ec55 4b10 	vmov	r4, r5, d0
 800ef28:	4bc3      	ldr	r3, [pc, #780]	; (800f238 <atan+0x318>)
 800ef2a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ef2e:	429e      	cmp	r6, r3
 800ef30:	46ab      	mov	fp, r5
 800ef32:	dd18      	ble.n	800ef66 <atan+0x46>
 800ef34:	4bc1      	ldr	r3, [pc, #772]	; (800f23c <atan+0x31c>)
 800ef36:	429e      	cmp	r6, r3
 800ef38:	dc01      	bgt.n	800ef3e <atan+0x1e>
 800ef3a:	d109      	bne.n	800ef50 <atan+0x30>
 800ef3c:	b144      	cbz	r4, 800ef50 <atan+0x30>
 800ef3e:	4622      	mov	r2, r4
 800ef40:	462b      	mov	r3, r5
 800ef42:	4620      	mov	r0, r4
 800ef44:	4629      	mov	r1, r5
 800ef46:	f7f1 f96d 	bl	8000224 <__adddf3>
 800ef4a:	4604      	mov	r4, r0
 800ef4c:	460d      	mov	r5, r1
 800ef4e:	e006      	b.n	800ef5e <atan+0x3e>
 800ef50:	f1bb 0f00 	cmp.w	fp, #0
 800ef54:	f300 8131 	bgt.w	800f1ba <atan+0x29a>
 800ef58:	a59b      	add	r5, pc, #620	; (adr r5, 800f1c8 <atan+0x2a8>)
 800ef5a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ef5e:	ec45 4b10 	vmov	d0, r4, r5
 800ef62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef66:	4bb6      	ldr	r3, [pc, #728]	; (800f240 <atan+0x320>)
 800ef68:	429e      	cmp	r6, r3
 800ef6a:	dc14      	bgt.n	800ef96 <atan+0x76>
 800ef6c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800ef70:	429e      	cmp	r6, r3
 800ef72:	dc0d      	bgt.n	800ef90 <atan+0x70>
 800ef74:	a396      	add	r3, pc, #600	; (adr r3, 800f1d0 <atan+0x2b0>)
 800ef76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef7a:	ee10 0a10 	vmov	r0, s0
 800ef7e:	4629      	mov	r1, r5
 800ef80:	f7f1 f950 	bl	8000224 <__adddf3>
 800ef84:	4baf      	ldr	r3, [pc, #700]	; (800f244 <atan+0x324>)
 800ef86:	2200      	movs	r2, #0
 800ef88:	f7f1 fd92 	bl	8000ab0 <__aeabi_dcmpgt>
 800ef8c:	2800      	cmp	r0, #0
 800ef8e:	d1e6      	bne.n	800ef5e <atan+0x3e>
 800ef90:	f04f 3aff 	mov.w	sl, #4294967295
 800ef94:	e02b      	b.n	800efee <atan+0xce>
 800ef96:	f000 f963 	bl	800f260 <fabs>
 800ef9a:	4bab      	ldr	r3, [pc, #684]	; (800f248 <atan+0x328>)
 800ef9c:	429e      	cmp	r6, r3
 800ef9e:	ec55 4b10 	vmov	r4, r5, d0
 800efa2:	f300 80bf 	bgt.w	800f124 <atan+0x204>
 800efa6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800efaa:	429e      	cmp	r6, r3
 800efac:	f300 80a0 	bgt.w	800f0f0 <atan+0x1d0>
 800efb0:	ee10 2a10 	vmov	r2, s0
 800efb4:	ee10 0a10 	vmov	r0, s0
 800efb8:	462b      	mov	r3, r5
 800efba:	4629      	mov	r1, r5
 800efbc:	f7f1 f932 	bl	8000224 <__adddf3>
 800efc0:	4ba0      	ldr	r3, [pc, #640]	; (800f244 <atan+0x324>)
 800efc2:	2200      	movs	r2, #0
 800efc4:	f7f1 f92c 	bl	8000220 <__aeabi_dsub>
 800efc8:	2200      	movs	r2, #0
 800efca:	4606      	mov	r6, r0
 800efcc:	460f      	mov	r7, r1
 800efce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800efd2:	4620      	mov	r0, r4
 800efd4:	4629      	mov	r1, r5
 800efd6:	f7f1 f925 	bl	8000224 <__adddf3>
 800efda:	4602      	mov	r2, r0
 800efdc:	460b      	mov	r3, r1
 800efde:	4630      	mov	r0, r6
 800efe0:	4639      	mov	r1, r7
 800efe2:	f7f1 fbff 	bl	80007e4 <__aeabi_ddiv>
 800efe6:	f04f 0a00 	mov.w	sl, #0
 800efea:	4604      	mov	r4, r0
 800efec:	460d      	mov	r5, r1
 800efee:	4622      	mov	r2, r4
 800eff0:	462b      	mov	r3, r5
 800eff2:	4620      	mov	r0, r4
 800eff4:	4629      	mov	r1, r5
 800eff6:	f7f1 facb 	bl	8000590 <__aeabi_dmul>
 800effa:	4602      	mov	r2, r0
 800effc:	460b      	mov	r3, r1
 800effe:	4680      	mov	r8, r0
 800f000:	4689      	mov	r9, r1
 800f002:	f7f1 fac5 	bl	8000590 <__aeabi_dmul>
 800f006:	a374      	add	r3, pc, #464	; (adr r3, 800f1d8 <atan+0x2b8>)
 800f008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f00c:	4606      	mov	r6, r0
 800f00e:	460f      	mov	r7, r1
 800f010:	f7f1 fabe 	bl	8000590 <__aeabi_dmul>
 800f014:	a372      	add	r3, pc, #456	; (adr r3, 800f1e0 <atan+0x2c0>)
 800f016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f01a:	f7f1 f903 	bl	8000224 <__adddf3>
 800f01e:	4632      	mov	r2, r6
 800f020:	463b      	mov	r3, r7
 800f022:	f7f1 fab5 	bl	8000590 <__aeabi_dmul>
 800f026:	a370      	add	r3, pc, #448	; (adr r3, 800f1e8 <atan+0x2c8>)
 800f028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f02c:	f7f1 f8fa 	bl	8000224 <__adddf3>
 800f030:	4632      	mov	r2, r6
 800f032:	463b      	mov	r3, r7
 800f034:	f7f1 faac 	bl	8000590 <__aeabi_dmul>
 800f038:	a36d      	add	r3, pc, #436	; (adr r3, 800f1f0 <atan+0x2d0>)
 800f03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f03e:	f7f1 f8f1 	bl	8000224 <__adddf3>
 800f042:	4632      	mov	r2, r6
 800f044:	463b      	mov	r3, r7
 800f046:	f7f1 faa3 	bl	8000590 <__aeabi_dmul>
 800f04a:	a36b      	add	r3, pc, #428	; (adr r3, 800f1f8 <atan+0x2d8>)
 800f04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f050:	f7f1 f8e8 	bl	8000224 <__adddf3>
 800f054:	4632      	mov	r2, r6
 800f056:	463b      	mov	r3, r7
 800f058:	f7f1 fa9a 	bl	8000590 <__aeabi_dmul>
 800f05c:	a368      	add	r3, pc, #416	; (adr r3, 800f200 <atan+0x2e0>)
 800f05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f062:	f7f1 f8df 	bl	8000224 <__adddf3>
 800f066:	4642      	mov	r2, r8
 800f068:	464b      	mov	r3, r9
 800f06a:	f7f1 fa91 	bl	8000590 <__aeabi_dmul>
 800f06e:	a366      	add	r3, pc, #408	; (adr r3, 800f208 <atan+0x2e8>)
 800f070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f074:	4680      	mov	r8, r0
 800f076:	4689      	mov	r9, r1
 800f078:	4630      	mov	r0, r6
 800f07a:	4639      	mov	r1, r7
 800f07c:	f7f1 fa88 	bl	8000590 <__aeabi_dmul>
 800f080:	a363      	add	r3, pc, #396	; (adr r3, 800f210 <atan+0x2f0>)
 800f082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f086:	f7f1 f8cb 	bl	8000220 <__aeabi_dsub>
 800f08a:	4632      	mov	r2, r6
 800f08c:	463b      	mov	r3, r7
 800f08e:	f7f1 fa7f 	bl	8000590 <__aeabi_dmul>
 800f092:	a361      	add	r3, pc, #388	; (adr r3, 800f218 <atan+0x2f8>)
 800f094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f098:	f7f1 f8c2 	bl	8000220 <__aeabi_dsub>
 800f09c:	4632      	mov	r2, r6
 800f09e:	463b      	mov	r3, r7
 800f0a0:	f7f1 fa76 	bl	8000590 <__aeabi_dmul>
 800f0a4:	a35e      	add	r3, pc, #376	; (adr r3, 800f220 <atan+0x300>)
 800f0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0aa:	f7f1 f8b9 	bl	8000220 <__aeabi_dsub>
 800f0ae:	4632      	mov	r2, r6
 800f0b0:	463b      	mov	r3, r7
 800f0b2:	f7f1 fa6d 	bl	8000590 <__aeabi_dmul>
 800f0b6:	a35c      	add	r3, pc, #368	; (adr r3, 800f228 <atan+0x308>)
 800f0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0bc:	f7f1 f8b0 	bl	8000220 <__aeabi_dsub>
 800f0c0:	4632      	mov	r2, r6
 800f0c2:	463b      	mov	r3, r7
 800f0c4:	f7f1 fa64 	bl	8000590 <__aeabi_dmul>
 800f0c8:	4602      	mov	r2, r0
 800f0ca:	460b      	mov	r3, r1
 800f0cc:	4640      	mov	r0, r8
 800f0ce:	4649      	mov	r1, r9
 800f0d0:	f7f1 f8a8 	bl	8000224 <__adddf3>
 800f0d4:	4622      	mov	r2, r4
 800f0d6:	462b      	mov	r3, r5
 800f0d8:	f7f1 fa5a 	bl	8000590 <__aeabi_dmul>
 800f0dc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f0e0:	4602      	mov	r2, r0
 800f0e2:	460b      	mov	r3, r1
 800f0e4:	d14b      	bne.n	800f17e <atan+0x25e>
 800f0e6:	4620      	mov	r0, r4
 800f0e8:	4629      	mov	r1, r5
 800f0ea:	f7f1 f899 	bl	8000220 <__aeabi_dsub>
 800f0ee:	e72c      	b.n	800ef4a <atan+0x2a>
 800f0f0:	ee10 0a10 	vmov	r0, s0
 800f0f4:	4b53      	ldr	r3, [pc, #332]	; (800f244 <atan+0x324>)
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	4629      	mov	r1, r5
 800f0fa:	f7f1 f891 	bl	8000220 <__aeabi_dsub>
 800f0fe:	4b51      	ldr	r3, [pc, #324]	; (800f244 <atan+0x324>)
 800f100:	4606      	mov	r6, r0
 800f102:	460f      	mov	r7, r1
 800f104:	2200      	movs	r2, #0
 800f106:	4620      	mov	r0, r4
 800f108:	4629      	mov	r1, r5
 800f10a:	f7f1 f88b 	bl	8000224 <__adddf3>
 800f10e:	4602      	mov	r2, r0
 800f110:	460b      	mov	r3, r1
 800f112:	4630      	mov	r0, r6
 800f114:	4639      	mov	r1, r7
 800f116:	f7f1 fb65 	bl	80007e4 <__aeabi_ddiv>
 800f11a:	f04f 0a01 	mov.w	sl, #1
 800f11e:	4604      	mov	r4, r0
 800f120:	460d      	mov	r5, r1
 800f122:	e764      	b.n	800efee <atan+0xce>
 800f124:	4b49      	ldr	r3, [pc, #292]	; (800f24c <atan+0x32c>)
 800f126:	429e      	cmp	r6, r3
 800f128:	da1d      	bge.n	800f166 <atan+0x246>
 800f12a:	ee10 0a10 	vmov	r0, s0
 800f12e:	4b48      	ldr	r3, [pc, #288]	; (800f250 <atan+0x330>)
 800f130:	2200      	movs	r2, #0
 800f132:	4629      	mov	r1, r5
 800f134:	f7f1 f874 	bl	8000220 <__aeabi_dsub>
 800f138:	4b45      	ldr	r3, [pc, #276]	; (800f250 <atan+0x330>)
 800f13a:	4606      	mov	r6, r0
 800f13c:	460f      	mov	r7, r1
 800f13e:	2200      	movs	r2, #0
 800f140:	4620      	mov	r0, r4
 800f142:	4629      	mov	r1, r5
 800f144:	f7f1 fa24 	bl	8000590 <__aeabi_dmul>
 800f148:	4b3e      	ldr	r3, [pc, #248]	; (800f244 <atan+0x324>)
 800f14a:	2200      	movs	r2, #0
 800f14c:	f7f1 f86a 	bl	8000224 <__adddf3>
 800f150:	4602      	mov	r2, r0
 800f152:	460b      	mov	r3, r1
 800f154:	4630      	mov	r0, r6
 800f156:	4639      	mov	r1, r7
 800f158:	f7f1 fb44 	bl	80007e4 <__aeabi_ddiv>
 800f15c:	f04f 0a02 	mov.w	sl, #2
 800f160:	4604      	mov	r4, r0
 800f162:	460d      	mov	r5, r1
 800f164:	e743      	b.n	800efee <atan+0xce>
 800f166:	462b      	mov	r3, r5
 800f168:	ee10 2a10 	vmov	r2, s0
 800f16c:	4939      	ldr	r1, [pc, #228]	; (800f254 <atan+0x334>)
 800f16e:	2000      	movs	r0, #0
 800f170:	f7f1 fb38 	bl	80007e4 <__aeabi_ddiv>
 800f174:	f04f 0a03 	mov.w	sl, #3
 800f178:	4604      	mov	r4, r0
 800f17a:	460d      	mov	r5, r1
 800f17c:	e737      	b.n	800efee <atan+0xce>
 800f17e:	4b36      	ldr	r3, [pc, #216]	; (800f258 <atan+0x338>)
 800f180:	4e36      	ldr	r6, [pc, #216]	; (800f25c <atan+0x33c>)
 800f182:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f186:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800f18a:	e9da 2300 	ldrd	r2, r3, [sl]
 800f18e:	f7f1 f847 	bl	8000220 <__aeabi_dsub>
 800f192:	4622      	mov	r2, r4
 800f194:	462b      	mov	r3, r5
 800f196:	f7f1 f843 	bl	8000220 <__aeabi_dsub>
 800f19a:	4602      	mov	r2, r0
 800f19c:	460b      	mov	r3, r1
 800f19e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f1a2:	f7f1 f83d 	bl	8000220 <__aeabi_dsub>
 800f1a6:	f1bb 0f00 	cmp.w	fp, #0
 800f1aa:	4604      	mov	r4, r0
 800f1ac:	460d      	mov	r5, r1
 800f1ae:	f6bf aed6 	bge.w	800ef5e <atan+0x3e>
 800f1b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f1b6:	461d      	mov	r5, r3
 800f1b8:	e6d1      	b.n	800ef5e <atan+0x3e>
 800f1ba:	a51d      	add	r5, pc, #116	; (adr r5, 800f230 <atan+0x310>)
 800f1bc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f1c0:	e6cd      	b.n	800ef5e <atan+0x3e>
 800f1c2:	bf00      	nop
 800f1c4:	f3af 8000 	nop.w
 800f1c8:	54442d18 	.word	0x54442d18
 800f1cc:	bff921fb 	.word	0xbff921fb
 800f1d0:	8800759c 	.word	0x8800759c
 800f1d4:	7e37e43c 	.word	0x7e37e43c
 800f1d8:	e322da11 	.word	0xe322da11
 800f1dc:	3f90ad3a 	.word	0x3f90ad3a
 800f1e0:	24760deb 	.word	0x24760deb
 800f1e4:	3fa97b4b 	.word	0x3fa97b4b
 800f1e8:	a0d03d51 	.word	0xa0d03d51
 800f1ec:	3fb10d66 	.word	0x3fb10d66
 800f1f0:	c54c206e 	.word	0xc54c206e
 800f1f4:	3fb745cd 	.word	0x3fb745cd
 800f1f8:	920083ff 	.word	0x920083ff
 800f1fc:	3fc24924 	.word	0x3fc24924
 800f200:	5555550d 	.word	0x5555550d
 800f204:	3fd55555 	.word	0x3fd55555
 800f208:	2c6a6c2f 	.word	0x2c6a6c2f
 800f20c:	bfa2b444 	.word	0xbfa2b444
 800f210:	52defd9a 	.word	0x52defd9a
 800f214:	3fadde2d 	.word	0x3fadde2d
 800f218:	af749a6d 	.word	0xaf749a6d
 800f21c:	3fb3b0f2 	.word	0x3fb3b0f2
 800f220:	fe231671 	.word	0xfe231671
 800f224:	3fbc71c6 	.word	0x3fbc71c6
 800f228:	9998ebc4 	.word	0x9998ebc4
 800f22c:	3fc99999 	.word	0x3fc99999
 800f230:	54442d18 	.word	0x54442d18
 800f234:	3ff921fb 	.word	0x3ff921fb
 800f238:	440fffff 	.word	0x440fffff
 800f23c:	7ff00000 	.word	0x7ff00000
 800f240:	3fdbffff 	.word	0x3fdbffff
 800f244:	3ff00000 	.word	0x3ff00000
 800f248:	3ff2ffff 	.word	0x3ff2ffff
 800f24c:	40038000 	.word	0x40038000
 800f250:	3ff80000 	.word	0x3ff80000
 800f254:	bff00000 	.word	0xbff00000
 800f258:	08010c78 	.word	0x08010c78
 800f25c:	08010c58 	.word	0x08010c58

0800f260 <fabs>:
 800f260:	ec51 0b10 	vmov	r0, r1, d0
 800f264:	ee10 2a10 	vmov	r2, s0
 800f268:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f26c:	ec43 2b10 	vmov	d0, r2, r3
 800f270:	4770      	bx	lr
	...

0800f274 <cosf>:
 800f274:	ee10 3a10 	vmov	r3, s0
 800f278:	b507      	push	{r0, r1, r2, lr}
 800f27a:	4a1e      	ldr	r2, [pc, #120]	; (800f2f4 <cosf+0x80>)
 800f27c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f280:	4293      	cmp	r3, r2
 800f282:	dc06      	bgt.n	800f292 <cosf+0x1e>
 800f284:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800f2f8 <cosf+0x84>
 800f288:	b003      	add	sp, #12
 800f28a:	f85d eb04 	ldr.w	lr, [sp], #4
 800f28e:	f000 bd07 	b.w	800fca0 <__kernel_cosf>
 800f292:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f296:	db04      	blt.n	800f2a2 <cosf+0x2e>
 800f298:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f29c:	b003      	add	sp, #12
 800f29e:	f85d fb04 	ldr.w	pc, [sp], #4
 800f2a2:	4668      	mov	r0, sp
 800f2a4:	f000 fbbc 	bl	800fa20 <__ieee754_rem_pio2f>
 800f2a8:	f000 0003 	and.w	r0, r0, #3
 800f2ac:	2801      	cmp	r0, #1
 800f2ae:	d009      	beq.n	800f2c4 <cosf+0x50>
 800f2b0:	2802      	cmp	r0, #2
 800f2b2:	d010      	beq.n	800f2d6 <cosf+0x62>
 800f2b4:	b9b0      	cbnz	r0, 800f2e4 <cosf+0x70>
 800f2b6:	eddd 0a01 	vldr	s1, [sp, #4]
 800f2ba:	ed9d 0a00 	vldr	s0, [sp]
 800f2be:	f000 fcef 	bl	800fca0 <__kernel_cosf>
 800f2c2:	e7eb      	b.n	800f29c <cosf+0x28>
 800f2c4:	eddd 0a01 	vldr	s1, [sp, #4]
 800f2c8:	ed9d 0a00 	vldr	s0, [sp]
 800f2cc:	f000 ffbe 	bl	801024c <__kernel_sinf>
 800f2d0:	eeb1 0a40 	vneg.f32	s0, s0
 800f2d4:	e7e2      	b.n	800f29c <cosf+0x28>
 800f2d6:	eddd 0a01 	vldr	s1, [sp, #4]
 800f2da:	ed9d 0a00 	vldr	s0, [sp]
 800f2de:	f000 fcdf 	bl	800fca0 <__kernel_cosf>
 800f2e2:	e7f5      	b.n	800f2d0 <cosf+0x5c>
 800f2e4:	eddd 0a01 	vldr	s1, [sp, #4]
 800f2e8:	ed9d 0a00 	vldr	s0, [sp]
 800f2ec:	2001      	movs	r0, #1
 800f2ee:	f000 ffad 	bl	801024c <__kernel_sinf>
 800f2f2:	e7d3      	b.n	800f29c <cosf+0x28>
 800f2f4:	3f490fd8 	.word	0x3f490fd8
 800f2f8:	00000000 	.word	0x00000000

0800f2fc <fabsf>:
 800f2fc:	ee10 3a10 	vmov	r3, s0
 800f300:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f304:	ee00 3a10 	vmov	s0, r3
 800f308:	4770      	bx	lr
	...

0800f30c <sinf>:
 800f30c:	ee10 3a10 	vmov	r3, s0
 800f310:	b507      	push	{r0, r1, r2, lr}
 800f312:	4a1f      	ldr	r2, [pc, #124]	; (800f390 <sinf+0x84>)
 800f314:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f318:	4293      	cmp	r3, r2
 800f31a:	dc07      	bgt.n	800f32c <sinf+0x20>
 800f31c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800f394 <sinf+0x88>
 800f320:	2000      	movs	r0, #0
 800f322:	b003      	add	sp, #12
 800f324:	f85d eb04 	ldr.w	lr, [sp], #4
 800f328:	f000 bf90 	b.w	801024c <__kernel_sinf>
 800f32c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f330:	db04      	blt.n	800f33c <sinf+0x30>
 800f332:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f336:	b003      	add	sp, #12
 800f338:	f85d fb04 	ldr.w	pc, [sp], #4
 800f33c:	4668      	mov	r0, sp
 800f33e:	f000 fb6f 	bl	800fa20 <__ieee754_rem_pio2f>
 800f342:	f000 0003 	and.w	r0, r0, #3
 800f346:	2801      	cmp	r0, #1
 800f348:	d00a      	beq.n	800f360 <sinf+0x54>
 800f34a:	2802      	cmp	r0, #2
 800f34c:	d00f      	beq.n	800f36e <sinf+0x62>
 800f34e:	b9c0      	cbnz	r0, 800f382 <sinf+0x76>
 800f350:	eddd 0a01 	vldr	s1, [sp, #4]
 800f354:	ed9d 0a00 	vldr	s0, [sp]
 800f358:	2001      	movs	r0, #1
 800f35a:	f000 ff77 	bl	801024c <__kernel_sinf>
 800f35e:	e7ea      	b.n	800f336 <sinf+0x2a>
 800f360:	eddd 0a01 	vldr	s1, [sp, #4]
 800f364:	ed9d 0a00 	vldr	s0, [sp]
 800f368:	f000 fc9a 	bl	800fca0 <__kernel_cosf>
 800f36c:	e7e3      	b.n	800f336 <sinf+0x2a>
 800f36e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f372:	ed9d 0a00 	vldr	s0, [sp]
 800f376:	2001      	movs	r0, #1
 800f378:	f000 ff68 	bl	801024c <__kernel_sinf>
 800f37c:	eeb1 0a40 	vneg.f32	s0, s0
 800f380:	e7d9      	b.n	800f336 <sinf+0x2a>
 800f382:	eddd 0a01 	vldr	s1, [sp, #4]
 800f386:	ed9d 0a00 	vldr	s0, [sp]
 800f38a:	f000 fc89 	bl	800fca0 <__kernel_cosf>
 800f38e:	e7f5      	b.n	800f37c <sinf+0x70>
 800f390:	3f490fd8 	.word	0x3f490fd8
 800f394:	00000000 	.word	0x00000000

0800f398 <powf>:
 800f398:	b508      	push	{r3, lr}
 800f39a:	ed2d 8b04 	vpush	{d8-d9}
 800f39e:	eeb0 8a60 	vmov.f32	s16, s1
 800f3a2:	eeb0 9a40 	vmov.f32	s18, s0
 800f3a6:	f000 f86d 	bl	800f484 <__ieee754_powf>
 800f3aa:	eeb4 8a48 	vcmp.f32	s16, s16
 800f3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3b2:	eef0 8a40 	vmov.f32	s17, s0
 800f3b6:	d63e      	bvs.n	800f436 <powf+0x9e>
 800f3b8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800f3bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3c0:	d112      	bne.n	800f3e8 <powf+0x50>
 800f3c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f3c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3ca:	d039      	beq.n	800f440 <powf+0xa8>
 800f3cc:	eeb0 0a48 	vmov.f32	s0, s16
 800f3d0:	f000 ffa6 	bl	8010320 <finitef>
 800f3d4:	b378      	cbz	r0, 800f436 <powf+0x9e>
 800f3d6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f3da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3de:	d52a      	bpl.n	800f436 <powf+0x9e>
 800f3e0:	f001 f868 	bl	80104b4 <__errno>
 800f3e4:	2322      	movs	r3, #34	; 0x22
 800f3e6:	e014      	b.n	800f412 <powf+0x7a>
 800f3e8:	f000 ff9a 	bl	8010320 <finitef>
 800f3ec:	b998      	cbnz	r0, 800f416 <powf+0x7e>
 800f3ee:	eeb0 0a49 	vmov.f32	s0, s18
 800f3f2:	f000 ff95 	bl	8010320 <finitef>
 800f3f6:	b170      	cbz	r0, 800f416 <powf+0x7e>
 800f3f8:	eeb0 0a48 	vmov.f32	s0, s16
 800f3fc:	f000 ff90 	bl	8010320 <finitef>
 800f400:	b148      	cbz	r0, 800f416 <powf+0x7e>
 800f402:	eef4 8a68 	vcmp.f32	s17, s17
 800f406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f40a:	d7e9      	bvc.n	800f3e0 <powf+0x48>
 800f40c:	f001 f852 	bl	80104b4 <__errno>
 800f410:	2321      	movs	r3, #33	; 0x21
 800f412:	6003      	str	r3, [r0, #0]
 800f414:	e00f      	b.n	800f436 <powf+0x9e>
 800f416:	eef5 8a40 	vcmp.f32	s17, #0.0
 800f41a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f41e:	d10a      	bne.n	800f436 <powf+0x9e>
 800f420:	eeb0 0a49 	vmov.f32	s0, s18
 800f424:	f000 ff7c 	bl	8010320 <finitef>
 800f428:	b128      	cbz	r0, 800f436 <powf+0x9e>
 800f42a:	eeb0 0a48 	vmov.f32	s0, s16
 800f42e:	f000 ff77 	bl	8010320 <finitef>
 800f432:	2800      	cmp	r0, #0
 800f434:	d1d4      	bne.n	800f3e0 <powf+0x48>
 800f436:	eeb0 0a68 	vmov.f32	s0, s17
 800f43a:	ecbd 8b04 	vpop	{d8-d9}
 800f43e:	bd08      	pop	{r3, pc}
 800f440:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800f444:	e7f7      	b.n	800f436 <powf+0x9e>
	...

0800f448 <sqrtf>:
 800f448:	b508      	push	{r3, lr}
 800f44a:	ed2d 8b02 	vpush	{d8}
 800f44e:	eeb0 8a40 	vmov.f32	s16, s0
 800f452:	f000 fc21 	bl	800fc98 <__ieee754_sqrtf>
 800f456:	eeb4 8a48 	vcmp.f32	s16, s16
 800f45a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f45e:	d60c      	bvs.n	800f47a <sqrtf+0x32>
 800f460:	eddf 8a07 	vldr	s17, [pc, #28]	; 800f480 <sqrtf+0x38>
 800f464:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f46c:	d505      	bpl.n	800f47a <sqrtf+0x32>
 800f46e:	f001 f821 	bl	80104b4 <__errno>
 800f472:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f476:	2321      	movs	r3, #33	; 0x21
 800f478:	6003      	str	r3, [r0, #0]
 800f47a:	ecbd 8b02 	vpop	{d8}
 800f47e:	bd08      	pop	{r3, pc}
 800f480:	00000000 	.word	0x00000000

0800f484 <__ieee754_powf>:
 800f484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f488:	ee10 4a90 	vmov	r4, s1
 800f48c:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800f490:	ed2d 8b02 	vpush	{d8}
 800f494:	ee10 6a10 	vmov	r6, s0
 800f498:	eeb0 8a40 	vmov.f32	s16, s0
 800f49c:	eef0 8a60 	vmov.f32	s17, s1
 800f4a0:	d10c      	bne.n	800f4bc <__ieee754_powf+0x38>
 800f4a2:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800f4a6:	0076      	lsls	r6, r6, #1
 800f4a8:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800f4ac:	f240 8296 	bls.w	800f9dc <__ieee754_powf+0x558>
 800f4b0:	ee38 0a28 	vadd.f32	s0, s16, s17
 800f4b4:	ecbd 8b02 	vpop	{d8}
 800f4b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4bc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800f4c0:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800f4c4:	dcf4      	bgt.n	800f4b0 <__ieee754_powf+0x2c>
 800f4c6:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800f4ca:	dd08      	ble.n	800f4de <__ieee754_powf+0x5a>
 800f4cc:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 800f4d0:	d1ee      	bne.n	800f4b0 <__ieee754_powf+0x2c>
 800f4d2:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800f4d6:	0064      	lsls	r4, r4, #1
 800f4d8:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800f4dc:	e7e6      	b.n	800f4ac <__ieee754_powf+0x28>
 800f4de:	2e00      	cmp	r6, #0
 800f4e0:	da20      	bge.n	800f524 <__ieee754_powf+0xa0>
 800f4e2:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800f4e6:	da2d      	bge.n	800f544 <__ieee754_powf+0xc0>
 800f4e8:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800f4ec:	f2c0 827f 	blt.w	800f9ee <__ieee754_powf+0x56a>
 800f4f0:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800f4f4:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800f4f8:	fa48 f703 	asr.w	r7, r8, r3
 800f4fc:	fa07 f303 	lsl.w	r3, r7, r3
 800f500:	4543      	cmp	r3, r8
 800f502:	f040 8274 	bne.w	800f9ee <__ieee754_powf+0x56a>
 800f506:	f007 0701 	and.w	r7, r7, #1
 800f50a:	f1c7 0702 	rsb	r7, r7, #2
 800f50e:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800f512:	d11f      	bne.n	800f554 <__ieee754_powf+0xd0>
 800f514:	2c00      	cmp	r4, #0
 800f516:	f280 8267 	bge.w	800f9e8 <__ieee754_powf+0x564>
 800f51a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f51e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800f522:	e7c7      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f524:	2700      	movs	r7, #0
 800f526:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800f52a:	d1f0      	bne.n	800f50e <__ieee754_powf+0x8a>
 800f52c:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800f530:	f000 8254 	beq.w	800f9dc <__ieee754_powf+0x558>
 800f534:	dd08      	ble.n	800f548 <__ieee754_powf+0xc4>
 800f536:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 800f840 <__ieee754_powf+0x3bc>
 800f53a:	2c00      	cmp	r4, #0
 800f53c:	bfa8      	it	ge
 800f53e:	eeb0 0a68 	vmovge.f32	s0, s17
 800f542:	e7b7      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f544:	2702      	movs	r7, #2
 800f546:	e7ee      	b.n	800f526 <__ieee754_powf+0xa2>
 800f548:	2c00      	cmp	r4, #0
 800f54a:	f280 824a 	bge.w	800f9e2 <__ieee754_powf+0x55e>
 800f54e:	eeb1 0a68 	vneg.f32	s0, s17
 800f552:	e7af      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f554:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800f558:	d102      	bne.n	800f560 <__ieee754_powf+0xdc>
 800f55a:	ee28 0a08 	vmul.f32	s0, s16, s16
 800f55e:	e7a9      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f560:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800f564:	eeb0 0a48 	vmov.f32	s0, s16
 800f568:	d107      	bne.n	800f57a <__ieee754_powf+0xf6>
 800f56a:	2e00      	cmp	r6, #0
 800f56c:	db05      	blt.n	800f57a <__ieee754_powf+0xf6>
 800f56e:	ecbd 8b02 	vpop	{d8}
 800f572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f576:	f000 bb8f 	b.w	800fc98 <__ieee754_sqrtf>
 800f57a:	f7ff febf 	bl	800f2fc <fabsf>
 800f57e:	b125      	cbz	r5, 800f58a <__ieee754_powf+0x106>
 800f580:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 800f584:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800f588:	d116      	bne.n	800f5b8 <__ieee754_powf+0x134>
 800f58a:	2c00      	cmp	r4, #0
 800f58c:	bfbc      	itt	lt
 800f58e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800f592:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800f596:	2e00      	cmp	r6, #0
 800f598:	da8c      	bge.n	800f4b4 <__ieee754_powf+0x30>
 800f59a:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800f59e:	ea55 0307 	orrs.w	r3, r5, r7
 800f5a2:	d104      	bne.n	800f5ae <__ieee754_powf+0x12a>
 800f5a4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f5a8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800f5ac:	e782      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f5ae:	2f01      	cmp	r7, #1
 800f5b0:	d180      	bne.n	800f4b4 <__ieee754_powf+0x30>
 800f5b2:	eeb1 0a40 	vneg.f32	s0, s0
 800f5b6:	e77d      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f5b8:	0ff0      	lsrs	r0, r6, #31
 800f5ba:	3801      	subs	r0, #1
 800f5bc:	ea57 0300 	orrs.w	r3, r7, r0
 800f5c0:	d104      	bne.n	800f5cc <__ieee754_powf+0x148>
 800f5c2:	ee38 8a48 	vsub.f32	s16, s16, s16
 800f5c6:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800f5ca:	e773      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f5cc:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800f5d0:	dd74      	ble.n	800f6bc <__ieee754_powf+0x238>
 800f5d2:	4b9c      	ldr	r3, [pc, #624]	; (800f844 <__ieee754_powf+0x3c0>)
 800f5d4:	429d      	cmp	r5, r3
 800f5d6:	dc08      	bgt.n	800f5ea <__ieee754_powf+0x166>
 800f5d8:	2c00      	cmp	r4, #0
 800f5da:	da0b      	bge.n	800f5f4 <__ieee754_powf+0x170>
 800f5dc:	2000      	movs	r0, #0
 800f5de:	ecbd 8b02 	vpop	{d8}
 800f5e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5e6:	f000 be95 	b.w	8010314 <__math_oflowf>
 800f5ea:	4b97      	ldr	r3, [pc, #604]	; (800f848 <__ieee754_powf+0x3c4>)
 800f5ec:	429d      	cmp	r5, r3
 800f5ee:	dd08      	ble.n	800f602 <__ieee754_powf+0x17e>
 800f5f0:	2c00      	cmp	r4, #0
 800f5f2:	dcf3      	bgt.n	800f5dc <__ieee754_powf+0x158>
 800f5f4:	2000      	movs	r0, #0
 800f5f6:	ecbd 8b02 	vpop	{d8}
 800f5fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5fe:	f000 be83 	b.w	8010308 <__math_uflowf>
 800f602:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f606:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f60a:	eddf 6a90 	vldr	s13, [pc, #576]	; 800f84c <__ieee754_powf+0x3c8>
 800f60e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800f612:	eee0 6a67 	vfms.f32	s13, s0, s15
 800f616:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800f61a:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800f61e:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f622:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f626:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800f850 <__ieee754_powf+0x3cc>
 800f62a:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800f62e:	ed9f 7a89 	vldr	s14, [pc, #548]	; 800f854 <__ieee754_powf+0x3d0>
 800f632:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f636:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800f858 <__ieee754_powf+0x3d4>
 800f63a:	eef0 6a67 	vmov.f32	s13, s15
 800f63e:	eee0 6a07 	vfma.f32	s13, s0, s14
 800f642:	ee16 3a90 	vmov	r3, s13
 800f646:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800f64a:	f023 030f 	bic.w	r3, r3, #15
 800f64e:	ee00 3a90 	vmov	s1, r3
 800f652:	eee0 0a47 	vfms.f32	s1, s0, s14
 800f656:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800f65a:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800f65e:	f024 040f 	bic.w	r4, r4, #15
 800f662:	ee07 4a10 	vmov	s14, r4
 800f666:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800f66a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800f66e:	ee07 3a90 	vmov	s15, r3
 800f672:	eee7 0a27 	vfma.f32	s1, s14, s15
 800f676:	3f01      	subs	r7, #1
 800f678:	ea57 0200 	orrs.w	r2, r7, r0
 800f67c:	ee07 4a10 	vmov	s14, r4
 800f680:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f684:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800f688:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800f68c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800f690:	ee17 4a10 	vmov	r4, s14
 800f694:	bf08      	it	eq
 800f696:	eeb0 8a40 	vmoveq.f32	s16, s0
 800f69a:	2c00      	cmp	r4, #0
 800f69c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800f6a0:	f340 817e 	ble.w	800f9a0 <__ieee754_powf+0x51c>
 800f6a4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800f6a8:	f340 80f8 	ble.w	800f89c <__ieee754_powf+0x418>
 800f6ac:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f6b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6b4:	bf4c      	ite	mi
 800f6b6:	2001      	movmi	r0, #1
 800f6b8:	2000      	movpl	r0, #0
 800f6ba:	e790      	b.n	800f5de <__ieee754_powf+0x15a>
 800f6bc:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800f6c0:	bf01      	itttt	eq
 800f6c2:	eddf 7a66 	vldreq	s15, [pc, #408]	; 800f85c <__ieee754_powf+0x3d8>
 800f6c6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800f6ca:	f06f 0217 	mvneq.w	r2, #23
 800f6ce:	ee17 5a90 	vmoveq	r5, s15
 800f6d2:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800f6d6:	bf18      	it	ne
 800f6d8:	2200      	movne	r2, #0
 800f6da:	3b7f      	subs	r3, #127	; 0x7f
 800f6dc:	4413      	add	r3, r2
 800f6de:	4a60      	ldr	r2, [pc, #384]	; (800f860 <__ieee754_powf+0x3dc>)
 800f6e0:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800f6e4:	4295      	cmp	r5, r2
 800f6e6:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800f6ea:	dd06      	ble.n	800f6fa <__ieee754_powf+0x276>
 800f6ec:	4a5d      	ldr	r2, [pc, #372]	; (800f864 <__ieee754_powf+0x3e0>)
 800f6ee:	4295      	cmp	r5, r2
 800f6f0:	f340 80a4 	ble.w	800f83c <__ieee754_powf+0x3b8>
 800f6f4:	3301      	adds	r3, #1
 800f6f6:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800f6fa:	2500      	movs	r5, #0
 800f6fc:	4a5a      	ldr	r2, [pc, #360]	; (800f868 <__ieee754_powf+0x3e4>)
 800f6fe:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800f702:	ee07 1a90 	vmov	s15, r1
 800f706:	ed92 7a00 	vldr	s14, [r2]
 800f70a:	4a58      	ldr	r2, [pc, #352]	; (800f86c <__ieee754_powf+0x3e8>)
 800f70c:	ee37 6a27 	vadd.f32	s12, s14, s15
 800f710:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800f714:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800f718:	1049      	asrs	r1, r1, #1
 800f71a:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800f71e:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800f722:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800f726:	ee37 5ac7 	vsub.f32	s10, s15, s14
 800f72a:	ee06 1a10 	vmov	s12, r1
 800f72e:	ee65 4a26 	vmul.f32	s9, s10, s13
 800f732:	ee36 7a47 	vsub.f32	s14, s12, s14
 800f736:	ee14 6a90 	vmov	r6, s9
 800f73a:	4016      	ands	r6, r2
 800f73c:	ee05 6a90 	vmov	s11, r6
 800f740:	eea5 5ac6 	vfms.f32	s10, s11, s12
 800f744:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f748:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800f870 <__ieee754_powf+0x3ec>
 800f74c:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800f750:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800f754:	ee25 6a26 	vmul.f32	s12, s10, s13
 800f758:	eddf 6a46 	vldr	s13, [pc, #280]	; 800f874 <__ieee754_powf+0x3f0>
 800f75c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800f760:	eddf 6a45 	vldr	s13, [pc, #276]	; 800f878 <__ieee754_powf+0x3f4>
 800f764:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f768:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800f84c <__ieee754_powf+0x3c8>
 800f76c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800f770:	eddf 6a42 	vldr	s13, [pc, #264]	; 800f87c <__ieee754_powf+0x3f8>
 800f774:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f778:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800f880 <__ieee754_powf+0x3fc>
 800f77c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800f780:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800f784:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800f788:	ee66 6a86 	vmul.f32	s13, s13, s12
 800f78c:	eee5 6a07 	vfma.f32	s13, s10, s14
 800f790:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800f794:	eef0 7a45 	vmov.f32	s15, s10
 800f798:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800f79c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f7a0:	ee17 1a90 	vmov	r1, s15
 800f7a4:	4011      	ands	r1, r2
 800f7a6:	ee07 1a90 	vmov	s15, r1
 800f7aa:	ee37 7ac5 	vsub.f32	s14, s15, s10
 800f7ae:	eea5 7ae5 	vfms.f32	s14, s11, s11
 800f7b2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800f7b6:	ee27 7a24 	vmul.f32	s14, s14, s9
 800f7ba:	eea6 7a27 	vfma.f32	s14, s12, s15
 800f7be:	eeb0 6a47 	vmov.f32	s12, s14
 800f7c2:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800f7c6:	ee16 1a10 	vmov	r1, s12
 800f7ca:	4011      	ands	r1, r2
 800f7cc:	ee06 1a90 	vmov	s13, r1
 800f7d0:	eee5 6ae7 	vfms.f32	s13, s11, s15
 800f7d4:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800f884 <__ieee754_powf+0x400>
 800f7d8:	eddf 5a2b 	vldr	s11, [pc, #172]	; 800f888 <__ieee754_powf+0x404>
 800f7dc:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f7e0:	ee06 1a10 	vmov	s12, r1
 800f7e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f7e8:	eddf 7a28 	vldr	s15, [pc, #160]	; 800f88c <__ieee754_powf+0x408>
 800f7ec:	4928      	ldr	r1, [pc, #160]	; (800f890 <__ieee754_powf+0x40c>)
 800f7ee:	eea6 7a27 	vfma.f32	s14, s12, s15
 800f7f2:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800f7f6:	edd1 7a00 	vldr	s15, [r1]
 800f7fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f7fe:	ee07 3a90 	vmov	s15, r3
 800f802:	4b24      	ldr	r3, [pc, #144]	; (800f894 <__ieee754_powf+0x410>)
 800f804:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f808:	eef0 7a47 	vmov.f32	s15, s14
 800f80c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f810:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800f814:	edd5 0a00 	vldr	s1, [r5]
 800f818:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800f81c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f820:	ee17 3a90 	vmov	r3, s15
 800f824:	4013      	ands	r3, r2
 800f826:	ee07 3a90 	vmov	s15, r3
 800f82a:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800f82e:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800f832:	eee6 6a65 	vfms.f32	s13, s12, s11
 800f836:	ee77 7a66 	vsub.f32	s15, s14, s13
 800f83a:	e70e      	b.n	800f65a <__ieee754_powf+0x1d6>
 800f83c:	2501      	movs	r5, #1
 800f83e:	e75d      	b.n	800f6fc <__ieee754_powf+0x278>
 800f840:	00000000 	.word	0x00000000
 800f844:	3f7ffff3 	.word	0x3f7ffff3
 800f848:	3f800007 	.word	0x3f800007
 800f84c:	3eaaaaab 	.word	0x3eaaaaab
 800f850:	3fb8aa3b 	.word	0x3fb8aa3b
 800f854:	36eca570 	.word	0x36eca570
 800f858:	3fb8aa00 	.word	0x3fb8aa00
 800f85c:	4b800000 	.word	0x4b800000
 800f860:	001cc471 	.word	0x001cc471
 800f864:	005db3d6 	.word	0x005db3d6
 800f868:	08010c98 	.word	0x08010c98
 800f86c:	fffff000 	.word	0xfffff000
 800f870:	3e6c3255 	.word	0x3e6c3255
 800f874:	3e53f142 	.word	0x3e53f142
 800f878:	3e8ba305 	.word	0x3e8ba305
 800f87c:	3edb6db7 	.word	0x3edb6db7
 800f880:	3f19999a 	.word	0x3f19999a
 800f884:	3f76384f 	.word	0x3f76384f
 800f888:	3f763800 	.word	0x3f763800
 800f88c:	369dc3a0 	.word	0x369dc3a0
 800f890:	08010ca8 	.word	0x08010ca8
 800f894:	08010ca0 	.word	0x08010ca0
 800f898:	3338aa3c 	.word	0x3338aa3c
 800f89c:	f040 8095 	bne.w	800f9ca <__ieee754_powf+0x546>
 800f8a0:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800f898 <__ieee754_powf+0x414>
 800f8a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f8a8:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800f8ac:	eef4 6ac7 	vcmpe.f32	s13, s14
 800f8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8b4:	f73f aefa 	bgt.w	800f6ac <__ieee754_powf+0x228>
 800f8b8:	15db      	asrs	r3, r3, #23
 800f8ba:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800f8be:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800f8c2:	4103      	asrs	r3, r0
 800f8c4:	4423      	add	r3, r4
 800f8c6:	494b      	ldr	r1, [pc, #300]	; (800f9f4 <__ieee754_powf+0x570>)
 800f8c8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f8cc:	3a7f      	subs	r2, #127	; 0x7f
 800f8ce:	4111      	asrs	r1, r2
 800f8d0:	ea23 0101 	bic.w	r1, r3, r1
 800f8d4:	ee07 1a10 	vmov	s14, r1
 800f8d8:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800f8dc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800f8e0:	f1c2 0217 	rsb	r2, r2, #23
 800f8e4:	4110      	asrs	r0, r2
 800f8e6:	2c00      	cmp	r4, #0
 800f8e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f8ec:	bfb8      	it	lt
 800f8ee:	4240      	neglt	r0, r0
 800f8f0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800f8f4:	ed9f 0a40 	vldr	s0, [pc, #256]	; 800f9f8 <__ieee754_powf+0x574>
 800f8f8:	eddf 6a40 	vldr	s13, [pc, #256]	; 800f9fc <__ieee754_powf+0x578>
 800f8fc:	ee17 3a10 	vmov	r3, s14
 800f900:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800f904:	f023 030f 	bic.w	r3, r3, #15
 800f908:	ee07 3a10 	vmov	s14, r3
 800f90c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f910:	ee27 0a00 	vmul.f32	s0, s14, s0
 800f914:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800f918:	eddf 7a39 	vldr	s15, [pc, #228]	; 800fa00 <__ieee754_powf+0x57c>
 800f91c:	eea0 0aa7 	vfma.f32	s0, s1, s15
 800f920:	eef0 7a40 	vmov.f32	s15, s0
 800f924:	eee7 7a26 	vfma.f32	s15, s14, s13
 800f928:	eeb0 6a67 	vmov.f32	s12, s15
 800f92c:	eea7 6a66 	vfms.f32	s12, s14, s13
 800f930:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800f934:	ee30 0a46 	vsub.f32	s0, s0, s12
 800f938:	eddf 6a32 	vldr	s13, [pc, #200]	; 800fa04 <__ieee754_powf+0x580>
 800f93c:	ed9f 6a32 	vldr	s12, [pc, #200]	; 800fa08 <__ieee754_powf+0x584>
 800f940:	eee7 6a06 	vfma.f32	s13, s14, s12
 800f944:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800fa0c <__ieee754_powf+0x588>
 800f948:	eea6 6a87 	vfma.f32	s12, s13, s14
 800f94c:	eddf 6a30 	vldr	s13, [pc, #192]	; 800fa10 <__ieee754_powf+0x58c>
 800f950:	eee6 6a07 	vfma.f32	s13, s12, s14
 800f954:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800fa14 <__ieee754_powf+0x590>
 800f958:	eea6 6a87 	vfma.f32	s12, s13, s14
 800f95c:	eef0 6a67 	vmov.f32	s13, s15
 800f960:	eee6 6a47 	vfms.f32	s13, s12, s14
 800f964:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800f968:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800f96c:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800f970:	eea7 0a80 	vfma.f32	s0, s15, s0
 800f974:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800f978:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f97c:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f980:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f984:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f988:	ee10 3a10 	vmov	r3, s0
 800f98c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800f990:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f994:	da1f      	bge.n	800f9d6 <__ieee754_powf+0x552>
 800f996:	f000 fd13 	bl	80103c0 <scalbnf>
 800f99a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800f99e:	e589      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f9a0:	4a1d      	ldr	r2, [pc, #116]	; (800fa18 <__ieee754_powf+0x594>)
 800f9a2:	4293      	cmp	r3, r2
 800f9a4:	dd07      	ble.n	800f9b6 <__ieee754_powf+0x532>
 800f9a6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9ae:	bf4c      	ite	mi
 800f9b0:	2001      	movmi	r0, #1
 800f9b2:	2000      	movpl	r0, #0
 800f9b4:	e61f      	b.n	800f5f6 <__ieee754_powf+0x172>
 800f9b6:	d108      	bne.n	800f9ca <__ieee754_powf+0x546>
 800f9b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f9bc:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800f9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9c4:	f6ff af78 	blt.w	800f8b8 <__ieee754_powf+0x434>
 800f9c8:	e7ed      	b.n	800f9a6 <__ieee754_powf+0x522>
 800f9ca:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800f9ce:	f73f af73 	bgt.w	800f8b8 <__ieee754_powf+0x434>
 800f9d2:	2000      	movs	r0, #0
 800f9d4:	e78c      	b.n	800f8f0 <__ieee754_powf+0x46c>
 800f9d6:	ee00 3a10 	vmov	s0, r3
 800f9da:	e7de      	b.n	800f99a <__ieee754_powf+0x516>
 800f9dc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f9e0:	e568      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f9e2:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800fa1c <__ieee754_powf+0x598>
 800f9e6:	e565      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f9e8:	eeb0 0a48 	vmov.f32	s0, s16
 800f9ec:	e562      	b.n	800f4b4 <__ieee754_powf+0x30>
 800f9ee:	2700      	movs	r7, #0
 800f9f0:	e58d      	b.n	800f50e <__ieee754_powf+0x8a>
 800f9f2:	bf00      	nop
 800f9f4:	007fffff 	.word	0x007fffff
 800f9f8:	35bfbe8c 	.word	0x35bfbe8c
 800f9fc:	3f317200 	.word	0x3f317200
 800fa00:	3f317218 	.word	0x3f317218
 800fa04:	b5ddea0e 	.word	0xb5ddea0e
 800fa08:	3331bb4c 	.word	0x3331bb4c
 800fa0c:	388ab355 	.word	0x388ab355
 800fa10:	bb360b61 	.word	0xbb360b61
 800fa14:	3e2aaaab 	.word	0x3e2aaaab
 800fa18:	43160000 	.word	0x43160000
 800fa1c:	00000000 	.word	0x00000000

0800fa20 <__ieee754_rem_pio2f>:
 800fa20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa22:	ee10 6a10 	vmov	r6, s0
 800fa26:	4b8e      	ldr	r3, [pc, #568]	; (800fc60 <__ieee754_rem_pio2f+0x240>)
 800fa28:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800fa2c:	429d      	cmp	r5, r3
 800fa2e:	b087      	sub	sp, #28
 800fa30:	eef0 7a40 	vmov.f32	s15, s0
 800fa34:	4604      	mov	r4, r0
 800fa36:	dc05      	bgt.n	800fa44 <__ieee754_rem_pio2f+0x24>
 800fa38:	2300      	movs	r3, #0
 800fa3a:	ed80 0a00 	vstr	s0, [r0]
 800fa3e:	6043      	str	r3, [r0, #4]
 800fa40:	2000      	movs	r0, #0
 800fa42:	e01a      	b.n	800fa7a <__ieee754_rem_pio2f+0x5a>
 800fa44:	4b87      	ldr	r3, [pc, #540]	; (800fc64 <__ieee754_rem_pio2f+0x244>)
 800fa46:	429d      	cmp	r5, r3
 800fa48:	dc46      	bgt.n	800fad8 <__ieee754_rem_pio2f+0xb8>
 800fa4a:	2e00      	cmp	r6, #0
 800fa4c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800fc68 <__ieee754_rem_pio2f+0x248>
 800fa50:	4b86      	ldr	r3, [pc, #536]	; (800fc6c <__ieee754_rem_pio2f+0x24c>)
 800fa52:	f025 050f 	bic.w	r5, r5, #15
 800fa56:	dd1f      	ble.n	800fa98 <__ieee754_rem_pio2f+0x78>
 800fa58:	429d      	cmp	r5, r3
 800fa5a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800fa5e:	d00e      	beq.n	800fa7e <__ieee754_rem_pio2f+0x5e>
 800fa60:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800fc70 <__ieee754_rem_pio2f+0x250>
 800fa64:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800fa68:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800fa6c:	ed80 0a00 	vstr	s0, [r0]
 800fa70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fa74:	2001      	movs	r0, #1
 800fa76:	edc4 7a01 	vstr	s15, [r4, #4]
 800fa7a:	b007      	add	sp, #28
 800fa7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa7e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800fc74 <__ieee754_rem_pio2f+0x254>
 800fa82:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800fc78 <__ieee754_rem_pio2f+0x258>
 800fa86:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800fa8a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800fa8e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fa92:	edc0 6a00 	vstr	s13, [r0]
 800fa96:	e7eb      	b.n	800fa70 <__ieee754_rem_pio2f+0x50>
 800fa98:	429d      	cmp	r5, r3
 800fa9a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800fa9e:	d00e      	beq.n	800fabe <__ieee754_rem_pio2f+0x9e>
 800faa0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800fc70 <__ieee754_rem_pio2f+0x250>
 800faa4:	ee37 0a87 	vadd.f32	s0, s15, s14
 800faa8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800faac:	ed80 0a00 	vstr	s0, [r0]
 800fab0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fab4:	f04f 30ff 	mov.w	r0, #4294967295
 800fab8:	edc4 7a01 	vstr	s15, [r4, #4]
 800fabc:	e7dd      	b.n	800fa7a <__ieee754_rem_pio2f+0x5a>
 800fabe:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800fc74 <__ieee754_rem_pio2f+0x254>
 800fac2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800fc78 <__ieee754_rem_pio2f+0x258>
 800fac6:	ee77 7a80 	vadd.f32	s15, s15, s0
 800faca:	ee77 6a87 	vadd.f32	s13, s15, s14
 800face:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fad2:	edc0 6a00 	vstr	s13, [r0]
 800fad6:	e7eb      	b.n	800fab0 <__ieee754_rem_pio2f+0x90>
 800fad8:	4b68      	ldr	r3, [pc, #416]	; (800fc7c <__ieee754_rem_pio2f+0x25c>)
 800fada:	429d      	cmp	r5, r3
 800fadc:	dc72      	bgt.n	800fbc4 <__ieee754_rem_pio2f+0x1a4>
 800fade:	f7ff fc0d 	bl	800f2fc <fabsf>
 800fae2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800fc80 <__ieee754_rem_pio2f+0x260>
 800fae6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800faea:	eee0 7a07 	vfma.f32	s15, s0, s14
 800faee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800faf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800faf6:	ee17 0a90 	vmov	r0, s15
 800fafa:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800fc68 <__ieee754_rem_pio2f+0x248>
 800fafe:	eea7 0a67 	vfms.f32	s0, s14, s15
 800fb02:	281f      	cmp	r0, #31
 800fb04:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800fc70 <__ieee754_rem_pio2f+0x250>
 800fb08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fb0c:	eeb1 6a47 	vneg.f32	s12, s14
 800fb10:	ee70 6a67 	vsub.f32	s13, s0, s15
 800fb14:	ee16 2a90 	vmov	r2, s13
 800fb18:	dc1c      	bgt.n	800fb54 <__ieee754_rem_pio2f+0x134>
 800fb1a:	495a      	ldr	r1, [pc, #360]	; (800fc84 <__ieee754_rem_pio2f+0x264>)
 800fb1c:	1e47      	subs	r7, r0, #1
 800fb1e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800fb22:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800fb26:	428b      	cmp	r3, r1
 800fb28:	d014      	beq.n	800fb54 <__ieee754_rem_pio2f+0x134>
 800fb2a:	6022      	str	r2, [r4, #0]
 800fb2c:	ed94 7a00 	vldr	s14, [r4]
 800fb30:	ee30 0a47 	vsub.f32	s0, s0, s14
 800fb34:	2e00      	cmp	r6, #0
 800fb36:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fb3a:	ed84 0a01 	vstr	s0, [r4, #4]
 800fb3e:	da9c      	bge.n	800fa7a <__ieee754_rem_pio2f+0x5a>
 800fb40:	eeb1 7a47 	vneg.f32	s14, s14
 800fb44:	eeb1 0a40 	vneg.f32	s0, s0
 800fb48:	ed84 7a00 	vstr	s14, [r4]
 800fb4c:	ed84 0a01 	vstr	s0, [r4, #4]
 800fb50:	4240      	negs	r0, r0
 800fb52:	e792      	b.n	800fa7a <__ieee754_rem_pio2f+0x5a>
 800fb54:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800fb58:	15eb      	asrs	r3, r5, #23
 800fb5a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800fb5e:	2d08      	cmp	r5, #8
 800fb60:	dde3      	ble.n	800fb2a <__ieee754_rem_pio2f+0x10a>
 800fb62:	eddf 7a44 	vldr	s15, [pc, #272]	; 800fc74 <__ieee754_rem_pio2f+0x254>
 800fb66:	eddf 5a44 	vldr	s11, [pc, #272]	; 800fc78 <__ieee754_rem_pio2f+0x258>
 800fb6a:	eef0 6a40 	vmov.f32	s13, s0
 800fb6e:	eee6 6a27 	vfma.f32	s13, s12, s15
 800fb72:	ee30 0a66 	vsub.f32	s0, s0, s13
 800fb76:	eea6 0a27 	vfma.f32	s0, s12, s15
 800fb7a:	eef0 7a40 	vmov.f32	s15, s0
 800fb7e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800fb82:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800fb86:	ee15 2a90 	vmov	r2, s11
 800fb8a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800fb8e:	1a5b      	subs	r3, r3, r1
 800fb90:	2b19      	cmp	r3, #25
 800fb92:	dc04      	bgt.n	800fb9e <__ieee754_rem_pio2f+0x17e>
 800fb94:	edc4 5a00 	vstr	s11, [r4]
 800fb98:	eeb0 0a66 	vmov.f32	s0, s13
 800fb9c:	e7c6      	b.n	800fb2c <__ieee754_rem_pio2f+0x10c>
 800fb9e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800fc88 <__ieee754_rem_pio2f+0x268>
 800fba2:	eeb0 0a66 	vmov.f32	s0, s13
 800fba6:	eea6 0a25 	vfma.f32	s0, s12, s11
 800fbaa:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800fbae:	eddf 6a37 	vldr	s13, [pc, #220]	; 800fc8c <__ieee754_rem_pio2f+0x26c>
 800fbb2:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fbb6:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800fbba:	ee30 7a67 	vsub.f32	s14, s0, s15
 800fbbe:	ed84 7a00 	vstr	s14, [r4]
 800fbc2:	e7b3      	b.n	800fb2c <__ieee754_rem_pio2f+0x10c>
 800fbc4:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800fbc8:	db06      	blt.n	800fbd8 <__ieee754_rem_pio2f+0x1b8>
 800fbca:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fbce:	edc0 7a01 	vstr	s15, [r0, #4]
 800fbd2:	edc0 7a00 	vstr	s15, [r0]
 800fbd6:	e733      	b.n	800fa40 <__ieee754_rem_pio2f+0x20>
 800fbd8:	15ea      	asrs	r2, r5, #23
 800fbda:	3a86      	subs	r2, #134	; 0x86
 800fbdc:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800fbe0:	ee07 3a90 	vmov	s15, r3
 800fbe4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800fbe8:	eddf 6a29 	vldr	s13, [pc, #164]	; 800fc90 <__ieee754_rem_pio2f+0x270>
 800fbec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fbf0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fbf4:	ed8d 7a03 	vstr	s14, [sp, #12]
 800fbf8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fbfc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800fc00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fc04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fc08:	ed8d 7a04 	vstr	s14, [sp, #16]
 800fc0c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fc10:	eef5 7a40 	vcmp.f32	s15, #0.0
 800fc14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc18:	edcd 7a05 	vstr	s15, [sp, #20]
 800fc1c:	d11e      	bne.n	800fc5c <__ieee754_rem_pio2f+0x23c>
 800fc1e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800fc22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc26:	bf14      	ite	ne
 800fc28:	2302      	movne	r3, #2
 800fc2a:	2301      	moveq	r3, #1
 800fc2c:	4919      	ldr	r1, [pc, #100]	; (800fc94 <__ieee754_rem_pio2f+0x274>)
 800fc2e:	9101      	str	r1, [sp, #4]
 800fc30:	2102      	movs	r1, #2
 800fc32:	9100      	str	r1, [sp, #0]
 800fc34:	a803      	add	r0, sp, #12
 800fc36:	4621      	mov	r1, r4
 800fc38:	f000 f892 	bl	800fd60 <__kernel_rem_pio2f>
 800fc3c:	2e00      	cmp	r6, #0
 800fc3e:	f6bf af1c 	bge.w	800fa7a <__ieee754_rem_pio2f+0x5a>
 800fc42:	edd4 7a00 	vldr	s15, [r4]
 800fc46:	eef1 7a67 	vneg.f32	s15, s15
 800fc4a:	edc4 7a00 	vstr	s15, [r4]
 800fc4e:	edd4 7a01 	vldr	s15, [r4, #4]
 800fc52:	eef1 7a67 	vneg.f32	s15, s15
 800fc56:	edc4 7a01 	vstr	s15, [r4, #4]
 800fc5a:	e779      	b.n	800fb50 <__ieee754_rem_pio2f+0x130>
 800fc5c:	2303      	movs	r3, #3
 800fc5e:	e7e5      	b.n	800fc2c <__ieee754_rem_pio2f+0x20c>
 800fc60:	3f490fd8 	.word	0x3f490fd8
 800fc64:	4016cbe3 	.word	0x4016cbe3
 800fc68:	3fc90f80 	.word	0x3fc90f80
 800fc6c:	3fc90fd0 	.word	0x3fc90fd0
 800fc70:	37354443 	.word	0x37354443
 800fc74:	37354400 	.word	0x37354400
 800fc78:	2e85a308 	.word	0x2e85a308
 800fc7c:	43490f80 	.word	0x43490f80
 800fc80:	3f22f984 	.word	0x3f22f984
 800fc84:	08010cb0 	.word	0x08010cb0
 800fc88:	2e85a300 	.word	0x2e85a300
 800fc8c:	248d3132 	.word	0x248d3132
 800fc90:	43800000 	.word	0x43800000
 800fc94:	08010d30 	.word	0x08010d30

0800fc98 <__ieee754_sqrtf>:
 800fc98:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800fc9c:	4770      	bx	lr
	...

0800fca0 <__kernel_cosf>:
 800fca0:	ee10 3a10 	vmov	r3, s0
 800fca4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fca8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800fcac:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800fcb0:	da05      	bge.n	800fcbe <__kernel_cosf+0x1e>
 800fcb2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800fcb6:	ee17 2a90 	vmov	r2, s15
 800fcba:	2a00      	cmp	r2, #0
 800fcbc:	d03d      	beq.n	800fd3a <__kernel_cosf+0x9a>
 800fcbe:	ee60 5a00 	vmul.f32	s11, s0, s0
 800fcc2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800fd40 <__kernel_cosf+0xa0>
 800fcc6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800fd44 <__kernel_cosf+0xa4>
 800fcca:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800fd48 <__kernel_cosf+0xa8>
 800fcce:	4a1f      	ldr	r2, [pc, #124]	; (800fd4c <__kernel_cosf+0xac>)
 800fcd0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800fcd4:	4293      	cmp	r3, r2
 800fcd6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800fd50 <__kernel_cosf+0xb0>
 800fcda:	eee7 7a25 	vfma.f32	s15, s14, s11
 800fcde:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800fd54 <__kernel_cosf+0xb4>
 800fce2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800fce6:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800fd58 <__kernel_cosf+0xb8>
 800fcea:	eee7 7a25 	vfma.f32	s15, s14, s11
 800fcee:	eeb0 7a66 	vmov.f32	s14, s13
 800fcf2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800fcf6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800fcfa:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800fcfe:	ee67 6a25 	vmul.f32	s13, s14, s11
 800fd02:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800fd06:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800fd0a:	dc04      	bgt.n	800fd16 <__kernel_cosf+0x76>
 800fd0c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800fd10:	ee36 0a47 	vsub.f32	s0, s12, s14
 800fd14:	4770      	bx	lr
 800fd16:	4a11      	ldr	r2, [pc, #68]	; (800fd5c <__kernel_cosf+0xbc>)
 800fd18:	4293      	cmp	r3, r2
 800fd1a:	bfda      	itte	le
 800fd1c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800fd20:	ee06 3a90 	vmovle	s13, r3
 800fd24:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800fd28:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fd2c:	ee36 0a66 	vsub.f32	s0, s12, s13
 800fd30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fd34:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fd38:	4770      	bx	lr
 800fd3a:	eeb0 0a46 	vmov.f32	s0, s12
 800fd3e:	4770      	bx	lr
 800fd40:	ad47d74e 	.word	0xad47d74e
 800fd44:	310f74f6 	.word	0x310f74f6
 800fd48:	3d2aaaab 	.word	0x3d2aaaab
 800fd4c:	3e999999 	.word	0x3e999999
 800fd50:	b493f27c 	.word	0xb493f27c
 800fd54:	37d00d01 	.word	0x37d00d01
 800fd58:	bab60b61 	.word	0xbab60b61
 800fd5c:	3f480000 	.word	0x3f480000

0800fd60 <__kernel_rem_pio2f>:
 800fd60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd64:	ed2d 8b04 	vpush	{d8-d9}
 800fd68:	b0d9      	sub	sp, #356	; 0x164
 800fd6a:	4688      	mov	r8, r1
 800fd6c:	9002      	str	r0, [sp, #8]
 800fd6e:	49bb      	ldr	r1, [pc, #748]	; (801005c <__kernel_rem_pio2f+0x2fc>)
 800fd70:	9866      	ldr	r0, [sp, #408]	; 0x198
 800fd72:	9301      	str	r3, [sp, #4]
 800fd74:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800fd78:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800fd7c:	1e59      	subs	r1, r3, #1
 800fd7e:	1d13      	adds	r3, r2, #4
 800fd80:	db27      	blt.n	800fdd2 <__kernel_rem_pio2f+0x72>
 800fd82:	f1b2 0b03 	subs.w	fp, r2, #3
 800fd86:	bf48      	it	mi
 800fd88:	f102 0b04 	addmi.w	fp, r2, #4
 800fd8c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800fd90:	1c45      	adds	r5, r0, #1
 800fd92:	00ec      	lsls	r4, r5, #3
 800fd94:	1a47      	subs	r7, r0, r1
 800fd96:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 801006c <__kernel_rem_pio2f+0x30c>
 800fd9a:	9403      	str	r4, [sp, #12]
 800fd9c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800fda0:	eb0a 0c01 	add.w	ip, sl, r1
 800fda4:	ae1c      	add	r6, sp, #112	; 0x70
 800fda6:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800fdaa:	2400      	movs	r4, #0
 800fdac:	4564      	cmp	r4, ip
 800fdae:	dd12      	ble.n	800fdd6 <__kernel_rem_pio2f+0x76>
 800fdb0:	9b01      	ldr	r3, [sp, #4]
 800fdb2:	ac1c      	add	r4, sp, #112	; 0x70
 800fdb4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800fdb8:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800fdbc:	f04f 0c00 	mov.w	ip, #0
 800fdc0:	45d4      	cmp	ip, sl
 800fdc2:	dc27      	bgt.n	800fe14 <__kernel_rem_pio2f+0xb4>
 800fdc4:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800fdc8:	eddf 7aa8 	vldr	s15, [pc, #672]	; 801006c <__kernel_rem_pio2f+0x30c>
 800fdcc:	4627      	mov	r7, r4
 800fdce:	2600      	movs	r6, #0
 800fdd0:	e016      	b.n	800fe00 <__kernel_rem_pio2f+0xa0>
 800fdd2:	2000      	movs	r0, #0
 800fdd4:	e7dc      	b.n	800fd90 <__kernel_rem_pio2f+0x30>
 800fdd6:	42e7      	cmn	r7, r4
 800fdd8:	bf5d      	ittte	pl
 800fdda:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800fdde:	ee07 3a90 	vmovpl	s15, r3
 800fde2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800fde6:	eef0 7a47 	vmovmi.f32	s15, s14
 800fdea:	ece6 7a01 	vstmia	r6!, {s15}
 800fdee:	3401      	adds	r4, #1
 800fdf0:	e7dc      	b.n	800fdac <__kernel_rem_pio2f+0x4c>
 800fdf2:	ecf9 6a01 	vldmia	r9!, {s13}
 800fdf6:	ed97 7a00 	vldr	s14, [r7]
 800fdfa:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fdfe:	3601      	adds	r6, #1
 800fe00:	428e      	cmp	r6, r1
 800fe02:	f1a7 0704 	sub.w	r7, r7, #4
 800fe06:	ddf4      	ble.n	800fdf2 <__kernel_rem_pio2f+0x92>
 800fe08:	eceb 7a01 	vstmia	fp!, {s15}
 800fe0c:	f10c 0c01 	add.w	ip, ip, #1
 800fe10:	3404      	adds	r4, #4
 800fe12:	e7d5      	b.n	800fdc0 <__kernel_rem_pio2f+0x60>
 800fe14:	ab08      	add	r3, sp, #32
 800fe16:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800fe1a:	eddf 8a93 	vldr	s17, [pc, #588]	; 8010068 <__kernel_rem_pio2f+0x308>
 800fe1e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8010064 <__kernel_rem_pio2f+0x304>
 800fe22:	9304      	str	r3, [sp, #16]
 800fe24:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800fe28:	4656      	mov	r6, sl
 800fe2a:	00b3      	lsls	r3, r6, #2
 800fe2c:	9305      	str	r3, [sp, #20]
 800fe2e:	ab58      	add	r3, sp, #352	; 0x160
 800fe30:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800fe34:	ac08      	add	r4, sp, #32
 800fe36:	ab44      	add	r3, sp, #272	; 0x110
 800fe38:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800fe3c:	46a4      	mov	ip, r4
 800fe3e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800fe42:	4637      	mov	r7, r6
 800fe44:	2f00      	cmp	r7, #0
 800fe46:	f1a0 0004 	sub.w	r0, r0, #4
 800fe4a:	dc4f      	bgt.n	800feec <__kernel_rem_pio2f+0x18c>
 800fe4c:	4628      	mov	r0, r5
 800fe4e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800fe52:	f000 fab5 	bl	80103c0 <scalbnf>
 800fe56:	eeb0 8a40 	vmov.f32	s16, s0
 800fe5a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800fe5e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800fe62:	f000 fa6b 	bl	801033c <floorf>
 800fe66:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800fe6a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800fe6e:	2d00      	cmp	r5, #0
 800fe70:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800fe74:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800fe78:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800fe7c:	ee17 9a90 	vmov	r9, s15
 800fe80:	ee38 8a40 	vsub.f32	s16, s16, s0
 800fe84:	dd44      	ble.n	800ff10 <__kernel_rem_pio2f+0x1b0>
 800fe86:	f106 3cff 	add.w	ip, r6, #4294967295
 800fe8a:	ab08      	add	r3, sp, #32
 800fe8c:	f1c5 0e08 	rsb	lr, r5, #8
 800fe90:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800fe94:	fa47 f00e 	asr.w	r0, r7, lr
 800fe98:	4481      	add	r9, r0
 800fe9a:	fa00 f00e 	lsl.w	r0, r0, lr
 800fe9e:	1a3f      	subs	r7, r7, r0
 800fea0:	f1c5 0007 	rsb	r0, r5, #7
 800fea4:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800fea8:	4107      	asrs	r7, r0
 800feaa:	2f00      	cmp	r7, #0
 800feac:	dd3f      	ble.n	800ff2e <__kernel_rem_pio2f+0x1ce>
 800feae:	f04f 0e00 	mov.w	lr, #0
 800feb2:	f109 0901 	add.w	r9, r9, #1
 800feb6:	4673      	mov	r3, lr
 800feb8:	4576      	cmp	r6, lr
 800feba:	dc6b      	bgt.n	800ff94 <__kernel_rem_pio2f+0x234>
 800febc:	2d00      	cmp	r5, #0
 800febe:	dd04      	ble.n	800feca <__kernel_rem_pio2f+0x16a>
 800fec0:	2d01      	cmp	r5, #1
 800fec2:	d078      	beq.n	800ffb6 <__kernel_rem_pio2f+0x256>
 800fec4:	2d02      	cmp	r5, #2
 800fec6:	f000 8081 	beq.w	800ffcc <__kernel_rem_pio2f+0x26c>
 800feca:	2f02      	cmp	r7, #2
 800fecc:	d12f      	bne.n	800ff2e <__kernel_rem_pio2f+0x1ce>
 800fece:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800fed2:	ee30 8a48 	vsub.f32	s16, s0, s16
 800fed6:	b353      	cbz	r3, 800ff2e <__kernel_rem_pio2f+0x1ce>
 800fed8:	4628      	mov	r0, r5
 800feda:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800fede:	f000 fa6f 	bl	80103c0 <scalbnf>
 800fee2:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800fee6:	ee38 8a40 	vsub.f32	s16, s16, s0
 800feea:	e020      	b.n	800ff2e <__kernel_rem_pio2f+0x1ce>
 800feec:	ee60 7a28 	vmul.f32	s15, s0, s17
 800fef0:	3f01      	subs	r7, #1
 800fef2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fef6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fefa:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800fefe:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ff02:	ecac 0a01 	vstmia	ip!, {s0}
 800ff06:	ed90 0a00 	vldr	s0, [r0]
 800ff0a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ff0e:	e799      	b.n	800fe44 <__kernel_rem_pio2f+0xe4>
 800ff10:	d105      	bne.n	800ff1e <__kernel_rem_pio2f+0x1be>
 800ff12:	1e70      	subs	r0, r6, #1
 800ff14:	ab08      	add	r3, sp, #32
 800ff16:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800ff1a:	11ff      	asrs	r7, r7, #7
 800ff1c:	e7c5      	b.n	800feaa <__kernel_rem_pio2f+0x14a>
 800ff1e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ff22:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ff26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff2a:	da31      	bge.n	800ff90 <__kernel_rem_pio2f+0x230>
 800ff2c:	2700      	movs	r7, #0
 800ff2e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ff32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff36:	f040 809b 	bne.w	8010070 <__kernel_rem_pio2f+0x310>
 800ff3a:	1e74      	subs	r4, r6, #1
 800ff3c:	46a4      	mov	ip, r4
 800ff3e:	2000      	movs	r0, #0
 800ff40:	45d4      	cmp	ip, sl
 800ff42:	da4a      	bge.n	800ffda <__kernel_rem_pio2f+0x27a>
 800ff44:	2800      	cmp	r0, #0
 800ff46:	d07a      	beq.n	801003e <__kernel_rem_pio2f+0x2de>
 800ff48:	ab08      	add	r3, sp, #32
 800ff4a:	3d08      	subs	r5, #8
 800ff4c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	f000 8081 	beq.w	8010058 <__kernel_rem_pio2f+0x2f8>
 800ff56:	4628      	mov	r0, r5
 800ff58:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ff5c:	00a5      	lsls	r5, r4, #2
 800ff5e:	f000 fa2f 	bl	80103c0 <scalbnf>
 800ff62:	aa44      	add	r2, sp, #272	; 0x110
 800ff64:	1d2b      	adds	r3, r5, #4
 800ff66:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8010068 <__kernel_rem_pio2f+0x308>
 800ff6a:	18d1      	adds	r1, r2, r3
 800ff6c:	4622      	mov	r2, r4
 800ff6e:	2a00      	cmp	r2, #0
 800ff70:	f280 80ae 	bge.w	80100d0 <__kernel_rem_pio2f+0x370>
 800ff74:	4622      	mov	r2, r4
 800ff76:	2a00      	cmp	r2, #0
 800ff78:	f2c0 80cc 	blt.w	8010114 <__kernel_rem_pio2f+0x3b4>
 800ff7c:	a944      	add	r1, sp, #272	; 0x110
 800ff7e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800ff82:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8010060 <__kernel_rem_pio2f+0x300>
 800ff86:	eddf 7a39 	vldr	s15, [pc, #228]	; 801006c <__kernel_rem_pio2f+0x30c>
 800ff8a:	2000      	movs	r0, #0
 800ff8c:	1aa1      	subs	r1, r4, r2
 800ff8e:	e0b6      	b.n	80100fe <__kernel_rem_pio2f+0x39e>
 800ff90:	2702      	movs	r7, #2
 800ff92:	e78c      	b.n	800feae <__kernel_rem_pio2f+0x14e>
 800ff94:	6820      	ldr	r0, [r4, #0]
 800ff96:	b94b      	cbnz	r3, 800ffac <__kernel_rem_pio2f+0x24c>
 800ff98:	b118      	cbz	r0, 800ffa2 <__kernel_rem_pio2f+0x242>
 800ff9a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ff9e:	6020      	str	r0, [r4, #0]
 800ffa0:	2001      	movs	r0, #1
 800ffa2:	f10e 0e01 	add.w	lr, lr, #1
 800ffa6:	3404      	adds	r4, #4
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	e785      	b.n	800feb8 <__kernel_rem_pio2f+0x158>
 800ffac:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800ffb0:	6020      	str	r0, [r4, #0]
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	e7f5      	b.n	800ffa2 <__kernel_rem_pio2f+0x242>
 800ffb6:	1e74      	subs	r4, r6, #1
 800ffb8:	a808      	add	r0, sp, #32
 800ffba:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ffbe:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800ffc2:	f10d 0c20 	add.w	ip, sp, #32
 800ffc6:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800ffca:	e77e      	b.n	800feca <__kernel_rem_pio2f+0x16a>
 800ffcc:	1e74      	subs	r4, r6, #1
 800ffce:	a808      	add	r0, sp, #32
 800ffd0:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ffd4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800ffd8:	e7f3      	b.n	800ffc2 <__kernel_rem_pio2f+0x262>
 800ffda:	ab08      	add	r3, sp, #32
 800ffdc:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800ffe0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ffe4:	4318      	orrs	r0, r3
 800ffe6:	e7ab      	b.n	800ff40 <__kernel_rem_pio2f+0x1e0>
 800ffe8:	f10c 0c01 	add.w	ip, ip, #1
 800ffec:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800fff0:	2c00      	cmp	r4, #0
 800fff2:	d0f9      	beq.n	800ffe8 <__kernel_rem_pio2f+0x288>
 800fff4:	9b05      	ldr	r3, [sp, #20]
 800fff6:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800fffa:	eb0d 0003 	add.w	r0, sp, r3
 800fffe:	9b01      	ldr	r3, [sp, #4]
 8010000:	18f4      	adds	r4, r6, r3
 8010002:	ab1c      	add	r3, sp, #112	; 0x70
 8010004:	1c77      	adds	r7, r6, #1
 8010006:	384c      	subs	r0, #76	; 0x4c
 8010008:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801000c:	4466      	add	r6, ip
 801000e:	42be      	cmp	r6, r7
 8010010:	f6ff af0b 	blt.w	800fe2a <__kernel_rem_pio2f+0xca>
 8010014:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8010018:	f8dd e008 	ldr.w	lr, [sp, #8]
 801001c:	ee07 3a90 	vmov	s15, r3
 8010020:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010024:	f04f 0c00 	mov.w	ip, #0
 8010028:	ece4 7a01 	vstmia	r4!, {s15}
 801002c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 801006c <__kernel_rem_pio2f+0x30c>
 8010030:	46a1      	mov	r9, r4
 8010032:	458c      	cmp	ip, r1
 8010034:	dd07      	ble.n	8010046 <__kernel_rem_pio2f+0x2e6>
 8010036:	ece0 7a01 	vstmia	r0!, {s15}
 801003a:	3701      	adds	r7, #1
 801003c:	e7e7      	b.n	801000e <__kernel_rem_pio2f+0x2ae>
 801003e:	9804      	ldr	r0, [sp, #16]
 8010040:	f04f 0c01 	mov.w	ip, #1
 8010044:	e7d2      	b.n	800ffec <__kernel_rem_pio2f+0x28c>
 8010046:	ecfe 6a01 	vldmia	lr!, {s13}
 801004a:	ed39 7a01 	vldmdb	r9!, {s14}
 801004e:	f10c 0c01 	add.w	ip, ip, #1
 8010052:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010056:	e7ec      	b.n	8010032 <__kernel_rem_pio2f+0x2d2>
 8010058:	3c01      	subs	r4, #1
 801005a:	e775      	b.n	800ff48 <__kernel_rem_pio2f+0x1e8>
 801005c:	08011074 	.word	0x08011074
 8010060:	08011048 	.word	0x08011048
 8010064:	43800000 	.word	0x43800000
 8010068:	3b800000 	.word	0x3b800000
 801006c:	00000000 	.word	0x00000000
 8010070:	9b03      	ldr	r3, [sp, #12]
 8010072:	eeb0 0a48 	vmov.f32	s0, s16
 8010076:	1a98      	subs	r0, r3, r2
 8010078:	f000 f9a2 	bl	80103c0 <scalbnf>
 801007c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8010064 <__kernel_rem_pio2f+0x304>
 8010080:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8010084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010088:	db19      	blt.n	80100be <__kernel_rem_pio2f+0x35e>
 801008a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8010068 <__kernel_rem_pio2f+0x308>
 801008e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8010092:	aa08      	add	r2, sp, #32
 8010094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010098:	1c74      	adds	r4, r6, #1
 801009a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801009e:	3508      	adds	r5, #8
 80100a0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80100a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80100a8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80100ac:	ee10 3a10 	vmov	r3, s0
 80100b0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80100b4:	ee17 3a90 	vmov	r3, s15
 80100b8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80100bc:	e74b      	b.n	800ff56 <__kernel_rem_pio2f+0x1f6>
 80100be:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80100c2:	aa08      	add	r2, sp, #32
 80100c4:	ee10 3a10 	vmov	r3, s0
 80100c8:	4634      	mov	r4, r6
 80100ca:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80100ce:	e742      	b.n	800ff56 <__kernel_rem_pio2f+0x1f6>
 80100d0:	a808      	add	r0, sp, #32
 80100d2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 80100d6:	9001      	str	r0, [sp, #4]
 80100d8:	ee07 0a90 	vmov	s15, r0
 80100dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80100e0:	3a01      	subs	r2, #1
 80100e2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80100e6:	ee20 0a07 	vmul.f32	s0, s0, s14
 80100ea:	ed61 7a01 	vstmdb	r1!, {s15}
 80100ee:	e73e      	b.n	800ff6e <__kernel_rem_pio2f+0x20e>
 80100f0:	ecfc 6a01 	vldmia	ip!, {s13}
 80100f4:	ecb6 7a01 	vldmia	r6!, {s14}
 80100f8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80100fc:	3001      	adds	r0, #1
 80100fe:	4550      	cmp	r0, sl
 8010100:	dc01      	bgt.n	8010106 <__kernel_rem_pio2f+0x3a6>
 8010102:	4288      	cmp	r0, r1
 8010104:	ddf4      	ble.n	80100f0 <__kernel_rem_pio2f+0x390>
 8010106:	a858      	add	r0, sp, #352	; 0x160
 8010108:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801010c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8010110:	3a01      	subs	r2, #1
 8010112:	e730      	b.n	800ff76 <__kernel_rem_pio2f+0x216>
 8010114:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8010116:	2a02      	cmp	r2, #2
 8010118:	dc09      	bgt.n	801012e <__kernel_rem_pio2f+0x3ce>
 801011a:	2a00      	cmp	r2, #0
 801011c:	dc2a      	bgt.n	8010174 <__kernel_rem_pio2f+0x414>
 801011e:	d043      	beq.n	80101a8 <__kernel_rem_pio2f+0x448>
 8010120:	f009 0007 	and.w	r0, r9, #7
 8010124:	b059      	add	sp, #356	; 0x164
 8010126:	ecbd 8b04 	vpop	{d8-d9}
 801012a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801012e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8010130:	2b03      	cmp	r3, #3
 8010132:	d1f5      	bne.n	8010120 <__kernel_rem_pio2f+0x3c0>
 8010134:	ab30      	add	r3, sp, #192	; 0xc0
 8010136:	442b      	add	r3, r5
 8010138:	461a      	mov	r2, r3
 801013a:	4619      	mov	r1, r3
 801013c:	4620      	mov	r0, r4
 801013e:	2800      	cmp	r0, #0
 8010140:	f1a1 0104 	sub.w	r1, r1, #4
 8010144:	dc51      	bgt.n	80101ea <__kernel_rem_pio2f+0x48a>
 8010146:	4621      	mov	r1, r4
 8010148:	2901      	cmp	r1, #1
 801014a:	f1a2 0204 	sub.w	r2, r2, #4
 801014e:	dc5c      	bgt.n	801020a <__kernel_rem_pio2f+0x4aa>
 8010150:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 801006c <__kernel_rem_pio2f+0x30c>
 8010154:	3304      	adds	r3, #4
 8010156:	2c01      	cmp	r4, #1
 8010158:	dc67      	bgt.n	801022a <__kernel_rem_pio2f+0x4ca>
 801015a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 801015e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8010162:	2f00      	cmp	r7, #0
 8010164:	d167      	bne.n	8010236 <__kernel_rem_pio2f+0x4d6>
 8010166:	edc8 6a00 	vstr	s13, [r8]
 801016a:	ed88 7a01 	vstr	s14, [r8, #4]
 801016e:	edc8 7a02 	vstr	s15, [r8, #8]
 8010172:	e7d5      	b.n	8010120 <__kernel_rem_pio2f+0x3c0>
 8010174:	aa30      	add	r2, sp, #192	; 0xc0
 8010176:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 801006c <__kernel_rem_pio2f+0x30c>
 801017a:	4413      	add	r3, r2
 801017c:	4622      	mov	r2, r4
 801017e:	2a00      	cmp	r2, #0
 8010180:	da24      	bge.n	80101cc <__kernel_rem_pio2f+0x46c>
 8010182:	b34f      	cbz	r7, 80101d8 <__kernel_rem_pio2f+0x478>
 8010184:	eef1 7a47 	vneg.f32	s15, s14
 8010188:	edc8 7a00 	vstr	s15, [r8]
 801018c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8010190:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010194:	aa31      	add	r2, sp, #196	; 0xc4
 8010196:	2301      	movs	r3, #1
 8010198:	429c      	cmp	r4, r3
 801019a:	da20      	bge.n	80101de <__kernel_rem_pio2f+0x47e>
 801019c:	b10f      	cbz	r7, 80101a2 <__kernel_rem_pio2f+0x442>
 801019e:	eef1 7a67 	vneg.f32	s15, s15
 80101a2:	edc8 7a01 	vstr	s15, [r8, #4]
 80101a6:	e7bb      	b.n	8010120 <__kernel_rem_pio2f+0x3c0>
 80101a8:	aa30      	add	r2, sp, #192	; 0xc0
 80101aa:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 801006c <__kernel_rem_pio2f+0x30c>
 80101ae:	4413      	add	r3, r2
 80101b0:	2c00      	cmp	r4, #0
 80101b2:	da05      	bge.n	80101c0 <__kernel_rem_pio2f+0x460>
 80101b4:	b10f      	cbz	r7, 80101ba <__kernel_rem_pio2f+0x45a>
 80101b6:	eef1 7a67 	vneg.f32	s15, s15
 80101ba:	edc8 7a00 	vstr	s15, [r8]
 80101be:	e7af      	b.n	8010120 <__kernel_rem_pio2f+0x3c0>
 80101c0:	ed33 7a01 	vldmdb	r3!, {s14}
 80101c4:	3c01      	subs	r4, #1
 80101c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80101ca:	e7f1      	b.n	80101b0 <__kernel_rem_pio2f+0x450>
 80101cc:	ed73 7a01 	vldmdb	r3!, {s15}
 80101d0:	3a01      	subs	r2, #1
 80101d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80101d6:	e7d2      	b.n	801017e <__kernel_rem_pio2f+0x41e>
 80101d8:	eef0 7a47 	vmov.f32	s15, s14
 80101dc:	e7d4      	b.n	8010188 <__kernel_rem_pio2f+0x428>
 80101de:	ecb2 7a01 	vldmia	r2!, {s14}
 80101e2:	3301      	adds	r3, #1
 80101e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80101e8:	e7d6      	b.n	8010198 <__kernel_rem_pio2f+0x438>
 80101ea:	edd1 7a00 	vldr	s15, [r1]
 80101ee:	edd1 6a01 	vldr	s13, [r1, #4]
 80101f2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80101f6:	3801      	subs	r0, #1
 80101f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80101fc:	ed81 7a00 	vstr	s14, [r1]
 8010200:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010204:	edc1 7a01 	vstr	s15, [r1, #4]
 8010208:	e799      	b.n	801013e <__kernel_rem_pio2f+0x3de>
 801020a:	edd2 7a00 	vldr	s15, [r2]
 801020e:	edd2 6a01 	vldr	s13, [r2, #4]
 8010212:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010216:	3901      	subs	r1, #1
 8010218:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801021c:	ed82 7a00 	vstr	s14, [r2]
 8010220:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010224:	edc2 7a01 	vstr	s15, [r2, #4]
 8010228:	e78e      	b.n	8010148 <__kernel_rem_pio2f+0x3e8>
 801022a:	ed33 7a01 	vldmdb	r3!, {s14}
 801022e:	3c01      	subs	r4, #1
 8010230:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010234:	e78f      	b.n	8010156 <__kernel_rem_pio2f+0x3f6>
 8010236:	eef1 6a66 	vneg.f32	s13, s13
 801023a:	eeb1 7a47 	vneg.f32	s14, s14
 801023e:	edc8 6a00 	vstr	s13, [r8]
 8010242:	ed88 7a01 	vstr	s14, [r8, #4]
 8010246:	eef1 7a67 	vneg.f32	s15, s15
 801024a:	e790      	b.n	801016e <__kernel_rem_pio2f+0x40e>

0801024c <__kernel_sinf>:
 801024c:	ee10 3a10 	vmov	r3, s0
 8010250:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010254:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8010258:	da04      	bge.n	8010264 <__kernel_sinf+0x18>
 801025a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801025e:	ee17 3a90 	vmov	r3, s15
 8010262:	b35b      	cbz	r3, 80102bc <__kernel_sinf+0x70>
 8010264:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010268:	eddf 7a15 	vldr	s15, [pc, #84]	; 80102c0 <__kernel_sinf+0x74>
 801026c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80102c4 <__kernel_sinf+0x78>
 8010270:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010274:	eddf 7a14 	vldr	s15, [pc, #80]	; 80102c8 <__kernel_sinf+0x7c>
 8010278:	eee6 7a07 	vfma.f32	s15, s12, s14
 801027c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80102cc <__kernel_sinf+0x80>
 8010280:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010284:	eddf 7a12 	vldr	s15, [pc, #72]	; 80102d0 <__kernel_sinf+0x84>
 8010288:	ee60 6a07 	vmul.f32	s13, s0, s14
 801028c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010290:	b930      	cbnz	r0, 80102a0 <__kernel_sinf+0x54>
 8010292:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80102d4 <__kernel_sinf+0x88>
 8010296:	eea7 6a27 	vfma.f32	s12, s14, s15
 801029a:	eea6 0a26 	vfma.f32	s0, s12, s13
 801029e:	4770      	bx	lr
 80102a0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80102a4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80102a8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80102ac:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80102b0:	eddf 7a09 	vldr	s15, [pc, #36]	; 80102d8 <__kernel_sinf+0x8c>
 80102b4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80102b8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80102bc:	4770      	bx	lr
 80102be:	bf00      	nop
 80102c0:	2f2ec9d3 	.word	0x2f2ec9d3
 80102c4:	b2d72f34 	.word	0xb2d72f34
 80102c8:	3638ef1b 	.word	0x3638ef1b
 80102cc:	b9500d01 	.word	0xb9500d01
 80102d0:	3c088889 	.word	0x3c088889
 80102d4:	be2aaaab 	.word	0xbe2aaaab
 80102d8:	3e2aaaab 	.word	0x3e2aaaab

080102dc <with_errnof>:
 80102dc:	b513      	push	{r0, r1, r4, lr}
 80102de:	4604      	mov	r4, r0
 80102e0:	ed8d 0a01 	vstr	s0, [sp, #4]
 80102e4:	f000 f8e6 	bl	80104b4 <__errno>
 80102e8:	ed9d 0a01 	vldr	s0, [sp, #4]
 80102ec:	6004      	str	r4, [r0, #0]
 80102ee:	b002      	add	sp, #8
 80102f0:	bd10      	pop	{r4, pc}

080102f2 <xflowf>:
 80102f2:	b130      	cbz	r0, 8010302 <xflowf+0x10>
 80102f4:	eef1 7a40 	vneg.f32	s15, s0
 80102f8:	ee27 0a80 	vmul.f32	s0, s15, s0
 80102fc:	2022      	movs	r0, #34	; 0x22
 80102fe:	f7ff bfed 	b.w	80102dc <with_errnof>
 8010302:	eef0 7a40 	vmov.f32	s15, s0
 8010306:	e7f7      	b.n	80102f8 <xflowf+0x6>

08010308 <__math_uflowf>:
 8010308:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010310 <__math_uflowf+0x8>
 801030c:	f7ff bff1 	b.w	80102f2 <xflowf>
 8010310:	10000000 	.word	0x10000000

08010314 <__math_oflowf>:
 8010314:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801031c <__math_oflowf+0x8>
 8010318:	f7ff bfeb 	b.w	80102f2 <xflowf>
 801031c:	70000000 	.word	0x70000000

08010320 <finitef>:
 8010320:	b082      	sub	sp, #8
 8010322:	ed8d 0a01 	vstr	s0, [sp, #4]
 8010326:	9801      	ldr	r0, [sp, #4]
 8010328:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801032c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8010330:	bfac      	ite	ge
 8010332:	2000      	movge	r0, #0
 8010334:	2001      	movlt	r0, #1
 8010336:	b002      	add	sp, #8
 8010338:	4770      	bx	lr
	...

0801033c <floorf>:
 801033c:	ee10 3a10 	vmov	r3, s0
 8010340:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010344:	3a7f      	subs	r2, #127	; 0x7f
 8010346:	2a16      	cmp	r2, #22
 8010348:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801034c:	dc2a      	bgt.n	80103a4 <floorf+0x68>
 801034e:	2a00      	cmp	r2, #0
 8010350:	da11      	bge.n	8010376 <floorf+0x3a>
 8010352:	eddf 7a18 	vldr	s15, [pc, #96]	; 80103b4 <floorf+0x78>
 8010356:	ee30 0a27 	vadd.f32	s0, s0, s15
 801035a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801035e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010362:	dd05      	ble.n	8010370 <floorf+0x34>
 8010364:	2b00      	cmp	r3, #0
 8010366:	da23      	bge.n	80103b0 <floorf+0x74>
 8010368:	4a13      	ldr	r2, [pc, #76]	; (80103b8 <floorf+0x7c>)
 801036a:	2900      	cmp	r1, #0
 801036c:	bf18      	it	ne
 801036e:	4613      	movne	r3, r2
 8010370:	ee00 3a10 	vmov	s0, r3
 8010374:	4770      	bx	lr
 8010376:	4911      	ldr	r1, [pc, #68]	; (80103bc <floorf+0x80>)
 8010378:	4111      	asrs	r1, r2
 801037a:	420b      	tst	r3, r1
 801037c:	d0fa      	beq.n	8010374 <floorf+0x38>
 801037e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80103b4 <floorf+0x78>
 8010382:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010386:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801038a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801038e:	ddef      	ble.n	8010370 <floorf+0x34>
 8010390:	2b00      	cmp	r3, #0
 8010392:	bfbe      	ittt	lt
 8010394:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8010398:	fa40 f202 	asrlt.w	r2, r0, r2
 801039c:	189b      	addlt	r3, r3, r2
 801039e:	ea23 0301 	bic.w	r3, r3, r1
 80103a2:	e7e5      	b.n	8010370 <floorf+0x34>
 80103a4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80103a8:	d3e4      	bcc.n	8010374 <floorf+0x38>
 80103aa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80103ae:	4770      	bx	lr
 80103b0:	2300      	movs	r3, #0
 80103b2:	e7dd      	b.n	8010370 <floorf+0x34>
 80103b4:	7149f2ca 	.word	0x7149f2ca
 80103b8:	bf800000 	.word	0xbf800000
 80103bc:	007fffff 	.word	0x007fffff

080103c0 <scalbnf>:
 80103c0:	ee10 3a10 	vmov	r3, s0
 80103c4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80103c8:	d025      	beq.n	8010416 <scalbnf+0x56>
 80103ca:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80103ce:	d302      	bcc.n	80103d6 <scalbnf+0x16>
 80103d0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80103d4:	4770      	bx	lr
 80103d6:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80103da:	d122      	bne.n	8010422 <scalbnf+0x62>
 80103dc:	4b2a      	ldr	r3, [pc, #168]	; (8010488 <scalbnf+0xc8>)
 80103de:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801048c <scalbnf+0xcc>
 80103e2:	4298      	cmp	r0, r3
 80103e4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80103e8:	db16      	blt.n	8010418 <scalbnf+0x58>
 80103ea:	ee10 3a10 	vmov	r3, s0
 80103ee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80103f2:	3a19      	subs	r2, #25
 80103f4:	4402      	add	r2, r0
 80103f6:	2afe      	cmp	r2, #254	; 0xfe
 80103f8:	dd15      	ble.n	8010426 <scalbnf+0x66>
 80103fa:	ee10 3a10 	vmov	r3, s0
 80103fe:	eddf 7a24 	vldr	s15, [pc, #144]	; 8010490 <scalbnf+0xd0>
 8010402:	eddf 6a24 	vldr	s13, [pc, #144]	; 8010494 <scalbnf+0xd4>
 8010406:	2b00      	cmp	r3, #0
 8010408:	eeb0 7a67 	vmov.f32	s14, s15
 801040c:	bfb8      	it	lt
 801040e:	eef0 7a66 	vmovlt.f32	s15, s13
 8010412:	ee27 0a27 	vmul.f32	s0, s14, s15
 8010416:	4770      	bx	lr
 8010418:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8010498 <scalbnf+0xd8>
 801041c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010420:	4770      	bx	lr
 8010422:	0dd2      	lsrs	r2, r2, #23
 8010424:	e7e6      	b.n	80103f4 <scalbnf+0x34>
 8010426:	2a00      	cmp	r2, #0
 8010428:	dd06      	ble.n	8010438 <scalbnf+0x78>
 801042a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801042e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8010432:	ee00 3a10 	vmov	s0, r3
 8010436:	4770      	bx	lr
 8010438:	f112 0f16 	cmn.w	r2, #22
 801043c:	da1a      	bge.n	8010474 <scalbnf+0xb4>
 801043e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010442:	4298      	cmp	r0, r3
 8010444:	ee10 3a10 	vmov	r3, s0
 8010448:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801044c:	dd0a      	ble.n	8010464 <scalbnf+0xa4>
 801044e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8010490 <scalbnf+0xd0>
 8010452:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8010494 <scalbnf+0xd4>
 8010456:	eef0 7a40 	vmov.f32	s15, s0
 801045a:	2b00      	cmp	r3, #0
 801045c:	bf18      	it	ne
 801045e:	eeb0 0a47 	vmovne.f32	s0, s14
 8010462:	e7db      	b.n	801041c <scalbnf+0x5c>
 8010464:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8010498 <scalbnf+0xd8>
 8010468:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 801049c <scalbnf+0xdc>
 801046c:	eef0 7a40 	vmov.f32	s15, s0
 8010470:	2b00      	cmp	r3, #0
 8010472:	e7f3      	b.n	801045c <scalbnf+0x9c>
 8010474:	3219      	adds	r2, #25
 8010476:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801047a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801047e:	eddf 7a08 	vldr	s15, [pc, #32]	; 80104a0 <scalbnf+0xe0>
 8010482:	ee07 3a10 	vmov	s14, r3
 8010486:	e7c4      	b.n	8010412 <scalbnf+0x52>
 8010488:	ffff3cb0 	.word	0xffff3cb0
 801048c:	4c000000 	.word	0x4c000000
 8010490:	7149f2ca 	.word	0x7149f2ca
 8010494:	f149f2ca 	.word	0xf149f2ca
 8010498:	0da24260 	.word	0x0da24260
 801049c:	8da24260 	.word	0x8da24260
 80104a0:	33000000 	.word	0x33000000

080104a4 <abort>:
 80104a4:	b508      	push	{r3, lr}
 80104a6:	2006      	movs	r0, #6
 80104a8:	f000 f874 	bl	8010594 <raise>
 80104ac:	2001      	movs	r0, #1
 80104ae:	f7f7 fced 	bl	8007e8c <_exit>
	...

080104b4 <__errno>:
 80104b4:	4b01      	ldr	r3, [pc, #4]	; (80104bc <__errno+0x8>)
 80104b6:	6818      	ldr	r0, [r3, #0]
 80104b8:	4770      	bx	lr
 80104ba:	bf00      	nop
 80104bc:	20000044 	.word	0x20000044

080104c0 <__libc_init_array>:
 80104c0:	b570      	push	{r4, r5, r6, lr}
 80104c2:	4d0d      	ldr	r5, [pc, #52]	; (80104f8 <__libc_init_array+0x38>)
 80104c4:	4c0d      	ldr	r4, [pc, #52]	; (80104fc <__libc_init_array+0x3c>)
 80104c6:	1b64      	subs	r4, r4, r5
 80104c8:	10a4      	asrs	r4, r4, #2
 80104ca:	2600      	movs	r6, #0
 80104cc:	42a6      	cmp	r6, r4
 80104ce:	d109      	bne.n	80104e4 <__libc_init_array+0x24>
 80104d0:	4d0b      	ldr	r5, [pc, #44]	; (8010500 <__libc_init_array+0x40>)
 80104d2:	4c0c      	ldr	r4, [pc, #48]	; (8010504 <__libc_init_array+0x44>)
 80104d4:	f000 f9b0 	bl	8010838 <_init>
 80104d8:	1b64      	subs	r4, r4, r5
 80104da:	10a4      	asrs	r4, r4, #2
 80104dc:	2600      	movs	r6, #0
 80104de:	42a6      	cmp	r6, r4
 80104e0:	d105      	bne.n	80104ee <__libc_init_array+0x2e>
 80104e2:	bd70      	pop	{r4, r5, r6, pc}
 80104e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80104e8:	4798      	blx	r3
 80104ea:	3601      	adds	r6, #1
 80104ec:	e7ee      	b.n	80104cc <__libc_init_array+0xc>
 80104ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80104f2:	4798      	blx	r3
 80104f4:	3601      	adds	r6, #1
 80104f6:	e7f2      	b.n	80104de <__libc_init_array+0x1e>
 80104f8:	080110e8 	.word	0x080110e8
 80104fc:	080110e8 	.word	0x080110e8
 8010500:	080110e8 	.word	0x080110e8
 8010504:	080110f0 	.word	0x080110f0

08010508 <memcpy>:
 8010508:	440a      	add	r2, r1
 801050a:	4291      	cmp	r1, r2
 801050c:	f100 33ff 	add.w	r3, r0, #4294967295
 8010510:	d100      	bne.n	8010514 <memcpy+0xc>
 8010512:	4770      	bx	lr
 8010514:	b510      	push	{r4, lr}
 8010516:	f811 4b01 	ldrb.w	r4, [r1], #1
 801051a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801051e:	4291      	cmp	r1, r2
 8010520:	d1f9      	bne.n	8010516 <memcpy+0xe>
 8010522:	bd10      	pop	{r4, pc}

08010524 <memset>:
 8010524:	4402      	add	r2, r0
 8010526:	4603      	mov	r3, r0
 8010528:	4293      	cmp	r3, r2
 801052a:	d100      	bne.n	801052e <memset+0xa>
 801052c:	4770      	bx	lr
 801052e:	f803 1b01 	strb.w	r1, [r3], #1
 8010532:	e7f9      	b.n	8010528 <memset+0x4>

08010534 <realloc>:
 8010534:	4b02      	ldr	r3, [pc, #8]	; (8010540 <realloc+0xc>)
 8010536:	460a      	mov	r2, r1
 8010538:	4601      	mov	r1, r0
 801053a:	6818      	ldr	r0, [r3, #0]
 801053c:	f000 b928 	b.w	8010790 <_realloc_r>
 8010540:	20000044 	.word	0x20000044

08010544 <_raise_r>:
 8010544:	291f      	cmp	r1, #31
 8010546:	b538      	push	{r3, r4, r5, lr}
 8010548:	4604      	mov	r4, r0
 801054a:	460d      	mov	r5, r1
 801054c:	d904      	bls.n	8010558 <_raise_r+0x14>
 801054e:	2316      	movs	r3, #22
 8010550:	6003      	str	r3, [r0, #0]
 8010552:	f04f 30ff 	mov.w	r0, #4294967295
 8010556:	bd38      	pop	{r3, r4, r5, pc}
 8010558:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801055a:	b112      	cbz	r2, 8010562 <_raise_r+0x1e>
 801055c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010560:	b94b      	cbnz	r3, 8010576 <_raise_r+0x32>
 8010562:	4620      	mov	r0, r4
 8010564:	f000 f830 	bl	80105c8 <_getpid_r>
 8010568:	462a      	mov	r2, r5
 801056a:	4601      	mov	r1, r0
 801056c:	4620      	mov	r0, r4
 801056e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010572:	f000 b817 	b.w	80105a4 <_kill_r>
 8010576:	2b01      	cmp	r3, #1
 8010578:	d00a      	beq.n	8010590 <_raise_r+0x4c>
 801057a:	1c59      	adds	r1, r3, #1
 801057c:	d103      	bne.n	8010586 <_raise_r+0x42>
 801057e:	2316      	movs	r3, #22
 8010580:	6003      	str	r3, [r0, #0]
 8010582:	2001      	movs	r0, #1
 8010584:	e7e7      	b.n	8010556 <_raise_r+0x12>
 8010586:	2400      	movs	r4, #0
 8010588:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801058c:	4628      	mov	r0, r5
 801058e:	4798      	blx	r3
 8010590:	2000      	movs	r0, #0
 8010592:	e7e0      	b.n	8010556 <_raise_r+0x12>

08010594 <raise>:
 8010594:	4b02      	ldr	r3, [pc, #8]	; (80105a0 <raise+0xc>)
 8010596:	4601      	mov	r1, r0
 8010598:	6818      	ldr	r0, [r3, #0]
 801059a:	f7ff bfd3 	b.w	8010544 <_raise_r>
 801059e:	bf00      	nop
 80105a0:	20000044 	.word	0x20000044

080105a4 <_kill_r>:
 80105a4:	b538      	push	{r3, r4, r5, lr}
 80105a6:	4d07      	ldr	r5, [pc, #28]	; (80105c4 <_kill_r+0x20>)
 80105a8:	2300      	movs	r3, #0
 80105aa:	4604      	mov	r4, r0
 80105ac:	4608      	mov	r0, r1
 80105ae:	4611      	mov	r1, r2
 80105b0:	602b      	str	r3, [r5, #0]
 80105b2:	f7f7 fc5b 	bl	8007e6c <_kill>
 80105b6:	1c43      	adds	r3, r0, #1
 80105b8:	d102      	bne.n	80105c0 <_kill_r+0x1c>
 80105ba:	682b      	ldr	r3, [r5, #0]
 80105bc:	b103      	cbz	r3, 80105c0 <_kill_r+0x1c>
 80105be:	6023      	str	r3, [r4, #0]
 80105c0:	bd38      	pop	{r3, r4, r5, pc}
 80105c2:	bf00      	nop
 80105c4:	200014d8 	.word	0x200014d8

080105c8 <_getpid_r>:
 80105c8:	f7f7 bc48 	b.w	8007e5c <_getpid>

080105cc <__retarget_lock_acquire_recursive>:
 80105cc:	4770      	bx	lr

080105ce <__retarget_lock_release_recursive>:
 80105ce:	4770      	bx	lr

080105d0 <_free_r>:
 80105d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80105d2:	2900      	cmp	r1, #0
 80105d4:	d044      	beq.n	8010660 <_free_r+0x90>
 80105d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80105da:	9001      	str	r0, [sp, #4]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	f1a1 0404 	sub.w	r4, r1, #4
 80105e2:	bfb8      	it	lt
 80105e4:	18e4      	addlt	r4, r4, r3
 80105e6:	f000 f913 	bl	8010810 <__malloc_lock>
 80105ea:	4a1e      	ldr	r2, [pc, #120]	; (8010664 <_free_r+0x94>)
 80105ec:	9801      	ldr	r0, [sp, #4]
 80105ee:	6813      	ldr	r3, [r2, #0]
 80105f0:	b933      	cbnz	r3, 8010600 <_free_r+0x30>
 80105f2:	6063      	str	r3, [r4, #4]
 80105f4:	6014      	str	r4, [r2, #0]
 80105f6:	b003      	add	sp, #12
 80105f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80105fc:	f000 b90e 	b.w	801081c <__malloc_unlock>
 8010600:	42a3      	cmp	r3, r4
 8010602:	d908      	bls.n	8010616 <_free_r+0x46>
 8010604:	6825      	ldr	r5, [r4, #0]
 8010606:	1961      	adds	r1, r4, r5
 8010608:	428b      	cmp	r3, r1
 801060a:	bf01      	itttt	eq
 801060c:	6819      	ldreq	r1, [r3, #0]
 801060e:	685b      	ldreq	r3, [r3, #4]
 8010610:	1949      	addeq	r1, r1, r5
 8010612:	6021      	streq	r1, [r4, #0]
 8010614:	e7ed      	b.n	80105f2 <_free_r+0x22>
 8010616:	461a      	mov	r2, r3
 8010618:	685b      	ldr	r3, [r3, #4]
 801061a:	b10b      	cbz	r3, 8010620 <_free_r+0x50>
 801061c:	42a3      	cmp	r3, r4
 801061e:	d9fa      	bls.n	8010616 <_free_r+0x46>
 8010620:	6811      	ldr	r1, [r2, #0]
 8010622:	1855      	adds	r5, r2, r1
 8010624:	42a5      	cmp	r5, r4
 8010626:	d10b      	bne.n	8010640 <_free_r+0x70>
 8010628:	6824      	ldr	r4, [r4, #0]
 801062a:	4421      	add	r1, r4
 801062c:	1854      	adds	r4, r2, r1
 801062e:	42a3      	cmp	r3, r4
 8010630:	6011      	str	r1, [r2, #0]
 8010632:	d1e0      	bne.n	80105f6 <_free_r+0x26>
 8010634:	681c      	ldr	r4, [r3, #0]
 8010636:	685b      	ldr	r3, [r3, #4]
 8010638:	6053      	str	r3, [r2, #4]
 801063a:	4421      	add	r1, r4
 801063c:	6011      	str	r1, [r2, #0]
 801063e:	e7da      	b.n	80105f6 <_free_r+0x26>
 8010640:	d902      	bls.n	8010648 <_free_r+0x78>
 8010642:	230c      	movs	r3, #12
 8010644:	6003      	str	r3, [r0, #0]
 8010646:	e7d6      	b.n	80105f6 <_free_r+0x26>
 8010648:	6825      	ldr	r5, [r4, #0]
 801064a:	1961      	adds	r1, r4, r5
 801064c:	428b      	cmp	r3, r1
 801064e:	bf04      	itt	eq
 8010650:	6819      	ldreq	r1, [r3, #0]
 8010652:	685b      	ldreq	r3, [r3, #4]
 8010654:	6063      	str	r3, [r4, #4]
 8010656:	bf04      	itt	eq
 8010658:	1949      	addeq	r1, r1, r5
 801065a:	6021      	streq	r1, [r4, #0]
 801065c:	6054      	str	r4, [r2, #4]
 801065e:	e7ca      	b.n	80105f6 <_free_r+0x26>
 8010660:	b003      	add	sp, #12
 8010662:	bd30      	pop	{r4, r5, pc}
 8010664:	200014d0 	.word	0x200014d0

08010668 <sbrk_aligned>:
 8010668:	b570      	push	{r4, r5, r6, lr}
 801066a:	4e0e      	ldr	r6, [pc, #56]	; (80106a4 <sbrk_aligned+0x3c>)
 801066c:	460c      	mov	r4, r1
 801066e:	6831      	ldr	r1, [r6, #0]
 8010670:	4605      	mov	r5, r0
 8010672:	b911      	cbnz	r1, 801067a <sbrk_aligned+0x12>
 8010674:	f000 f8bc 	bl	80107f0 <_sbrk_r>
 8010678:	6030      	str	r0, [r6, #0]
 801067a:	4621      	mov	r1, r4
 801067c:	4628      	mov	r0, r5
 801067e:	f000 f8b7 	bl	80107f0 <_sbrk_r>
 8010682:	1c43      	adds	r3, r0, #1
 8010684:	d00a      	beq.n	801069c <sbrk_aligned+0x34>
 8010686:	1cc4      	adds	r4, r0, #3
 8010688:	f024 0403 	bic.w	r4, r4, #3
 801068c:	42a0      	cmp	r0, r4
 801068e:	d007      	beq.n	80106a0 <sbrk_aligned+0x38>
 8010690:	1a21      	subs	r1, r4, r0
 8010692:	4628      	mov	r0, r5
 8010694:	f000 f8ac 	bl	80107f0 <_sbrk_r>
 8010698:	3001      	adds	r0, #1
 801069a:	d101      	bne.n	80106a0 <sbrk_aligned+0x38>
 801069c:	f04f 34ff 	mov.w	r4, #4294967295
 80106a0:	4620      	mov	r0, r4
 80106a2:	bd70      	pop	{r4, r5, r6, pc}
 80106a4:	200014d4 	.word	0x200014d4

080106a8 <_malloc_r>:
 80106a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106ac:	1ccd      	adds	r5, r1, #3
 80106ae:	f025 0503 	bic.w	r5, r5, #3
 80106b2:	3508      	adds	r5, #8
 80106b4:	2d0c      	cmp	r5, #12
 80106b6:	bf38      	it	cc
 80106b8:	250c      	movcc	r5, #12
 80106ba:	2d00      	cmp	r5, #0
 80106bc:	4607      	mov	r7, r0
 80106be:	db01      	blt.n	80106c4 <_malloc_r+0x1c>
 80106c0:	42a9      	cmp	r1, r5
 80106c2:	d905      	bls.n	80106d0 <_malloc_r+0x28>
 80106c4:	230c      	movs	r3, #12
 80106c6:	603b      	str	r3, [r7, #0]
 80106c8:	2600      	movs	r6, #0
 80106ca:	4630      	mov	r0, r6
 80106cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106d0:	4e2e      	ldr	r6, [pc, #184]	; (801078c <_malloc_r+0xe4>)
 80106d2:	f000 f89d 	bl	8010810 <__malloc_lock>
 80106d6:	6833      	ldr	r3, [r6, #0]
 80106d8:	461c      	mov	r4, r3
 80106da:	bb34      	cbnz	r4, 801072a <_malloc_r+0x82>
 80106dc:	4629      	mov	r1, r5
 80106de:	4638      	mov	r0, r7
 80106e0:	f7ff ffc2 	bl	8010668 <sbrk_aligned>
 80106e4:	1c43      	adds	r3, r0, #1
 80106e6:	4604      	mov	r4, r0
 80106e8:	d14d      	bne.n	8010786 <_malloc_r+0xde>
 80106ea:	6834      	ldr	r4, [r6, #0]
 80106ec:	4626      	mov	r6, r4
 80106ee:	2e00      	cmp	r6, #0
 80106f0:	d140      	bne.n	8010774 <_malloc_r+0xcc>
 80106f2:	6823      	ldr	r3, [r4, #0]
 80106f4:	4631      	mov	r1, r6
 80106f6:	4638      	mov	r0, r7
 80106f8:	eb04 0803 	add.w	r8, r4, r3
 80106fc:	f000 f878 	bl	80107f0 <_sbrk_r>
 8010700:	4580      	cmp	r8, r0
 8010702:	d13a      	bne.n	801077a <_malloc_r+0xd2>
 8010704:	6821      	ldr	r1, [r4, #0]
 8010706:	3503      	adds	r5, #3
 8010708:	1a6d      	subs	r5, r5, r1
 801070a:	f025 0503 	bic.w	r5, r5, #3
 801070e:	3508      	adds	r5, #8
 8010710:	2d0c      	cmp	r5, #12
 8010712:	bf38      	it	cc
 8010714:	250c      	movcc	r5, #12
 8010716:	4629      	mov	r1, r5
 8010718:	4638      	mov	r0, r7
 801071a:	f7ff ffa5 	bl	8010668 <sbrk_aligned>
 801071e:	3001      	adds	r0, #1
 8010720:	d02b      	beq.n	801077a <_malloc_r+0xd2>
 8010722:	6823      	ldr	r3, [r4, #0]
 8010724:	442b      	add	r3, r5
 8010726:	6023      	str	r3, [r4, #0]
 8010728:	e00e      	b.n	8010748 <_malloc_r+0xa0>
 801072a:	6822      	ldr	r2, [r4, #0]
 801072c:	1b52      	subs	r2, r2, r5
 801072e:	d41e      	bmi.n	801076e <_malloc_r+0xc6>
 8010730:	2a0b      	cmp	r2, #11
 8010732:	d916      	bls.n	8010762 <_malloc_r+0xba>
 8010734:	1961      	adds	r1, r4, r5
 8010736:	42a3      	cmp	r3, r4
 8010738:	6025      	str	r5, [r4, #0]
 801073a:	bf18      	it	ne
 801073c:	6059      	strne	r1, [r3, #4]
 801073e:	6863      	ldr	r3, [r4, #4]
 8010740:	bf08      	it	eq
 8010742:	6031      	streq	r1, [r6, #0]
 8010744:	5162      	str	r2, [r4, r5]
 8010746:	604b      	str	r3, [r1, #4]
 8010748:	4638      	mov	r0, r7
 801074a:	f104 060b 	add.w	r6, r4, #11
 801074e:	f000 f865 	bl	801081c <__malloc_unlock>
 8010752:	f026 0607 	bic.w	r6, r6, #7
 8010756:	1d23      	adds	r3, r4, #4
 8010758:	1af2      	subs	r2, r6, r3
 801075a:	d0b6      	beq.n	80106ca <_malloc_r+0x22>
 801075c:	1b9b      	subs	r3, r3, r6
 801075e:	50a3      	str	r3, [r4, r2]
 8010760:	e7b3      	b.n	80106ca <_malloc_r+0x22>
 8010762:	6862      	ldr	r2, [r4, #4]
 8010764:	42a3      	cmp	r3, r4
 8010766:	bf0c      	ite	eq
 8010768:	6032      	streq	r2, [r6, #0]
 801076a:	605a      	strne	r2, [r3, #4]
 801076c:	e7ec      	b.n	8010748 <_malloc_r+0xa0>
 801076e:	4623      	mov	r3, r4
 8010770:	6864      	ldr	r4, [r4, #4]
 8010772:	e7b2      	b.n	80106da <_malloc_r+0x32>
 8010774:	4634      	mov	r4, r6
 8010776:	6876      	ldr	r6, [r6, #4]
 8010778:	e7b9      	b.n	80106ee <_malloc_r+0x46>
 801077a:	230c      	movs	r3, #12
 801077c:	603b      	str	r3, [r7, #0]
 801077e:	4638      	mov	r0, r7
 8010780:	f000 f84c 	bl	801081c <__malloc_unlock>
 8010784:	e7a1      	b.n	80106ca <_malloc_r+0x22>
 8010786:	6025      	str	r5, [r4, #0]
 8010788:	e7de      	b.n	8010748 <_malloc_r+0xa0>
 801078a:	bf00      	nop
 801078c:	200014d0 	.word	0x200014d0

08010790 <_realloc_r>:
 8010790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010794:	4680      	mov	r8, r0
 8010796:	4614      	mov	r4, r2
 8010798:	460e      	mov	r6, r1
 801079a:	b921      	cbnz	r1, 80107a6 <_realloc_r+0x16>
 801079c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107a0:	4611      	mov	r1, r2
 80107a2:	f7ff bf81 	b.w	80106a8 <_malloc_r>
 80107a6:	b92a      	cbnz	r2, 80107b4 <_realloc_r+0x24>
 80107a8:	f7ff ff12 	bl	80105d0 <_free_r>
 80107ac:	4625      	mov	r5, r4
 80107ae:	4628      	mov	r0, r5
 80107b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107b4:	f000 f838 	bl	8010828 <_malloc_usable_size_r>
 80107b8:	4284      	cmp	r4, r0
 80107ba:	4607      	mov	r7, r0
 80107bc:	d802      	bhi.n	80107c4 <_realloc_r+0x34>
 80107be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80107c2:	d812      	bhi.n	80107ea <_realloc_r+0x5a>
 80107c4:	4621      	mov	r1, r4
 80107c6:	4640      	mov	r0, r8
 80107c8:	f7ff ff6e 	bl	80106a8 <_malloc_r>
 80107cc:	4605      	mov	r5, r0
 80107ce:	2800      	cmp	r0, #0
 80107d0:	d0ed      	beq.n	80107ae <_realloc_r+0x1e>
 80107d2:	42bc      	cmp	r4, r7
 80107d4:	4622      	mov	r2, r4
 80107d6:	4631      	mov	r1, r6
 80107d8:	bf28      	it	cs
 80107da:	463a      	movcs	r2, r7
 80107dc:	f7ff fe94 	bl	8010508 <memcpy>
 80107e0:	4631      	mov	r1, r6
 80107e2:	4640      	mov	r0, r8
 80107e4:	f7ff fef4 	bl	80105d0 <_free_r>
 80107e8:	e7e1      	b.n	80107ae <_realloc_r+0x1e>
 80107ea:	4635      	mov	r5, r6
 80107ec:	e7df      	b.n	80107ae <_realloc_r+0x1e>
	...

080107f0 <_sbrk_r>:
 80107f0:	b538      	push	{r3, r4, r5, lr}
 80107f2:	4d06      	ldr	r5, [pc, #24]	; (801080c <_sbrk_r+0x1c>)
 80107f4:	2300      	movs	r3, #0
 80107f6:	4604      	mov	r4, r0
 80107f8:	4608      	mov	r0, r1
 80107fa:	602b      	str	r3, [r5, #0]
 80107fc:	f7f7 fb50 	bl	8007ea0 <_sbrk>
 8010800:	1c43      	adds	r3, r0, #1
 8010802:	d102      	bne.n	801080a <_sbrk_r+0x1a>
 8010804:	682b      	ldr	r3, [r5, #0]
 8010806:	b103      	cbz	r3, 801080a <_sbrk_r+0x1a>
 8010808:	6023      	str	r3, [r4, #0]
 801080a:	bd38      	pop	{r3, r4, r5, pc}
 801080c:	200014d8 	.word	0x200014d8

08010810 <__malloc_lock>:
 8010810:	4801      	ldr	r0, [pc, #4]	; (8010818 <__malloc_lock+0x8>)
 8010812:	f7ff bedb 	b.w	80105cc <__retarget_lock_acquire_recursive>
 8010816:	bf00      	nop
 8010818:	200014cc 	.word	0x200014cc

0801081c <__malloc_unlock>:
 801081c:	4801      	ldr	r0, [pc, #4]	; (8010824 <__malloc_unlock+0x8>)
 801081e:	f7ff bed6 	b.w	80105ce <__retarget_lock_release_recursive>
 8010822:	bf00      	nop
 8010824:	200014cc 	.word	0x200014cc

08010828 <_malloc_usable_size_r>:
 8010828:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801082c:	1f18      	subs	r0, r3, #4
 801082e:	2b00      	cmp	r3, #0
 8010830:	bfbc      	itt	lt
 8010832:	580b      	ldrlt	r3, [r1, r0]
 8010834:	18c0      	addlt	r0, r0, r3
 8010836:	4770      	bx	lr

08010838 <_init>:
 8010838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801083a:	bf00      	nop
 801083c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801083e:	bc08      	pop	{r3}
 8010840:	469e      	mov	lr, r3
 8010842:	4770      	bx	lr

08010844 <_fini>:
 8010844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010846:	bf00      	nop
 8010848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801084a:	bc08      	pop	{r3}
 801084c:	469e      	mov	lr, r3
 801084e:	4770      	bx	lr
