[
	{ "name": "rv32ui-p-add",        "elf": "riscv-tests/isa/rv32ui-p-add"        },
	{ "name": "rv32ui-p-addi",       "elf": "riscv-tests/isa/rv32ui-p-addi"       },
	{ "name": "rv32ui-p-and",        "elf": "riscv-tests/isa/rv32ui-p-and"        },
	{ "name": "rv32ui-p-andi",       "elf": "riscv-tests/isa/rv32ui-p-andi"       },
	{ "name": "rv32ui-p-auipc",      "elf": "riscv-tests/isa/rv32ui-p-auipc"      },
	{ "name": "rv32ui-p-beq",        "elf": "riscv-tests/isa/rv32ui-p-beq"        },
	{ "name": "rv32ui-p-bge",        "elf": "riscv-tests/isa/rv32ui-p-bge"        },
	{ "name": "rv32ui-p-bgeu",       "elf": "riscv-tests/isa/rv32ui-p-bgeu"       },
	{ "name": "rv32ui-p-blt",        "elf": "riscv-tests/isa/rv32ui-p-blt"        },
	{ "name": "rv32ui-p-bltu",       "elf": "riscv-tests/isa/rv32ui-p-bltu"       },
	{ "name": "rv32ui-p-bne",        "elf": "riscv-tests/isa/rv32ui-p-bne"        },
	{ "name": "rv32ui-p-fence_i",    "elf": "riscv-tests/isa/rv32ui-p-fence_i"    },
	{ "name": "rv32ui-p-jal",        "elf": "riscv-tests/isa/rv32ui-p-jal"        },
	{ "name": "rv32ui-p-jalr",       "elf": "riscv-tests/isa/rv32ui-p-jalr"       },
	{ "name": "rv32ui-p-lb",         "elf": "riscv-tests/isa/rv32ui-p-lb"         },
	{ "name": "rv32ui-p-lbu",        "elf": "riscv-tests/isa/rv32ui-p-lbu"        },
	{ "name": "rv32ui-p-lh",         "elf": "riscv-tests/isa/rv32ui-p-lh"         },
	{ "name": "rv32ui-p-lhu",        "elf": "riscv-tests/isa/rv32ui-p-lhu"        },
	{ "name": "rv32ui-p-lui",        "elf": "riscv-tests/isa/rv32ui-p-lui"        },
	{ "name": "rv32ui-p-lw",         "elf": "riscv-tests/isa/rv32ui-p-lw"         },
	{ "name": "rv32ui-p-or",         "elf": "riscv-tests/isa/rv32ui-p-or"         },
	{ "name": "rv32ui-p-ori",        "elf": "riscv-tests/isa/rv32ui-p-ori"        },
	{ "name": "rv32ui-p-sb",         "elf": "riscv-tests/isa/rv32ui-p-sb"         },
	{ "name": "rv32ui-p-sh",         "elf": "riscv-tests/isa/rv32ui-p-sh"         },
	{ "name": "rv32ui-p-simple",     "elf": "riscv-tests/isa/rv32ui-p-simple"     },
	{ "name": "rv32ui-p-sll",        "elf": "riscv-tests/isa/rv32ui-p-sll"        },
	{ "name": "rv32ui-p-slli",       "elf": "riscv-tests/isa/rv32ui-p-slli"       },
	{ "name": "rv32ui-p-slt",        "elf": "riscv-tests/isa/rv32ui-p-slt"        },
	{ "name": "rv32ui-p-slti",       "elf": "riscv-tests/isa/rv32ui-p-slti"       },
	{ "name": "rv32ui-p-sltiu",      "elf": "riscv-tests/isa/rv32ui-p-sltiu"      },
	{ "name": "rv32ui-p-sltu",       "elf": "riscv-tests/isa/rv32ui-p-sltu"       },
	{ "name": "rv32ui-p-sra",        "elf": "riscv-tests/isa/rv32ui-p-sra"        },
	{ "name": "rv32ui-p-srai",       "elf": "riscv-tests/isa/rv32ui-p-srai"       },
	{ "name": "rv32ui-p-srl",        "elf": "riscv-tests/isa/rv32ui-p-srl"        },
	{ "name": "rv32ui-p-srli",       "elf": "riscv-tests/isa/rv32ui-p-srli"       },
	{ "name": "rv32ui-p-sub",        "elf": "riscv-tests/isa/rv32ui-p-sub"        },
	{ "name": "rv32ui-p-sw",         "elf": "riscv-tests/isa/rv32ui-p-sw"         },
	{ "name": "rv32ui-p-xor",        "elf": "riscv-tests/isa/rv32ui-p-xor"        },
	{ "name": "rv32ui-p-xori",       "elf": "riscv-tests/isa/rv32ui-p-xori"       },

    { "name": "rv32mi-p-breakpoint", "elf": "riscv-tests/isa/rv32mi-p-breakpoint" },
	{ "name": "rv32mi-p-csr",        "elf": "riscv-tests/isa/rv32mi-p-csr"        },
	{ "name": "rv32mi-p-illegal",    "elf": "riscv-tests/isa/rv32mi-p-illegal"    },
	{ "name": "rv32mi-p-ma_addr",    "elf": "riscv-tests/isa/rv32mi-p-ma_addr"    },
	{ "name": "rv32mi-p-ma_fetch",   "elf": "riscv-tests/isa/rv32mi-p-ma_fetch"   },
	{ "name": "rv32mi-p-mcsr",       "elf": "riscv-tests/isa/rv32mi-p-mcsr"       },
	{ "name": "rv32mi-p-sbreak",     "elf": "riscv-tests/isa/rv32mi-p-sbreak"     },
	{ "name": "rv32mi-p-scall",      "elf": "riscv-tests/isa/rv32mi-p-scall"      },
	{ "name": "rv32mi-p-shamt",      "elf": "riscv-tests/isa/rv32mi-p-shamt"      },
	{ "name": "rv32si-p-csr",        "elf": "riscv-tests/isa/rv32si-p-csr"        },
	{ "name": "rv32si-p-dirty",      "elf": "riscv-tests/isa/rv32si-p-dirty"      },
	{ "name": "rv32si-p-ma_fetch",   "elf": "riscv-tests/isa/rv32si-p-ma_fetch"   },
	{ "name": "rv32si-p-sbreak",     "elf": "riscv-tests/isa/rv32si-p-sbreak"     },
	{ "name": "rv32si-p-scall",      "elf": "riscv-tests/isa/rv32si-p-scall"      },
	{ "name": "rv32si-p-wfi",        "elf": "riscv-tests/isa/rv32si-p-wfi"        },

	{ "name": "rv32ua-p-amoadd_w",   "elf": "riscv-tests/isa/rv32ua-p-amoadd_w"   , "skip": 1},
	{ "name": "rv32ua-p-amoand_w",   "elf": "riscv-tests/isa/rv32ua-p-amoand_w"   , "skip": 1},
	{ "name": "rv32ua-p-amomax_w",   "elf": "riscv-tests/isa/rv32ua-p-amomax_w"   , "skip": 1},
	{ "name": "rv32ua-p-amomaxu_w",  "elf": "riscv-tests/isa/rv32ua-p-amomaxu_w"  , "skip": 1},
	{ "name": "rv32ua-p-amomin_w",   "elf": "riscv-tests/isa/rv32ua-p-amomin_w"   , "skip": 1},
	{ "name": "rv32ua-p-amominu_w",  "elf": "riscv-tests/isa/rv32ua-p-amominu_w"  , "skip": 1},
	{ "name": "rv32ua-p-amoor_w",    "elf": "riscv-tests/isa/rv32ua-p-amoor_w"    , "skip": 1},
	{ "name": "rv32ua-p-amoswap_w",  "elf": "riscv-tests/isa/rv32ua-p-amoswap_w"  , "skip": 1},
	{ "name": "rv32ua-p-amoxor_w",   "elf": "riscv-tests/isa/rv32ua-p-amoxor_w"   , "skip": 1},
	{ "name": "rv32ua-p-lrsc",       "elf": "riscv-tests/isa/rv32ua-p-lrsc"       , "skip": 1},
	{ "name": "rv32ua-v-amoadd_w",   "elf": "riscv-tests/isa/rv32ua-v-amoadd_w"   , "skip": 1},
	{ "name": "rv32ua-v-amoand_w",   "elf": "riscv-tests/isa/rv32ua-v-amoand_w"   , "skip": 1},
	{ "name": "rv32ua-v-amomax_w",   "elf": "riscv-tests/isa/rv32ua-v-amomax_w"   , "skip": 1},
	{ "name": "rv32ua-v-amomaxu_w",  "elf": "riscv-tests/isa/rv32ua-v-amomaxu_w"  , "skip": 1},
	{ "name": "rv32ua-v-amomin_w",   "elf": "riscv-tests/isa/rv32ua-v-amomin_w"   , "skip": 1},
	{ "name": "rv32ua-v-amominu_w",  "elf": "riscv-tests/isa/rv32ua-v-amominu_w"  , "skip": 1},
	{ "name": "rv32ua-v-amoor_w",    "elf": "riscv-tests/isa/rv32ua-v-amoor_w"    , "skip": 1},
	{ "name": "rv32ua-v-amoswap_w",  "elf": "riscv-tests/isa/rv32ua-v-amoswap_w"  , "skip": 1},
	{ "name": "rv32ua-v-amoxor_w",   "elf": "riscv-tests/isa/rv32ua-v-amoxor_w"   , "skip": 1},
	{ "name": "rv32ua-v-lrsc",       "elf": "riscv-tests/isa/rv32ua-v-lrsc"       , "skip": 1},
	{ "name": "rv32uc-p-rvc",        "elf": "riscv-tests/isa/rv32uc-p-rvc"        , "skip": 1},
	{ "name": "rv32uc-v-rvc",        "elf": "riscv-tests/isa/rv32uc-v-rvc"        , "skip": 1},
	{ "name": "rv32ud-p-fadd",       "elf": "riscv-tests/isa/rv32ud-p-fadd"       , "skip": 1},
	{ "name": "rv32ud-p-fclass",     "elf": "riscv-tests/isa/rv32ud-p-fclass"     , "skip": 1},
	{ "name": "rv32ud-p-fcmp",       "elf": "riscv-tests/isa/rv32ud-p-fcmp"       , "skip": 1},
	{ "name": "rv32ud-p-fcvt",       "elf": "riscv-tests/isa/rv32ud-p-fcvt"       , "skip": 1},
	{ "name": "rv32ud-p-fcvt_w",     "elf": "riscv-tests/isa/rv32ud-p-fcvt_w"     , "skip": 1},
	{ "name": "rv32ud-p-fdiv",       "elf": "riscv-tests/isa/rv32ud-p-fdiv"       , "skip": 1},
	{ "name": "rv32ud-p-fmadd",      "elf": "riscv-tests/isa/rv32ud-p-fmadd"      , "skip": 1},
	{ "name": "rv32ud-p-fmin",       "elf": "riscv-tests/isa/rv32ud-p-fmin"       , "skip": 1},
	{ "name": "rv32ud-p-ldst",       "elf": "riscv-tests/isa/rv32ud-p-ldst"       , "skip": 1},
	{ "name": "rv32ud-p-recoding",   "elf": "riscv-tests/isa/rv32ud-p-recoding"   , "skip": 1},
	{ "name": "rv32ud-v-fadd",       "elf": "riscv-tests/isa/rv32ud-v-fadd"       , "skip": 1},
	{ "name": "rv32ud-v-fclass",     "elf": "riscv-tests/isa/rv32ud-v-fclass"     , "skip": 1},
	{ "name": "rv32ud-v-fcmp",       "elf": "riscv-tests/isa/rv32ud-v-fcmp"       , "skip": 1},
	{ "name": "rv32ud-v-fcvt",       "elf": "riscv-tests/isa/rv32ud-v-fcvt"       , "skip": 1},
	{ "name": "rv32ud-v-fcvt_w",     "elf": "riscv-tests/isa/rv32ud-v-fcvt_w"     , "skip": 1},
	{ "name": "rv32ud-v-fdiv",       "elf": "riscv-tests/isa/rv32ud-v-fdiv"       , "skip": 1},
	{ "name": "rv32ud-v-fmadd",      "elf": "riscv-tests/isa/rv32ud-v-fmadd"      , "skip": 1},
	{ "name": "rv32ud-v-fmin",       "elf": "riscv-tests/isa/rv32ud-v-fmin"       , "skip": 1},
	{ "name": "rv32ud-v-ldst",       "elf": "riscv-tests/isa/rv32ud-v-ldst"       , "skip": 1},
	{ "name": "rv32ud-v-recoding",   "elf": "riscv-tests/isa/rv32ud-v-recoding"   , "skip": 1},
	{ "name": "rv32uf-p-fadd",       "elf": "riscv-tests/isa/rv32uf-p-fadd"       , "skip": 1},
	{ "name": "rv32uf-p-fclass",     "elf": "riscv-tests/isa/rv32uf-p-fclass"     , "skip": 1},
	{ "name": "rv32uf-p-fcmp",       "elf": "riscv-tests/isa/rv32uf-p-fcmp"       , "skip": 1},
	{ "name": "rv32uf-p-fcvt",       "elf": "riscv-tests/isa/rv32uf-p-fcvt"       , "skip": 1},
	{ "name": "rv32uf-p-fcvt_w",     "elf": "riscv-tests/isa/rv32uf-p-fcvt_w"     , "skip": 1},
	{ "name": "rv32uf-p-fdiv",       "elf": "riscv-tests/isa/rv32uf-p-fdiv"       , "skip": 1},
	{ "name": "rv32uf-p-fmadd",      "elf": "riscv-tests/isa/rv32uf-p-fmadd"      , "skip": 1},
	{ "name": "rv32uf-p-fmin",       "elf": "riscv-tests/isa/rv32uf-p-fmin"       , "skip": 1},
	{ "name": "rv32uf-p-ldst",       "elf": "riscv-tests/isa/rv32uf-p-ldst"       , "skip": 1},
	{ "name": "rv32uf-p-move",       "elf": "riscv-tests/isa/rv32uf-p-move"       , "skip": 1},
	{ "name": "rv32uf-p-recoding",   "elf": "riscv-tests/isa/rv32uf-p-recoding"   , "skip": 1},
	{ "name": "rv32uf-v-fadd",       "elf": "riscv-tests/isa/rv32uf-v-fadd"       , "skip": 1},
	{ "name": "rv32uf-v-fclass",     "elf": "riscv-tests/isa/rv32uf-v-fclass"     , "skip": 1},
	{ "name": "rv32uf-v-fcmp",       "elf": "riscv-tests/isa/rv32uf-v-fcmp"       , "skip": 1},
	{ "name": "rv32uf-v-fcvt",       "elf": "riscv-tests/isa/rv32uf-v-fcvt"       , "skip": 1},
	{ "name": "rv32uf-v-fcvt_w",     "elf": "riscv-tests/isa/rv32uf-v-fcvt_w"     , "skip": 1},
	{ "name": "rv32uf-v-fdiv",       "elf": "riscv-tests/isa/rv32uf-v-fdiv"       , "skip": 1},
	{ "name": "rv32uf-v-fmadd",      "elf": "riscv-tests/isa/rv32uf-v-fmadd"      , "skip": 1},
	{ "name": "rv32uf-v-fmin",       "elf": "riscv-tests/isa/rv32uf-v-fmin"       , "skip": 1},
	{ "name": "rv32uf-v-ldst",       "elf": "riscv-tests/isa/rv32uf-v-ldst"       , "skip": 1},
	{ "name": "rv32uf-v-move",       "elf": "riscv-tests/isa/rv32uf-v-move"       , "skip": 1},
	{ "name": "rv32uf-v-recoding",   "elf": "riscv-tests/isa/rv32uf-v-recoding"   , "skip": 1},
	{ "name": "rv32ui-v-add",        "elf": "riscv-tests/isa/rv32ui-v-add"        , "skip": 1},
	{ "name": "rv32ui-v-addi",       "elf": "riscv-tests/isa/rv32ui-v-addi"       , "skip": 1},
	{ "name": "rv32ui-v-and",        "elf": "riscv-tests/isa/rv32ui-v-and"        , "skip": 1},
	{ "name": "rv32ui-v-andi",       "elf": "riscv-tests/isa/rv32ui-v-andi"       , "skip": 1},
	{ "name": "rv32ui-v-auipc",      "elf": "riscv-tests/isa/rv32ui-v-auipc"      , "skip": 1},
	{ "name": "rv32ui-v-beq",        "elf": "riscv-tests/isa/rv32ui-v-beq"        , "skip": 1},
	{ "name": "rv32ui-v-bge",        "elf": "riscv-tests/isa/rv32ui-v-bge"        , "skip": 1},
	{ "name": "rv32ui-v-bgeu",       "elf": "riscv-tests/isa/rv32ui-v-bgeu"       , "skip": 1},
	{ "name": "rv32ui-v-blt",        "elf": "riscv-tests/isa/rv32ui-v-blt"        , "skip": 1},
	{ "name": "rv32ui-v-bltu",       "elf": "riscv-tests/isa/rv32ui-v-bltu"       , "skip": 1},
	{ "name": "rv32ui-v-bne",        "elf": "riscv-tests/isa/rv32ui-v-bne"        , "skip": 1},
	{ "name": "rv32ui-v-fence_i",    "elf": "riscv-tests/isa/rv32ui-v-fence_i"    , "skip": 1},
	{ "name": "rv32ui-v-jal",        "elf": "riscv-tests/isa/rv32ui-v-jal"        , "skip": 1},
	{ "name": "rv32ui-v-jalr",       "elf": "riscv-tests/isa/rv32ui-v-jalr"       , "skip": 1},
	{ "name": "rv32ui-v-lb",         "elf": "riscv-tests/isa/rv32ui-v-lb"         , "skip": 1},
	{ "name": "rv32ui-v-lbu",        "elf": "riscv-tests/isa/rv32ui-v-lbu"        , "skip": 1},
	{ "name": "rv32ui-v-lh",         "elf": "riscv-tests/isa/rv32ui-v-lh"         , "skip": 1},
	{ "name": "rv32ui-v-lhu",        "elf": "riscv-tests/isa/rv32ui-v-lhu"        , "skip": 1},
	{ "name": "rv32ui-v-lui",        "elf": "riscv-tests/isa/rv32ui-v-lui"        , "skip": 1},
	{ "name": "rv32ui-v-lw",         "elf": "riscv-tests/isa/rv32ui-v-lw"         , "skip": 1},
	{ "name": "rv32ui-v-or",         "elf": "riscv-tests/isa/rv32ui-v-or"         , "skip": 1},
	{ "name": "rv32ui-v-ori",        "elf": "riscv-tests/isa/rv32ui-v-ori"        , "skip": 1},
	{ "name": "rv32ui-v-sb",         "elf": "riscv-tests/isa/rv32ui-v-sb"         , "skip": 1},
	{ "name": "rv32ui-v-sh",         "elf": "riscv-tests/isa/rv32ui-v-sh"         , "skip": 1},
	{ "name": "rv32ui-v-simple",     "elf": "riscv-tests/isa/rv32ui-v-simple"     , "skip": 1},
	{ "name": "rv32ui-v-sll",        "elf": "riscv-tests/isa/rv32ui-v-sll"        , "skip": 1},
	{ "name": "rv32ui-v-slli",       "elf": "riscv-tests/isa/rv32ui-v-slli"       , "skip": 1},
	{ "name": "rv32ui-v-slt",        "elf": "riscv-tests/isa/rv32ui-v-slt"        , "skip": 1},
	{ "name": "rv32ui-v-slti",       "elf": "riscv-tests/isa/rv32ui-v-slti"       , "skip": 1},
	{ "name": "rv32ui-v-sltiu",      "elf": "riscv-tests/isa/rv32ui-v-sltiu"      , "skip": 1},
	{ "name": "rv32ui-v-sltu",       "elf": "riscv-tests/isa/rv32ui-v-sltu"       , "skip": 1},
	{ "name": "rv32ui-v-sra",        "elf": "riscv-tests/isa/rv32ui-v-sra"        , "skip": 1},
	{ "name": "rv32ui-v-srai",       "elf": "riscv-tests/isa/rv32ui-v-srai"       , "skip": 1},
	{ "name": "rv32ui-v-srl",        "elf": "riscv-tests/isa/rv32ui-v-srl"        , "skip": 1},
	{ "name": "rv32ui-v-srli",       "elf": "riscv-tests/isa/rv32ui-v-srli"       , "skip": 1},
	{ "name": "rv32ui-v-sub",        "elf": "riscv-tests/isa/rv32ui-v-sub"        , "skip": 1},
	{ "name": "rv32ui-v-sw",         "elf": "riscv-tests/isa/rv32ui-v-sw"         , "skip": 1},
	{ "name": "rv32ui-v-xor",        "elf": "riscv-tests/isa/rv32ui-v-xor"        , "skip": 1},
	{ "name": "rv32ui-v-xori",       "elf": "riscv-tests/isa/rv32ui-v-xori"       , "skip": 1},
	{ "name": "rv32um-p-div",        "elf": "riscv-tests/isa/rv32um-p-div"        , "skip": 1},
	{ "name": "rv32um-p-divu",       "elf": "riscv-tests/isa/rv32um-p-divu"       , "skip": 1},
	{ "name": "rv32um-p-mul",        "elf": "riscv-tests/isa/rv32um-p-mul"        , "skip": 1},
	{ "name": "rv32um-p-mulh",       "elf": "riscv-tests/isa/rv32um-p-mulh"       , "skip": 1},
	{ "name": "rv32um-p-mulhsu",     "elf": "riscv-tests/isa/rv32um-p-mulhsu"     , "skip": 1},
	{ "name": "rv32um-p-mulhu",      "elf": "riscv-tests/isa/rv32um-p-mulhu"      , "skip": 1},
	{ "name": "rv32um-p-rem",        "elf": "riscv-tests/isa/rv32um-p-rem"        , "skip": 1},
	{ "name": "rv32um-p-remu",       "elf": "riscv-tests/isa/rv32um-p-remu"       , "skip": 1},
	{ "name": "rv32um-v-div",        "elf": "riscv-tests/isa/rv32um-v-div"        , "skip": 1},
	{ "name": "rv32um-v-divu",       "elf": "riscv-tests/isa/rv32um-v-divu"       , "skip": 1},
	{ "name": "rv32um-v-mul",        "elf": "riscv-tests/isa/rv32um-v-mul"        , "skip": 1},
	{ "name": "rv32um-v-mulh",       "elf": "riscv-tests/isa/rv32um-v-mulh"       , "skip": 1},
	{ "name": "rv32um-v-mulhsu",     "elf": "riscv-tests/isa/rv32um-v-mulhsu"     , "skip": 1},
	{ "name": "rv32um-v-mulhu",      "elf": "riscv-tests/isa/rv32um-v-mulhu"      , "skip": 1},
	{ "name": "rv32um-v-rem",        "elf": "riscv-tests/isa/rv32um-v-rem"        , "skip": 1},
	{ "name": "rv32um-v-remu",       "elf": "riscv-tests/isa/rv32um-v-remu"       , "skip": 1}
]
