INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/lab_4/lab_4.srcs/sources_1/new/alu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab3/lab3.srcs/sources_1/new/eightbit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_alu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'f' is not allowed [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab3/lab3.srcs/sources_1/new/eightbit_alu.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ovf' is not allowed [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab3/lab3.srcs/sources_1/new/eightbit_alu.v:33]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'take_branch' is not allowed [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab3/lab3.srcs/sources_1/new/eightbit_alu.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/lab_4/lab_4.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/lab_4/lab_4.srcs/sim_1/new/alu_regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
