$date
	Thu Oct 29 20:13:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in [7:0] $end
$scope module reg_incr $end
$var wire 1 " clk $end
$var wire 8 $ in [7:0] $end
$var wire 8 % out [7:0] $end
$var reg 8 & temp_reg [7:0] $end
$var reg 8 ' temp_wire [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
bx #
1"
bx !
$end
#1
b0 #
b0 $
#5
0"
#10
b10 !
b10 %
b1 '
b0 &
1"
#11
b10011 #
b10011 $
#15
0"
#20
b10101 !
b10101 %
b10100 '
b10011 &
1"
#21
b100111 #
b100111 $
#25
0"
#30
b101001 !
b101001 %
b101000 '
b100111 &
1"
#31
