{
    "or/or_indexed_port/no_arch": {
        "test_name": "or/or_indexed_port/no_arch",
        "verilog": "or_indexed_port.vh",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 40.9,
        "elaboration_time(ms)": 37.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "or/or_wire/no_arch": {
        "test_name": "or/or_wire/no_arch",
        "verilog": "or_wire.vh",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 40.8,
        "elaboration_time(ms)": 37.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "or/range_or_int_wide/no_arch": {
        "test_name": "or/range_or_int_wide/no_arch",
        "verilog": "range_or_int_wide.vh",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 59.6,
        "elaboration_time(ms)": 55.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 56.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "or/range_or_ultra_wide/no_arch": {
        "test_name": "or/range_or_ultra_wide/no_arch",
        "verilog": "range_or_ultra_wide.vh",
        "max_rss(MiB)": 88.5,
        "exec_time(ms)": 177.6,
        "elaboration_time(ms)": 171.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 174,
        "Pi": 512,
        "Po": 256,
        "logic element": 256,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "or/range_or_wide/no_arch": {
        "test_name": "or/range_or_wide/no_arch",
        "verilog": "range_or_wide.vh",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 41,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.1,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "or/replicate_or_int_wide/no_arch": {
        "test_name": "or/replicate_or_int_wide/no_arch",
        "verilog": "replicate_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "or/replicate_or_ultra_wide/no_arch": {
        "test_name": "or/replicate_or_ultra_wide/no_arch",
        "verilog": "replicate_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "or/replicate_or_wide/no_arch": {
        "test_name": "or/replicate_or_wide/no_arch",
        "verilog": "replicate_or_wide.vh",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
