// Seed: 3767240577
module module_0 #(
    parameter id_21 = 32'd87,
    parameter id_22 = 32'd72
) (
    output supply0 id_0
    , id_8,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output supply1 id_5,
    input wand id_6
);
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      _id_21,
      _id_22,
      id_23;
  assign id_18 = id_10;
  always_comb id_14 <= id_23++;
  assign id_14 = id_13;
  always begin : LABEL_0
    wait (-1);
  end
  wire id_24;
  struct packed {
    struct packed {
      integer [id_22 : -1 'b0] id_25;
      logic id_26;
      real id_27;
      logic id_28;
    } id_29;
    logic id_30;
  } id_31 = id_11;
  parameter id_32 = 1;
  parameter id_33 = "";
  wire [1  &  -1  &  id_21  &  -1  <->  -1 : 1] id_34;
  wire id_35;
  logic id_36;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_3 = 32'd54,
    parameter id_6 = 32'd44
) (
    input  tri1 id_0,
    input  tri  _id_1,
    output tri0 id_2,
    input  wand _id_3
);
  logic [id_1 : id_3] id_5;
  ;
  assign id_5 = 1;
  assign id_2 = 1;
  wire [id_3 : id_1] _id_6;
  logic [-1 : -1] id_7;
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0
  );
  wire id_9;
  assign id_2 = (1 == 1);
  wire [1 : id_6] id_10;
  logic [id_3  == "" : -1] id_11;
  wire id_12;
  ;
  parameter id_13 = 1;
endmodule
