

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_171_2'
================================================================
* Date:           Sun Aug 31 16:41:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_2  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|     517|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     517|     87|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U149  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U150  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  40|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln171_fu_388_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln171_fu_382_p2  |      icmp|   0|  0|   9|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6  |   9|          2|    3|          6|
    |i_fu_98               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_98                |   3|   0|    3|          0|
    |o1_in_imag_V_5_fu_122  |  32|   0|   32|          0|
    |o1_in_imag_V_6_fu_126  |  32|   0|   32|          0|
    |o1_in_imag_V_7_fu_130  |  32|   0|   32|          0|
    |o1_in_imag_V_fu_118    |  32|   0|   32|          0|
    |o1_in_real_V_5_fu_106  |  32|   0|   32|          0|
    |o1_in_real_V_6_fu_110  |  32|   0|   32|          0|
    |o1_in_real_V_7_fu_114  |  32|   0|   32|          0|
    |o1_in_real_V_fu_102    |  32|   0|   32|          0|
    |o2_in_imag_V_5_fu_138  |  32|   0|   32|          0|
    |o2_in_imag_V_6_fu_142  |  32|   0|   32|          0|
    |o2_in_imag_V_7_fu_146  |  32|   0|   32|          0|
    |o2_in_imag_V_fu_134    |  32|   0|   32|          0|
    |o2_in_real_V_5_fu_154  |  32|   0|   32|          0|
    |o2_in_real_V_6_fu_158  |  32|   0|   32|          0|
    |o2_in_real_V_7_fu_162  |  32|   0|   32|          0|
    |o2_in_real_V_fu_150    |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 517|   0|  517|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|in_real_3_load_9           |   in|   32|     ap_none|                    in_real_3_load_9|        scalar|
|o2_in_real_V_8             |   in|   32|     ap_none|                      o2_in_real_V_8|        scalar|
|in_real_1_load_9           |   in|   32|     ap_none|                    in_real_1_load_9|        scalar|
|in_real_0_load_9           |   in|   32|     ap_none|                    in_real_0_load_9|        scalar|
|in_imag_0_load_9           |   in|   32|     ap_none|                    in_imag_0_load_9|        scalar|
|in_imag_1_load_9           |   in|   32|     ap_none|                    in_imag_1_load_9|        scalar|
|o2_in_imag_V_8             |   in|   32|     ap_none|                      o2_in_imag_V_8|        scalar|
|in_imag_3_load_9           |   in|   32|     ap_none|                    in_imag_3_load_9|        scalar|
|in_real_0_load_8           |   in|   32|     ap_none|                    in_real_0_load_8|        scalar|
|in_real_1_load_8           |   in|   32|     ap_none|                    in_real_1_load_8|        scalar|
|in_real_2_load_8           |   in|   32|     ap_none|                    in_real_2_load_8|        scalar|
|in_real_3_load_8           |   in|   32|     ap_none|                    in_real_3_load_8|        scalar|
|in_imag_0_load_8           |   in|   32|     ap_none|                    in_imag_0_load_8|        scalar|
|in_imag_1_load_8           |   in|   32|     ap_none|                    in_imag_1_load_8|        scalar|
|in_imag_2_load_8           |   in|   32|     ap_none|                    in_imag_2_load_8|        scalar|
|in_imag_3_load_8           |   in|   32|     ap_none|                    in_imag_3_load_8|        scalar|
|o2_in_real_V_7_out         |  out|   32|      ap_vld|                  o2_in_real_V_7_out|       pointer|
|o2_in_real_V_7_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_real_V_7_out|       pointer|
|o2_in_real_V_6_out         |  out|   32|      ap_vld|                  o2_in_real_V_6_out|       pointer|
|o2_in_real_V_6_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_real_V_6_out|       pointer|
|o2_in_real_V_5_out         |  out|   32|      ap_vld|                  o2_in_real_V_5_out|       pointer|
|o2_in_real_V_5_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_real_V_5_out|       pointer|
|o2_in_real_V_out           |  out|   32|      ap_vld|                    o2_in_real_V_out|       pointer|
|o2_in_real_V_out_ap_vld    |  out|    1|      ap_vld|                    o2_in_real_V_out|       pointer|
|o2_in_imag_V_7_out         |  out|   32|      ap_vld|                  o2_in_imag_V_7_out|       pointer|
|o2_in_imag_V_7_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_imag_V_7_out|       pointer|
|o2_in_imag_V_6_out         |  out|   32|      ap_vld|                  o2_in_imag_V_6_out|       pointer|
|o2_in_imag_V_6_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_imag_V_6_out|       pointer|
|o2_in_imag_V_5_out         |  out|   32|      ap_vld|                  o2_in_imag_V_5_out|       pointer|
|o2_in_imag_V_5_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_imag_V_5_out|       pointer|
|o2_in_imag_V_out           |  out|   32|      ap_vld|                    o2_in_imag_V_out|       pointer|
|o2_in_imag_V_out_ap_vld    |  out|    1|      ap_vld|                    o2_in_imag_V_out|       pointer|
|o1_in_imag_V_7_out         |  out|   32|      ap_vld|                  o1_in_imag_V_7_out|       pointer|
|o1_in_imag_V_7_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_imag_V_7_out|       pointer|
|o1_in_imag_V_6_out         |  out|   32|      ap_vld|                  o1_in_imag_V_6_out|       pointer|
|o1_in_imag_V_6_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_imag_V_6_out|       pointer|
|o1_in_imag_V_5_out         |  out|   32|      ap_vld|                  o1_in_imag_V_5_out|       pointer|
|o1_in_imag_V_5_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_imag_V_5_out|       pointer|
|o1_in_imag_V_out           |  out|   32|      ap_vld|                    o1_in_imag_V_out|       pointer|
|o1_in_imag_V_out_ap_vld    |  out|    1|      ap_vld|                    o1_in_imag_V_out|       pointer|
|o1_in_real_V_7_out         |  out|   32|      ap_vld|                  o1_in_real_V_7_out|       pointer|
|o1_in_real_V_7_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_real_V_7_out|       pointer|
|o1_in_real_V_6_out         |  out|   32|      ap_vld|                  o1_in_real_V_6_out|       pointer|
|o1_in_real_V_6_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_real_V_6_out|       pointer|
|o1_in_real_V_5_out         |  out|   32|      ap_vld|                  o1_in_real_V_5_out|       pointer|
|o1_in_real_V_5_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_real_V_5_out|       pointer|
|o1_in_real_V_out           |  out|   32|      ap_vld|                    o1_in_real_V_out|       pointer|
|o1_in_real_V_out_ap_vld    |  out|    1|      ap_vld|                    o1_in_real_V_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------+--------------+

