{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636492145080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636492145085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 13:09:04 2021 " "Processing started: Tue Nov 09 13:09:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636492145085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636492145085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636492145085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636492145703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636492145703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/211_labs/lab5/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/211_labs/lab5/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.v" "" { Text "C:/Users/David/Desktop/211_labs/lab5/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636492155722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636492155722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/211_labs/lab5/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/211_labs/lab5/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.v" "" { Text "C:/Users/David/Desktop/211_labs/lab5/shifter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636492155726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636492155726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/211_labs/lab5/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/211_labs/lab5/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.v" "" { Text "C:/Users/David/Desktop/211_labs/lab5/alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636492155730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636492155730 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "LS ../shifter.v 3 datapath.v(8) " "Verilog HDL macro warning at datapath.v(8): overriding existing definition for macro \"LS\", which was defined in \"../shifter.v\", line 3" {  } { { "../datapath.v" "" { Text "C:/Users/David/Desktop/211_labs/lab5/datapath.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1636492155734 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RS_MSB_0 ../shifter.v 4 datapath.v(9) " "Verilog HDL macro warning at datapath.v(9): overriding existing definition for macro \"RS_MSB_0\", which was defined in \"../shifter.v\", line 4" {  } { { "../datapath.v" "" { Text "C:/Users/David/Desktop/211_labs/lab5/datapath.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1636492155738 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RS_MSB_CP ../shifter.v 5 datapath.v(10) " "Verilog HDL macro warning at datapath.v(10): overriding existing definition for macro \"RS_MSB_CP\", which was defined in \"../shifter.v\", line 5" {  } { { "../datapath.v" "" { Text "C:/Users/David/Desktop/211_labs/lab5/datapath.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1636492155738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/211_labs/lab5/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/211_labs/lab5/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.v" "" { Text "C:/Users/David/Desktop/211_labs/lab5/datapath.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636492155738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636492155738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636492155768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"regfile:REGFILE\"" {  } { { "../datapath.v" "REGFILE" { Text "C:/Users/David/Desktop/211_labs/lab5/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636492155774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:U1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:U1\"" {  } { { "../datapath.v" "U1" { Text "C:/Users/David/Desktop/211_labs/lab5/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636492155802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:U2\"" {  } { { "../datapath.v" "U2" { Text "C:/Users/David/Desktop/211_labs/lab5/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636492155807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636492156380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636492156947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636492156947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "379 " "Implemented 379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636492157001 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636492157001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Implemented 327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636492157001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636492157001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636492157022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 13:09:17 2021 " "Processing ended: Tue Nov 09 13:09:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636492157022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636492157022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636492157022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636492157022 ""}
