///    	ALU 8-bit TESTBENCH     ///

module ALU_8bit_tb;
reg [7:0]a,b;
reg [1:0]op;
wire [7:0]res;

ALU_8bit uut(a,b,op,res);

initial begin
a = 45; b = 55;
#10
a = 0; b = 1;
#10
a = 1; b = 0;
#10
a = 1; b = 1;
#10
$finish();
end

endmodule