{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512147263590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512147263593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:54:23 2017 " "Processing started: Fri Dec 01 16:54:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512147263593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512147263593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extALU -c extALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off extALU -c extALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512147263593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512147264002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512147264002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/addsub/addsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/addsub/addsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../addsub/addsub.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/addsub/addsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512147272711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512147272711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../fulladder/fulladder.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512147272719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512147272719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/halfadder/halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/halfadder/halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/HalfAdder/HalfAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512147272728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512147272728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/fourbitadd/fourbitadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/fourbitadd/fourbitadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitadd " "Found entity 1: fourbitadd" {  } { { "../fourbitadd/fourbitadd.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/fourbitadd/fourbitadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512147272736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512147272736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extALU " "Found entity 1: extALU" {  } { { "extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512147272742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512147272742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "extALU " "Elaborating entity \"extALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512147272799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub addsub:inst1 " "Elaborating entity \"addsub\" for hierarchy \"addsub:inst1\"" {  } { { "extALU.bdf" "inst1" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 72 536 744 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512147272825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitadd addsub:inst1\|fourbitadd:inst " "Elaborating entity \"fourbitadd\" for hierarchy \"addsub:inst1\|fourbitadd:inst\"" {  } { { "../addsub/addsub.bdf" "inst" { Schematic "H:/gitrepo/Digital-Logic-Lab/addsub/addsub.bdf" { { 240 728 944 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512147272840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder addsub:inst1\|fourbitadd:inst\|fulladder:inst3 " "Elaborating entity \"fulladder\" for hierarchy \"addsub:inst1\|fourbitadd:inst\|fulladder:inst3\"" {  } { { "../fourbitadd/fourbitadd.bdf" "inst3" { Schematic "H:/gitrepo/Digital-Logic-Lab/fourbitadd/fourbitadd.bdf" { { -88 552 768 8 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512147272860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder addsub:inst1\|fourbitadd:inst\|fulladder:inst3\|HalfAdder:inst2 " "Elaborating entity \"HalfAdder\" for hierarchy \"addsub:inst1\|fourbitadd:inst\|fulladder:inst3\|HalfAdder:inst2\"" {  } { { "../fulladder/fulladder.bdf" "inst2" { Schematic "H:/gitrepo/Digital-Logic-Lab/fulladder/fulladder.bdf" { { 256 568 680 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512147272883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst " "Elaborating entity \"74157\" for hierarchy \"74157:inst\"" {  } { { "extALU.bdf" "inst" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 192 528 648 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512147272981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst " "Elaborated megafunction instantiation \"74157:inst\"" {  } { { "extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 192 528 648 384 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512147273000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512147273663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512147273663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 88 256 424 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512147273793 "|extALU|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 88 256 424 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512147273793 "|extALU|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 88 256 424 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512147273793 "|extALU|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 88 256 424 104 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512147273793 "|extALU|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_is_1 " "No output dependent on input pin \"B_is_1\"" {  } { { "extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 208 256 424 224 "B_is_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512147273793 "|extALU|B_is_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512147273793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512147273795 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512147273795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512147273795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512147273858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:54:33 2017 " "Processing ended: Fri Dec 01 16:54:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512147273858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512147273858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512147273858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512147273858 ""}
